{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599224620070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599224620077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 21:03:39 2020 " "Processing started: Fri Sep 04 21:03:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599224620077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224620077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224620077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1599224627341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599224627341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cfi_kernel_opt.v 6 6 " "Found 6 design units, including 6 entities, in source file cfi_kernel_opt.v" { { "Info" "ISGN_ENTITY_NAME" "1 CFI_kernel " "Found entity 1: CFI_kernel" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636690 ""} { "Info" "ISGN_ENTITY_NAME" "2 CFI_kernel_part_0 " "Found entity 2: CFI_kernel_part_0" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636690 ""} { "Info" "ISGN_ENTITY_NAME" "3 CFI_kernel_part_1 " "Found entity 3: CFI_kernel_part_1" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636690 ""} { "Info" "ISGN_ENTITY_NAME" "4 CFI_kernel_part_2 " "Found entity 4: CFI_kernel_part_2" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3928 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636690 ""} { "Info" "ISGN_ENTITY_NAME" "5 CFI_kernel_part_3 " "Found entity 5: CFI_kernel_part_3" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636690 ""} { "Info" "ISGN_ENTITY_NAME" "6 CFI_kernel_part_4 " "Found entity 6: CFI_kernel_part_4" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8004 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_pipe_mod.v 5 5 " "Found 5 design units, including 5 entities, in source file decoder_pipe_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_pipe " "Found entity 1: decoder_pipe" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636696 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_pipe " "Found entity 2: data_pipe" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636696 ""} { "Info" "ISGN_ENTITY_NAME" "3 header_pipe " "Found entity 3: header_pipe" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636696 ""} { "Info" "ISGN_ENTITY_NAME" "4 decode_byte_pipe " "Found entity 4: decode_byte_pipe" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636696 ""} { "Info" "ISGN_ENTITY_NAME" "5 combine_pipe " "Found entity 5: combine_pipe" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "overflow OVERFLOW CFI_comb_lite_stateful.v(41) " "Verilog HDL Declaration information at CFI_comb_lite_stateful.v(41): object \"overflow\" differs only in case from object \"OVERFLOW\" in the same scope" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599224636699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WAIT_SYNC wait_sync CFI_comb_lite_stateful.v(49) " "Verilog HDL Declaration information at CFI_comb_lite_stateful.v(49): object \"WAIT_SYNC\" differs only in case from object \"wait_sync\" in the same scope" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599224636699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cfi_comb_lite_stateful.v 4 4 " "Found 4 design units, including 4 entities, in source file cfi_comb_lite_stateful.v" { { "Info" "ISGN_ENTITY_NAME" "1 CFI_comb " "Found entity 1: CFI_comb" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636702 ""} { "Info" "ISGN_ENTITY_NAME" "2 CFI_comb_verification " "Found entity 2: CFI_comb_verification" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636702 ""} { "Info" "ISGN_ENTITY_NAME" "3 CFI_FIFO_test " "Found entity 3: CFI_FIFO_test" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636702 ""} { "Info" "ISGN_ENTITY_NAME" "4 CFI_FIFO " "Found entity 4: CFI_FIFO" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ip/altsource_probe/hps_reset.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636733 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636742 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599224636748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599224636748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636749 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599224636750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599224636750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636751 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636783 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636783 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636783 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636783 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599224636788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599224636792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599224636799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599224636799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636800 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599224636801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599224636801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636802 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636815 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636815 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636815 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636815 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master " "Found entity 1: soc_system_fpga_only_master" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_p2b_adapter " "Found entity 1: soc_system_fpga_only_master_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_b2p_adapter " "Found entity 1: soc_system_fpga_only_master_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636914 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636914 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636914 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636914 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636914 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636914 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_timing_adt " "Found entity 1: soc_system_fpga_only_master_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636927 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636927 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_top.v 4 4 " "Found 4 design units, including 4 entities, in source file ghrd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_top " "Found entity 1: ghrd_top" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636947 ""} { "Info" "ISGN_ENTITY_NAME" "2 dis7seg " "Found entity 2: dis7seg" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 592 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636947 ""} { "Info" "ISGN_ENTITY_NAME" "3 dis7seg_clear " "Found entity 3: dis7seg_clear" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636947 ""} { "Info" "ISGN_ENTITY_NAME" "4 lclk " "Found entity 4: lclk" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 646 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224636947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224636947 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224636948 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224636948 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ghrd_top " "Elaborating entity \"ghrd_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599224637573 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_debounced_buttons ghrd_top.v(204) " "Verilog HDL warning at ghrd_top.v(204): object fpga_debounced_buttons used but never assigned" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 204 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1599224637574 "|ghrd_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_led_internal ghrd_top.v(205) " "Verilog HDL warning at ghrd_top.v(205): object fpga_led_internal used but never assigned" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 205 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1599224637574 "|ghrd_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vio_record ghrd_top.v(306) " "Verilog HDL warning at ghrd_top.v(306): object vio_record used but never assigned" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 306 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1599224637574 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ghrd_top.v(334) " "Verilog HDL assignment warning at ghrd_top.v(334): truncated value with size 32 to match size of target (8)" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224637577 "|ghrd_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_debounced_buttons 0 ghrd_top.v(204) " "Net \"fpga_debounced_buttons\" at ghrd_top.v(204) has no driver or initial value, using a default initial value '0'" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 204 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599224637581 "|ghrd_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_led_internal 0 ghrd_top.v(205) " "Net \"fpga_led_internal\" at ghrd_top.v(205) has no driver or initial value, using a default initial value '0'" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 205 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599224637581 "|ghrd_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vio_record 0 ghrd_top.v(306) " "Net \"vio_record\" at ghrd_top.v(306) has no driver or initial value, using a default initial value '0'" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 306 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599224637581 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR ghrd_top.v(65) " "Output port \"DRAM_ADDR\" at ghrd_top.v(65) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637581 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA ghrd_top.v(66) " "Output port \"DRAM_BA\" at ghrd_top.v(66) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637581 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..1\] ghrd_top.v(171) " "Output port \"LEDR\[5..1\]\" at ghrd_top.v(171) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637581 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B ghrd_top.v(191) " "Output port \"VGA_B\" at ghrd_top.v(191) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637581 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G ghrd_top.v(194) " "Output port \"VGA_G\" at ghrd_top.v(194) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637581 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R ghrd_top.v(196) " "Output port \"VGA_R\" at ghrd_top.v(196) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637581 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN ghrd_top.v(40) " "Output port \"ADC_DIN\" at ghrd_top.v(40) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637581 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK ghrd_top.v(42) " "Output port \"ADC_SCLK\" at ghrd_top.v(42) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT ghrd_top.v(48) " "Output port \"AUD_DACDAT\" at ghrd_top.v(48) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK ghrd_top.v(50) " "Output port \"AUD_XCK\" at ghrd_top.v(50) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N ghrd_top.v(67) " "Output port \"DRAM_CAS_N\" at ghrd_top.v(67) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE ghrd_top.v(68) " "Output port \"DRAM_CKE\" at ghrd_top.v(68) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK ghrd_top.v(69) " "Output port \"DRAM_CLK\" at ghrd_top.v(69) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N ghrd_top.v(70) " "Output port \"DRAM_CS_N\" at ghrd_top.v(70) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM ghrd_top.v(72) " "Output port \"DRAM_LDQM\" at ghrd_top.v(72) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N ghrd_top.v(73) " "Output port \"DRAM_RAS_N\" at ghrd_top.v(73) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM ghrd_top.v(74) " "Output port \"DRAM_UDQM\" at ghrd_top.v(74) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N ghrd_top.v(75) " "Output port \"DRAM_WE_N\" at ghrd_top.v(75) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL ghrd_top.v(78) " "Output port \"FAN_CTRL\" at ghrd_top.v(78) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK ghrd_top.v(81) " "Output port \"FPGA_I2C_SCLK\" at ghrd_top.v(81) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_FLASH_DCLK ghrd_top.v(136) " "Output port \"HPS_FLASH_DCLK\" at ghrd_top.v(136) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_FLASH_NCSO ghrd_top.v(137) " "Output port \"HPS_FLASH_NCSO\" at ghrd_top.v(137) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SD_CLK ghrd_top.v(147) " "Output port \"HPS_SD_CLK\" at ghrd_top.v(147) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_UART_TX ghrd_top.v(155) " "Output port \"HPS_UART_TX\" at ghrd_top.v(155) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD ghrd_top.v(165) " "Output port \"IRDA_TXD\" at ghrd_top.v(165) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N ghrd_top.v(186) " "Output port \"TD_RESET_N\" at ghrd_top.v(186) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 186 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N ghrd_top.v(192) " "Output port \"VGA_BLANK_N\" at ghrd_top.v(192) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK ghrd_top.v(193) " "Output port \"VGA_CLK\" at ghrd_top.v(193) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS ghrd_top.v(195) " "Output port \"VGA_HS\" at ghrd_top.v(195) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N ghrd_top.v(197) " "Output port \"VGA_SYNC_N\" at ghrd_top.v(197) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS ghrd_top.v(199) " "Output port \"VGA_VS\" at ghrd_top.v(199) has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224637582 "|ghrd_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "ghrd_top.v" "u0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224637621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master " "Elaborating entity \"soc_system_fpga_only_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\"" {  } { { "soc_system/synthesis/soc_system.v" "fpga_only_master" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/soc_system.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224637663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224637690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224637716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224637746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224637763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224637763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224637763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224637763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224637763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224637763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224637763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224637763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224637763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224637763 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599224637763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224637768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224637785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224638488 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599224638488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224638596 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599224638596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_timing_adt soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_timing_adt:timing_adt " "Elaborating entity \"soc_system_fpga_only_master_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "timing_adt" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638749 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_fpga_only_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_fpga_only_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599224638749 "|ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "fifo" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "b2p" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "p2b" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "transacto" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_b2p_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_fpga_only_master_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "b2p_adapter" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638919 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_fpga_only_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_fpga_only_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599224638919 "|ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_fpga_only_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_fpga_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224638919 "|ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_p2b_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_fpga_only_master_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "p2b_adapter" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "rst_controller" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224638987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/soc_system.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_hps_0.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_hps_0.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639178 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599224639179 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224639180 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639198 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224639200 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639252 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1599224639254 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224639255 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599224639260 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224639260 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639341 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599224639341 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599224639342 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639358 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224639365 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224639365 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224639365 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224639365 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224639688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224639688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224639688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224639688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224639688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224639688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224639688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224639688 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599224639688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224639733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224639733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224639840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224640061 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1599224640062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224640076 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224640106 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224640107 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224640107 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224640107 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224640107 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224640107 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224640436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224640453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart soc_system:u0\|soc_system_jtag_uart:jtag_uart " "Elaborating entity \"soc_system_jtag_uart\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\"" {  } { { "soc_system/synthesis/soc_system.v" "jtag_uart" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/soc_system.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224640581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_w soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_w" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224640613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "wfifo" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224640807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224640835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224640835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224640835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224640835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224640835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224640835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224640835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224640835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224640835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224640835 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599224640835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224640881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224640881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224640883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224640923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224640923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224640926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224640949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224640949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224640953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224641000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224641000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224641059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224641059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224641157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224641157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_r soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_r" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "soc_system_jtag_uart_alt_jtag_atlantic" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224641499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224641499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224641499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224641499 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599224641499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641543 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641589 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/soc_system.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_only_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_only_master_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_translator" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_agent" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224641977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_0_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_003" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_burst_adapter" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/soc_system.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:hps_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:hps_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_only_master_master_agent" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_agent" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642826 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_1_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_1_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599224642842 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_1_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_001" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_only_master_master_limiter" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224642991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224643016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224643032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_wr_cmd_width_adapter" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224643048 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599224643056 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599224643057 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599224643057 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224643116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_wr_rsp_width_adapter" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224643148 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599224643160 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599224643161 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/soc_system.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224643190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/soc_system.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224643205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dis7seg_clear dis7seg_clear:disc0 " "Elaborating entity \"dis7seg_clear\" for hierarchy \"dis7seg_clear:disc0\"" {  } { { "ghrd_top.v" "disc0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224643229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lclk lclk:l2 " "Elaborating entity \"lclk\" for hierarchy \"lclk:l2\"" {  } { { "ghrd_top.v" "l2" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224643246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_pipe decoder_pipe:d1 " "Elaborating entity \"decoder_pipe\" for hierarchy \"decoder_pipe:d1\"" {  } { { "ghrd_top.v" "d1" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224643263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "header_pipe decoder_pipe:d1\|header_pipe:hp0 " "Elaborating entity \"header_pipe\" for hierarchy \"decoder_pipe:d1\|header_pipe:hp0\"" {  } { { "decoder_pipe_mod.v" "hp0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224643296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decoder_pipe_mod.v(218) " "Verilog HDL assignment warning at decoder_pipe_mod.v(218): truncated value with size 32 to match size of target (8)" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224643298 "|ghrd_top|decoder_pipe:d1|header_pipe:hp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decoder_pipe_mod.v(223) " "Verilog HDL assignment warning at decoder_pipe_mod.v(223): truncated value with size 32 to match size of target (8)" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224643299 "|ghrd_top|decoder_pipe:d1|header_pipe:hp0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_pipe decoder_pipe:d1\|data_pipe:regp0 " "Elaborating entity \"data_pipe\" for hierarchy \"decoder_pipe:d1\|data_pipe:regp0\"" {  } { { "decoder_pipe_mod.v" "regp0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224643342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_byte_pipe decoder_pipe:d1\|decode_byte_pipe:dp0 " "Elaborating entity \"decode_byte_pipe\" for hierarchy \"decoder_pipe:d1\|decode_byte_pipe:dp0\"" {  } { { "decoder_pipe_mod.v" "dp0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224643361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combine_pipe decoder_pipe:d1\|combine_pipe:cp0 " "Elaborating entity \"combine_pipe\" for hierarchy \"decoder_pipe:d1\|combine_pipe:cp0\"" {  } { { "decoder_pipe_mod.v" "cp0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224643402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decoder_pipe_mod.v(528) " "Verilog HDL assignment warning at decoder_pipe_mod.v(528): truncated value with size 32 to match size of target (16)" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224643404 "|ghrd_top|decoder_pipe:d1|combine_pipe:cp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decoder_pipe_mod.v(532) " "Verilog HDL assignment warning at decoder_pipe_mod.v(532): truncated value with size 32 to match size of target (16)" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224643404 "|ghrd_top|decoder_pipe:d1|combine_pipe:cp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decoder_pipe_mod.v(547) " "Verilog HDL assignment warning at decoder_pipe_mod.v(547): truncated value with size 32 to match size of target (16)" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224643405 "|ghrd_top|decoder_pipe:d1|combine_pipe:cp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decoder_pipe_mod.v(553) " "Verilog HDL assignment warning at decoder_pipe_mod.v(553): truncated value with size 32 to match size of target (16)" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224643407 "|ghrd_top|decoder_pipe:d1|combine_pipe:cp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decoder_pipe_mod.v(564) " "Verilog HDL assignment warning at decoder_pipe_mod.v(564): truncated value with size 32 to match size of target (8)" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224643408 "|ghrd_top|decoder_pipe:d1|combine_pipe:cp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decoder_pipe_mod.v(567) " "Verilog HDL assignment warning at decoder_pipe_mod.v(567): truncated value with size 32 to match size of target (8)" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224643408 "|ghrd_top|decoder_pipe:d1|combine_pipe:cp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decoder_pipe_mod.v(574) " "Verilog HDL assignment warning at decoder_pipe_mod.v(574): truncated value with size 32 to match size of target (8)" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224643408 "|ghrd_top|decoder_pipe:d1|combine_pipe:cp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decoder_pipe_mod.v(577) " "Verilog HDL assignment warning at decoder_pipe_mod.v(577): truncated value with size 32 to match size of target (8)" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224643408 "|ghrd_top|decoder_pipe:d1|combine_pipe:cp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decoder_pipe_mod.v(592) " "Verilog HDL assignment warning at decoder_pipe_mod.v(592): truncated value with size 32 to match size of target (16)" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224643409 "|ghrd_top|decoder_pipe:d1|combine_pipe:cp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decoder_pipe_mod.v(595) " "Verilog HDL assignment warning at decoder_pipe_mod.v(595): truncated value with size 32 to match size of target (16)" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224643409 "|ghrd_top|decoder_pipe:d1|combine_pipe:cp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decoder_pipe_mod.v(618) " "Verilog HDL assignment warning at decoder_pipe_mod.v(618): truncated value with size 32 to match size of target (16)" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224643409 "|ghrd_top|decoder_pipe:d1|combine_pipe:cp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decoder_pipe_mod.v(643) " "Verilog HDL assignment warning at decoder_pipe_mod.v(643): truncated value with size 32 to match size of target (8)" {  } { { "decoder_pipe_mod.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/decoder_pipe_mod.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224643420 "|ghrd_top|decoder_pipe:d1|combine_pipe:cp0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CFI_comb CFI_comb:cb0 " "Elaborating entity \"CFI_comb\" for hierarchy \"CFI_comb:cb0\"" {  } { { "ghrd_top.v" "cb0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224643808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CFI_FIFO CFI_comb:cb0\|CFI_FIFO:cf0 " "Elaborating entity \"CFI_FIFO\" for hierarchy \"CFI_comb:cb0\|CFI_FIFO:cf0\"" {  } { { "CFI_comb_lite_stateful.v" "cf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224643833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CFI_comb_lite_stateful.v(539) " "Verilog HDL assignment warning at CFI_comb_lite_stateful.v(539): truncated value with size 32 to match size of target (8)" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224643841 "|ghrd_top|CFI_comb:cb0|CFI_FIFO:cf0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CFI_comb_lite_stateful.v(568) " "Verilog HDL assignment warning at CFI_comb_lite_stateful.v(568): truncated value with size 32 to match size of target (3)" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224643845 "|ghrd_top|CFI_comb:cb0|CFI_FIFO:cf0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CFI_comb_lite_stateful.v(595) " "Verilog HDL assignment warning at CFI_comb_lite_stateful.v(595): truncated value with size 32 to match size of target (4)" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224643860 "|ghrd_top|CFI_comb:cb0|CFI_FIFO:cf0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CFI_comb_verification CFI_comb:cb0\|CFI_comb_verification:cve0 " "Elaborating entity \"CFI_comb_verification\" for hierarchy \"CFI_comb:cb0\|CFI_comb_verification:cve0\"" {  } { { "CFI_comb_lite_stateful.v" "cve0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224645472 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last2wait_sync CFI_comb_lite_stateful.v(58) " "Verilog HDL or VHDL warning at CFI_comb_lite_stateful.v(58): object \"last2wait_sync\" assigned a value but never read" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599224645472 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "indata_c CFI_comb_lite_stateful.v(62) " "Verilog HDL or VHDL warning at CFI_comb_lite_stateful.v(62): object \"indata_c\" assigned a value but never read" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599224645472 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state CFI_comb_lite_stateful.v(69) " "Verilog HDL or VHDL warning at CFI_comb_lite_stateful.v(69): object \"state\" assigned a value but never read" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599224645473 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outdata_count CFI_comb_lite_stateful.v(95) " "Verilog HDL or VHDL warning at CFI_comb_lite_stateful.v(95): object \"outdata_count\" assigned a value but never read" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599224645474 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ret_verify CFI_comb_lite_stateful.v(99) " "Verilog HDL or VHDL warning at CFI_comb_lite_stateful.v(99): object \"ret_verify\" assigned a value but never read" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599224645474 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CFI_comb_lite_stateful.v(171) " "Verilog HDL assignment warning at CFI_comb_lite_stateful.v(171): truncated value with size 32 to match size of target (8)" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224645477 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CFI_comb_lite_stateful.v(213) " "Verilog HDL assignment warning at CFI_comb_lite_stateful.v(213): truncated value with size 32 to match size of target (16)" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224645485 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CFI_comb_lite_stateful.v(267) " "Verilog HDL assignment warning at CFI_comb_lite_stateful.v(267): truncated value with size 32 to match size of target (16)" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224645505 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CFI_comb_lite_stateful.v(276) " "Verilog HDL assignment warning at CFI_comb_lite_stateful.v(276): truncated value with size 32 to match size of target (16)" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224645506 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CFI_comb_lite_stateful.v(282) " "Verilog HDL assignment warning at CFI_comb_lite_stateful.v(282): truncated value with size 32 to match size of target (16)" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224645507 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CFI_comb_lite_stateful.v(288) " "Verilog HDL assignment warning at CFI_comb_lite_stateful.v(288): truncated value with size 32 to match size of target (16)" {  } { { "CFI_comb_lite_stateful.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599224645508 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CFI_kernel CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0 " "Elaborating entity \"CFI_kernel\" for hierarchy \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\"" {  } { { "CFI_comb_lite_stateful.v" "ck0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_comb_lite_stateful.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224646780 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "probe CFI_kernel_opt.v(13) " "Output port \"probe\" at CFI_kernel_opt.v(13) has no driver" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599224646786 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CFI_kernel_part_0 CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0 " "Elaborating entity \"CFI_kernel_part_0\" for hierarchy \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\"" {  } { { "CFI_kernel_opt.v" "ckp0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224646811 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_out CFI_kernel_opt.v(41) " "Verilog HDL Always Construct warning at CFI_kernel_opt.v(41): inferring latch(es) for variable \"addr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599224646983 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "info CFI_kernel_opt.v(41) " "Verilog HDL Always Construct warning at CFI_kernel_opt.v(41): inferring latch(es) for variable \"info\", which holds its previous value in one or more paths through the always construct" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599224646983 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_aux CFI_kernel_opt.v(41) " "Verilog HDL Always Construct warning at CFI_kernel_opt.v(41): inferring latch(es) for variable \"addr_aux\", which holds its previous value in one or more paths through the always construct" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599224646983 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[0\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[0\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647018 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[1\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[1\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647018 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[2\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[2\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647018 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[3\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[3\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647018 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[4\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[4\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647018 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[5\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[5\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647018 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[6\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[6\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647018 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[7\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[7\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[8\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[8\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[9\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[9\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[10\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[10\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[11\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[11\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[12\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[12\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[13\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[13\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[14\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[14\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[15\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[15\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[16\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[16\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[17\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[17\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[18\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[18\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[19\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[19\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[20\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[20\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[21\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[21\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[22\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[22\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[23\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[23\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[24\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[24\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[25\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[25\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[26\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[26\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647019 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[27\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[27\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[28\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[28\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[29\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[29\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[30\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[30\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[31\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[31\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[32\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[32\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[33\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[33\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[34\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[34\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[35\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[35\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[36\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[36\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[37\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[37\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[38\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[38\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[39\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[39\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[40\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[40\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[41\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[41\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[42\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[42\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[43\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[43\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[44\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[44\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[45\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[45\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[46\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[46\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[47\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[47\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647020 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[48\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[48\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[49\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[49\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[50\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_aux\[50\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[0\] CFI_kernel_opt.v(42) " "Inferred latch for \"info\[0\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[1\] CFI_kernel_opt.v(42) " "Inferred latch for \"info\[1\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[2\] CFI_kernel_opt.v(42) " "Inferred latch for \"info\[2\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[3\] CFI_kernel_opt.v(42) " "Inferred latch for \"info\[3\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[4\] CFI_kernel_opt.v(42) " "Inferred latch for \"info\[4\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[0\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[0\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[1\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[1\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[2\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[2\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[3\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[3\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[4\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[4\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[5\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[5\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[6\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[6\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[7\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[7\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[8\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[8\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[9\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[9\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[10\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[10\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[11\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[11\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[12\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[12\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647021 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[13\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[13\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[14\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[14\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[15\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[15\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[16\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[16\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[17\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[17\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[18\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[18\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[19\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[19\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[20\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[20\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[21\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[21\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[22\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[22\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[23\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[23\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[24\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[24\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[25\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[25\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[26\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[26\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[27\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[27\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[28\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[28\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[29\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[29\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[30\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[30\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[31\] CFI_kernel_opt.v(42) " "Inferred latch for \"addr_out\[31\]\" at CFI_kernel_opt.v(42)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647022 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_0:ckp0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CFI_kernel_part_1 CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1 " "Elaborating entity \"CFI_kernel_part_1\" for hierarchy \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\"" {  } { { "CFI_kernel_opt.v" "ckp1" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224647089 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_out CFI_kernel_opt.v(1986) " "Verilog HDL Always Construct warning at CFI_kernel_opt.v(1986): inferring latch(es) for variable \"addr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1986 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599224647271 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "info CFI_kernel_opt.v(1986) " "Verilog HDL Always Construct warning at CFI_kernel_opt.v(1986): inferring latch(es) for variable \"info\", which holds its previous value in one or more paths through the always construct" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1986 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599224647271 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_aux CFI_kernel_opt.v(1986) " "Verilog HDL Always Construct warning at CFI_kernel_opt.v(1986): inferring latch(es) for variable \"addr_aux\", which holds its previous value in one or more paths through the always construct" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1986 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599224647271 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[0\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[0\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647308 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[1\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[1\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647308 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[2\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[2\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647308 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[3\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[3\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647308 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[4\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[4\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647308 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[5\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[5\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647308 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[6\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[6\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[7\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[7\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[8\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[8\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[9\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[9\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[10\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[10\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[11\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[11\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[12\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[12\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[13\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[13\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[14\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[14\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[15\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[15\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[16\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[16\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[17\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[17\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[18\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[18\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[19\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[19\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[20\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[20\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[21\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[21\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[22\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[22\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[23\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[23\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[24\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[24\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647309 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[25\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[25\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[26\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[26\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[27\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[27\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[28\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[28\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[29\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[29\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[30\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[30\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[31\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[31\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[32\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[32\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[33\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[33\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[34\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[34\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[35\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[35\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[36\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[36\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[37\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[37\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[38\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[38\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[39\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[39\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[40\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[40\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[41\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[41\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[42\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[42\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[43\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[43\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[44\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[44\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[45\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[45\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647310 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[46\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[46\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[47\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[47\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[48\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[48\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[49\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[49\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[50\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_aux\[50\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[0\] CFI_kernel_opt.v(1987) " "Inferred latch for \"info\[0\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[1\] CFI_kernel_opt.v(1987) " "Inferred latch for \"info\[1\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[2\] CFI_kernel_opt.v(1987) " "Inferred latch for \"info\[2\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[3\] CFI_kernel_opt.v(1987) " "Inferred latch for \"info\[3\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[4\] CFI_kernel_opt.v(1987) " "Inferred latch for \"info\[4\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[0\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[0\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[1\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[1\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[2\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[2\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[3\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[3\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[4\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[4\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[5\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[5\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[6\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[6\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[7\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[7\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[8\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[8\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647311 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[9\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[9\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[10\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[10\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[11\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[11\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[12\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[12\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[13\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[13\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[14\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[14\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[15\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[15\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[16\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[16\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[17\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[17\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[18\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[18\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[19\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[19\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[20\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[20\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[21\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[21\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[22\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[22\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[23\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[23\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[24\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[24\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[25\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[25\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[26\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[26\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[27\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[27\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647312 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[28\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[28\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647313 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[29\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[29\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647313 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[30\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[30\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647313 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[31\] CFI_kernel_opt.v(1987) " "Inferred latch for \"addr_out\[31\]\" at CFI_kernel_opt.v(1987)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647313 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_1:ckp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CFI_kernel_part_2 CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2 " "Elaborating entity \"CFI_kernel_part_2\" for hierarchy \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\"" {  } { { "CFI_kernel_opt.v" "ckp2" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224647380 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_out CFI_kernel_opt.v(3941) " "Verilog HDL Always Construct warning at CFI_kernel_opt.v(3941): inferring latch(es) for variable \"addr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3941 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599224647563 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "info CFI_kernel_opt.v(3941) " "Verilog HDL Always Construct warning at CFI_kernel_opt.v(3941): inferring latch(es) for variable \"info\", which holds its previous value in one or more paths through the always construct" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3941 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599224647563 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_aux CFI_kernel_opt.v(3941) " "Verilog HDL Always Construct warning at CFI_kernel_opt.v(3941): inferring latch(es) for variable \"addr_aux\", which holds its previous value in one or more paths through the always construct" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3941 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599224647564 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[0\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[0\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647601 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[1\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[1\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647602 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[2\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[2\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647602 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[3\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[3\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647602 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[4\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[4\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647602 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[5\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[5\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647602 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[6\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[6\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647602 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[7\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[7\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647602 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[8\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[8\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647602 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[9\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[9\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647602 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[10\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[10\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647602 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[11\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[11\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647602 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[12\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[12\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647602 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[13\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[13\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[14\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[14\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[15\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[15\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[16\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[16\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[17\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[17\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[18\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[18\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[19\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[19\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[20\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[20\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[21\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[21\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[22\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[22\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[23\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[23\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[24\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[24\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[25\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[25\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[26\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[26\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[27\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[27\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[28\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[28\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[29\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[29\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[30\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[30\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[31\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[31\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[32\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[32\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647603 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[33\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[33\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[34\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[34\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[35\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[35\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[36\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[36\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[37\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[37\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[38\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[38\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[39\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[39\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[40\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[40\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[41\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[41\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[42\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[42\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[43\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[43\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[44\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[44\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[45\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[45\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[46\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[46\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[47\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[47\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[48\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[48\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[49\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[49\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[50\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_aux\[50\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[0\] CFI_kernel_opt.v(3942) " "Inferred latch for \"info\[0\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[1\] CFI_kernel_opt.v(3942) " "Inferred latch for \"info\[1\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647604 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[2\] CFI_kernel_opt.v(3942) " "Inferred latch for \"info\[2\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[3\] CFI_kernel_opt.v(3942) " "Inferred latch for \"info\[3\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[4\] CFI_kernel_opt.v(3942) " "Inferred latch for \"info\[4\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[0\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[0\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[1\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[1\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[2\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[2\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[3\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[3\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[4\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[4\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[5\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[5\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[6\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[6\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[7\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[7\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[8\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[8\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[9\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[9\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[10\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[10\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[11\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[11\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[12\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[12\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[13\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[13\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[14\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[14\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647605 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[15\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[15\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647606 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[16\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[16\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647606 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[17\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[17\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647606 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[18\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[18\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647606 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[19\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[19\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647606 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[20\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[20\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647606 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[21\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[21\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647606 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[22\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[22\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647606 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[23\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[23\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647606 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[24\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[24\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647606 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[25\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[25\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647606 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[26\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[26\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647606 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[27\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[27\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647606 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[28\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[28\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647606 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[29\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[29\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647606 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[30\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[30\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647606 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[31\] CFI_kernel_opt.v(3942) " "Inferred latch for \"addr_out\[31\]\" at CFI_kernel_opt.v(3942)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647606 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_2:ckp2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CFI_kernel_part_3 CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3 " "Elaborating entity \"CFI_kernel_part_3\" for hierarchy \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\"" {  } { { "CFI_kernel_opt.v" "ckp3" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224647677 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_out CFI_kernel_opt.v(5984) " "Verilog HDL Always Construct warning at CFI_kernel_opt.v(5984): inferring latch(es) for variable \"addr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5984 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599224647860 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "info CFI_kernel_opt.v(5984) " "Verilog HDL Always Construct warning at CFI_kernel_opt.v(5984): inferring latch(es) for variable \"info\", which holds its previous value in one or more paths through the always construct" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5984 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599224647860 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_aux CFI_kernel_opt.v(5984) " "Verilog HDL Always Construct warning at CFI_kernel_opt.v(5984): inferring latch(es) for variable \"addr_aux\", which holds its previous value in one or more paths through the always construct" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5984 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599224647861 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[0\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[0\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647898 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[1\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[1\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647899 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[2\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[2\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647899 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[3\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[3\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647899 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[4\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[4\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647899 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[5\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[5\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647899 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[6\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[6\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647899 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[7\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[7\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647899 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[8\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[8\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647899 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[9\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[9\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647899 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[10\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[10\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647899 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[11\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[11\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647899 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[12\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[12\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647899 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[13\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[13\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647899 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[14\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[14\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647900 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[15\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[15\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647900 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[16\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[16\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647900 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[17\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[17\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647900 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[18\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[18\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647900 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[19\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[19\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647900 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[20\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[20\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647900 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[21\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[21\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647900 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[22\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[22\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647900 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[23\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[23\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647900 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[24\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[24\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647900 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[25\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[25\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647900 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[26\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[26\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647900 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[27\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[27\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647900 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[28\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[28\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647900 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[29\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[29\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647900 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[30\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[30\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[31\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[31\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[32\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[32\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[33\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[33\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[34\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[34\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[35\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[35\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[36\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[36\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[37\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[37\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[38\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[38\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[39\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[39\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[40\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[40\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[41\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[41\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[42\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[42\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[43\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[43\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[44\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[44\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[45\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[45\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[46\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[46\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[47\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[47\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[48\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[48\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[49\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[49\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647901 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[50\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_aux\[50\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647902 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[0\] CFI_kernel_opt.v(5985) " "Inferred latch for \"info\[0\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647902 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[1\] CFI_kernel_opt.v(5985) " "Inferred latch for \"info\[1\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647902 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[2\] CFI_kernel_opt.v(5985) " "Inferred latch for \"info\[2\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647902 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[3\] CFI_kernel_opt.v(5985) " "Inferred latch for \"info\[3\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647902 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[4\] CFI_kernel_opt.v(5985) " "Inferred latch for \"info\[4\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647902 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[0\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[0\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647902 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[1\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[1\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647902 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[2\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[2\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647902 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[3\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[3\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647902 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[4\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[4\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647902 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[5\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[5\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647902 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[6\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[6\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647902 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[7\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[7\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647902 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[8\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[8\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647902 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[9\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[9\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647902 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[10\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[10\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647902 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[11\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[11\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647903 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[12\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[12\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647903 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[13\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[13\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647903 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[14\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[14\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647903 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[15\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[15\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647903 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[16\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[16\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647903 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[17\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[17\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647903 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[18\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[18\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647903 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[19\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[19\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647903 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[20\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[20\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647903 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[21\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[21\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647903 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[22\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[22\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647903 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[23\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[23\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647903 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[24\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[24\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647903 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[25\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[25\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647903 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[26\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[26\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647904 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[27\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[27\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647904 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[28\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[28\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647904 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[29\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[29\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647904 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[30\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[30\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647904 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[31\] CFI_kernel_opt.v(5985) " "Inferred latch for \"addr_out\[31\]\" at CFI_kernel_opt.v(5985)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224647904 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_3:ckp3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CFI_kernel_part_4 CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4 " "Elaborating entity \"CFI_kernel_part_4\" for hierarchy \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\"" {  } { { "CFI_kernel_opt.v" "ckp4" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224647972 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_out CFI_kernel_opt.v(8017) " "Verilog HDL Always Construct warning at CFI_kernel_opt.v(8017): inferring latch(es) for variable \"addr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8017 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599224648084 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "info CFI_kernel_opt.v(8017) " "Verilog HDL Always Construct warning at CFI_kernel_opt.v(8017): inferring latch(es) for variable \"info\", which holds its previous value in one or more paths through the always construct" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8017 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599224648084 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_aux CFI_kernel_opt.v(8017) " "Verilog HDL Always Construct warning at CFI_kernel_opt.v(8017): inferring latch(es) for variable \"addr_aux\", which holds its previous value in one or more paths through the always construct" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8017 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599224648084 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[0\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[0\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648110 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[1\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[1\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648110 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[2\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[2\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648110 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[3\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[3\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648110 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[4\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[4\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648110 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[5\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[5\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648110 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[6\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[6\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[7\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[7\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[8\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[8\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[9\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[9\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[10\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[10\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[11\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[11\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[12\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[12\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[13\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[13\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[14\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[14\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[15\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[15\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[16\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[16\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[17\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[17\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[18\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[18\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[19\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[19\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[20\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[20\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[21\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[21\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[22\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[22\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[23\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[23\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[24\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[24\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[25\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[25\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648111 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[26\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[26\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[27\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[27\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[28\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[28\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[29\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[29\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[30\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[30\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[31\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[31\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[32\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[32\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[33\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[33\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[34\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[34\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[35\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[35\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[36\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[36\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[37\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[37\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[38\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[38\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[39\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[39\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[40\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[40\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[41\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[41\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[42\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[42\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[43\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[43\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[44\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[44\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[45\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[45\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648112 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[46\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[46\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[47\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[47\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[48\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[48\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[49\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[49\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_aux\[50\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_aux\[50\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[0\] CFI_kernel_opt.v(8018) " "Inferred latch for \"info\[0\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[1\] CFI_kernel_opt.v(8018) " "Inferred latch for \"info\[1\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[2\] CFI_kernel_opt.v(8018) " "Inferred latch for \"info\[2\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[3\] CFI_kernel_opt.v(8018) " "Inferred latch for \"info\[3\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "info\[4\] CFI_kernel_opt.v(8018) " "Inferred latch for \"info\[4\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[0\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[0\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[1\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[1\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[2\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[2\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[3\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[3\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[4\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[4\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[5\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[5\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[6\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[6\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[7\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[7\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648113 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[8\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[8\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[9\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[9\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[10\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[10\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[11\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[11\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[12\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[12\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[13\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[13\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[14\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[14\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[15\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[15\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[16\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[16\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[17\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[17\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[18\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[18\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[19\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[19\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[20\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[20\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[21\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[21\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[22\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[22\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[23\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[23\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[24\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[24\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[25\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[25\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648114 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[26\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[26\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648115 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[27\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[27\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648115 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[28\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[28\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648115 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[29\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[29\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648115 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[30\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[30\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648115 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[31\] CFI_kernel_opt.v(8018) " "Inferred latch for \"addr_out\[31\]\" at CFI_kernel_opt.v(8018)" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224648115 "|ghrd_top|CFI_comb:cb0|CFI_comb_verification:cve0|CFI_kernel:ck0|CFI_kernel_part_4:ckp4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "ghrd_top.v" "hps_reset_inst" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224648183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224648216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224648230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224648231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224648231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224648231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224648231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224648231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224648231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224648231 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599224648231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224648233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224648252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsource_probe.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224648285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224648304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224648401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "ghrd_top.v" "pulse_cold_reset" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224648463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "ghrd_top.v" "pulse_warm_reset" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224648480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "ghrd_top.v" "pulse_debug_reset" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224648495 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1599224650239 "|ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1599224650370 "|ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_k041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_k041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_k041 " "Found entity 1: sld_ela_trigger_flow_sel_k041" {  } { { "db/sld_ela_trigger_flow_sel_k041.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/sld_ela_trigger_flow_sel_k041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224658215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224658215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_soc_system_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_soc_system_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_soc_system_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_soc_system_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_soc_system_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/sld_reserved_soc_system_auto_signaltap_0_flow_mgr_c90c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224658309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224658309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2m84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2m84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2m84 " "Found entity 1: altsyncram_2m84" {  } { { "db/altsyncram_2m84.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/altsyncram_2m84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224658900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224658900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224659443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224659443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224659625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224659625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hci " "Found entity 1: cntr_hci" {  } { { "db/cntr_hci.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/cntr_hci.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224659873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224659873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/cmpr_pac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224659944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224659944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/cntr_82j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224660066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224660066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/cntr_29i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224660292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224660292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224660365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224660365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224660476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224660476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224660548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224660548 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224661213 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1599224661771 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.09.04.21:04:25 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl " "2020.09.04.21:04:25 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224665671 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224668642 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224668851 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224672617 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224672775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224672939 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224673136 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224673143 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224673143 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1599224673833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldce0f4758/alt_sld_fab.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/ip/sldce0f4758/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224674034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224674034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224674147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224674147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224674160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224674160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224674221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224674221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224674309 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224674309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224674309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224674382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224674382 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599224696404 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599224696404 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1599224696404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224696455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224696455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224696455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224696455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224696455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224696455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224696455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224696455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224696455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224696455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224696455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224696455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224696455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224696455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224696455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599224696455 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599224696455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599224696504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224696504 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "39 " "39 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1599224697396 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr_aux\[15\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|info\[4\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr_aux\[15\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|info\[4\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 42 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1599224703796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr_aux\[15\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|info\[4\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr_aux\[15\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|info\[4\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1599224703796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr_aux\[15\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|info\[4\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr_aux\[15\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|info\[4\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1599224703796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr_aux\[12\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|info\[4\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr_aux\[12\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|info\[4\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1599224703796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr_aux\[15\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|info\[4\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr_aux\[15\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|info\[4\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1599224703796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr_aux\[13\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|info\[4\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr_aux\[13\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|info\[4\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1599224703796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr_aux\[47\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|info\[0\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr_aux\[47\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|info\[0\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3942 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1599224703796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr_aux\[48\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|info\[0\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr_aux\[48\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|info\[0\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1599224703796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr_aux\[47\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|info\[0\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr_aux\[47\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|info\[0\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1599224703796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr_aux\[44\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|info\[0\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr_aux\[44\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|info\[0\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1599224703796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr_aux\[43\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|info\[0\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr_aux\[43\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|info\[0\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1599224703796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr_aux\[42\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|info\[0\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr_aux\[42\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|info\[0\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1599224703796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr_aux\[41\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|info\[0\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr_aux\[41\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|info\[0\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8018 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1599224703796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr_aux\[44\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr_aux\[50\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr_aux\[44\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr_aux\[50\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1599224703796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr_aux\[48\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr_aux\[49\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr_aux\[48\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr_aux\[49\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1987 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1599224703796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr_aux\[42\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr_aux\[47\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr_aux\[42\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr_aux\[47\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 3 1599224703796 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 3 1599224703796 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr_aux\[15\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|info\[4\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr_aux\[15\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|info\[4\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 2 1599224710511 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr_aux\[45\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|info\[0\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr_aux\[45\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|info\[0\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 2 1599224710511 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr_aux\[11\] CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr_aux\[12\] " "Duplicate LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr_aux\[11\]\" merged with LATCH primitive \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr_aux\[12\]\"" {  } { { "CFI_kernel_opt.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5985 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 2 1599224710511 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 2 1599224710511 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[0\] " "bidirectional pin \"HPS_FLASH_DATA\[0\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[1\] " "bidirectional pin \"HPS_FLASH_DATA\[1\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[2\] " "bidirectional pin \"HPS_FLASH_DATA\[2\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[3\] " "bidirectional pin \"HPS_FLASH_DATA\[3\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SCLK " "bidirectional pin \"HPS_I2C2_SCLK\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 141 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SDAT " "bidirectional pin \"HPS_I2C2_SDAT\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 142 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_CMD " "bidirectional pin \"HPS_SD_CMD\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 148 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[0\] " "bidirectional pin \"HPS_SD_DATA\[0\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 149 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[1\] " "bidirectional pin \"HPS_SD_DATA\[1\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 149 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[2\] " "bidirectional pin \"HPS_SD_DATA\[2\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 149 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[3\] " "bidirectional pin \"HPS_SD_DATA\[3\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 149 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 174 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 175 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 176 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1599224711522 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1599224711522 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 109 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 144 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 145 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 146 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224715600 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1599224715600 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_DCLK GND " "Pin \"HPS_FLASH_DCLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HPS_FLASH_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_NCSO GND " "Pin \"HPS_FLASH_NCSO\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HPS_FLASH_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SD_CLK GND " "Pin \"HPS_SD_CLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HPS_SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_UART_TX GND " "Pin \"HPS_UART_TX\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|HPS_UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599224715603 "|ghrd_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1599224715603 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224716662 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "348 " "348 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599224749411 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|clk~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|clk~buf0\"" {  } { { "CFI_kernel_opt.v" "clk~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[9\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[9\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[9\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[7\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[7\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[7\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[6\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[6\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[6\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[8\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[8\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[8\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[13\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[13\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[13\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[12\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[12\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[12\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[11\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[11\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[11\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[10\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[10\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[10\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[26\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[26\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[26\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[20\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[20\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[20\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[14\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[14\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[14\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[19\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[19\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[19\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[18\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[18\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[18\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[17\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[17\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[17\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[16\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[16\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[16\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[15\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[15\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[15\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[31\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[31\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[31\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[30\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[30\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[30\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[29\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[29\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[29\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[28\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[28\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[28\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[27\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[27\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[27\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[25\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[25\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[25\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[24\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[24\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[24\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[23\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[23\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[23\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[22\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[22\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[22\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[21\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[21\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[21\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[2\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[2\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[2\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[5\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[5\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[5\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[4\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[4\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[4\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[3\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|addr\[3\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[3\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|en~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|en~buf0\"" {  } { { "CFI_kernel_opt.v" "en~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[31\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[31\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[31\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[30\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[30\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[30\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[29\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[29\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[29\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[28\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[28\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[28\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[3\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[3\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[3\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[2\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[2\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[2\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[4\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[4\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[4\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[7\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[7\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[7\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[8\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[8\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[8\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[15\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[15\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[15\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[14\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[14\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[14\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[13\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[13\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[13\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[22\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[22\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[22\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[17\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[17\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[17\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[16\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[16\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[16\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[27\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[27\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[27\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[26\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[26\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[26\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[25\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[25\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[25\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[24\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[24\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[24\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[23\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[23\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[23\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[21\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[21\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[21\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[20\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[20\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[20\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[19\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[19\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[19\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[18\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[18\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[18\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[6\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[6\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[6\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[5\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[5\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[5\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[9\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[9\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[9\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[12\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[12\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[12\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[11\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[11\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[11\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[10\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|addr\[10\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[10\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1976 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|en~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|en~buf0\"" {  } { { "CFI_kernel_opt.v" "en~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1977 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[2\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[2\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[2\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[6\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[6\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[6\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[7\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[7\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[7\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[8\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[8\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[8\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[9\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[9\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[9\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[22\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[22\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[22\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[16\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[16\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[16\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[15\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[15\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[15\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[14\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[14\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[14\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[13\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[13\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[13\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[12\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[12\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[12\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[27\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[27\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[27\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[26\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[26\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[26\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[25\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[25\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[25\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[24\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[24\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[24\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[23\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[23\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[23\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[21\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[21\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[21\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[20\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[20\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[20\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[19\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[19\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[19\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[18\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[18\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[18\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[17\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[17\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[17\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[31\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[31\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[31\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[30\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[30\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[30\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[29\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[29\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[29\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[28\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[28\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[28\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[11\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[11\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[11\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[10\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[10\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[10\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[5\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[5\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[5\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[4\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[4\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[4\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[3\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|addr\[3\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[3\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3931 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|en~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|en~buf0\"" {  } { { "CFI_kernel_opt.v" "en~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3932 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[10\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[10\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[10\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[9\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[9\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[9\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[8\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[8\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[8\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[7\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[7\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[7\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[13\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[13\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[13\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[12\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[12\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[12\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[11\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[11\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[11\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[15\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[15\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[15\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[14\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[14\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[14\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[19\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[19\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[19\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[18\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[18\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[18\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[17\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[17\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[17\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[16\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[16\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[16\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[26\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[26\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[26\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[21\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[21\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[21\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[20\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[20\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[20\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[31\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[31\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[31\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[30\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[30\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[30\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[29\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[29\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[29\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[28\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[28\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[28\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[27\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[27\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[27\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[25\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[25\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[25\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[24\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[24\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[24\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[23\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[23\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[23\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[22\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[22\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[22\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[6\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[6\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[6\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[5\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[5\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[5\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[4\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[4\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[4\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[3\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[3\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[3\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[2\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[2\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[2\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|addr\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8007 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|en~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|en~buf0\"" {  } { { "CFI_kernel_opt.v" "en~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8008 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[3\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[3\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[3\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[2\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[2\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[2\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[5\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[5\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[5\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[4\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[4\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[4\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[10\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[10\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[10\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[9\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[9\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[9\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[8\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[8\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[8\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[15\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[15\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[15\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[14\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[14\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[14\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[19\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[19\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[19\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[18\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[18\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[18\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[17\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[17\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[17\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[16\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[16\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[16\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[26\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[26\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[26\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[21\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[21\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[21\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[20\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[20\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[20\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[31\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[31\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[31\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[30\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[30\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[30\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[29\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[29\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[29\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[28\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[28\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[28\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[27\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[27\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[27\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[25\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[25\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[25\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[24\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[24\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[24\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[23\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[23\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[23\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[22\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[22\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[22\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[13\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[13\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[13\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[12\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[12\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[12\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[11\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[11\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[11\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[7\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[7\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[7\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[6\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[6\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[6\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|addr\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "addr\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|en~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|en~buf0\"" {  } { { "CFI_kernel_opt.v" "en~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|atom\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|atom\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "atom\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|atom\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|atom\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "atom\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[11\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[11\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[11\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[11\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[11\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[11\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|atom\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|atom\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "atom\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1982 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|atom\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|atom\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "atom\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1982 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|atom\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|atom\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "atom\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8013 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|atom\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|atom\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "atom\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8013 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[11\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[11\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[11\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|atom\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|atom\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "atom\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5980 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|atom\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|atom\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "atom\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5980 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[11\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[11\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[11\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|atom\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|atom\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "atom\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3937 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|atom\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|atom\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "atom\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3937 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[11\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[11\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[11\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[13\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[13\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[13\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[13\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[13\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[13\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[13\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[13\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[13\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[13\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[13\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[13\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[13\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[13\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[13\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[15\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[15\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[15\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[15\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[15\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[15\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[15\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[15\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[15\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[15\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[15\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[15\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[15\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[15\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[15\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[3\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[3\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[3\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[3\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[3\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[3\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[3\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[3\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[3\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[3\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[3\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[3\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[3\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[3\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[3\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[5\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[5\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[5\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[5\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[5\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[5\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[5\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[5\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[5\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[5\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[5\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[5\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[5\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[5\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[5\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[7\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[7\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[7\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[7\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[7\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[7\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[7\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[7\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[7\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[7\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[7\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[7\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[7\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[7\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[7\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[9\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[9\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[9\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[9\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[9\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[9\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[9\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[9\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[9\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[9\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[9\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[9\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[9\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[9\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[9\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[6\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[6\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[6\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[6\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[6\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[6\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[6\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[6\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[6\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[6\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[6\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[6\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[6\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[6\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[6\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[8\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[8\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[8\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[8\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[8\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[8\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[8\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[8\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[8\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[8\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[8\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[8\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[8\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[8\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[8\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[10\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[10\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[10\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[10\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[10\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[10\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[10\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[10\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[10\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[10\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[10\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[10\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[10\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[10\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[10\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[12\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[12\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[12\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[12\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[12\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[12\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[12\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[12\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[12\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[12\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[12\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[12\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[12\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[12\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[12\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[14\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[14\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[14\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[14\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[14\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[14\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[14\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[14\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[14\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[14\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[14\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[14\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[14\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[14\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[14\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[16\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[16\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[16\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[16\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[16\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[16\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[16\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[16\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[16\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[16\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[16\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[16\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[16\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[16\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[16\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[27\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[27\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[27\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[27\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[27\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[27\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[27\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[27\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[27\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[27\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[27\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[27\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[27\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[27\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[27\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[28\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[28\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[28\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[28\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[28\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[28\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[28\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[28\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[28\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[28\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[28\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[28\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[28\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[28\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[28\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[29\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[29\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[29\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[29\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[29\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[29\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[29\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[29\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[29\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[29\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[29\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[29\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[29\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[29\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[29\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[30\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[30\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[30\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[30\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[30\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[30\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[30\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[30\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[30\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[30\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[30\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[30\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[30\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[30\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[30\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[31\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[31\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[31\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[31\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[31\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[31\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[31\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[31\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[31\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[31\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[31\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[31\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[31\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[31\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[31\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[22\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[22\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[22\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[22\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[22\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[22\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[22\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[22\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[22\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[22\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[22\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[22\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[22\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[22\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[22\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[23\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[23\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[23\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[23\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[23\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[23\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[23\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[23\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[23\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[23\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[23\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[23\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[23\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[23\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[23\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[24\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[24\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[24\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[24\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[24\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[24\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[24\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[24\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[24\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[24\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[24\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[24\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[24\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[24\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[24\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[25\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[25\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[25\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[25\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[25\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[25\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[25\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[25\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[25\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[25\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[25\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[25\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[25\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[25\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[25\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[26\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[26\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[26\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[26\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[26\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[26\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[26\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[26\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[26\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[26\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[26\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[26\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[26\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[26\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[26\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[2\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[2\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[2\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[2\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[2\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[2\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[2\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[2\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[2\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[2\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[2\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[2\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[2\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[2\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[2\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[4\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[4\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[4\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[4\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[4\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[4\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[4\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[4\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[4\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[4\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[4\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[4\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[4\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[4\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[4\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[17\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[17\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[17\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[17\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[17\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[17\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[17\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[17\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[17\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[17\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[17\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[17\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[17\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[17\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[17\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[18\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[18\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[18\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[18\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[18\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[18\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[18\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[18\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[18\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[18\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[18\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[18\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[18\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[18\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[18\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[19\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[19\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[19\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[19\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[19\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[19\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[19\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[19\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[19\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[19\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[19\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[19\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[19\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[19\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[19\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[20\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[20\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[20\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[20\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[20\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[20\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[20\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[20\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[20\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[20\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[20\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[20\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[20\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[20\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[20\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[21\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_0:ckp0\|check_addr\[21\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[21\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[21\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_1:ckp1\|check_addr\[21\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[21\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 1981 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[21\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_2:ckp2\|check_addr\[21\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[21\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 3936 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[21\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_3:ckp3\|check_addr\[21\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[21\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 5979 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[21\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|CFI_kernel_part_4:ckp4\|check_addr\[21\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[21\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 8012 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[9\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[9\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[9\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[7\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[7\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[7\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[6\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[6\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[6\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[8\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[8\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[8\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[13\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[13\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[13\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[12\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[12\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[12\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[11\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[11\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[11\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[10\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[10\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[10\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[26\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[26\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[26\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[20\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[20\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[20\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[14\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[14\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[14\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[19\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[19\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[19\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[18\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[18\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[18\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[17\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[17\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[17\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[16\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[16\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[16\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[15\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[15\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[15\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[31\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[31\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[31\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[30\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[30\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[30\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[29\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[29\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[29\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[28\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[28\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[28\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[27\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[27\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[27\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[25\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[25\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[25\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[24\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[24\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[24\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[23\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[23\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[23\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[22\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[22\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[22\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[21\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[21\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[21\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[2\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[2\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[2\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[5\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[5\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[5\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[4\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[4\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[4\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[3\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|init_addr\[3\]~buf0\"" {  } { { "CFI_kernel_opt.v" "init_addr\[3\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|en~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|en~buf0\"" {  } { { "CFI_kernel_opt.v" "en~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|atom\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|atom\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "atom\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|atom\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|atom\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "atom\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[11\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[11\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[11\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[13\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[13\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[13\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[15\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[15\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[15\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[1\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[1\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[1\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[3\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[3\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[3\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[5\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[5\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[5\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[7\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[7\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[7\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[9\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[9\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[9\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[6\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[6\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[6\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[8\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[8\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[8\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[10\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[10\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[10\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[12\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[12\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[12\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[14\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[14\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[14\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[16\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[16\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[16\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[27\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[27\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[27\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[28\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[28\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[28\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[29\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[29\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[29\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[30\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[30\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[30\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[31\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[31\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[31\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[22\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[22\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[22\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[23\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[23\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[23\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[24\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[24\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[24\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[25\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[25\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[25\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[26\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[26\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[26\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[0\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[0\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[0\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[2\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[2\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[2\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[4\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[4\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[4\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[17\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[17\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[17\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[18\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[18\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[18\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[19\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[19\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[19\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[20\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[20\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[20\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""} { "Info" "ISCL_SCL_CELL_NAME" "CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[21\]~buf0 " "Logic cell \"CFI_comb:cb0\|CFI_comb_verification:cve0\|CFI_kernel:ck0\|check_addr\[21\]~buf0\"" {  } { { "CFI_kernel_opt.v" "check_addr\[21\]~buf0" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/CFI_kernel_opt.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224749537 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1599224749537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224750293 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system.map.smsg " "Generated suppressed messages file D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224751193 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1260 1292 0 0 32 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1260 of its 1292 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 32 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1599224914729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "41 0 0 0 0 " "Adding 41 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599224915370 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599224915370 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_UART_RX " "No output dependent on input pin \"HPS_UART_RX\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|HPS_UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "ghrd_top.v" "" { Text "D:/Dropbox/HAMS/my_first_hps-fpga_base_journal/ghrd_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599224918178 "|ghrd_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1599224918178 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36976 " "Implemented 36976 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599224918275 ""} { "Info" "ICUT_CUT_TM_OPINS" "158 " "Implemented 158 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599224918275 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "167 " "Implemented 167 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1599224918275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35295 " "Implemented 35295 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599224918275 ""} { "Info" "ICUT_CUT_TM_RAMS" "661 " "Implemented 661 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1599224918275 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1599224918275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599224918275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 409 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 409 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5468 " "Peak virtual memory: 5468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599224918506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 04 21:08:38 2020 " "Processing ended: Fri Sep 04 21:08:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599224918506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:59 " "Elapsed time: 00:04:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599224918506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:31 " "Total CPU time (on all processors): 00:06:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599224918506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599224918506 ""}
