
uart2.sram.elf:     file format elf32-littlearm


Disassembly of section .text:

20000000 <_start>:
20000000:	4802      	ldr	r0, [pc, #8]	; (2000000c <stacktop>)
20000002:	4685      	mov	sp, r0
20000004:	f000 f808 	bl	20000018 <notmain>
20000008:	e7fe      	b.n	20000008 <_start+0x8>
2000000a:	46c0      	nop			; (mov r8, r8)

2000000c <stacktop>:
2000000c:	20001000 	andcs	r1, r0, r0

20000010 <PUT32>:
20000010:	6001      	str	r1, [r0, #0]
20000012:	4770      	bx	lr

20000014 <GET32>:
20000014:	6800      	ldr	r0, [r0, #0]
20000016:	4770      	bx	lr

20000018 <notmain>:
20000018:	2080      	movs	r0, #128	; 0x80
2000001a:	b570      	push	{r4, r5, r6, lr}
2000001c:	2504      	movs	r5, #4
2000001e:	4b22      	ldr	r3, [pc, #136]	; (200000a8 <notmain+0x90>)
20000020:	4a22      	ldr	r2, [pc, #136]	; (200000ac <notmain+0x94>)
20000022:	0280      	lsls	r0, r0, #10
20000024:	601a      	str	r2, [r3, #0]
20000026:	4a22      	ldr	r2, [pc, #136]	; (200000b0 <notmain+0x98>)
20000028:	4c22      	ldr	r4, [pc, #136]	; (200000b4 <notmain+0x9c>)
2000002a:	69d3      	ldr	r3, [r2, #28]
2000002c:	4303      	orrs	r3, r0
2000002e:	61d3      	str	r3, [r2, #28]
20000030:	6993      	ldr	r3, [r2, #24]
20000032:	432b      	orrs	r3, r5
20000034:	6193      	str	r3, [r2, #24]
20000036:	4b20      	ldr	r3, [pc, #128]	; (200000b8 <notmain+0xa0>)
20000038:	6819      	ldr	r1, [r3, #0]
2000003a:	4021      	ands	r1, r4
2000003c:	6019      	str	r1, [r3, #0]
2000003e:	2192      	movs	r1, #146	; 0x92
20000040:	681c      	ldr	r4, [r3, #0]
20000042:	01c9      	lsls	r1, r1, #7
20000044:	430c      	orrs	r4, r1
20000046:	601c      	str	r4, [r3, #0]
20000048:	69d4      	ldr	r4, [r2, #28]
2000004a:	4320      	orrs	r0, r4
2000004c:	61d0      	str	r0, [r2, #28]
2000004e:	6990      	ldr	r0, [r2, #24]
20000050:	4c1a      	ldr	r4, [pc, #104]	; (200000bc <notmain+0xa4>)
20000052:	4328      	orrs	r0, r5
20000054:	6190      	str	r0, [r2, #24]
20000056:	20ff      	movs	r0, #255	; 0xff
20000058:	681a      	ldr	r2, [r3, #0]
2000005a:	0200      	lsls	r0, r0, #8
2000005c:	4002      	ands	r2, r0
2000005e:	601a      	str	r2, [r3, #0]
20000060:	681a      	ldr	r2, [r3, #0]
20000062:	4817      	ldr	r0, [pc, #92]	; (200000c0 <notmain+0xa8>)
20000064:	4311      	orrs	r1, r2
20000066:	6019      	str	r1, [r3, #0]
20000068:	4b16      	ldr	r3, [pc, #88]	; (200000c4 <notmain+0xac>)
2000006a:	60a3      	str	r3, [r4, #8]
2000006c:	68e2      	ldr	r2, [r4, #12]
2000006e:	4b16      	ldr	r3, [pc, #88]	; (200000c8 <notmain+0xb0>)
20000070:	4313      	orrs	r3, r2
20000072:	60e3      	str	r3, [r4, #12]
20000074:	f7ff ffce 	bl	20000014 <GET32>
20000078:	0005      	movs	r5, r0
2000007a:	0001      	movs	r1, r0
2000007c:	4813      	ldr	r0, [pc, #76]	; (200000cc <notmain+0xb4>)
2000007e:	f7ff ffc7 	bl	20000010 <PUT32>
20000082:	480f      	ldr	r0, [pc, #60]	; (200000c0 <notmain+0xa8>)
20000084:	1c69      	adds	r1, r5, #1
20000086:	f7ff ffc3 	bl	20000010 <PUT32>
2000008a:	2180      	movs	r1, #128	; 0x80
2000008c:	2240      	movs	r2, #64	; 0x40
2000008e:	4810      	ldr	r0, [pc, #64]	; (200000d0 <notmain+0xb8>)
20000090:	0509      	lsls	r1, r1, #20
20000092:	880b      	ldrh	r3, [r1, #0]
20000094:	6063      	str	r3, [r4, #4]
20000096:	6823      	ldr	r3, [r4, #0]
20000098:	421a      	tst	r2, r3
2000009a:	d0fc      	beq.n	20000096 <notmain+0x7e>
2000009c:	3101      	adds	r1, #1
2000009e:	4281      	cmp	r1, r0
200000a0:	d1f7      	bne.n	20000092 <notmain+0x7a>
200000a2:	2000      	movs	r0, #0
200000a4:	bd70      	pop	{r4, r5, r6, pc}
200000a6:	46c0      	nop			; (mov r8, r8)
200000a8:	200000d8 	ldrdcs	r0, [r0], -r8
200000ac:	007a1200 	rsbseq	r1, sl, r0, lsl #4
200000b0:	40021000 	andmi	r1, r2, r0
200000b4:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
200000b8:	40010800 	andmi	r0, r1, r0, lsl #16
200000bc:	40004400 	andmi	r4, r0, r0, lsl #8
200000c0:	20000400 	andcs	r0, r0, r0, lsl #8
200000c4:	00000341 	andeq	r0, r0, r1, asr #6
200000c8:	0000200c 	andeq	r2, r0, ip
200000cc:	20000404 	andcs	r0, r0, r4, lsl #8
200000d0:	0803e801 	stmdaeq	r3, {r0, fp, sp, lr, pc}

Disassembly of section .data:

200000d4 <mcuFirstPageAddr>:
200000d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>

Disassembly of section .bss:

200000d8 <SystemCoreClock>:
200000d8:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600304d 	streq	r3, [r0], -sp, asr #32
  1c:	094d070c 	stmdbeq	sp, {r2, r3, r8, r9, sl}^
  20:	14041201 	strne	r1, [r4], #-513	; 0xfffffdff
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <_start-0x1ffb9fc4>
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x1ef2f2dc>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	2e30313a 	mrccs	1, 1, r3, cr0, cr10, {1}
   c:	30322d33 	eorscc	r2, r2, r3, lsr sp
  10:	302e3132 	eorcc	r3, lr, r2, lsr r1
  14:	29342d37 	ldmdbcs	r4!, {r0, r1, r2, r4, r5, r8, sl, fp, sp}
  18:	2e303120 	rsfcssp	f3, f0, f0
  1c:	20312e33 	eorscs	r2, r1, r3, lsr lr
  20:	31323032 	teqcc	r2, r2, lsr r0
  24:	31323630 	teqcc	r2, r0, lsr r6
  28:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  2c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  30:	Address 0x0000000000000030 is out of bounds.

