Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 23 16:22:48 2018
| Host         : laptopASUS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 65 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 129 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.154    -1849.566                   3881                 6253        0.053        0.000                      0                 6253        0.270        0.000                       0                  2263  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
newClockUt/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0     {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
newClockUt/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          -1.154    -1849.566                   3881                 6253        0.053        0.000                      0                 6253        0.270        0.000                       0                  2259  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  newClockUt/inst/clk_in1
  To Clock:  newClockUt/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         newClockUt/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { newClockUt/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  newClockUt/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  newClockUt/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  newClockUt/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  newClockUt/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  newClockUt/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  newClockUt/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         3881  Failing Endpoints,  Worst Slack       -1.154ns,  Total Violation    -1849.566ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.154ns  (required time - arrival time)
  Source:                 const/hexToSinXp/sinXp/sinX/dutyCycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 1.881ns (55.934%)  route 1.482ns (44.066%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 4.019 - 2.500 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.637     1.637    const/hexToSinXp/sinXp/sinX/clk_out1
    SLICE_X1Y41          FDRE                                         r  const/hexToSinXp/sinXp/sinX/dutyCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456     2.093 r  const/hexToSinXp/sinXp/sinX/dutyCycle_reg[1]/Q
                         net (fo=2, routed)           0.790     2.884    const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_counter/LED_OBUF[1]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.124     3.008 r  const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_counter/PWM_pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     3.008    const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_counter_n_14
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.540 r  const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.540    const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse0_carry_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.654 r  const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.654    const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse0_carry__0_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.768 r  const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.768    const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse0_carry__1_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.996 r  const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse0_carry__2/CO[2]
                         net (fo=3, routed)           0.369     4.365    const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_counter/CO[0]
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.313     4.678 r  const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_counter/PWM_pulse_i_1/O
                         net (fo=2, routed)           0.323     5.000    const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_counter_n_15
    SLICE_X0Y44          FDRE                                         r  const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457     3.957    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.828 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.409    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.519     4.019    const/hexToSinXp/sinXp/sinX/sin_wavePWM/clk_out1
    SLICE_X0Y44          FDRE                                         r  const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse_reg/C
                         clock pessimism              0.094     4.113    
                         clock uncertainty           -0.062     4.052    
    SLICE_X0Y44          FDRE (Setup_fdre_C_CE)      -0.205     3.847    const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse_reg
  -------------------------------------------------------------------
                         required time                          3.847    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                 -1.154    

Slack (VIOLATED) :        -1.154ns  (required time - arrival time)
  Source:                 const/hexToSinXp/sinXp/sinX/dutyCycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse_reg_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 1.881ns (55.934%)  route 1.482ns (44.066%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 4.019 - 2.500 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.637     1.637    const/hexToSinXp/sinXp/sinX/clk_out1
    SLICE_X1Y41          FDRE                                         r  const/hexToSinXp/sinXp/sinX/dutyCycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456     2.093 r  const/hexToSinXp/sinXp/sinX/dutyCycle_reg[1]/Q
                         net (fo=2, routed)           0.790     2.884    const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_counter/LED_OBUF[1]
    SLICE_X3Y41          LUT4 (Prop_lut4_I0_O)        0.124     3.008 r  const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_counter/PWM_pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     3.008    const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_counter_n_14
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.540 r  const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.540    const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse0_carry_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.654 r  const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.654    const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse0_carry__0_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.768 r  const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.768    const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse0_carry__1_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.996 r  const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse0_carry__2/CO[2]
                         net (fo=3, routed)           0.369     4.365    const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_counter/CO[0]
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.313     4.678 r  const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_counter/PWM_pulse_i_1/O
                         net (fo=2, routed)           0.323     5.000    const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_counter_n_15
    SLICE_X0Y44          FDRE                                         r  const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457     3.957    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.828 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.409    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.519     4.019    const/hexToSinXp/sinXp/sinX/sin_wavePWM/clk_out1
    SLICE_X0Y44          FDRE                                         r  const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse_reg_lopt_replica/C
                         clock pessimism              0.094     4.113    
                         clock uncertainty           -0.062     4.052    
    SLICE_X0Y44          FDRE (Setup_fdre_C_CE)      -0.205     3.847    const/hexToSinXp/sinXp/sinX/sin_wavePWM/PWM_pulse_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          3.847    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                 -1.154    

Slack (VIOLATED) :        -1.123ns  (required time - arrival time)
  Source:                 const/hexToSinXp/sinXp/periods_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/constit_reg[2679]_srl14___const_constit_reg_r_21/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.580ns (20.198%)  route 2.292ns (79.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 3.950 - 2.500 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.623     1.623    const/hexToSinXp/sinXp/clk_out1
    SLICE_X5Y56          FDRE                                         r  const/hexToSinXp/sinXp/periods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     2.079 f  const/hexToSinXp/sinXp/periods_reg[0]/Q
                         net (fo=6, routed)           0.836     2.915    const/hexToSinXp/sinXp/hexSending_reg[0]_1
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  const/hexToSinXp/sinXp/constit[3]_i_1/O
                         net (fo=2100, routed)        1.455     4.495    const/hexSending
    SLICE_X8Y44          SRL16E                                       r  const/constit_reg[2679]_srl14___const_constit_reg_r_21/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457     3.957    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.828 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.409    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.450     3.950    const/clk_out1
    SLICE_X8Y44          SRL16E                                       r  const/constit_reg[2679]_srl14___const_constit_reg_r_21/CLK
                         clock pessimism              0.000     3.950    
                         clock uncertainty           -0.062     3.889    
    SLICE_X8Y44          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     3.372    const/constit_reg[2679]_srl14___const_constit_reg_r_21
  -------------------------------------------------------------------
                         required time                          3.372    
                         arrival time                          -4.495    
  -------------------------------------------------------------------
                         slack                                 -1.123    

Slack (VIOLATED) :        -1.123ns  (required time - arrival time)
  Source:                 const/hexToSinXp/sinXp/periods_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/constit_reg[497]_srl13___const_constit_reg_r_20/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.580ns (20.198%)  route 2.292ns (79.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 3.950 - 2.500 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.623     1.623    const/hexToSinXp/sinXp/clk_out1
    SLICE_X5Y56          FDRE                                         r  const/hexToSinXp/sinXp/periods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     2.079 f  const/hexToSinXp/sinXp/periods_reg[0]/Q
                         net (fo=6, routed)           0.836     2.915    const/hexToSinXp/sinXp/hexSending_reg[0]_1
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  const/hexToSinXp/sinXp/constit[3]_i_1/O
                         net (fo=2100, routed)        1.455     4.495    const/hexSending
    SLICE_X8Y44          SRL16E                                       r  const/constit_reg[497]_srl13___const_constit_reg_r_20/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457     3.957    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.828 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.409    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.450     3.950    const/clk_out1
    SLICE_X8Y44          SRL16E                                       r  const/constit_reg[497]_srl13___const_constit_reg_r_20/CLK
                         clock pessimism              0.000     3.950    
                         clock uncertainty           -0.062     3.889    
    SLICE_X8Y44          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     3.372    const/constit_reg[497]_srl13___const_constit_reg_r_20
  -------------------------------------------------------------------
                         required time                          3.372    
                         arrival time                          -4.495    
  -------------------------------------------------------------------
                         slack                                 -1.123    

Slack (VIOLATED) :        -1.020ns  (required time - arrival time)
  Source:                 const/hexToSinXp/sinXp/x_periods/countedTo_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/hexToSinXp/sinXp/x_periods/countedTo_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 1.653ns (47.943%)  route 1.795ns (52.057%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 4.006 - 2.500 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.626     1.626    const/hexToSinXp/sinXp/x_periods/clk_out1
    SLICE_X0Y56          FDRE                                         r  const/hexToSinXp/sinXp/x_periods/countedTo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     2.082 f  const/hexToSinXp/sinXp/x_periods/countedTo_reg[17]/Q
                         net (fo=3, routed)           0.946     3.028    const/hexToSinXp/sinXp/x_periods/countedUpTo_wire[17]
    SLICE_X3Y54          LUT2 (Prop_lut2_I0_O)        0.124     3.152 r  const/hexToSinXp/sinXp/x_periods/countedTo1_carry__1_i_4__0/O
                         net (fo=1, routed)           0.000     3.152    const/hexToSinXp/sinXp/x_periods/countedTo1_carry__1_i_4__0_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.684 r  const/hexToSinXp/sinXp/x_periods/countedTo1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.684    const/hexToSinXp/sinXp/x_periods/countedTo1_carry__1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.912 r  const/hexToSinXp/sinXp/x_periods/countedTo1_carry__2/CO[2]
                         net (fo=29, routed)          0.849     4.761    const/hexToSinXp/sinXp/x_periods/countedTo1_carry__2_n_1
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.313     5.074 r  const/hexToSinXp/sinXp/x_periods/countedTo[16]_i_1__2/O
                         net (fo=1, routed)           0.000     5.074    const/hexToSinXp/sinXp/x_periods/countedTo[16]_i_1__2_n_0
    SLICE_X4Y58          FDRE                                         r  const/hexToSinXp/sinXp/x_periods/countedTo_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457     3.957    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.828 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.409    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.506     4.006    const/hexToSinXp/sinXp/x_periods/clk_out1
    SLICE_X4Y58          FDRE                                         r  const/hexToSinXp/sinXp/x_periods/countedTo_reg[16]/C
                         clock pessimism              0.078     4.084    
                         clock uncertainty           -0.062     4.022    
    SLICE_X4Y58          FDRE (Setup_fdre_C_D)        0.032     4.054    const/hexToSinXp/sinXp/x_periods/countedTo_reg[16]
  -------------------------------------------------------------------
                         required time                          4.054    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                 -1.020    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 const/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/constit_reg[2252]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.456ns (16.153%)  route 2.367ns (83.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 3.939 - 2.500 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.639     1.639    const/clk_out1
    SLICE_X3Y47          FDRE                                         r  const/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     2.095 r  const/reset_reg_reg/Q
                         net (fo=1881, routed)        2.367     4.462    const/reset_reg_0
    SLICE_X15Y57         FDRE                                         r  const/constit_reg[2252]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457     3.957    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.828 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.409    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.439     3.939    const/clk_out1
    SLICE_X15Y57         FDRE                                         r  const/constit_reg[2252]/C
                         clock pessimism              0.000     3.939    
                         clock uncertainty           -0.062     3.877    
    SLICE_X15Y57         FDRE (Setup_fdre_C_R)       -0.429     3.448    const/constit_reg[2252]
  -------------------------------------------------------------------
                         required time                          3.448    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                 -1.014    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 const/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/constit_reg[2508]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.456ns (16.153%)  route 2.367ns (83.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 3.939 - 2.500 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.639     1.639    const/clk_out1
    SLICE_X3Y47          FDRE                                         r  const/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     2.095 r  const/reset_reg_reg/Q
                         net (fo=1881, routed)        2.367     4.462    const/reset_reg_0
    SLICE_X15Y57         FDRE                                         r  const/constit_reg[2508]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457     3.957    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.828 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.409    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.439     3.939    const/clk_out1
    SLICE_X15Y57         FDRE                                         r  const/constit_reg[2508]/C
                         clock pessimism              0.000     3.939    
                         clock uncertainty           -0.062     3.877    
    SLICE_X15Y57         FDRE (Setup_fdre_C_R)       -0.429     3.448    const/constit_reg[2508]
  -------------------------------------------------------------------
                         required time                          3.448    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                 -1.014    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 const/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/constit_reg[2516]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.456ns (16.153%)  route 2.367ns (83.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 3.939 - 2.500 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.639     1.639    const/clk_out1
    SLICE_X3Y47          FDRE                                         r  const/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     2.095 r  const/reset_reg_reg/Q
                         net (fo=1881, routed)        2.367     4.462    const/reset_reg_0
    SLICE_X15Y57         FDRE                                         r  const/constit_reg[2516]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457     3.957    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.828 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.409    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.439     3.939    const/clk_out1
    SLICE_X15Y57         FDRE                                         r  const/constit_reg[2516]/C
                         clock pessimism              0.000     3.939    
                         clock uncertainty           -0.062     3.877    
    SLICE_X15Y57         FDRE (Setup_fdre_C_R)       -0.429     3.448    const/constit_reg[2516]
  -------------------------------------------------------------------
                         required time                          3.448    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                 -1.014    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 const/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/constit_reg[2520]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.456ns (16.153%)  route 2.367ns (83.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 3.939 - 2.500 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.639     1.639    const/clk_out1
    SLICE_X3Y47          FDRE                                         r  const/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     2.095 r  const/reset_reg_reg/Q
                         net (fo=1881, routed)        2.367     4.462    const/reset_reg_0
    SLICE_X15Y57         FDRE                                         r  const/constit_reg[2520]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457     3.957    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.828 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.409    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.439     3.939    const/clk_out1
    SLICE_X15Y57         FDRE                                         r  const/constit_reg[2520]/C
                         clock pessimism              0.000     3.939    
                         clock uncertainty           -0.062     3.877    
    SLICE_X15Y57         FDRE (Setup_fdre_C_R)       -0.429     3.448    const/constit_reg[2520]
  -------------------------------------------------------------------
                         required time                          3.448    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                 -1.014    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 const/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/constit_reg[2524]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.456ns (16.153%)  route 2.367ns (83.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 3.939 - 2.500 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.639     1.639    const/clk_out1
    SLICE_X3Y47          FDRE                                         r  const/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     2.095 r  const/reset_reg_reg/Q
                         net (fo=1881, routed)        2.367     4.462    const/reset_reg_0
    SLICE_X15Y57         FDRE                                         r  const/constit_reg[2524]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457     3.957    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     0.828 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.409    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        1.439     3.939    const/clk_out1
    SLICE_X15Y57         FDRE                                         r  const/constit_reg[2524]/C
                         clock pessimism              0.000     3.939    
                         clock uncertainty           -0.062     3.877    
    SLICE_X15Y57         FDRE (Setup_fdre_C_R)       -0.429     3.448    const/constit_reg[2524]
  -------------------------------------------------------------------
                         required time                          3.448    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                 -1.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 const/constit_reg[1160]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/constit_reg[1172]_srl3___const_constit_reg_r_10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.454%)  route 0.255ns (66.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.567     0.567    const/clk_out1
    SLICE_X9Y49          FDSE                                         r  const/constit_reg[1160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDSE (Prop_fdse_C_Q)         0.128     0.695 r  const/constit_reg[1160]/Q
                         net (fo=1, routed)           0.255     0.949    const/constit_reg_n_0_[1160]
    SLICE_X14Y53         SRL16E                                       r  const/constit_reg[1172]_srl3___const_constit_reg_r_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.833     0.833    const/clk_out1
    SLICE_X14Y53         SRL16E                                       r  const/constit_reg[1172]_srl3___const_constit_reg_r_10/CLK
                         clock pessimism              0.000     0.833    
    SLICE_X14Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     0.896    const/constit_reg[1172]_srl3___const_constit_reg_r_10
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 const/constit_reg[1848]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/constit_reg[1856]_srl2____const_constit_reg_s_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.904%)  route 0.301ns (68.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.563     0.563    const/clk_out1
    SLICE_X15Y58         FDRE                                         r  const/constit_reg[1848]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  const/constit_reg[1848]/Q
                         net (fo=1, routed)           0.301     1.005    const/constit_reg_n_0_[1848]
    SLICE_X12Y49         SRL16E                                       r  const/constit_reg[1856]_srl2____const_constit_reg_s_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.837     0.837    const/clk_out1
    SLICE_X12Y49         SRL16E                                       r  const/constit_reg[1856]_srl2____const_constit_reg_s_0/CLK
                         clock pessimism              0.000     0.837    
    SLICE_X12Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.952    const/constit_reg[1856]_srl2____const_constit_reg_s_0
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 const/constit_reg[2420]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/constit_reg[2424]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.168%)  route 0.260ns (64.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.567     0.567    const/clk_out1
    SLICE_X15Y49         FDRE                                         r  const/constit_reg[2420]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  const/constit_reg[2420]/Q
                         net (fo=1, routed)           0.260     0.968    const/constit_reg_n_0_[2420]
    SLICE_X15Y58         FDSE                                         r  const/constit_reg[2424]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.832     0.832    const/clk_out1
    SLICE_X15Y58         FDSE                                         r  const/constit_reg[2424]/C
                         clock pessimism              0.000     0.832    
    SLICE_X15Y58         FDSE (Hold_fdse_C_D)         0.078     0.910    const/constit_reg[2424]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 const/constit_reg[1893]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/constit_reg[1905]_srl3___const_constit_reg_r_10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.327%)  route 0.238ns (61.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.564     0.564    const/clk_out1
    SLICE_X8Y54          FDSE                                         r  const/constit_reg[1893]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDSE (Prop_fdse_C_Q)         0.148     0.712 r  const/constit_reg[1893]/Q
                         net (fo=1, routed)           0.238     0.950    const/constit_reg_n_0_[1893]
    SLICE_X10Y48         SRL16E                                       r  const/constit_reg[1905]_srl3___const_constit_reg_r_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.837     0.837    const/clk_out1
    SLICE_X10Y48         SRL16E                                       r  const/constit_reg[1905]_srl3___const_constit_reg_r_10/CLK
                         clock pessimism              0.000     0.837    
    SLICE_X10Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.893    const/constit_reg[1905]_srl3___const_constit_reg_r_10
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 const/constit_reg[1700]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/constit_reg[1712]_srl3____const_constit_reg_s_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.096%)  route 0.298ns (67.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.594     0.594    const/clk_out1
    SLICE_X5Y47          FDRE                                         r  const/constit_reg[1700]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  const/constit_reg[1700]/Q
                         net (fo=1, routed)           0.298     1.033    const/constit_reg_n_0_[1700]
    SLICE_X6Y51          SRL16E                                       r  const/constit_reg[1712]_srl3____const_constit_reg_s_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.863     0.863    const/clk_out1
    SLICE_X6Y51          SRL16E                                       r  const/constit_reg[1712]_srl3____const_constit_reg_s_1/CLK
                         clock pessimism              0.000     0.863    
    SLICE_X6Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.970    const/constit_reg[1712]_srl3____const_constit_reg_s_1
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 const/constit_reg[1125]_const_constit_reg_r_25/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/constit_reg[1129]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.103%)  route 0.217ns (50.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.565     0.565    const/clk_out1
    SLICE_X10Y50         FDRE                                         r  const/constit_reg[1125]_const_constit_reg_r_25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  const/constit_reg[1125]_const_constit_reg_r_25/Q
                         net (fo=1, routed)           0.217     0.945    const/constit_reg[1125]_const_constit_reg_r_25_n_0
    SLICE_X11Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.990 r  const/constit_reg_gate__116/O
                         net (fo=1, routed)           0.000     0.990    const/constit_reg_gate__116_n_0
    SLICE_X11Y49         FDRE                                         r  const/constit_reg[1129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.837     0.837    const/clk_out1
    SLICE_X11Y49         FDRE                                         r  const/constit_reg[1129]/C
                         clock pessimism              0.000     0.837    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.091     0.928    const/constit_reg[1129]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 const/constit_reg[246]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/constit_reg[254]_srl2____const_constit_reg_s_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.562     0.562    const/clk_out1
    SLICE_X11Y60         FDRE                                         r  const/constit_reg[246]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  const/constit_reg[246]/Q
                         net (fo=1, routed)           0.145     0.848    const/constit_reg_n_0_[246]
    SLICE_X10Y61         SRL16E                                       r  const/constit_reg[254]_srl2____const_constit_reg_s_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.831     0.831    const/clk_out1
    SLICE_X10Y61         SRL16E                                       r  const/constit_reg[254]_srl2____const_constit_reg_s_0/CLK
                         clock pessimism             -0.254     0.578    
    SLICE_X10Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.761    const/constit_reg[254]_srl2____const_constit_reg_s_0
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 const/constit_reg[800]_const_constit_reg_r_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/constit_reg[804]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.246ns (54.386%)  route 0.206ns (45.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.596     0.596    const/clk_out1
    SLICE_X2Y49          FDRE                                         r  const/constit_reg[800]_const_constit_reg_r_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.148     0.744 r  const/constit_reg[800]_const_constit_reg_r_10/Q
                         net (fo=1, routed)           0.206     0.950    const/constit_reg[800]_const_constit_reg_r_10_n_0
    SLICE_X0Y50          LUT2 (Prop_lut2_I0_O)        0.098     1.048 r  const/constit_reg_gate__105/O
                         net (fo=1, routed)           0.000     1.048    const/constit_reg_gate__105_n_0
    SLICE_X0Y50          FDRE                                         r  const/constit_reg[804]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.864     0.864    const/clk_out1
    SLICE_X0Y50          FDRE                                         r  const/constit_reg[804]/C
                         clock pessimism              0.000     0.864    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.092     0.956    const/constit_reg[804]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 const/constit_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/constit_reg[53]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.398%)  route 0.323ns (69.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.566     0.566    const/clk_out1
    SLICE_X9Y46          FDRE                                         r  const/constit_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  const/constit_reg[49]/Q
                         net (fo=1, routed)           0.323     1.029    const/constit_reg_n_0_[49]
    SLICE_X7Y53          FDSE                                         r  const/constit_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.861     0.861    const/clk_out1
    SLICE_X7Y53          FDSE                                         r  const/constit_reg[53]/C
                         clock pessimism              0.000     0.861    
    SLICE_X7Y53          FDSE (Hold_fdse_C_D)         0.076     0.937    const/constit_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 const/constit_reg[1984]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            const/constit_reg[1996]_srl3___const_constit_reg_r_10/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.564     0.564    const/clk_out1
    SLICE_X13Y54         FDSE                                         r  const/constit_reg[1984]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDSE (Prop_fdse_C_Q)         0.141     0.705 r  const/constit_reg[1984]/Q
                         net (fo=1, routed)           0.154     0.859    const/constit_reg_n_0_[1984]
    SLICE_X14Y54         SRL16E                                       r  const/constit_reg[1996]_srl3___const_constit_reg_r_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    newClockUt/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  newClockUt/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    newClockUt/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  newClockUt/inst/clkout1_buf/O
                         net (fo=2258, routed)        0.833     0.833    const/clk_out1
    SLICE_X14Y54         SRL16E                                       r  const/constit_reg[1996]_srl3___const_constit_reg_r_10/CLK
                         clock pessimism             -0.254     0.580    
    SLICE_X14Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.763    const/constit_reg[1996]_srl3___const_constit_reg_r_10
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { newClockUt/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y0    newClockUt/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y0  newClockUt/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         2.500       1.500      SLICE_X2Y54      const/constit_reg[1002]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X10Y52     const/constit_reg[1004]_const_constit_reg_s_2/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X2Y54      const/constit_reg[1006]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X10Y55     const/constit_reg[1007]_const_constit_reg_s_2/C
Min Period        n/a     FDSE/C              n/a            1.000         2.500       1.500      SLICE_X13Y55     const/constit_reg[1232]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X5Y63      const/constit_reg[1234]/C
Min Period        n/a     FDSE/C              n/a            1.000         2.500       1.500      SLICE_X10Y64     const/constit_reg[1235]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X10Y51     const/constit_reg[1237]_const_constit_reg_r_13/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y0  newClockUt/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X2Y63      const/constit_reg[710]_srl2____const_constit_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X2Y63      const/constit_reg[506]_srl3____const_constit_reg_s_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X6Y60      const/constit_reg[2070]_srl2____const_constit_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X2Y63      const/constit_reg[78]_srl2____const_constit_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X6Y60      const/constit_reg[1882]_srl2___const_constit_reg_r_9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X2Y63      const/constit_reg[590]_srl2____const_constit_reg_s_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X6Y60      const/constit_reg[819]_srl3____const_constit_reg_s_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X6Y60      const/constit_reg[83]_srl3____const_constit_reg_s_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X10Y55     const/constit_reg[1003]_srl3____const_constit_reg_s_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X14Y55     const/constit_reg[1244]_srl3___const_constit_reg_r_10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X10Y52     const/constit_reg[1000]_srl3____const_constit_reg_s_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X10Y52     const/constit_reg[1000]_srl3____const_constit_reg_s_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X10Y51     const/constit_reg[1233]_srl5___const_constit_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X10Y51     const/constit_reg[1233]_srl5___const_constit_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X6Y54      const/constit_reg[1476]_srl5___const_constit_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X12Y48     const/constit_reg[2148]_srl2___const_constit_reg_r_9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X12Y48     const/constit_reg[2148]_srl2___const_constit_reg_r_9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X2Y49      const/constit_reg[2370]_srl3____const_constit_reg_s_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X10Y47     const/constit_reg[2577]_srl7___const_constit_reg_r_14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.250       0.270      SLICE_X10Y47     const/constit_reg[2577]_srl7___const_constit_reg_r_14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { newClockUt/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    newClockUt/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  newClockUt/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  newClockUt/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  newClockUt/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  newClockUt/inst/mmcm_adv_inst/CLKFBOUT



