// Seed: 2354201125
module module_0 (
    input  wand  id_0,
    output tri1  id_1,
    output wire  id_2,
    output uwire id_3,
    input  wor   id_4
);
  assign module_1.type_15 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output wire id_2,
    input wire id_3,
    output tri id_4,
    input supply0 id_5,
    input tri0 id_6
);
  tri1 id_8;
  assign id_8 = id_5;
  tranif0 (id_1, 1, &id_4);
  module_0 modCall_1 (
      id_8,
      id_2,
      id_4,
      id_2,
      id_6
  );
  tri0  id_9 = id_6;
  uwire id_10 = 1;
endmodule
