
BMSLadder.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00803f80  00803f80  00000352  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000002fe  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  00000352  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000384  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 000000d0  00000000  00000000  000003c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001e1b  00000000  00000000  00000490  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001593  00000000  00000000  000022ab  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000007bc  00000000  00000000  0000383e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000017c  00000000  00000000  00003ffc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00001211  00000000  00000000  00004178  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000002be  00000000  00000000  00005389  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000a0  00000000  00000000  00005647  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	19 c0       	rjmp	.+50     	; 0x34 <__ctors_end>
   2:	20 c0       	rjmp	.+64     	; 0x44 <__bad_interrupt>
   4:	1f c0       	rjmp	.+62     	; 0x44 <__bad_interrupt>
   6:	1e c0       	rjmp	.+60     	; 0x44 <__bad_interrupt>
   8:	1d c0       	rjmp	.+58     	; 0x44 <__bad_interrupt>
   a:	1c c0       	rjmp	.+56     	; 0x44 <__bad_interrupt>
   c:	1b c0       	rjmp	.+54     	; 0x44 <__bad_interrupt>
   e:	1a c0       	rjmp	.+52     	; 0x44 <__bad_interrupt>
  10:	19 c0       	rjmp	.+50     	; 0x44 <__bad_interrupt>
  12:	18 c0       	rjmp	.+48     	; 0x44 <__bad_interrupt>
  14:	17 c0       	rjmp	.+46     	; 0x44 <__bad_interrupt>
  16:	16 c0       	rjmp	.+44     	; 0x44 <__bad_interrupt>
  18:	15 c0       	rjmp	.+42     	; 0x44 <__bad_interrupt>
  1a:	14 c0       	rjmp	.+40     	; 0x44 <__bad_interrupt>
  1c:	13 c0       	rjmp	.+38     	; 0x44 <__bad_interrupt>
  1e:	12 c0       	rjmp	.+36     	; 0x44 <__bad_interrupt>
  20:	11 c0       	rjmp	.+34     	; 0x44 <__bad_interrupt>
  22:	10 c0       	rjmp	.+32     	; 0x44 <__bad_interrupt>
  24:	0f c0       	rjmp	.+30     	; 0x44 <__bad_interrupt>
  26:	0e c0       	rjmp	.+28     	; 0x44 <__bad_interrupt>
  28:	0d c0       	rjmp	.+26     	; 0x44 <__bad_interrupt>
  2a:	0c c0       	rjmp	.+24     	; 0x44 <__bad_interrupt>
  2c:	0b c0       	rjmp	.+22     	; 0x44 <__bad_interrupt>
  2e:	0a c0       	rjmp	.+20     	; 0x44 <__bad_interrupt>
  30:	09 c0       	rjmp	.+18     	; 0x44 <__bad_interrupt>
  32:	08 c0       	rjmp	.+16     	; 0x44 <__bad_interrupt>

00000034 <__ctors_end>:
  34:	11 24       	eor	r1, r1
  36:	1f be       	out	0x3f, r1	; 63
  38:	cf ef       	ldi	r28, 0xFF	; 255
  3a:	cd bf       	out	0x3d, r28	; 61
  3c:	df e3       	ldi	r29, 0x3F	; 63
  3e:	de bf       	out	0x3e, r29	; 62
  40:	e9 d0       	rcall	.+466    	; 0x214 <main>
  42:	5b c1       	rjmp	.+694    	; 0x2fa <_exit>

00000044 <__bad_interrupt>:
  44:	dd cf       	rjmp	.-70     	; 0x0 <__vectors>

00000046 <ADC0Init>:
  46:	e0 e0       	ldi	r30, 0x00	; 0
  48:	f6 e0       	ldi	r31, 0x06	; 6
  4a:	81 e5       	ldi	r24, 0x51	; 81
  4c:	82 83       	std	Z+2, r24	; 0x02
  4e:	81 e0       	ldi	r24, 0x01	; 1
  50:	80 83       	st	Z, r24
  52:	08 95       	ret

00000054 <InternalReferenceInit>:
  54:	e0 ea       	ldi	r30, 0xA0	; 160
  56:	f0 e0       	ldi	r31, 0x00	; 0
  58:	80 e1       	ldi	r24, 0x10	; 16
  5a:	80 83       	st	Z, r24
  5c:	82 e0       	ldi	r24, 0x02	; 2
  5e:	81 83       	std	Z+1, r24	; 0x01
  60:	08 95       	ret

00000062 <ADC0Enable>:
  62:	e0 e0       	ldi	r30, 0x00	; 0
  64:	f6 e0       	ldi	r31, 0x06	; 6
  66:	80 81       	ld	r24, Z
  68:	81 60       	ori	r24, 0x01	; 1
  6a:	80 83       	st	Z, r24
  6c:	08 95       	ret

0000006e <ADC0Disable>:
  6e:	e0 e0       	ldi	r30, 0x00	; 0
  70:	f6 e0       	ldi	r31, 0x06	; 6
  72:	80 81       	ld	r24, Z
  74:	8e 7f       	andi	r24, 0xFE	; 254
  76:	80 83       	st	Z, r24
  78:	08 95       	ret

0000007a <ADC0StartConversion>:
  7a:	e0 e0       	ldi	r30, 0x00	; 0
  7c:	f6 e0       	ldi	r31, 0x06	; 6
  7e:	86 83       	std	Z+6, r24	; 0x06
  80:	81 e0       	ldi	r24, 0x01	; 1
  82:	80 87       	std	Z+8, r24	; 0x08
  84:	08 95       	ret

00000086 <ADC0ConversionDone>:
  86:	80 91 0b 06 	lds	r24, 0x060B	; 0x80060b <__RODATA_PM_OFFSET__+0x7f860b>
  8a:	81 70       	andi	r24, 0x01	; 1
  8c:	08 95       	ret

0000008e <ADC0GetConversionResult>:
  8e:	80 91 10 06 	lds	r24, 0x0610	; 0x800610 <__RODATA_PM_OFFSET__+0x7f8610>
  92:	90 91 11 06 	lds	r25, 0x0611	; 0x800611 <__RODATA_PM_OFFSET__+0x7f8611>
  96:	08 95       	ret

00000098 <ADC0GetConversion>:
  98:	f0 df       	rcall	.-32     	; 0x7a <ADC0StartConversion>
  9a:	f5 df       	rcall	.-22     	; 0x86 <ADC0ConversionDone>
  9c:	88 23       	and	r24, r24
  9e:	e9 f3       	breq	.-6      	; 0x9a <ADC0GetConversion+0x2>
  a0:	f6 df       	rcall	.-20     	; 0x8e <ADC0GetConversionResult>
  a2:	e0 e0       	ldi	r30, 0x00	; 0
  a4:	f6 e0       	ldi	r31, 0x06	; 6
  a6:	23 85       	ldd	r18, Z+11	; 0x0b
  a8:	21 60       	ori	r18, 0x01	; 1
  aa:	23 87       	std	Z+11, r18	; 0x0b
  ac:	08 95       	ret

000000ae <CellVoltage>:
	TCA0_SINGLE_CTRLA &= ~TCA_SINGLE_ENABLE_bm;
	TCA0_SINGLE_CTRLC = 0;
}

uint32_t CellVoltage(void)
{
  ae:	cf 92       	push	r12
  b0:	df 92       	push	r13
  b2:	ef 92       	push	r14
  b4:	ff 92       	push	r15
	//Example:
	//Given Vcc = 3.895V
	//Vadc = 1.1/3.895 * 1024 = 289 counts
	//Vref = 1126400 / 289 = 3897mV

	InternalReferenceInit();
  b6:	ce df       	rcall	.-100    	; 0x54 <InternalReferenceInit>
	ADC0Init();
  b8:	c6 df       	rcall	.-116    	; 0x46 <ADC0Init>
	ADC0Enable();
  ba:	d3 df       	rcall	.-90     	; 0x62 <ADC0Enable>
	ADC0GetConversion(ADC_MUXPOS_INTREF_gc); //Disregard the first conversion after switching the ADC reference
  bc:	8d e1       	ldi	r24, 0x1D	; 29
  be:	ec df       	rcall	.-40     	; 0x98 <ADC0GetConversion>
	uint32_t cellVoltageMv = 1126400L / ADC0GetConversion(ADC_MUXPOS_INTREF_gc);
  c0:	8d e1       	ldi	r24, 0x1D	; 29
  c2:	ea df       	rcall	.-44     	; 0x98 <ADC0GetConversion>
  c4:	9c 01       	movw	r18, r24
  c6:	40 e0       	ldi	r20, 0x00	; 0
  c8:	50 e0       	ldi	r21, 0x00	; 0
  ca:	60 e0       	ldi	r22, 0x00	; 0
  cc:	70 e3       	ldi	r23, 0x30	; 48
  ce:	81 e1       	ldi	r24, 0x11	; 17
  d0:	90 e0       	ldi	r25, 0x00	; 0
  d2:	d5 d0       	rcall	.+426    	; 0x27e <__divmodsi4>
  d4:	69 01       	movw	r12, r18
  d6:	7a 01       	movw	r14, r20
	ADC0Disable();
  d8:	ca df       	rcall	.-108    	; 0x6e <ADC0Disable>
	return cellVoltageMv;
}
  da:	c7 01       	movw	r24, r14
  dc:	b6 01       	movw	r22, r12
  de:	ff 90       	pop	r15
  e0:	ef 90       	pop	r14
  e2:	df 90       	pop	r13
  e4:	cf 90       	pop	r12
  e6:	08 95       	ret

000000e8 <ManageCell>:

cellStatus_t ManageCell(uint32_t* cellVoltage)
{
  e8:	cf 93       	push	r28
  ea:	df 93       	push	r29
  ec:	ec 01       	movw	r28, r24
	*cellVoltage = CellVoltage();
  ee:	df df       	rcall	.-66     	; 0xae <CellVoltage>
  f0:	68 83       	st	Y, r22
  f2:	79 83       	std	Y+1, r23	; 0x01
  f4:	8a 83       	std	Y+2, r24	; 0x02
  f6:	9b 83       	std	Y+3, r25	; 0x03

	if (*cellVoltage >= OVERVOLTAGE_THRESHOLD_MILLIVOLTS)
  f8:	66 33       	cpi	r22, 0x36	; 54
  fa:	20 e1       	ldi	r18, 0x10	; 16
  fc:	72 07       	cpc	r23, r18
  fe:	81 05       	cpc	r24, r1
 100:	91 05       	cpc	r25, r1
 102:	88 f0       	brcs	.+34     	; 0x126 <ManageCell+0x3e>
	Over voltage @ 4.15V -> Approximately 700mA with current settings
*/

inline void BalanceOn(bool highCurrent)
{
	TCA0_SINGLE_CMP0 = 128; //12.5% duty cycle on the balance FET, period around 80ms
 104:	e8 e2       	ldi	r30, 0x28	; 40
 106:	fa e0       	ldi	r31, 0x0A	; 10
 108:	80 e8       	ldi	r24, 0x80	; 128
 10a:	90 e0       	ldi	r25, 0x00	; 0
 10c:	80 83       	st	Z, r24
 10e:	91 83       	std	Z+1, r25	; 0x01
	if (highCurrent)
	{
		TCA0_SINGLE_CMP0 = 768; //75% duty cycle on the balance FET, period around 80ms
 110:	80 e0       	ldi	r24, 0x00	; 0
 112:	93 e0       	ldi	r25, 0x03	; 3
 114:	80 83       	st	Z, r24
 116:	91 83       	std	Z+1, r25	; 0x01
	}
	TCA0_SINGLE_CTRLA |= TCA_SINGLE_ENABLE_bm;
 118:	e0 e0       	ldi	r30, 0x00	; 0
 11a:	fa e0       	ldi	r31, 0x0A	; 10
 11c:	80 81       	ld	r24, Z
 11e:	81 60       	ori	r24, 0x01	; 1
 120:	80 83       	st	Z, r24

	if (*cellVoltage >= OVERVOLTAGE_THRESHOLD_MILLIVOLTS)
	{
		bool highCurrentBalance = true;
		BalanceOn(highCurrentBalance);
		return CellStatusOverVoltage;
 122:	83 e0       	ldi	r24, 0x03	; 3
 124:	25 c0       	rjmp	.+74     	; 0x170 <ManageCell+0x88>
	}

	if (*cellVoltage >= BALANCE_THRESHOLD_MILLIVOLTS)
 126:	64 30       	cpi	r22, 0x04	; 4
 128:	70 41       	sbci	r23, 0x10	; 16
 12a:	81 05       	cpc	r24, r1
 12c:	91 05       	cpc	r25, r1
 12e:	68 f0       	brcs	.+26     	; 0x14a <ManageCell+0x62>
	Over voltage @ 4.15V -> Approximately 700mA with current settings
*/

inline void BalanceOn(bool highCurrent)
{
	TCA0_SINGLE_CMP0 = 128; //12.5% duty cycle on the balance FET, period around 80ms
 130:	80 e8       	ldi	r24, 0x80	; 128
 132:	90 e0       	ldi	r25, 0x00	; 0
 134:	80 93 28 0a 	sts	0x0A28, r24	; 0x800a28 <__RODATA_PM_OFFSET__+0x7f8a28>
 138:	90 93 29 0a 	sts	0x0A29, r25	; 0x800a29 <__RODATA_PM_OFFSET__+0x7f8a29>
	if (highCurrent)
	{
		TCA0_SINGLE_CMP0 = 768; //75% duty cycle on the balance FET, period around 80ms
	}
	TCA0_SINGLE_CTRLA |= TCA_SINGLE_ENABLE_bm;
 13c:	e0 e0       	ldi	r30, 0x00	; 0
 13e:	fa e0       	ldi	r31, 0x0A	; 10
 140:	80 81       	ld	r24, Z
 142:	81 60       	ori	r24, 0x01	; 1
 144:	80 83       	st	Z, r24

	if (*cellVoltage >= BALANCE_THRESHOLD_MILLIVOLTS)
	{
		bool highCurrentBalance = false;
		BalanceOn(highCurrentBalance);
		return CellStatusBalancing;
 146:	82 e0       	ldi	r24, 0x02	; 2
 148:	13 c0       	rjmp	.+38     	; 0x170 <ManageCell+0x88>
	TCA0_SINGLE_CTRLA |= TCA_SINGLE_ENABLE_bm;
}

inline void BalanceOff(void)
{
	TCA0_SINGLE_CTRLA &= ~TCA_SINGLE_ENABLE_bm;
 14a:	e0 e0       	ldi	r30, 0x00	; 0
 14c:	fa e0       	ldi	r31, 0x0A	; 10
 14e:	80 81       	ld	r24, Z
 150:	8e 7f       	andi	r24, 0xFE	; 254
 152:	80 83       	st	Z, r24
	TCA0_SINGLE_CTRLC = 0;
 154:	10 92 02 0a 	sts	0x0A02, r1	; 0x800a02 <__RODATA_PM_OFFSET__+0x7f8a02>
		return CellStatusBalancing;
	}
	
	BalanceOff();

	if (*cellVoltage >= UNDERVOLTAGE_THRESHOLD_MILLIVOLTS)
 158:	88 81       	ld	r24, Y
 15a:	99 81       	ldd	r25, Y+1	; 0x01
 15c:	aa 81       	ldd	r26, Y+2	; 0x02
 15e:	bb 81       	ldd	r27, Y+3	; 0x03
 160:	80 3f       	cpi	r24, 0xF0	; 240
 162:	9a 40       	sbci	r25, 0x0A	; 10
 164:	a1 05       	cpc	r26, r1
 166:	b1 05       	cpc	r27, r1
 168:	10 f0       	brcs	.+4      	; 0x16e <ManageCell+0x86>
	{
		return CellStatusNormal;
 16a:	81 e0       	ldi	r24, 0x01	; 1
 16c:	01 c0       	rjmp	.+2      	; 0x170 <ManageCell+0x88>
	}
	
	return CellStatusUnderVoltage;
 16e:	80 e0       	ldi	r24, 0x00	; 0
}
 170:	df 91       	pop	r29
 172:	cf 91       	pop	r28
 174:	08 95       	ret

00000176 <InitializeIO>:
#define F_CPU 3200000UL
#include "util/delay.h"

void InitializeIO(void)
{
	PORTA_PIN0CTRL = PORT_ISC_INPUT_DISABLE_gc;
 176:	84 e0       	ldi	r24, 0x04	; 4
 178:	80 93 10 04 	sts	0x0410, r24	; 0x800410 <__RODATA_PM_OFFSET__+0x7f8410>
	PORTA_DIR = BALANCE_PIN_MASK | TX_LED_PIN_MASK;
 17c:	88 e4       	ldi	r24, 0x48	; 72
 17e:	80 93 00 04 	sts	0x0400, r24	; 0x800400 <__RODATA_PM_OFFSET__+0x7f8400>
	PORTA_OUTSET = TX_LED_PIN_MASK; //Default LED state is off	
 182:	80 e4       	ldi	r24, 0x40	; 64
 184:	80 93 05 04 	sts	0x0405, r24	; 0x800405 <__RODATA_PM_OFFSET__+0x7f8405>
 188:	08 95       	ret

0000018a <InitializeBalancePWM>:
}

void InitializeBalancePWM()
{
	TCA0_SINGLE_PER = 1024;
 18a:	80 e0       	ldi	r24, 0x00	; 0
 18c:	94 e0       	ldi	r25, 0x04	; 4
 18e:	80 93 26 0a 	sts	0x0A26, r24	; 0x800a26 <__RODATA_PM_OFFSET__+0x7f8a26>
 192:	90 93 27 0a 	sts	0x0A27, r25	; 0x800a27 <__RODATA_PM_OFFSET__+0x7f8a27>
	TCA0_SINGLE_CMP0 = 128; //12.5% duty cycle on the balance FET, period around 80ms
 196:	80 e8       	ldi	r24, 0x80	; 128
 198:	90 e0       	ldi	r25, 0x00	; 0
 19a:	80 93 28 0a 	sts	0x0A28, r24	; 0x800a28 <__RODATA_PM_OFFSET__+0x7f8a28>
 19e:	90 93 29 0a 	sts	0x0A29, r25	; 0x800a29 <__RODATA_PM_OFFSET__+0x7f8a29>
	TCA0_SINGLE_CTRLB = TCA_SINGLE_CMP0EN_bm | TCA_SINGLE_WGMODE_SINGLESLOPE_gc;
 1a2:	83 e1       	ldi	r24, 0x13	; 19
 1a4:	80 93 01 0a 	sts	0x0A01, r24	; 0x800a01 <__RODATA_PM_OFFSET__+0x7f8a01>
	TCA0_SINGLE_CTRLA = TCA_SINGLE_CLKSEL_DIV256_gc;
 1a8:	8c e0       	ldi	r24, 0x0C	; 12
 1aa:	80 93 00 0a 	sts	0x0A00, r24	; 0x800a00 <__RODATA_PM_OFFSET__+0x7f8a00>
	TCA0_SINGLE_CTRLC = 0;
 1ae:	10 92 02 0a 	sts	0x0A02, r1	; 0x800a02 <__RODATA_PM_OFFSET__+0x7f8a02>
 1b2:	08 95       	ret

000001b4 <SleepDeep>:
	);
}

void SleepDeep(void)
{
	SLPCTRL_CTRLA = SLPCTRL_SMODE_PDOWN_gc | SLPCTRL_SEN_bm;
 1b4:	85 e0       	ldi	r24, 0x05	; 5
 1b6:	80 93 50 00 	sts	0x0050, r24	; 0x800050 <__RODATA_PM_OFFSET__+0x7f8050>
	asm volatile(
 1ba:	88 95       	sleep
 1bc:	08 95       	ret

000001be <SleepIdle>:
	);
}

void SleepIdle(void)
{
	SLPCTRL_CTRLA = SLPCTRL_SMODE_IDLE_gc | SLPCTRL_SEN_bm;
 1be:	81 e0       	ldi	r24, 0x01	; 1
 1c0:	80 93 50 00 	sts	0x0050, r24	; 0x800050 <__RODATA_PM_OFFSET__+0x7f8050>
	asm volatile(
 1c4:	88 95       	sleep
 1c6:	08 95       	ret

000001c8 <ConfigureFaultOutput>:

void ConfigureFaultOutput(void)
{
	//Check the reset source, if it was a WDT, configure the Fault pin as GPIO output, if it was a POR we don't want to do this.
	//This gives us 8 seconds after connecting power to the board to be able to reprogram the device.
	if (RSTCTRL_RSTFR & RSTCTRL_WDRF_bm)
 1c8:	80 91 40 00 	lds	r24, 0x0040	; 0x800040 <__RODATA_PM_OFFSET__+0x7f8040>
 1cc:	83 ff       	sbrs	r24, 3
 1ce:	03 c0       	rjmp	.+6      	; 0x1d6 <ConfigureFaultOutput+0xe>
	{
		PORTA_DIRSET = REF2V5_ENABLE_REPURPOSED_AS_FAULT;
 1d0:	84 e0       	ldi	r24, 0x04	; 4
 1d2:	80 93 01 04 	sts	0x0401, r24	; 0x800401 <__RODATA_PM_OFFSET__+0x7f8401>
 1d6:	08 95       	ret

000001d8 <FlashLed>:
	}
}

void FlashLed(uint8_t numFlashes)
{
	while (numFlashes--)
 1d8:	18 c0       	rjmp	.+48     	; 0x20a <FlashLed+0x32>
	PORTA_OUTSET = TX_LED_PIN_MASK;
}

inline void ResetWatchdog(void)
{
	asm volatile(
 1da:	a8 95       	wdr
	PORTA_OUTCLR = REF2V5_ENABLE_REPURPOSED_AS_FAULT;
}

inline void LedOn(void)
{
	PORTA_OUTCLR = TX_LED_PIN_MASK;
 1dc:	80 e4       	ldi	r24, 0x40	; 64
 1de:	80 93 06 04 	sts	0x0406, r24	; 0x800406 <__RODATA_PM_OFFSET__+0x7f8406>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1e2:	ef e1       	ldi	r30, 0x1F	; 31
 1e4:	f3 e0       	ldi	r31, 0x03	; 3
 1e6:	31 97       	sbiw	r30, 0x01	; 1
 1e8:	f1 f7       	brne	.-4      	; 0x1e6 <FlashLed+0xe>
 1ea:	00 c0       	rjmp	.+0      	; 0x1ec <FlashLed+0x14>
 1ec:	00 00       	nop
}

inline void LedOff(void)
{
	PORTA_OUTSET = TX_LED_PIN_MASK;
 1ee:	80 93 05 04 	sts	0x0405, r24	; 0x800405 <__RODATA_PM_OFFSET__+0x7f8405>
	{
		ResetWatchdog();
		LedOn();
		_delay_ms(1);
		LedOff();
		if (numFlashes)
 1f2:	99 23       	and	r25, r25
 1f4:	49 f0       	breq	.+18     	; 0x208 <FlashLed+0x30>
 1f6:	ff ef       	ldi	r31, 0xFF	; 255
 1f8:	21 ee       	ldi	r18, 0xE1	; 225
 1fa:	34 e0       	ldi	r19, 0x04	; 4
 1fc:	f1 50       	subi	r31, 0x01	; 1
 1fe:	20 40       	sbci	r18, 0x00	; 0
 200:	30 40       	sbci	r19, 0x00	; 0
 202:	e1 f7       	brne	.-8      	; 0x1fc <FlashLed+0x24>
 204:	00 c0       	rjmp	.+0      	; 0x206 <FlashLed+0x2e>
 206:	00 00       	nop
 208:	89 2f       	mov	r24, r25
	}
}

void FlashLed(uint8_t numFlashes)
{
	while (numFlashes--)
 20a:	9f ef       	ldi	r25, 0xFF	; 255
 20c:	98 0f       	add	r25, r24
 20e:	81 11       	cpse	r24, r1
 210:	e4 cf       	rjmp	.-56     	; 0x1da <FlashLed+0x2>
		if (numFlashes)
		{
			_delay_ms(500);
		}
	}
}
 212:	08 95       	ret

00000214 <main>:
	//_delay_ms(2000);
	//FlashLed(remainder);
//}

int main(void)
{
 214:	cf 93       	push	r28
 216:	df 93       	push	r29
 218:	00 d0       	rcall	.+0      	; 0x21a <main+0x6>
 21a:	00 d0       	rcall	.+0      	; 0x21c <main+0x8>
 21c:	cd b7       	in	r28, 0x3d	; 61
 21e:	de b7       	in	r29, 0x3e	; 62
	PORTA_OUTSET = TX_LED_PIN_MASK;
}

inline void ResetWatchdog(void)
{
	asm volatile(
 220:	a8 95       	wdr
//}

int main(void)
{
	ResetWatchdog();
	InitializeIO();
 222:	a9 df       	rcall	.-174    	; 0x176 <InitializeIO>
	InitializeBalancePWM();
 224:	b2 df       	rcall	.-156    	; 0x18a <InitializeBalancePWM>
	ConfigureFaultOutput();
 226:	d0 df       	rcall	.-96     	; 0x1c8 <ConfigureFaultOutput>
	
	uint32_t cellVoltage;	
	cellStatus_t cellStatus = ManageCell(&cellVoltage);
 228:	ce 01       	movw	r24, r28
 22a:	01 96       	adiw	r24, 0x01	; 1
 22c:	5d df       	rcall	.-326    	; 0xe8 <ManageCell>

	switch (cellStatus)
 22e:	81 30       	cpi	r24, 0x01	; 1
 230:	a1 f0       	breq	.+40     	; 0x25a <main+0x46>
 232:	c8 f0       	brcs	.+50     	; 0x266 <main+0x52>
 234:	82 30       	cpi	r24, 0x02	; 2
 236:	51 f0       	breq	.+20     	; 0x24c <main+0x38>
 238:	83 30       	cpi	r24, 0x03	; 3
 23a:	c1 f4       	brne	.+48     	; 0x26c <main+0x58>
	TCA0_SINGLE_CTRLC = 0;
}

inline void IndicateFault(void)
{
	PORTA_OUTSET = REF2V5_ENABLE_REPURPOSED_AS_FAULT;
 23c:	84 e0       	ldi	r24, 0x04	; 4
 23e:	80 93 05 04 	sts	0x0405, r24	; 0x800405 <__RODATA_PM_OFFSET__+0x7f8405>
	PORTA_OUTCLR = REF2V5_ENABLE_REPURPOSED_AS_FAULT;
}

inline void LedOn(void)
{
	PORTA_OUTCLR = TX_LED_PIN_MASK;
 242:	80 e4       	ldi	r24, 0x40	; 64
 244:	80 93 06 04 	sts	0x0406, r24	; 0x800406 <__RODATA_PM_OFFSET__+0x7f8406>
	switch (cellStatus)
	{
		case CellStatusOverVoltage:
			IndicateFault();
			LedOn();
			SleepIdle();
 248:	ba df       	rcall	.-140    	; 0x1be <SleepIdle>
			break;
 24a:	10 c0       	rjmp	.+32     	; 0x26c <main+0x58>
	PORTA_OUTSET = REF2V5_ENABLE_REPURPOSED_AS_FAULT;
}

inline void IndicateNoFault(void)
{
	PORTA_OUTCLR = REF2V5_ENABLE_REPURPOSED_AS_FAULT;
 24c:	84 e0       	ldi	r24, 0x04	; 4
 24e:	80 93 06 04 	sts	0x0406, r24	; 0x800406 <__RODATA_PM_OFFSET__+0x7f8406>
			LedOn();
			SleepIdle();
			break;
		case CellStatusBalancing:
			IndicateNoFault();
			FlashLed(2);
 252:	82 e0       	ldi	r24, 0x02	; 2
 254:	c1 df       	rcall	.-126    	; 0x1d8 <FlashLed>
			SleepIdle();
 256:	b3 df       	rcall	.-154    	; 0x1be <SleepIdle>
			break;
 258:	09 c0       	rjmp	.+18     	; 0x26c <main+0x58>
	PORTA_OUTSET = REF2V5_ENABLE_REPURPOSED_AS_FAULT;
}

inline void IndicateNoFault(void)
{
	PORTA_OUTCLR = REF2V5_ENABLE_REPURPOSED_AS_FAULT;
 25a:	84 e0       	ldi	r24, 0x04	; 4
 25c:	80 93 06 04 	sts	0x0406, r24	; 0x800406 <__RODATA_PM_OFFSET__+0x7f8406>
			FlashLed(2);
			SleepIdle();
			break;
		case CellStatusNormal:
			IndicateNoFault();
			FlashLed(1);
 260:	81 e0       	ldi	r24, 0x01	; 1
 262:	ba df       	rcall	.-140    	; 0x1d8 <FlashLed>
			break;
 264:	03 c0       	rjmp	.+6      	; 0x26c <main+0x58>
	TCA0_SINGLE_CTRLC = 0;
}

inline void IndicateFault(void)
{
	PORTA_OUTSET = REF2V5_ENABLE_REPURPOSED_AS_FAULT;
 266:	84 e0       	ldi	r24, 0x04	; 4
 268:	80 93 05 04 	sts	0x0405, r24	; 0x800405 <__RODATA_PM_OFFSET__+0x7f8405>
		case CellStatusUnderVoltage:
			IndicateFault();
			break;
	}

	SleepDeep();
 26c:	a3 df       	rcall	.-186    	; 0x1b4 <SleepDeep>
}
 26e:	80 e0       	ldi	r24, 0x00	; 0
 270:	90 e0       	ldi	r25, 0x00	; 0
 272:	24 96       	adiw	r28, 0x04	; 4
 274:	cd bf       	out	0x3d, r28	; 61
 276:	de bf       	out	0x3e, r29	; 62
 278:	df 91       	pop	r29
 27a:	cf 91       	pop	r28
 27c:	08 95       	ret

0000027e <__divmodsi4>:
 27e:	05 2e       	mov	r0, r21
 280:	97 fb       	bst	r25, 7
 282:	16 f4       	brtc	.+4      	; 0x288 <__divmodsi4+0xa>
 284:	00 94       	com	r0
 286:	0f d0       	rcall	.+30     	; 0x2a6 <__negsi2>
 288:	57 fd       	sbrc	r21, 7
 28a:	05 d0       	rcall	.+10     	; 0x296 <__divmodsi4_neg2>
 28c:	14 d0       	rcall	.+40     	; 0x2b6 <__udivmodsi4>
 28e:	07 fc       	sbrc	r0, 7
 290:	02 d0       	rcall	.+4      	; 0x296 <__divmodsi4_neg2>
 292:	46 f4       	brtc	.+16     	; 0x2a4 <__divmodsi4_exit>
 294:	08 c0       	rjmp	.+16     	; 0x2a6 <__negsi2>

00000296 <__divmodsi4_neg2>:
 296:	50 95       	com	r21
 298:	40 95       	com	r20
 29a:	30 95       	com	r19
 29c:	21 95       	neg	r18
 29e:	3f 4f       	sbci	r19, 0xFF	; 255
 2a0:	4f 4f       	sbci	r20, 0xFF	; 255
 2a2:	5f 4f       	sbci	r21, 0xFF	; 255

000002a4 <__divmodsi4_exit>:
 2a4:	08 95       	ret

000002a6 <__negsi2>:
 2a6:	90 95       	com	r25
 2a8:	80 95       	com	r24
 2aa:	70 95       	com	r23
 2ac:	61 95       	neg	r22
 2ae:	7f 4f       	sbci	r23, 0xFF	; 255
 2b0:	8f 4f       	sbci	r24, 0xFF	; 255
 2b2:	9f 4f       	sbci	r25, 0xFF	; 255
 2b4:	08 95       	ret

000002b6 <__udivmodsi4>:
 2b6:	a1 e2       	ldi	r26, 0x21	; 33
 2b8:	1a 2e       	mov	r1, r26
 2ba:	aa 1b       	sub	r26, r26
 2bc:	bb 1b       	sub	r27, r27
 2be:	fd 01       	movw	r30, r26
 2c0:	0d c0       	rjmp	.+26     	; 0x2dc <__udivmodsi4_ep>

000002c2 <__udivmodsi4_loop>:
 2c2:	aa 1f       	adc	r26, r26
 2c4:	bb 1f       	adc	r27, r27
 2c6:	ee 1f       	adc	r30, r30
 2c8:	ff 1f       	adc	r31, r31
 2ca:	a2 17       	cp	r26, r18
 2cc:	b3 07       	cpc	r27, r19
 2ce:	e4 07       	cpc	r30, r20
 2d0:	f5 07       	cpc	r31, r21
 2d2:	20 f0       	brcs	.+8      	; 0x2dc <__udivmodsi4_ep>
 2d4:	a2 1b       	sub	r26, r18
 2d6:	b3 0b       	sbc	r27, r19
 2d8:	e4 0b       	sbc	r30, r20
 2da:	f5 0b       	sbc	r31, r21

000002dc <__udivmodsi4_ep>:
 2dc:	66 1f       	adc	r22, r22
 2de:	77 1f       	adc	r23, r23
 2e0:	88 1f       	adc	r24, r24
 2e2:	99 1f       	adc	r25, r25
 2e4:	1a 94       	dec	r1
 2e6:	69 f7       	brne	.-38     	; 0x2c2 <__udivmodsi4_loop>
 2e8:	60 95       	com	r22
 2ea:	70 95       	com	r23
 2ec:	80 95       	com	r24
 2ee:	90 95       	com	r25
 2f0:	9b 01       	movw	r18, r22
 2f2:	ac 01       	movw	r20, r24
 2f4:	bd 01       	movw	r22, r26
 2f6:	cf 01       	movw	r24, r30
 2f8:	08 95       	ret

000002fa <_exit>:
 2fa:	f8 94       	cli

000002fc <__stop_program>:
 2fc:	ff cf       	rjmp	.-2      	; 0x2fc <__stop_program>
