<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components" />
		<HAS_SIM_LIB VALUE="ON" />
		<TREAT_DEFAULT_PORT_VALUE_AS_UNUSED VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="DATA_WIDTH" TYPE="INTEGER" />
		<PARAMETER NAME="INTENDED_DEVICE_FAMILY" TYPE="STRING" VALUE="UNUSED" CONTEXT="SYNTH_ONLY" />
		<PARAMETER NAME="PIPELINE" TYPE="INTEGER" />
		<PARAMETER NAME="REPRESENTATION" TYPE="STRING" VALUE="UNSIGNED|SIGNED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="RESULT_ALIGNMENT" TYPE="STRING" VALUE="LSB|MSB" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="RESULT_WIDTH" TYPE="INTEGER" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="altsquare" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="aclr" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clock" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="data" TYPE="INPUT" WIDTH="DATA_WIDTH" />
		<PORT NAME="ena" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="result" TYPE="OUTPUT" WIDTH="RESULT_WIDTH" />
	</PORTS>
</ROOT>
