<?xml version="1.0"?>
<DARoots Version="1" Minor="16">
	<FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
		<Filter Type="Srcs"/>
		<File Path="$PPRDIR/../ipcore_dir/fifo.vhd">
		</File>
		<File Path="$PPRDIR/../spi_slave.vhd">
		</File>
		<File Path="$PPRDIR/../reg_file.vhd">
		</File>
		<File Path="$PPRDIR/../pcm_gen.vhd">
		</File>
		<File Path="$PPRDIR/../mem_spi.vhd">
		</File>
		<File Path="$PPRDIR/../ipcore_dir/clk_100mhz/example_design/clk_100mhz_exdes.vhd">
		</File>
		<File Path="$PPRDIR/../ipcore_dir/clk_100mhz.vhd">
		</File>
		<File Path="$PPRDIR/../toplevel.vhd">
		</File>
		<File Path="$PDATADIR/sources_1/ports.xml">
			<FileInfo SFType="PortsDb"/>
		</File>
		<File Path="$PDATADIR/sources_1/chipscope.xml">
			<FileInfo SFType="ChipscopeDb"/>
		</File>
		<Config>
			<Option Name="DesignMode" Val="RTL"/>
			<Option Name="TopModule" Val="toplevel"/>
			<Option Name="ConstrsType" Val="UCF"/>
			<Option Name="SrcSet" Val="sources_1"/>
		</Config>
	</FileSet>
</DARoots>

