# 75 Days of Verilog Coding Challenge ðŸš€

Welcome to my **75 Days of Verilog** journey! Over the next 75 days, I will implement various Verilog designs, ranging from basic logic gates to more complex combinational and sequential circuits.  

## Progress Tracker
| Day | Project Name            | Description                          |
|-----|-------------------------|--------------------------------------|
|  1  | Basic Logic Gates       | AND, OR, NOT, XOR, XNOR, NOR         |

## Tools Used
- **Icarus Verilog**: For simulation
- **GTKWave**: For waveform visualization

## How to Use
1. Clone the repository:
   ```bash
   git clone https://github.com/prathu2k4/75DaysOfVerilog.git
   cd 75_Days_Of_Verilog
