
Oscar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004844  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002b80  080049f8  080049f8  000149f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000018  08007578  08007578  00017578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007590  08007590  00017590  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000007c  20000000  08007594  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
  7 .bss          00002328  2000007c  2000007c  0002007c  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200023a4  200023a4  0002007c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000102c7  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000014f3  00000000  00000000  00030373  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000478  00000000  00000000  00031868  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000420  00000000  00000000  00031ce0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002196  00000000  00000000  00032100  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000c461  00000000  00000000  00034296  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000406f7  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000085c4  00000000  00000000  00040774  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         00000030  00000000  00000000  00048f28  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      000001ed  00000000  00000000  00048d38  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080049dc 	.word	0x080049dc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000080 	.word	0x20000080
 80001ec:	080049dc 	.word	0x080049dc

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032e:	f1a4 0401 	sub.w	r4, r4, #1
 8000332:	d1e9      	bne.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f092 0f00 	teq	r2, #0
 80004da:	bf14      	ite	ne
 80004dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f0:	e720      	b.n	8000334 <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_ul2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f04f 0500 	mov.w	r5, #0
 8000502:	e00a      	b.n	800051a <__aeabi_l2d+0x16>

08000504 <__aeabi_l2d>:
 8000504:	ea50 0201 	orrs.w	r2, r0, r1
 8000508:	bf08      	it	eq
 800050a:	4770      	bxeq	lr
 800050c:	b530      	push	{r4, r5, lr}
 800050e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000512:	d502      	bpl.n	800051a <__aeabi_l2d+0x16>
 8000514:	4240      	negs	r0, r0
 8000516:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000522:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000526:	f43f aedc 	beq.w	80002e2 <__adddf3+0xe6>
 800052a:	f04f 0203 	mov.w	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000542:	f1c2 0320 	rsb	r3, r2, #32
 8000546:	fa00 fc03 	lsl.w	ip, r0, r3
 800054a:	fa20 f002 	lsr.w	r0, r0, r2
 800054e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000552:	ea40 000e 	orr.w	r0, r0, lr
 8000556:	fa21 f102 	lsr.w	r1, r1, r2
 800055a:	4414      	add	r4, r2
 800055c:	e6c1      	b.n	80002e2 <__adddf3+0xe6>
 800055e:	bf00      	nop

08000560 <__aeabi_dmul>:
 8000560:	b570      	push	{r4, r5, r6, lr}
 8000562:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000566:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800056a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056e:	bf1d      	ittte	ne
 8000570:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000574:	ea94 0f0c 	teqne	r4, ip
 8000578:	ea95 0f0c 	teqne	r5, ip
 800057c:	f000 f8de 	bleq	800073c <__aeabi_dmul+0x1dc>
 8000580:	442c      	add	r4, r5
 8000582:	ea81 0603 	eor.w	r6, r1, r3
 8000586:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000592:	bf18      	it	ne
 8000594:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a0:	d038      	beq.n	8000614 <__aeabi_dmul+0xb4>
 80005a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b6:	f04f 0600 	mov.w	r6, #0
 80005ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005be:	f09c 0f00 	teq	ip, #0
 80005c2:	bf18      	it	ne
 80005c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d4:	d204      	bcs.n	80005e0 <__aeabi_dmul+0x80>
 80005d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005da:	416d      	adcs	r5, r5
 80005dc:	eb46 0606 	adc.w	r6, r6, r6
 80005e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f8:	bf88      	it	hi
 80005fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fe:	d81e      	bhi.n	800063e <__aeabi_dmul+0xde>
 8000600:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000604:	bf08      	it	eq
 8000606:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060a:	f150 0000 	adcs.w	r0, r0, #0
 800060e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000612:	bd70      	pop	{r4, r5, r6, pc}
 8000614:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000618:	ea46 0101 	orr.w	r1, r6, r1
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	ea81 0103 	eor.w	r1, r1, r3
 8000624:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000628:	bfc2      	ittt	gt
 800062a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000632:	bd70      	popgt	{r4, r5, r6, pc}
 8000634:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000638:	f04f 0e00 	mov.w	lr, #0
 800063c:	3c01      	subs	r4, #1
 800063e:	f300 80ab 	bgt.w	8000798 <__aeabi_dmul+0x238>
 8000642:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000646:	bfde      	ittt	le
 8000648:	2000      	movle	r0, #0
 800064a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064e:	bd70      	pople	{r4, r5, r6, pc}
 8000650:	f1c4 0400 	rsb	r4, r4, #0
 8000654:	3c20      	subs	r4, #32
 8000656:	da35      	bge.n	80006c4 <__aeabi_dmul+0x164>
 8000658:	340c      	adds	r4, #12
 800065a:	dc1b      	bgt.n	8000694 <__aeabi_dmul+0x134>
 800065c:	f104 0414 	add.w	r4, r4, #20
 8000660:	f1c4 0520 	rsb	r5, r4, #32
 8000664:	fa00 f305 	lsl.w	r3, r0, r5
 8000668:	fa20 f004 	lsr.w	r0, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea40 0002 	orr.w	r0, r0, r2
 8000674:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000678:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800067c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000680:	fa21 f604 	lsr.w	r6, r1, r4
 8000684:	eb42 0106 	adc.w	r1, r2, r6
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f1c4 040c 	rsb	r4, r4, #12
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f304 	lsl.w	r3, r0, r4
 80006a0:	fa20 f005 	lsr.w	r0, r0, r5
 80006a4:	fa01 f204 	lsl.w	r2, r1, r4
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b4:	f141 0100 	adc.w	r1, r1, #0
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 0520 	rsb	r5, r4, #32
 80006c8:	fa00 f205 	lsl.w	r2, r0, r5
 80006cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d0:	fa20 f304 	lsr.w	r3, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea43 0302 	orr.w	r3, r3, r2
 80006dc:	fa21 f004 	lsr.w	r0, r1, r4
 80006e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	fa21 f204 	lsr.w	r2, r1, r4
 80006e8:	ea20 0002 	bic.w	r0, r0, r2
 80006ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f094 0f00 	teq	r4, #0
 8000700:	d10f      	bne.n	8000722 <__aeabi_dmul+0x1c2>
 8000702:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000706:	0040      	lsls	r0, r0, #1
 8000708:	eb41 0101 	adc.w	r1, r1, r1
 800070c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3c01      	subeq	r4, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1a6>
 8000716:	ea41 0106 	orr.w	r1, r1, r6
 800071a:	f095 0f00 	teq	r5, #0
 800071e:	bf18      	it	ne
 8000720:	4770      	bxne	lr
 8000722:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000726:	0052      	lsls	r2, r2, #1
 8000728:	eb43 0303 	adc.w	r3, r3, r3
 800072c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3d01      	subeq	r5, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1c6>
 8000736:	ea43 0306 	orr.w	r3, r3, r6
 800073a:	4770      	bx	lr
 800073c:	ea94 0f0c 	teq	r4, ip
 8000740:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000744:	bf18      	it	ne
 8000746:	ea95 0f0c 	teqne	r5, ip
 800074a:	d00c      	beq.n	8000766 <__aeabi_dmul+0x206>
 800074c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000750:	bf18      	it	ne
 8000752:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000756:	d1d1      	bne.n	80006fc <__aeabi_dmul+0x19c>
 8000758:	ea81 0103 	eor.w	r1, r1, r3
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd70      	pop	{r4, r5, r6, pc}
 8000766:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076a:	bf06      	itte	eq
 800076c:	4610      	moveq	r0, r2
 800076e:	4619      	moveq	r1, r3
 8000770:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000774:	d019      	beq.n	80007aa <__aeabi_dmul+0x24a>
 8000776:	ea94 0f0c 	teq	r4, ip
 800077a:	d102      	bne.n	8000782 <__aeabi_dmul+0x222>
 800077c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000780:	d113      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000782:	ea95 0f0c 	teq	r5, ip
 8000786:	d105      	bne.n	8000794 <__aeabi_dmul+0x234>
 8000788:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800078c:	bf1c      	itt	ne
 800078e:	4610      	movne	r0, r2
 8000790:	4619      	movne	r1, r3
 8000792:	d10a      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000794:	ea81 0103 	eor.w	r1, r1, r3
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a4:	f04f 0000 	mov.w	r0, #0
 80007a8:	bd70      	pop	{r4, r5, r6, pc}
 80007aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007b2:	bd70      	pop	{r4, r5, r6, pc}

080007b4 <__aeabi_ddiv>:
 80007b4:	b570      	push	{r4, r5, r6, lr}
 80007b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c2:	bf1d      	ittte	ne
 80007c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c8:	ea94 0f0c 	teqne	r4, ip
 80007cc:	ea95 0f0c 	teqne	r5, ip
 80007d0:	f000 f8a7 	bleq	8000922 <__aeabi_ddiv+0x16e>
 80007d4:	eba4 0405 	sub.w	r4, r4, r5
 80007d8:	ea81 0e03 	eor.w	lr, r1, r3
 80007dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e4:	f000 8088 	beq.w	80008f8 <__aeabi_ddiv+0x144>
 80007e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000800:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000804:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000808:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800080c:	429d      	cmp	r5, r3
 800080e:	bf08      	it	eq
 8000810:	4296      	cmpeq	r6, r2
 8000812:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000816:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800081a:	d202      	bcs.n	8000822 <__aeabi_ddiv+0x6e>
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	1ab6      	subs	r6, r6, r2
 8000824:	eb65 0503 	sbc.w	r5, r5, r3
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000832:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 000c 	orrcs.w	r0, r0, ip
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000890:	ea55 0e06 	orrs.w	lr, r5, r6
 8000894:	d018      	beq.n	80008c8 <__aeabi_ddiv+0x114>
 8000896:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b2:	d1c0      	bne.n	8000836 <__aeabi_ddiv+0x82>
 80008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b8:	d10b      	bne.n	80008d2 <__aeabi_ddiv+0x11e>
 80008ba:	ea41 0100 	orr.w	r1, r1, r0
 80008be:	f04f 0000 	mov.w	r0, #0
 80008c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c6:	e7b6      	b.n	8000836 <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008cc:	bf04      	itt	eq
 80008ce:	4301      	orreq	r1, r0
 80008d0:	2000      	moveq	r0, #0
 80008d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d6:	bf88      	it	hi
 80008d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008dc:	f63f aeaf 	bhi.w	800063e <__aeabi_dmul+0xde>
 80008e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e4:	bf04      	itt	eq
 80008e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ee:	f150 0000 	adcs.w	r0, r0, #0
 80008f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	pop	{r4, r5, r6, pc}
 80008f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000900:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000904:	bfc2      	ittt	gt
 8000906:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090e:	bd70      	popgt	{r4, r5, r6, pc}
 8000910:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000914:	f04f 0e00 	mov.w	lr, #0
 8000918:	3c01      	subs	r4, #1
 800091a:	e690      	b.n	800063e <__aeabi_dmul+0xde>
 800091c:	ea45 0e06 	orr.w	lr, r5, r6
 8000920:	e68d      	b.n	800063e <__aeabi_dmul+0xde>
 8000922:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000926:	ea94 0f0c 	teq	r4, ip
 800092a:	bf08      	it	eq
 800092c:	ea95 0f0c 	teqeq	r5, ip
 8000930:	f43f af3b 	beq.w	80007aa <__aeabi_dmul+0x24a>
 8000934:	ea94 0f0c 	teq	r4, ip
 8000938:	d10a      	bne.n	8000950 <__aeabi_ddiv+0x19c>
 800093a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093e:	f47f af34 	bne.w	80007aa <__aeabi_dmul+0x24a>
 8000942:	ea95 0f0c 	teq	r5, ip
 8000946:	f47f af25 	bne.w	8000794 <__aeabi_dmul+0x234>
 800094a:	4610      	mov	r0, r2
 800094c:	4619      	mov	r1, r3
 800094e:	e72c      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000950:	ea95 0f0c 	teq	r5, ip
 8000954:	d106      	bne.n	8000964 <__aeabi_ddiv+0x1b0>
 8000956:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095a:	f43f aefd 	beq.w	8000758 <__aeabi_dmul+0x1f8>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e722      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000964:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000968:	bf18      	it	ne
 800096a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096e:	f47f aec5 	bne.w	80006fc <__aeabi_dmul+0x19c>
 8000972:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000976:	f47f af0d 	bne.w	8000794 <__aeabi_dmul+0x234>
 800097a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097e:	f47f aeeb 	bne.w	8000758 <__aeabi_dmul+0x1f8>
 8000982:	e712      	b.n	80007aa <__aeabi_dmul+0x24a>

08000984 <__gedf2>:
 8000984:	f04f 3cff 	mov.w	ip, #4294967295
 8000988:	e006      	b.n	8000998 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__ledf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	e002      	b.n	8000998 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__cmpdf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	f84d cd04 	str.w	ip, [sp, #-4]!
 800099c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ae:	d01b      	beq.n	80009e8 <__cmpdf2+0x54>
 80009b0:	b001      	add	sp, #4
 80009b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009b6:	bf0c      	ite	eq
 80009b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009bc:	ea91 0f03 	teqne	r1, r3
 80009c0:	bf02      	ittt	eq
 80009c2:	ea90 0f02 	teqeq	r0, r2
 80009c6:	2000      	moveq	r0, #0
 80009c8:	4770      	bxeq	lr
 80009ca:	f110 0f00 	cmn.w	r0, #0
 80009ce:	ea91 0f03 	teq	r1, r3
 80009d2:	bf58      	it	pl
 80009d4:	4299      	cmppl	r1, r3
 80009d6:	bf08      	it	eq
 80009d8:	4290      	cmpeq	r0, r2
 80009da:	bf2c      	ite	cs
 80009dc:	17d8      	asrcs	r0, r3, #31
 80009de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009e2:	f040 0001 	orr.w	r0, r0, #1
 80009e6:	4770      	bx	lr
 80009e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d102      	bne.n	80009f8 <__cmpdf2+0x64>
 80009f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009f6:	d107      	bne.n	8000a08 <__cmpdf2+0x74>
 80009f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a00:	d1d6      	bne.n	80009b0 <__cmpdf2+0x1c>
 8000a02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a06:	d0d3      	beq.n	80009b0 <__cmpdf2+0x1c>
 8000a08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdrcmple>:
 8000a10:	4684      	mov	ip, r0
 8000a12:	4610      	mov	r0, r2
 8000a14:	4662      	mov	r2, ip
 8000a16:	468c      	mov	ip, r1
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4663      	mov	r3, ip
 8000a1c:	e000      	b.n	8000a20 <__aeabi_cdcmpeq>
 8000a1e:	bf00      	nop

08000a20 <__aeabi_cdcmpeq>:
 8000a20:	b501      	push	{r0, lr}
 8000a22:	f7ff ffb7 	bl	8000994 <__cmpdf2>
 8000a26:	2800      	cmp	r0, #0
 8000a28:	bf48      	it	mi
 8000a2a:	f110 0f00 	cmnmi.w	r0, #0
 8000a2e:	bd01      	pop	{r0, pc}

08000a30 <__aeabi_dcmpeq>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff fff4 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a38:	bf0c      	ite	eq
 8000a3a:	2001      	moveq	r0, #1
 8000a3c:	2000      	movne	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmplt>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffea 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a4c:	bf34      	ite	cc
 8000a4e:	2001      	movcc	r0, #1
 8000a50:	2000      	movcs	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmple>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffe0 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a60:	bf94      	ite	ls
 8000a62:	2001      	movls	r0, #1
 8000a64:	2000      	movhi	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpge>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffce 	bl	8000a10 <__aeabi_cdrcmple>
 8000a74:	bf94      	ite	ls
 8000a76:	2001      	movls	r0, #1
 8000a78:	2000      	movhi	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmpgt>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffc4 	bl	8000a10 <__aeabi_cdrcmple>
 8000a88:	bf34      	ite	cc
 8000a8a:	2001      	movcc	r0, #1
 8000a8c:	2000      	movcs	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_d2iz>:
 8000a94:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a98:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a9c:	d215      	bcs.n	8000aca <__aeabi_d2iz+0x36>
 8000a9e:	d511      	bpl.n	8000ac4 <__aeabi_d2iz+0x30>
 8000aa0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aa4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aa8:	d912      	bls.n	8000ad0 <__aeabi_d2iz+0x3c>
 8000aaa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ab2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ab6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aba:	fa23 f002 	lsr.w	r0, r3, r2
 8000abe:	bf18      	it	ne
 8000ac0:	4240      	negne	r0, r0
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d105      	bne.n	8000adc <__aeabi_d2iz+0x48>
 8000ad0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ad4:	bf08      	it	eq
 8000ad6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ada:	4770      	bx	lr
 8000adc:	f04f 0000 	mov.w	r0, #0
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_d2f>:
 8000ae4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aec:	bf24      	itt	cs
 8000aee:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000af2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000af6:	d90d      	bls.n	8000b14 <__aeabi_d2f+0x30>
 8000af8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000afc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b00:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b04:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b08:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b0c:	bf08      	it	eq
 8000b0e:	f020 0001 	biceq.w	r0, r0, #1
 8000b12:	4770      	bx	lr
 8000b14:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b18:	d121      	bne.n	8000b5e <__aeabi_d2f+0x7a>
 8000b1a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b1e:	bfbc      	itt	lt
 8000b20:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b24:	4770      	bxlt	lr
 8000b26:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b2a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b2e:	f1c2 0218 	rsb	r2, r2, #24
 8000b32:	f1c2 0c20 	rsb	ip, r2, #32
 8000b36:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b3a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b3e:	bf18      	it	ne
 8000b40:	f040 0001 	orrne.w	r0, r0, #1
 8000b44:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b48:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b4c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b50:	ea40 000c 	orr.w	r0, r0, ip
 8000b54:	fa23 f302 	lsr.w	r3, r3, r2
 8000b58:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b5c:	e7cc      	b.n	8000af8 <__aeabi_d2f+0x14>
 8000b5e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b62:	d107      	bne.n	8000b74 <__aeabi_d2f+0x90>
 8000b64:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b68:	bf1e      	ittt	ne
 8000b6a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b6e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b72:	4770      	bxne	lr
 8000b74:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b78:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop

08000b84 <TM_DMA_ClearFlag>:
void TM_DMA_ClearFlags(DMA_Stream_TypeDef* DMA_Stream) {
	/* Clear all flags */
	TM_DMA_ClearFlag(DMA_Stream, DMA_FLAG_ALL);
}

void TM_DMA_ClearFlag(DMA_Stream_TypeDef* DMA_Stream, uint32_t flag) {
 8000b84:	b480      	push	{r7}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	6039      	str	r1, [r7, #0]
	uint32_t location;
	uint32_t stream_number;

	/* Check stream value */
	if (DMA_Stream < DMA2_Stream0) {
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4a18      	ldr	r2, [pc, #96]	; (8000bf4 <TM_DMA_ClearFlag+0x70>)
 8000b92:	4293      	cmp	r3, r2
 8000b94:	d80a      	bhi.n	8000bac <TM_DMA_ClearFlag+0x28>
		location = (uint32_t)&DMA1->LIFCR;
 8000b96:	4b18      	ldr	r3, [pc, #96]	; (8000bf8 <TM_DMA_ClearFlag+0x74>)
 8000b98:	60fb      	str	r3, [r7, #12]
		stream_number = GET_STREAM_NUMBER_DMA1(DMA_Stream);
 8000b9a:	687a      	ldr	r2, [r7, #4]
 8000b9c:	4b17      	ldr	r3, [pc, #92]	; (8000bfc <TM_DMA_ClearFlag+0x78>)
 8000b9e:	4413      	add	r3, r2
 8000ba0:	4a17      	ldr	r2, [pc, #92]	; (8000c00 <TM_DMA_ClearFlag+0x7c>)
 8000ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ba6:	091b      	lsrs	r3, r3, #4
 8000ba8:	60bb      	str	r3, [r7, #8]
 8000baa:	e009      	b.n	8000bc0 <TM_DMA_ClearFlag+0x3c>
	} else {
		location = (uint32_t)&DMA2->LIFCR;
 8000bac:	4b15      	ldr	r3, [pc, #84]	; (8000c04 <TM_DMA_ClearFlag+0x80>)
 8000bae:	60fb      	str	r3, [r7, #12]
		stream_number = GET_STREAM_NUMBER_DMA2(DMA_Stream);
 8000bb0:	687a      	ldr	r2, [r7, #4]
 8000bb2:	4b15      	ldr	r3, [pc, #84]	; (8000c08 <TM_DMA_ClearFlag+0x84>)
 8000bb4:	4413      	add	r3, r2
 8000bb6:	4a12      	ldr	r2, [pc, #72]	; (8000c00 <TM_DMA_ClearFlag+0x7c>)
 8000bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8000bbc:	091b      	lsrs	r3, r3, #4
 8000bbe:	60bb      	str	r3, [r7, #8]
	}
	
	/* Get register offset */
	if (stream_number >= 4) {
 8000bc0:	68bb      	ldr	r3, [r7, #8]
 8000bc2:	2b03      	cmp	r3, #3
 8000bc4:	d905      	bls.n	8000bd2 <TM_DMA_ClearFlag+0x4e>
		/* High registers for DMA clear */
		location += 4;
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	3304      	adds	r3, #4
 8000bca:	60fb      	str	r3, [r7, #12]
		
		/* Do offset for high DMA registers */
		stream_number -= 4;
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	3b04      	subs	r3, #4
 8000bd0:	60bb      	str	r3, [r7, #8]
	}
	
	/* Clear flags */
	*(__IO uint32_t *)location = (flag & DMA_FLAG_ALL) << DMA_Flags_Bit_Pos[stream_number];
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	683a      	ldr	r2, [r7, #0]
 8000bd6:	f002 023d 	and.w	r2, r2, #61	; 0x3d
 8000bda:	480c      	ldr	r0, [pc, #48]	; (8000c0c <TM_DMA_ClearFlag+0x88>)
 8000bdc:	68b9      	ldr	r1, [r7, #8]
 8000bde:	4401      	add	r1, r0
 8000be0:	7809      	ldrb	r1, [r1, #0]
 8000be2:	408a      	lsls	r2, r1
 8000be4:	601a      	str	r2, [r3, #0]
}
 8000be6:	bf00      	nop
 8000be8:	3714      	adds	r7, #20
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	4002640f 	.word	0x4002640f
 8000bf8:	40026008 	.word	0x40026008
 8000bfc:	bffd9ff0 	.word	0xbffd9ff0
 8000c00:	aaaaaaab 	.word	0xaaaaaaab
 8000c04:	40026408 	.word	0x40026408
 8000c08:	bffd9bf0 	.word	0xbffd9bf0
 8000c0c:	08004ab0 	.word	0x08004ab0

08000c10 <TM_DMA_GetFlags>:

uint32_t TM_DMA_GetFlags(DMA_Stream_TypeDef* DMA_Stream, uint32_t flag) {
 8000c10:	b480      	push	{r7}
 8000c12:	b087      	sub	sp, #28
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
	uint32_t stream_number = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	617b      	str	r3, [r7, #20]
	uint32_t location = 0;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	613b      	str	r3, [r7, #16]
	uint32_t flags = 0;
 8000c22:	2300      	movs	r3, #0
 8000c24:	60fb      	str	r3, [r7, #12]
	
	/* Check stream value */
	if (DMA_Stream < DMA2_Stream0) {
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4a1b      	ldr	r2, [pc, #108]	; (8000c98 <TM_DMA_GetFlags+0x88>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d80a      	bhi.n	8000c44 <TM_DMA_GetFlags+0x34>
		location = (uint32_t)&DMA1->LISR;
 8000c2e:	4b1b      	ldr	r3, [pc, #108]	; (8000c9c <TM_DMA_GetFlags+0x8c>)
 8000c30:	613b      	str	r3, [r7, #16]
		stream_number = GET_STREAM_NUMBER_DMA1(DMA_Stream);
 8000c32:	687a      	ldr	r2, [r7, #4]
 8000c34:	4b1a      	ldr	r3, [pc, #104]	; (8000ca0 <TM_DMA_GetFlags+0x90>)
 8000c36:	4413      	add	r3, r2
 8000c38:	4a1a      	ldr	r2, [pc, #104]	; (8000ca4 <TM_DMA_GetFlags+0x94>)
 8000c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c3e:	091b      	lsrs	r3, r3, #4
 8000c40:	617b      	str	r3, [r7, #20]
 8000c42:	e009      	b.n	8000c58 <TM_DMA_GetFlags+0x48>
	} else {
		location = (uint32_t)&DMA2->LISR;
 8000c44:	4b18      	ldr	r3, [pc, #96]	; (8000ca8 <TM_DMA_GetFlags+0x98>)
 8000c46:	613b      	str	r3, [r7, #16]
		stream_number = GET_STREAM_NUMBER_DMA2(DMA_Stream);
 8000c48:	687a      	ldr	r2, [r7, #4]
 8000c4a:	4b18      	ldr	r3, [pc, #96]	; (8000cac <TM_DMA_GetFlags+0x9c>)
 8000c4c:	4413      	add	r3, r2
 8000c4e:	4a15      	ldr	r2, [pc, #84]	; (8000ca4 <TM_DMA_GetFlags+0x94>)
 8000c50:	fba2 2303 	umull	r2, r3, r2, r3
 8000c54:	091b      	lsrs	r3, r3, #4
 8000c56:	617b      	str	r3, [r7, #20]
	}
	
	/* Get register offset */
	if (stream_number >= 4) {
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	2b03      	cmp	r3, #3
 8000c5c:	d905      	bls.n	8000c6a <TM_DMA_GetFlags+0x5a>
		/* High registers for DMA clear */
		location += 4;
 8000c5e:	693b      	ldr	r3, [r7, #16]
 8000c60:	3304      	adds	r3, #4
 8000c62:	613b      	str	r3, [r7, #16]
		
		/* Do offset for high DMA registers */
		stream_number -= 4;
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	3b04      	subs	r3, #4
 8000c68:	617b      	str	r3, [r7, #20]
	}
	
	/* Get register value */
	flags =   *(__IO uint32_t *)location;
 8000c6a:	693b      	ldr	r3, [r7, #16]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	60fb      	str	r3, [r7, #12]
	flags >>= DMA_Flags_Bit_Pos[stream_number];
 8000c70:	4a0f      	ldr	r2, [pc, #60]	; (8000cb0 <TM_DMA_GetFlags+0xa0>)
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	4413      	add	r3, r2
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	461a      	mov	r2, r3
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	40d3      	lsrs	r3, r2
 8000c7e:	60fb      	str	r3, [r7, #12]
	flags &=  DMA_FLAG_ALL;
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8000c86:	60fb      	str	r3, [r7, #12]
	
	/* Return value */
	return flags;
 8000c88:	68fb      	ldr	r3, [r7, #12]
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	371c      	adds	r7, #28
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	4002640f 	.word	0x4002640f
 8000c9c:	40026000 	.word	0x40026000
 8000ca0:	bffd9ff0 	.word	0xbffd9ff0
 8000ca4:	aaaaaaab 	.word	0xaaaaaaab
 8000ca8:	40026400 	.word	0x40026400
 8000cac:	bffd9bf0 	.word	0xbffd9bf0
 8000cb0:	08004ab0 	.word	0x08004ab0

08000cb4 <TM_DMA_TransferCompleteHandler>:

/*****************************************************************/
/*                 DMA INTERRUPT USER CALLBACKS                  */
/*****************************************************************/
//** DW FIXME - removed __weak from following definitions (declared in attributes.h, but causing issues)
void TM_DMA_TransferCompleteHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_TransferCompleteHandler could be implemented in the user file
	*/
}
 8000cbc:	bf00      	nop
 8000cbe:	370c      	adds	r7, #12
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr

08000cc8 <TM_DMA_HalfTransferCompleteHandler>:

void TM_DMA_HalfTransferCompleteHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_HalfTransferCompleteHandler could be implemented in the user file
	*/
}
 8000cd0:	bf00      	nop
 8000cd2:	370c      	adds	r7, #12
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr

08000cdc <TM_DMA_TransferErrorHandler>:

void TM_DMA_TransferErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_TransferErrorHandler could be implemented in the user file
	*/
}
 8000ce4:	bf00      	nop
 8000ce6:	370c      	adds	r7, #12
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr

08000cf0 <TM_DMA_DirectModeErrorHandler>:

void TM_DMA_DirectModeErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_DirectModeErrorHandler could be implemented in the user file
	*/
}
 8000cf8:	bf00      	nop
 8000cfa:	370c      	adds	r7, #12
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr

08000d04 <TM_DMA_FIFOErrorHandler>:

void TM_DMA_FIFOErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_FIFOErrorHandler could be implemented in the user file
	*/
}
 8000d0c:	bf00      	nop
 8000d0e:	370c      	adds	r7, #12
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr

08000d18 <TM_DMA_INT_ProcessInterrupt>:
}*/

/*****************************************************************/
/*                    DMA INTERNAL FUNCTIONS                     */
/*****************************************************************/
static void TM_DMA_INT_ProcessInterrupt(DMA_Stream_TypeDef* DMA_Stream) {
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b084      	sub	sp, #16
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
	/* Get DMA interrupt status flags */
	uint16_t flags = TM_DMA_GetFlags(DMA_Stream, DMA_FLAG_ALL);
 8000d20:	213d      	movs	r1, #61	; 0x3d
 8000d22:	6878      	ldr	r0, [r7, #4]
 8000d24:	f7ff ff74 	bl	8000c10 <TM_DMA_GetFlags>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	81fb      	strh	r3, [r7, #14]
	
	/* Clear flags */
	TM_DMA_ClearFlag(DMA_Stream, DMA_FLAG_ALL);
 8000d2c:	213d      	movs	r1, #61	; 0x3d
 8000d2e:	6878      	ldr	r0, [r7, #4]
 8000d30:	f7ff ff28 	bl	8000b84 <TM_DMA_ClearFlag>
	
	/* Call user callback function */
	
	/* Check transfer complete flag */
	if ((flags & DMA_FLAG_TCIF) && (DMA_Stream->CR & DMA_SxCR_TCIE)) {
 8000d34:	89fb      	ldrh	r3, [r7, #14]
 8000d36:	f003 0320 	and.w	r3, r3, #32
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d008      	beq.n	8000d50 <TM_DMA_INT_ProcessInterrupt+0x38>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f003 0310 	and.w	r3, r3, #16
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d002      	beq.n	8000d50 <TM_DMA_INT_ProcessInterrupt+0x38>
		TM_DMA_TransferCompleteHandler(DMA_Stream);
 8000d4a:	6878      	ldr	r0, [r7, #4]
 8000d4c:	f7ff ffb2 	bl	8000cb4 <TM_DMA_TransferCompleteHandler>
	}
	/* Check half-transfer complete flag */
	if ((flags & DMA_FLAG_HTIF) && (DMA_Stream->CR & DMA_SxCR_HTIE)) {
 8000d50:	89fb      	ldrh	r3, [r7, #14]
 8000d52:	f003 0310 	and.w	r3, r3, #16
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d008      	beq.n	8000d6c <TM_DMA_INT_ProcessInterrupt+0x54>
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f003 0308 	and.w	r3, r3, #8
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d002      	beq.n	8000d6c <TM_DMA_INT_ProcessInterrupt+0x54>
		TM_DMA_HalfTransferCompleteHandler(DMA_Stream);
 8000d66:	6878      	ldr	r0, [r7, #4]
 8000d68:	f7ff ffae 	bl	8000cc8 <TM_DMA_HalfTransferCompleteHandler>
	}
	/* Check transfer error flag */
	if ((flags & DMA_FLAG_TEIF) && (DMA_Stream->CR & DMA_SxCR_TEIE)) {
 8000d6c:	89fb      	ldrh	r3, [r7, #14]
 8000d6e:	f003 0308 	and.w	r3, r3, #8
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d008      	beq.n	8000d88 <TM_DMA_INT_ProcessInterrupt+0x70>
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f003 0304 	and.w	r3, r3, #4
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d002      	beq.n	8000d88 <TM_DMA_INT_ProcessInterrupt+0x70>
		TM_DMA_TransferErrorHandler(DMA_Stream);
 8000d82:	6878      	ldr	r0, [r7, #4]
 8000d84:	f7ff ffaa 	bl	8000cdc <TM_DMA_TransferErrorHandler>
	}
	/* Check direct error flag */
	if ((flags & DMA_FLAG_DMEIF) && (DMA_Stream->CR & DMA_SxCR_DMEIE)) {
 8000d88:	89fb      	ldrh	r3, [r7, #14]
 8000d8a:	f003 0304 	and.w	r3, r3, #4
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d008      	beq.n	8000da4 <TM_DMA_INT_ProcessInterrupt+0x8c>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f003 0302 	and.w	r3, r3, #2
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d002      	beq.n	8000da4 <TM_DMA_INT_ProcessInterrupt+0x8c>
		TM_DMA_DirectModeErrorHandler(DMA_Stream);
 8000d9e:	6878      	ldr	r0, [r7, #4]
 8000da0:	f7ff ffa6 	bl	8000cf0 <TM_DMA_DirectModeErrorHandler>
	}
	/* Check FIFO error flag */
	if ((flags & DMA_FLAG_FEIF) && (DMA_Stream->FCR & DMA_SxFCR_FEIE)) {
 8000da4:	89fb      	ldrh	r3, [r7, #14]
 8000da6:	f003 0301 	and.w	r3, r3, #1
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d008      	beq.n	8000dc0 <TM_DMA_INT_ProcessInterrupt+0xa8>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	695b      	ldr	r3, [r3, #20]
 8000db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d002      	beq.n	8000dc0 <TM_DMA_INT_ProcessInterrupt+0xa8>
		TM_DMA_FIFOErrorHandler(DMA_Stream);
 8000dba:	6878      	ldr	r0, [r7, #4]
 8000dbc:	f7ff ffa2 	bl	8000d04 <TM_DMA_FIFOErrorHandler>
	}
}
 8000dc0:	bf00      	nop
 8000dc2:	3710      	adds	r7, #16
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <DMA1_Stream0_IRQHandler>:

/* Handle all DMA interrupt handlers possible */
#ifndef DMA1_STREAM0_DISABLE_IRQHANDLER
void DMA1_Stream0_IRQHandler(void) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream0);
 8000dcc:	4802      	ldr	r0, [pc, #8]	; (8000dd8 <DMA1_Stream0_IRQHandler+0x10>)
 8000dce:	f7ff ffa3 	bl	8000d18 <TM_DMA_INT_ProcessInterrupt>
}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40026010 	.word	0x40026010

08000ddc <DMA1_Stream1_IRQHandler>:
#endif
#ifndef DMA1_STREAM1_DISABLE_IRQHANDLER
void DMA1_Stream1_IRQHandler(void) {
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream1);
 8000de0:	4802      	ldr	r0, [pc, #8]	; (8000dec <DMA1_Stream1_IRQHandler+0x10>)
 8000de2:	f7ff ff99 	bl	8000d18 <TM_DMA_INT_ProcessInterrupt>
}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	40026028 	.word	0x40026028

08000df0 <DMA1_Stream2_IRQHandler>:
#endif
#ifndef DMA1_STREAM2_DISABLE_IRQHANDLER
void DMA1_Stream2_IRQHandler(void) {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream2);
 8000df4:	4802      	ldr	r0, [pc, #8]	; (8000e00 <DMA1_Stream2_IRQHandler+0x10>)
 8000df6:	f7ff ff8f 	bl	8000d18 <TM_DMA_INT_ProcessInterrupt>
}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40026040 	.word	0x40026040

08000e04 <DMA1_Stream3_IRQHandler>:
#endif
#ifndef DMA1_STREAM3_DISABLE_IRQHANDLER
void DMA1_Stream3_IRQHandler(void) {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream3);
 8000e08:	4802      	ldr	r0, [pc, #8]	; (8000e14 <DMA1_Stream3_IRQHandler+0x10>)
 8000e0a:	f7ff ff85 	bl	8000d18 <TM_DMA_INT_ProcessInterrupt>
}
 8000e0e:	bf00      	nop
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40026058 	.word	0x40026058

08000e18 <DMA1_Stream4_IRQHandler>:
#endif
#ifndef DMA1_STREAM4_DISABLE_IRQHANDLER
void DMA1_Stream4_IRQHandler(void) {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream4);
 8000e1c:	4802      	ldr	r0, [pc, #8]	; (8000e28 <DMA1_Stream4_IRQHandler+0x10>)
 8000e1e:	f7ff ff7b 	bl	8000d18 <TM_DMA_INT_ProcessInterrupt>
}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40026070 	.word	0x40026070

08000e2c <DMA1_Stream5_IRQHandler>:
#endif
#ifndef DMA1_STREAM5_DISABLE_IRQHANDLER
void DMA1_Stream5_IRQHandler(void) {
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream5);
 8000e30:	4802      	ldr	r0, [pc, #8]	; (8000e3c <DMA1_Stream5_IRQHandler+0x10>)
 8000e32:	f7ff ff71 	bl	8000d18 <TM_DMA_INT_ProcessInterrupt>
}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	40026088 	.word	0x40026088

08000e40 <DMA1_Stream6_IRQHandler>:
#endif
#ifndef DMA1_STREAM6_DISABLE_IRQHANDLER
void DMA1_Stream6_IRQHandler(void) {
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream6);
 8000e44:	4802      	ldr	r0, [pc, #8]	; (8000e50 <DMA1_Stream6_IRQHandler+0x10>)
 8000e46:	f7ff ff67 	bl	8000d18 <TM_DMA_INT_ProcessInterrupt>
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	400260a0 	.word	0x400260a0

08000e54 <DMA1_Stream7_IRQHandler>:
#endif
#ifndef DMA1_STREAM7_DISABLE_IRQHANDLER
void DMA1_Stream7_IRQHandler(void) {
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream7);
 8000e58:	4802      	ldr	r0, [pc, #8]	; (8000e64 <DMA1_Stream7_IRQHandler+0x10>)
 8000e5a:	f7ff ff5d 	bl	8000d18 <TM_DMA_INT_ProcessInterrupt>
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	400260b8 	.word	0x400260b8

08000e68 <DMA2_Stream0_IRQHandler>:
#endif
#ifndef DMA2_STREAM0_DISABLE_IRQHANDLER
void DMA2_Stream0_IRQHandler(void) {
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream0);
 8000e6c:	4802      	ldr	r0, [pc, #8]	; (8000e78 <DMA2_Stream0_IRQHandler+0x10>)
 8000e6e:	f7ff ff53 	bl	8000d18 <TM_DMA_INT_ProcessInterrupt>
}
 8000e72:	bf00      	nop
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	40026410 	.word	0x40026410

08000e7c <DMA2_Stream1_IRQHandler>:
#endif
#ifndef DMA2_STREAM1_DISABLE_IRQHANDLER
void DMA2_Stream1_IRQHandler(void) {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream1);
 8000e80:	4802      	ldr	r0, [pc, #8]	; (8000e8c <DMA2_Stream1_IRQHandler+0x10>)
 8000e82:	f7ff ff49 	bl	8000d18 <TM_DMA_INT_ProcessInterrupt>
}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	40026428 	.word	0x40026428

08000e90 <DMA2_Stream2_IRQHandler>:
#endif
#ifndef DMA2_STREAM2_DISABLE_IRQHANDLER
void DMA2_Stream2_IRQHandler(void) {
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream2);
 8000e94:	4802      	ldr	r0, [pc, #8]	; (8000ea0 <DMA2_Stream2_IRQHandler+0x10>)
 8000e96:	f7ff ff3f 	bl	8000d18 <TM_DMA_INT_ProcessInterrupt>
}
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40026440 	.word	0x40026440

08000ea4 <DMA2_Stream3_IRQHandler>:
#endif
#ifndef DMA2_STREAM3_DISABLE_IRQHANDLER
void DMA2_Stream3_IRQHandler(void) {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream3);
 8000ea8:	4802      	ldr	r0, [pc, #8]	; (8000eb4 <DMA2_Stream3_IRQHandler+0x10>)
 8000eaa:	f7ff ff35 	bl	8000d18 <TM_DMA_INT_ProcessInterrupt>
}
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	40026458 	.word	0x40026458

08000eb8 <DMA2_Stream4_IRQHandler>:
#endif
#ifndef DMA2_STREAM4_DISABLE_IRQHANDLER
void DMA2_Stream4_IRQHandler(void) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream4);
 8000ebc:	4802      	ldr	r0, [pc, #8]	; (8000ec8 <DMA2_Stream4_IRQHandler+0x10>)
 8000ebe:	f7ff ff2b 	bl	8000d18 <TM_DMA_INT_ProcessInterrupt>
}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	40026470 	.word	0x40026470

08000ecc <DMA2_Stream5_IRQHandler>:
#endif
#ifndef DMA2_STREAM5_DISABLE_IRQHANDLER
void DMA2_Stream5_IRQHandler(void) {
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream5);
 8000ed0:	4802      	ldr	r0, [pc, #8]	; (8000edc <DMA2_Stream5_IRQHandler+0x10>)
 8000ed2:	f7ff ff21 	bl	8000d18 <TM_DMA_INT_ProcessInterrupt>
}
 8000ed6:	bf00      	nop
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	40026488 	.word	0x40026488

08000ee0 <DMA2_Stream6_IRQHandler>:
#endif
#ifndef DMA2_STREAM6_DISABLE_IRQHANDLER
void DMA2_Stream6_IRQHandler(void) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream6);
 8000ee4:	4802      	ldr	r0, [pc, #8]	; (8000ef0 <DMA2_Stream6_IRQHandler+0x10>)
 8000ee6:	f7ff ff17 	bl	8000d18 <TM_DMA_INT_ProcessInterrupt>
}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	400264a0 	.word	0x400264a0

08000ef4 <DMA2_Stream7_IRQHandler>:
#endif
#ifndef DMA2_STREAM7_DISABLE_IRQHANDLER
void DMA2_Stream7_IRQHandler(void) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream7);
 8000ef8:	4802      	ldr	r0, [pc, #8]	; (8000f04 <DMA2_Stream7_IRQHandler+0x10>)
 8000efa:	f7ff ff0d 	bl	8000d18 <TM_DMA_INT_ProcessInterrupt>
}
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	400264b8 	.word	0x400264b8

08000f08 <_ZN3Lcd4InitEv>:
#include "lcd.h"


void Lcd::Init(void) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b0fa      	sub	sp, #488	; 0x1e8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	1d3b      	adds	r3, r7, #4
 8000f10:	6018      	str	r0, [r3, #0]

	// Force reset
	LCD_RST_RESET;
 8000f12:	4ae5      	ldr	r2, [pc, #916]	; (80012a8 <_ZN3Lcd4InitEv+0x3a0>)
 8000f14:	4be4      	ldr	r3, [pc, #912]	; (80012a8 <_ZN3Lcd4InitEv+0x3a0>)
 8000f16:	8b5b      	ldrh	r3, [r3, #26]
 8000f18:	b29b      	uxth	r3, r3
 8000f1a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f1e:	b29b      	uxth	r3, r3
 8000f20:	8353      	strh	r3, [r2, #26]
	Delay(20000);
 8000f22:	1d3b      	adds	r3, r7, #4
 8000f24:	f644 6120 	movw	r1, #20000	; 0x4e20
 8000f28:	6818      	ldr	r0, [r3, #0]
 8000f2a:	f000 fba5 	bl	8001678 <_ZN3Lcd5DelayEm>
	LCD_RST_SET;
 8000f2e:	4ade      	ldr	r2, [pc, #888]	; (80012a8 <_ZN3Lcd4InitEv+0x3a0>)
 8000f30:	4bdd      	ldr	r3, [pc, #884]	; (80012a8 <_ZN3Lcd4InitEv+0x3a0>)
 8000f32:	8b1b      	ldrh	r3, [r3, #24]
 8000f34:	b29b      	uxth	r3, r3
 8000f36:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f3a:	b29b      	uxth	r3, r3
 8000f3c:	8313      	strh	r3, [r2, #24]
	Delay(20000);
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	f644 6120 	movw	r1, #20000	; 0x4e20
 8000f44:	6818      	ldr	r0, [r3, #0]
 8000f46:	f000 fb97 	bl	8001678 <_ZN3Lcd5DelayEm>

	// Software reset
	Command(ILI9341_RESET);
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	6818      	ldr	r0, [r3, #0]
 8000f50:	f000 fbaa 	bl	80016a8 <_ZN3Lcd7CommandEh>
	Delay(50000);
 8000f54:	1d3b      	adds	r3, r7, #4
 8000f56:	f24c 3150 	movw	r1, #50000	; 0xc350
 8000f5a:	6818      	ldr	r0, [r3, #0]
 8000f5c:	f000 fb8c 	bl	8001678 <_ZN3Lcd5DelayEm>

	CommandData(CDARGS {ILI9341_POWERA, 0x39, 0x2C, 0x00, 0x34, 0x02});
 8000f60:	f107 0314 	add.w	r3, r7, #20
 8000f64:	4ad1      	ldr	r2, [pc, #836]	; (80012ac <_ZN3Lcd4InitEv+0x3a4>)
 8000f66:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f6a:	e883 0003 	stmia.w	r3, {r0, r1}
 8000f6e:	f107 031c 	add.w	r3, r7, #28
 8000f72:	4618      	mov	r0, r3
 8000f74:	f000 fdf0 	bl	8001b58 <_ZNSaIhEC1Ev>
 8000f78:	f107 031c 	add.w	r3, r7, #28
 8000f7c:	f107 0214 	add.w	r2, r7, #20
 8000f80:	f107 0008 	add.w	r0, r7, #8
 8000f84:	ca06      	ldmia	r2, {r1, r2}
 8000f86:	f000 fe28 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8000f8a:	f107 0208 	add.w	r2, r7, #8
 8000f8e:	1d3b      	adds	r3, r7, #4
 8000f90:	4611      	mov	r1, r2
 8000f92:	6818      	ldr	r0, [r3, #0]
 8000f94:	f000 fb24 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8000f98:	f107 0308 	add.w	r3, r7, #8
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f000 fe3d 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 8000fa2:	f107 031c 	add.w	r3, r7, #28
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f000 fde2 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWERB, 0x00, 0xC1, 0x30});
 8000fac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fb0:	4abf      	ldr	r2, [pc, #764]	; (80012b0 <_ZN3Lcd4InitEv+0x3a8>)
 8000fb2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fb6:	e883 0003 	stmia.w	r3, {r0, r1}
 8000fba:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f000 fdca 	bl	8001b58 <_ZNSaIhEC1Ev>
 8000fc4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000fc8:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8000fcc:	f107 0020 	add.w	r0, r7, #32
 8000fd0:	ca06      	ldmia	r2, {r1, r2}
 8000fd2:	f000 fe02 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8000fd6:	f107 0220 	add.w	r2, r7, #32
 8000fda:	1d3b      	adds	r3, r7, #4
 8000fdc:	4611      	mov	r1, r2
 8000fde:	6818      	ldr	r0, [r3, #0]
 8000fe0:	f000 fafe 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8000fe4:	f107 0320 	add.w	r3, r7, #32
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f000 fe17 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 8000fee:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 fdbc 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_DTCA, 0x85, 0x00, 0x78});		// default is  0x85, 0x00, 0x78
 8000ff8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000ffc:	4aad      	ldr	r2, [pc, #692]	; (80012b4 <_ZN3Lcd4InitEv+0x3ac>)
 8000ffe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001002:	e883 0003 	stmia.w	r3, {r0, r1}
 8001006:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800100a:	4618      	mov	r0, r3
 800100c:	f000 fda4 	bl	8001b58 <_ZNSaIhEC1Ev>
 8001010:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001014:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8001018:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800101c:	ca06      	ldmia	r2, {r1, r2}
 800101e:	f000 fddc 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001022:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001026:	1d3b      	adds	r3, r7, #4
 8001028:	4611      	mov	r1, r2
 800102a:	6818      	ldr	r0, [r3, #0]
 800102c:	f000 fad8 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001030:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001034:	4618      	mov	r0, r3
 8001036:	f000 fdf1 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 800103a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800103e:	4618      	mov	r0, r3
 8001040:	f000 fd96 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_DTCB, 0x00,	0x00});				// default is  0x66, 0x00
 8001044:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001048:	4a9b      	ldr	r2, [pc, #620]	; (80012b8 <_ZN3Lcd4InitEv+0x3b0>)
 800104a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800104e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001052:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001056:	4618      	mov	r0, r3
 8001058:	f000 fd7e 	bl	8001b58 <_ZNSaIhEC1Ev>
 800105c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001060:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001064:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8001068:	ca06      	ldmia	r2, {r1, r2}
 800106a:	f000 fdb6 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800106e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001072:	1d3b      	adds	r3, r7, #4
 8001074:	4611      	mov	r1, r2
 8001076:	6818      	ldr	r0, [r3, #0]
 8001078:	f000 fab2 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800107c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001080:	4618      	mov	r0, r3
 8001082:	f000 fdcb 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 8001086:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800108a:	4618      	mov	r0, r3
 800108c:	f000 fd70 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWER_SEQ, 0x64, 0x03, 0x12, 0x81});		// default is 0x55 0x01 0x23 0x01
 8001090:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001094:	4a89      	ldr	r2, [pc, #548]	; (80012bc <_ZN3Lcd4InitEv+0x3b4>)
 8001096:	e892 0003 	ldmia.w	r2, {r0, r1}
 800109a:	e883 0003 	stmia.w	r3, {r0, r1}
 800109e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 fd58 	bl	8001b58 <_ZNSaIhEC1Ev>
 80010a8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010ac:	f107 0274 	add.w	r2, r7, #116	; 0x74
 80010b0:	f107 0068 	add.w	r0, r7, #104	; 0x68
 80010b4:	ca06      	ldmia	r2, {r1, r2}
 80010b6:	f000 fd90 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80010ba:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80010be:	1d3b      	adds	r3, r7, #4
 80010c0:	4611      	mov	r1, r2
 80010c2:	6818      	ldr	r0, [r3, #0]
 80010c4:	f000 fa8c 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80010c8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80010cc:	4618      	mov	r0, r3
 80010ce:	f000 fda5 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 80010d2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010d6:	4618      	mov	r0, r3
 80010d8:	f000 fd4a 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_PRC, 0x20});					// 0x20: DDVDH = 2xVCI  (Pump ratio control)
 80010dc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80010e0:	4a77      	ldr	r2, [pc, #476]	; (80012c0 <_ZN3Lcd4InitEv+0x3b8>)
 80010e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010e6:	e883 0003 	stmia.w	r3, {r0, r1}
 80010ea:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 fd32 	bl	8001b58 <_ZNSaIhEC1Ev>
 80010f4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80010f8:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80010fc:	f107 0080 	add.w	r0, r7, #128	; 0x80
 8001100:	ca06      	ldmia	r2, {r1, r2}
 8001102:	f000 fd6a 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001106:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800110a:	1d3b      	adds	r3, r7, #4
 800110c:	4611      	mov	r1, r2
 800110e:	6818      	ldr	r0, [r3, #0]
 8001110:	f000 fa66 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001114:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001118:	4618      	mov	r0, r3
 800111a:	f000 fd7f 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 800111e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001122:	4618      	mov	r0, r3
 8001124:	f000 fd24 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWER1,	0x23});					// 0x23: GVDD level = 4.6V (reference level for VCOM level and grayscale voltage level)
 8001128:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800112c:	4a65      	ldr	r2, [pc, #404]	; (80012c4 <_ZN3Lcd4InitEv+0x3bc>)
 800112e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001132:	e883 0003 	stmia.w	r3, {r0, r1}
 8001136:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800113a:	4618      	mov	r0, r3
 800113c:	f000 fd0c 	bl	8001b58 <_ZNSaIhEC1Ev>
 8001140:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001144:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001148:	f107 0098 	add.w	r0, r7, #152	; 0x98
 800114c:	ca06      	ldmia	r2, {r1, r2}
 800114e:	f000 fd44 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001152:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	4611      	mov	r1, r2
 800115a:	6818      	ldr	r0, [r3, #0]
 800115c:	f000 fa40 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001160:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001164:	4618      	mov	r0, r3
 8001166:	f000 fd59 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 800116a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800116e:	4618      	mov	r0, r3
 8001170:	f000 fcfe 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWER2,	0x10});					// Appears to be invalid - should be 0b000 - 0b011
 8001174:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001178:	4a53      	ldr	r2, [pc, #332]	; (80012c8 <_ZN3Lcd4InitEv+0x3c0>)
 800117a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800117e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001182:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001186:	4618      	mov	r0, r3
 8001188:	f000 fce6 	bl	8001b58 <_ZNSaIhEC1Ev>
 800118c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001190:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 8001194:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 8001198:	ca06      	ldmia	r2, {r1, r2}
 800119a:	f000 fd1e 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800119e:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	4611      	mov	r1, r2
 80011a6:	6818      	ldr	r0, [r3, #0]
 80011a8:	f000 fa1a 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80011ac:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80011b0:	4618      	mov	r0, r3
 80011b2:	f000 fd33 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 80011b6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80011ba:	4618      	mov	r0, r3
 80011bc:	f000 fcd8 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_VCOM1, 0x3E, 0x28});			// 0x3E: VCOMH = 4.250V; 0x28: VCOML = 3.700V
 80011c0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80011c4:	4a41      	ldr	r2, [pc, #260]	; (80012cc <_ZN3Lcd4InitEv+0x3c4>)
 80011c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011ca:	e883 0003 	stmia.w	r3, {r0, r1}
 80011ce:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80011d2:	4618      	mov	r0, r3
 80011d4:	f000 fcc0 	bl	8001b58 <_ZNSaIhEC1Ev>
 80011d8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80011dc:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 80011e0:	f107 00c8 	add.w	r0, r7, #200	; 0xc8
 80011e4:	ca06      	ldmia	r2, {r1, r2}
 80011e6:	f000 fcf8 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80011ea:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 80011ee:	1d3b      	adds	r3, r7, #4
 80011f0:	4611      	mov	r1, r2
 80011f2:	6818      	ldr	r0, [r3, #0]
 80011f4:	f000 f9f4 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80011f8:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80011fc:	4618      	mov	r0, r3
 80011fe:	f000 fd0d 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 8001202:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001206:	4618      	mov	r0, r3
 8001208:	f000 fcb2 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_VCOM2, 0x86});					// 0x86: VCOM offset voltage = VMH - 58 VML  58;
 800120c:	4a30      	ldr	r2, [pc, #192]	; (80012d0 <_ZN3Lcd4InitEv+0x3c8>)
 800120e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001212:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001216:	e883 0003 	stmia.w	r3, {r0, r1}
 800121a:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800121e:	4618      	mov	r0, r3
 8001220:	f000 fc9a 	bl	8001b58 <_ZNSaIhEC1Ev>
 8001224:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001228:	f107 00e0 	add.w	r0, r7, #224	; 0xe0
 800122c:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 8001230:	ca06      	ldmia	r2, {r1, r2}
 8001232:	f000 fcd2 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001236:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 800123a:	1d3b      	adds	r3, r7, #4
 800123c:	4611      	mov	r1, r2
 800123e:	6818      	ldr	r0, [r3, #0]
 8001240:	f000 f9ce 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001244:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001248:	4618      	mov	r0, r3
 800124a:	f000 fce7 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 800124e:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001252:	4618      	mov	r0, r3
 8001254:	f000 fc8c 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_MAC, 0x48});					// Memory access control: MX = Column Address Order, RGB-BGR Order control
 8001258:	4a1e      	ldr	r2, [pc, #120]	; (80012d4 <_ZN3Lcd4InitEv+0x3cc>)
 800125a:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800125e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001262:	e883 0003 	stmia.w	r3, {r0, r1}
 8001266:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 800126a:	4618      	mov	r0, r3
 800126c:	f000 fc74 	bl	8001b58 <_ZNSaIhEC1Ev>
 8001270:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8001274:	f107 00f8 	add.w	r0, r7, #248	; 0xf8
 8001278:	f507 7282 	add.w	r2, r7, #260	; 0x104
 800127c:	ca06      	ldmia	r2, {r1, r2}
 800127e:	f000 fcac 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001282:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 8001286:	1d3b      	adds	r3, r7, #4
 8001288:	4611      	mov	r1, r2
 800128a:	6818      	ldr	r0, [r3, #0]
 800128c:	f000 f9a8 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001290:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001294:	4618      	mov	r0, r3
 8001296:	f000 fcc1 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 800129a:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 800129e:	4618      	mov	r0, r3
 80012a0:	f000 fc66 	bl	8001b70 <_ZNSaIhED1Ev>
 80012a4:	e018      	b.n	80012d8 <_ZN3Lcd4InitEv+0x3d0>
 80012a6:	bf00      	nop
 80012a8:	40020c00 	.word	0x40020c00
 80012ac:	080049f8 	.word	0x080049f8
 80012b0:	08004a00 	.word	0x08004a00
 80012b4:	08004a08 	.word	0x08004a08
 80012b8:	08004a10 	.word	0x08004a10
 80012bc:	08004a18 	.word	0x08004a18
 80012c0:	08004a20 	.word	0x08004a20
 80012c4:	08004a28 	.word	0x08004a28
 80012c8:	08004a30 	.word	0x08004a30
 80012cc:	08004a38 	.word	0x08004a38
 80012d0:	08004a40 	.word	0x08004a40
 80012d4:	08004a48 	.word	0x08004a48
	CommandData(CDARGS {ILI9341_PIXEL_FORMAT, 0x55});			// 16 bit format
 80012d8:	4ab7      	ldr	r2, [pc, #732]	; (80015b8 <_ZN3Lcd4InitEv+0x6b0>)
 80012da:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 80012de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012e2:	e883 0003 	stmia.w	r3, {r0, r1}
 80012e6:	f507 7392 	add.w	r3, r7, #292	; 0x124
 80012ea:	4618      	mov	r0, r3
 80012ec:	f000 fc34 	bl	8001b58 <_ZNSaIhEC1Ev>
 80012f0:	f507 7392 	add.w	r3, r7, #292	; 0x124
 80012f4:	f507 7088 	add.w	r0, r7, #272	; 0x110
 80012f8:	f507 728e 	add.w	r2, r7, #284	; 0x11c
 80012fc:	ca06      	ldmia	r2, {r1, r2}
 80012fe:	f000 fc6c 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001302:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001306:	1d3b      	adds	r3, r7, #4
 8001308:	4611      	mov	r1, r2
 800130a:	6818      	ldr	r0, [r3, #0]
 800130c:	f000 f968 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001310:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001314:	4618      	mov	r0, r3
 8001316:	f000 fc81 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 800131a:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800131e:	4618      	mov	r0, r3
 8001320:	f000 fc26 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_FRC, 0x00, 0x18});
 8001324:	4aa5      	ldr	r2, [pc, #660]	; (80015bc <_ZN3Lcd4InitEv+0x6b4>)
 8001326:	f507 739a 	add.w	r3, r7, #308	; 0x134
 800132a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800132e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001332:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 8001336:	4618      	mov	r0, r3
 8001338:	f000 fc0e 	bl	8001b58 <_ZNSaIhEC1Ev>
 800133c:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 8001340:	f507 7094 	add.w	r0, r7, #296	; 0x128
 8001344:	f507 729a 	add.w	r2, r7, #308	; 0x134
 8001348:	ca06      	ldmia	r2, {r1, r2}
 800134a:	f000 fc46 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800134e:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8001352:	1d3b      	adds	r3, r7, #4
 8001354:	4611      	mov	r1, r2
 8001356:	6818      	ldr	r0, [r3, #0]
 8001358:	f000 f942 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800135c:	f507 7394 	add.w	r3, r7, #296	; 0x128
 8001360:	4618      	mov	r0, r3
 8001362:	f000 fc5b 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 8001366:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 800136a:	4618      	mov	r0, r3
 800136c:	f000 fc00 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_DFC, 0x08, 0x82, 0x27});
 8001370:	4a93      	ldr	r2, [pc, #588]	; (80015c0 <_ZN3Lcd4InitEv+0x6b8>)
 8001372:	f507 73a6 	add.w	r3, r7, #332	; 0x14c
 8001376:	e892 0003 	ldmia.w	r2, {r0, r1}
 800137a:	e883 0003 	stmia.w	r3, {r0, r1}
 800137e:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8001382:	4618      	mov	r0, r3
 8001384:	f000 fbe8 	bl	8001b58 <_ZNSaIhEC1Ev>
 8001388:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 800138c:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 8001390:	f507 72a6 	add.w	r2, r7, #332	; 0x14c
 8001394:	ca06      	ldmia	r2, {r1, r2}
 8001396:	f000 fc20 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800139a:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800139e:	1d3b      	adds	r3, r7, #4
 80013a0:	4611      	mov	r1, r2
 80013a2:	6818      	ldr	r0, [r3, #0]
 80013a4:	f000 f91c 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80013a8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80013ac:	4618      	mov	r0, r3
 80013ae:	f000 fc35 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 80013b2:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 80013b6:	4618      	mov	r0, r3
 80013b8:	f000 fbda 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_3GAMMA_EN, 0x00});
 80013bc:	4a81      	ldr	r2, [pc, #516]	; (80015c4 <_ZN3Lcd4InitEv+0x6bc>)
 80013be:	f507 73b2 	add.w	r3, r7, #356	; 0x164
 80013c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013c6:	e883 0003 	stmia.w	r3, {r0, r1}
 80013ca:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 80013ce:	4618      	mov	r0, r3
 80013d0:	f000 fbc2 	bl	8001b58 <_ZNSaIhEC1Ev>
 80013d4:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 80013d8:	f507 70ac 	add.w	r0, r7, #344	; 0x158
 80013dc:	f507 72b2 	add.w	r2, r7, #356	; 0x164
 80013e0:	ca06      	ldmia	r2, {r1, r2}
 80013e2:	f000 fbfa 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80013e6:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 80013ea:	1d3b      	adds	r3, r7, #4
 80013ec:	4611      	mov	r1, r2
 80013ee:	6818      	ldr	r0, [r3, #0]
 80013f0:	f000 f8f6 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80013f4:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80013f8:	4618      	mov	r0, r3
 80013fa:	f000 fc0f 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 80013fe:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8001402:	4618      	mov	r0, r3
 8001404:	f000 fbb4 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_COLUMN_ADDR, 0x00, 0x00, 0x00, 0xEF});
 8001408:	4a6f      	ldr	r2, [pc, #444]	; (80015c8 <_ZN3Lcd4InitEv+0x6c0>)
 800140a:	f507 73be 	add.w	r3, r7, #380	; 0x17c
 800140e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001412:	e883 0003 	stmia.w	r3, {r0, r1}
 8001416:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 800141a:	4618      	mov	r0, r3
 800141c:	f000 fb9c 	bl	8001b58 <_ZNSaIhEC1Ev>
 8001420:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 8001424:	f507 70b8 	add.w	r0, r7, #368	; 0x170
 8001428:	f507 72be 	add.w	r2, r7, #380	; 0x17c
 800142c:	ca06      	ldmia	r2, {r1, r2}
 800142e:	f000 fbd4 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001432:	f507 72b8 	add.w	r2, r7, #368	; 0x170
 8001436:	1d3b      	adds	r3, r7, #4
 8001438:	4611      	mov	r1, r2
 800143a:	6818      	ldr	r0, [r3, #0]
 800143c:	f000 f8d0 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001440:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8001444:	4618      	mov	r0, r3
 8001446:	f000 fbe9 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 800144a:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 800144e:	4618      	mov	r0, r3
 8001450:	f000 fb8e 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_PAGE_ADDR, 0x00, 0x00, 0x01, 0x3F});
 8001454:	4a5d      	ldr	r2, [pc, #372]	; (80015cc <_ZN3Lcd4InitEv+0x6c4>)
 8001456:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 800145a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800145e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001462:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 8001466:	4618      	mov	r0, r3
 8001468:	f000 fb76 	bl	8001b58 <_ZNSaIhEC1Ev>
 800146c:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 8001470:	f507 70c4 	add.w	r0, r7, #392	; 0x188
 8001474:	f507 72ca 	add.w	r2, r7, #404	; 0x194
 8001478:	ca06      	ldmia	r2, {r1, r2}
 800147a:	f000 fbae 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800147e:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	4611      	mov	r1, r2
 8001486:	6818      	ldr	r0, [r3, #0]
 8001488:	f000 f8aa 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800148c:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001490:	4618      	mov	r0, r3
 8001492:	f000 fbc3 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 8001496:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 800149a:	4618      	mov	r0, r3
 800149c:	f000 fb68 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_GAMMA, 0x01});
 80014a0:	4a4b      	ldr	r2, [pc, #300]	; (80015d0 <_ZN3Lcd4InitEv+0x6c8>)
 80014a2:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 80014a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014aa:	e883 0003 	stmia.w	r3, {r0, r1}
 80014ae:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 80014b2:	4618      	mov	r0, r3
 80014b4:	f000 fb50 	bl	8001b58 <_ZNSaIhEC1Ev>
 80014b8:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 80014bc:	f507 70d0 	add.w	r0, r7, #416	; 0x1a0
 80014c0:	f507 72d6 	add.w	r2, r7, #428	; 0x1ac
 80014c4:	ca06      	ldmia	r2, {r1, r2}
 80014c6:	f000 fb88 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80014ca:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 80014ce:	1d3b      	adds	r3, r7, #4
 80014d0:	4611      	mov	r1, r2
 80014d2:	6818      	ldr	r0, [r3, #0]
 80014d4:	f000 f884 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80014d8:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80014dc:	4618      	mov	r0, r3
 80014de:	f000 fb9d 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 80014e2:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 80014e6:	4618      	mov	r0, r3
 80014e8:	f000 fb42 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_PGAMMA,	0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1, 0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00});
 80014ec:	4a39      	ldr	r2, [pc, #228]	; (80015d4 <_ZN3Lcd4InitEv+0x6cc>)
 80014ee:	f507 73e2 	add.w	r3, r7, #452	; 0x1c4
 80014f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014f6:	e883 0003 	stmia.w	r3, {r0, r1}
 80014fa:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 80014fe:	4618      	mov	r0, r3
 8001500:	f000 fb2a 	bl	8001b58 <_ZNSaIhEC1Ev>
 8001504:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 8001508:	f507 70dc 	add.w	r0, r7, #440	; 0x1b8
 800150c:	f507 72e2 	add.w	r2, r7, #452	; 0x1c4
 8001510:	ca06      	ldmia	r2, {r1, r2}
 8001512:	f000 fb62 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001516:	f507 72dc 	add.w	r2, r7, #440	; 0x1b8
 800151a:	1d3b      	adds	r3, r7, #4
 800151c:	4611      	mov	r1, r2
 800151e:	6818      	ldr	r0, [r3, #0]
 8001520:	f000 f85e 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001524:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8001528:	4618      	mov	r0, r3
 800152a:	f000 fb77 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 800152e:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 8001532:	4618      	mov	r0, r3
 8001534:	f000 fb1c 	bl	8001b70 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_NGAMMA, 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1, 0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F});
 8001538:	4a27      	ldr	r2, [pc, #156]	; (80015d8 <_ZN3Lcd4InitEv+0x6d0>)
 800153a:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 800153e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001542:	e883 0003 	stmia.w	r3, {r0, r1}
 8001546:	f507 73f2 	add.w	r3, r7, #484	; 0x1e4
 800154a:	4618      	mov	r0, r3
 800154c:	f000 fb04 	bl	8001b58 <_ZNSaIhEC1Ev>
 8001550:	f507 73f2 	add.w	r3, r7, #484	; 0x1e4
 8001554:	f507 70e8 	add.w	r0, r7, #464	; 0x1d0
 8001558:	f507 72ee 	add.w	r2, r7, #476	; 0x1dc
 800155c:	ca06      	ldmia	r2, {r1, r2}
 800155e:	f000 fb3c 	bl	8001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8001562:	f507 72e8 	add.w	r2, r7, #464	; 0x1d0
 8001566:	1d3b      	adds	r3, r7, #4
 8001568:	4611      	mov	r1, r2
 800156a:	6818      	ldr	r0, [r3, #0]
 800156c:	f000 f838 	bl	80015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8001570:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8001574:	4618      	mov	r0, r3
 8001576:	f000 fb51 	bl	8001c1c <_ZNSt6vectorIhSaIhEED1Ev>
 800157a:	f507 73f2 	add.w	r3, r7, #484	; 0x1e4
 800157e:	4618      	mov	r0, r3
 8001580:	f000 faf6 	bl	8001b70 <_ZNSaIhED1Ev>
	Command(ILI9341_SLEEP_MODE);
 8001584:	1d3b      	adds	r3, r7, #4
 8001586:	2111      	movs	r1, #17
 8001588:	6818      	ldr	r0, [r3, #0]
 800158a:	f000 f88d 	bl	80016a8 <_ZN3Lcd7CommandEh>

	Delay(1000000);
 800158e:	1d3b      	adds	r3, r7, #4
 8001590:	4912      	ldr	r1, [pc, #72]	; (80015dc <_ZN3Lcd4InitEv+0x6d4>)
 8001592:	6818      	ldr	r0, [r3, #0]
 8001594:	f000 f870 	bl	8001678 <_ZN3Lcd5DelayEm>

	Command(ILI9341_DISPLAY_ON);
 8001598:	1d3b      	adds	r3, r7, #4
 800159a:	2129      	movs	r1, #41	; 0x29
 800159c:	6818      	ldr	r0, [r3, #0]
 800159e:	f000 f883 	bl	80016a8 <_ZN3Lcd7CommandEh>
	Command(ILI9341_GRAM);
 80015a2:	1d3b      	adds	r3, r7, #4
 80015a4:	212c      	movs	r1, #44	; 0x2c
 80015a6:	6818      	ldr	r0, [r3, #0]
 80015a8:	f000 f87e 	bl	80016a8 <_ZN3Lcd7CommandEh>
};
 80015ac:	bf00      	nop
 80015ae:	f507 77f4 	add.w	r7, r7, #488	; 0x1e8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	08004a50 	.word	0x08004a50
 80015bc:	08004a58 	.word	0x08004a58
 80015c0:	08004a60 	.word	0x08004a60
 80015c4:	08004a68 	.word	0x08004a68
 80015c8:	08004a70 	.word	0x08004a70
 80015cc:	08004a78 	.word	0x08004a78
 80015d0:	08004a80 	.word	0x08004a80
 80015d4:	08004a88 	.word	0x08004a88
 80015d8:	08004a90 	.word	0x08004a90
 80015dc:	000f4240 	.word	0x000f4240

080015e0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>:

void Lcd::CommandData(CDARGS cmds) {
 80015e0:	b590      	push	{r4, r7, lr}
 80015e2:	b085      	sub	sp, #20
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
	Command(cmds[0]);
 80015ea:	2100      	movs	r1, #0
 80015ec:	6838      	ldr	r0, [r7, #0]
 80015ee:	f000 fb30 	bl	8001c52 <_ZNSt6vectorIhSaIhEEixEj>
 80015f2:	4603      	mov	r3, r0
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	4619      	mov	r1, r3
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f000 f855 	bl	80016a8 <_ZN3Lcd7CommandEh>

	LCD_DCX_SET;
 80015fe:	4a1c      	ldr	r2, [pc, #112]	; (8001670 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x90>)
 8001600:	4b1b      	ldr	r3, [pc, #108]	; (8001670 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x90>)
 8001602:	8b1b      	ldrh	r3, [r3, #24]
 8001604:	b29b      	uxth	r3, r3
 8001606:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800160a:	b29b      	uxth	r3, r3
 800160c:	8313      	strh	r3, [r2, #24]
	LCD_CS_RESET;
 800160e:	4a19      	ldr	r2, [pc, #100]	; (8001674 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x94>)
 8001610:	4b18      	ldr	r3, [pc, #96]	; (8001674 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x94>)
 8001612:	8b5b      	ldrh	r3, [r3, #26]
 8001614:	b29b      	uxth	r3, r3
 8001616:	f043 0304 	orr.w	r3, r3, #4
 800161a:	b29b      	uxth	r3, r3
 800161c:	8353      	strh	r3, [r2, #26]

	for (uint8_t i = 1; i < cmds.size(); ++i)
 800161e:	2301      	movs	r3, #1
 8001620:	73fb      	strb	r3, [r7, #15]
 8001622:	7bfc      	ldrb	r4, [r7, #15]
 8001624:	6838      	ldr	r0, [r7, #0]
 8001626:	f000 fb23 	bl	8001c70 <_ZNKSt6vectorIhSaIhEE4sizeEv>
 800162a:	4603      	mov	r3, r0
 800162c:	429c      	cmp	r4, r3
 800162e:	bf34      	ite	cc
 8001630:	2301      	movcc	r3, #1
 8001632:	2300      	movcs	r3, #0
 8001634:	b2db      	uxtb	r3, r3
 8001636:	2b00      	cmp	r3, #0
 8001638:	d00e      	beq.n	8001658 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x78>
		SPISendByte(cmds[i]);
 800163a:	7bfb      	ldrb	r3, [r7, #15]
 800163c:	4619      	mov	r1, r3
 800163e:	6838      	ldr	r0, [r7, #0]
 8001640:	f000 fb07 	bl	8001c52 <_ZNSt6vectorIhSaIhEEixEj>
 8001644:	4603      	mov	r3, r0
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	4619      	mov	r1, r3
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f000 fa1c 	bl	8001a88 <_ZN3Lcd11SPISendByteEh>
	for (uint8_t i = 1; i < cmds.size(); ++i)
 8001650:	7bfb      	ldrb	r3, [r7, #15]
 8001652:	3301      	adds	r3, #1
 8001654:	73fb      	strb	r3, [r7, #15]
 8001656:	e7e4      	b.n	8001622 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x42>

	LCD_CS_SET;
 8001658:	4a06      	ldr	r2, [pc, #24]	; (8001674 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x94>)
 800165a:	4b06      	ldr	r3, [pc, #24]	; (8001674 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x94>)
 800165c:	8b1b      	ldrh	r3, [r3, #24]
 800165e:	b29b      	uxth	r3, r3
 8001660:	f043 0304 	orr.w	r3, r3, #4
 8001664:	b29b      	uxth	r3, r3
 8001666:	8313      	strh	r3, [r2, #24]
}
 8001668:	bf00      	nop
 800166a:	3714      	adds	r7, #20
 800166c:	46bd      	mov	sp, r7
 800166e:	bd90      	pop	{r4, r7, pc}
 8001670:	40020c00 	.word	0x40020c00
 8001674:	40020800 	.word	0x40020800

08001678 <_ZN3Lcd5DelayEm>:

void Lcd::Delay(volatile uint32_t delay) {
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]
	for (; delay != 0; delay--);
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	2b00      	cmp	r3, #0
 8001686:	bf14      	ite	ne
 8001688:	2301      	movne	r3, #1
 800168a:	2300      	moveq	r3, #0
 800168c:	b2db      	uxtb	r3, r3
 800168e:	2b00      	cmp	r3, #0
 8001690:	d003      	beq.n	800169a <_ZN3Lcd5DelayEm+0x22>
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	3b01      	subs	r3, #1
 8001696:	603b      	str	r3, [r7, #0]
 8001698:	e7f3      	b.n	8001682 <_ZN3Lcd5DelayEm+0xa>
}
 800169a:	bf00      	nop
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
	...

080016a8 <_ZN3Lcd7CommandEh>:

void Lcd::Command(uint8_t data) {
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	460b      	mov	r3, r1
 80016b2:	70fb      	strb	r3, [r7, #3]
	LCD_DCX_RESET;
 80016b4:	4a10      	ldr	r2, [pc, #64]	; (80016f8 <_ZN3Lcd7CommandEh+0x50>)
 80016b6:	4b10      	ldr	r3, [pc, #64]	; (80016f8 <_ZN3Lcd7CommandEh+0x50>)
 80016b8:	8b5b      	ldrh	r3, [r3, #26]
 80016ba:	b29b      	uxth	r3, r3
 80016bc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	8353      	strh	r3, [r2, #26]
	LCD_CS_RESET;
 80016c4:	4a0d      	ldr	r2, [pc, #52]	; (80016fc <_ZN3Lcd7CommandEh+0x54>)
 80016c6:	4b0d      	ldr	r3, [pc, #52]	; (80016fc <_ZN3Lcd7CommandEh+0x54>)
 80016c8:	8b5b      	ldrh	r3, [r3, #26]
 80016ca:	b29b      	uxth	r3, r3
 80016cc:	f043 0304 	orr.w	r3, r3, #4
 80016d0:	b29b      	uxth	r3, r3
 80016d2:	8353      	strh	r3, [r2, #26]
	SPISendByte(data);
 80016d4:	78fb      	ldrb	r3, [r7, #3]
 80016d6:	4619      	mov	r1, r3
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	f000 f9d5 	bl	8001a88 <_ZN3Lcd11SPISendByteEh>
	LCD_CS_SET;
 80016de:	4a07      	ldr	r2, [pc, #28]	; (80016fc <_ZN3Lcd7CommandEh+0x54>)
 80016e0:	4b06      	ldr	r3, [pc, #24]	; (80016fc <_ZN3Lcd7CommandEh+0x54>)
 80016e2:	8b1b      	ldrh	r3, [r3, #24]
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	f043 0304 	orr.w	r3, r3, #4
 80016ea:	b29b      	uxth	r3, r3
 80016ec:	8313      	strh	r3, [r2, #24]
}
 80016ee:	bf00      	nop
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40020c00 	.word	0x40020c00
 80016fc:	40020800 	.word	0x40020800

08001700 <_ZN3Lcd4DataEh>:

//	Send data - use overloads to allow 16 and 32 bit sends
void Lcd::Data(uint8_t data) {
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	460b      	mov	r3, r1
 800170a:	70fb      	strb	r3, [r7, #3]
	LCD_DCX_SET;
 800170c:	4a10      	ldr	r2, [pc, #64]	; (8001750 <_ZN3Lcd4DataEh+0x50>)
 800170e:	4b10      	ldr	r3, [pc, #64]	; (8001750 <_ZN3Lcd4DataEh+0x50>)
 8001710:	8b1b      	ldrh	r3, [r3, #24]
 8001712:	b29b      	uxth	r3, r3
 8001714:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001718:	b29b      	uxth	r3, r3
 800171a:	8313      	strh	r3, [r2, #24]
	LCD_CS_RESET;
 800171c:	4a0d      	ldr	r2, [pc, #52]	; (8001754 <_ZN3Lcd4DataEh+0x54>)
 800171e:	4b0d      	ldr	r3, [pc, #52]	; (8001754 <_ZN3Lcd4DataEh+0x54>)
 8001720:	8b5b      	ldrh	r3, [r3, #26]
 8001722:	b29b      	uxth	r3, r3
 8001724:	f043 0304 	orr.w	r3, r3, #4
 8001728:	b29b      	uxth	r3, r3
 800172a:	8353      	strh	r3, [r2, #26]
	SPISendByte(data);
 800172c:	78fb      	ldrb	r3, [r7, #3]
 800172e:	4619      	mov	r1, r3
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f000 f9a9 	bl	8001a88 <_ZN3Lcd11SPISendByteEh>
	LCD_CS_SET;
 8001736:	4a07      	ldr	r2, [pc, #28]	; (8001754 <_ZN3Lcd4DataEh+0x54>)
 8001738:	4b06      	ldr	r3, [pc, #24]	; (8001754 <_ZN3Lcd4DataEh+0x54>)
 800173a:	8b1b      	ldrh	r3, [r3, #24]
 800173c:	b29b      	uxth	r3, r3
 800173e:	f043 0304 	orr.w	r3, r3, #4
 8001742:	b29b      	uxth	r3, r3
 8001744:	8313      	strh	r3, [r2, #24]
}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40020c00 	.word	0x40020c00
 8001754:	40020800 	.word	0x40020800

08001758 <_ZN3Lcd7Data16bEt>:

void Lcd::Data16b(uint16_t data) {
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	460b      	mov	r3, r1
 8001762:	807b      	strh	r3, [r7, #2]
	LCD_DCX_SET;
 8001764:	4a14      	ldr	r2, [pc, #80]	; (80017b8 <_ZN3Lcd7Data16bEt+0x60>)
 8001766:	4b14      	ldr	r3, [pc, #80]	; (80017b8 <_ZN3Lcd7Data16bEt+0x60>)
 8001768:	8b1b      	ldrh	r3, [r3, #24]
 800176a:	b29b      	uxth	r3, r3
 800176c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001770:	b29b      	uxth	r3, r3
 8001772:	8313      	strh	r3, [r2, #24]
	LCD_CS_RESET;
 8001774:	4a11      	ldr	r2, [pc, #68]	; (80017bc <_ZN3Lcd7Data16bEt+0x64>)
 8001776:	4b11      	ldr	r3, [pc, #68]	; (80017bc <_ZN3Lcd7Data16bEt+0x64>)
 8001778:	8b5b      	ldrh	r3, [r3, #26]
 800177a:	b29b      	uxth	r3, r3
 800177c:	f043 0304 	orr.w	r3, r3, #4
 8001780:	b29b      	uxth	r3, r3
 8001782:	8353      	strh	r3, [r2, #26]
	SPISendByte(data >> 8);
 8001784:	887b      	ldrh	r3, [r7, #2]
 8001786:	121b      	asrs	r3, r3, #8
 8001788:	b2db      	uxtb	r3, r3
 800178a:	4619      	mov	r1, r3
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f000 f97b 	bl	8001a88 <_ZN3Lcd11SPISendByteEh>
	SPISendByte(data & 0xFF);
 8001792:	887b      	ldrh	r3, [r7, #2]
 8001794:	b2db      	uxtb	r3, r3
 8001796:	4619      	mov	r1, r3
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f000 f975 	bl	8001a88 <_ZN3Lcd11SPISendByteEh>
	LCD_CS_SET;
 800179e:	4a07      	ldr	r2, [pc, #28]	; (80017bc <_ZN3Lcd7Data16bEt+0x64>)
 80017a0:	4b06      	ldr	r3, [pc, #24]	; (80017bc <_ZN3Lcd7Data16bEt+0x64>)
 80017a2:	8b1b      	ldrh	r3, [r3, #24]
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	f043 0304 	orr.w	r3, r3, #4
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	8313      	strh	r3, [r2, #24]
}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40020c00 	.word	0x40020c00
 80017bc:	40020800 	.word	0x40020800

080017c0 <_ZN3Lcd17SetCursorPositionEtttt>:

void Lcd::SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	4608      	mov	r0, r1
 80017ca:	4611      	mov	r1, r2
 80017cc:	461a      	mov	r2, r3
 80017ce:	4603      	mov	r3, r0
 80017d0:	817b      	strh	r3, [r7, #10]
 80017d2:	460b      	mov	r3, r1
 80017d4:	813b      	strh	r3, [r7, #8]
 80017d6:	4613      	mov	r3, r2
 80017d8:	80fb      	strh	r3, [r7, #6]
	Command(ILI9341_COLUMN_ADDR);
 80017da:	212a      	movs	r1, #42	; 0x2a
 80017dc:	68f8      	ldr	r0, [r7, #12]
 80017de:	f7ff ff63 	bl	80016a8 <_ZN3Lcd7CommandEh>
	Data16b(x1);
 80017e2:	897b      	ldrh	r3, [r7, #10]
 80017e4:	4619      	mov	r1, r3
 80017e6:	68f8      	ldr	r0, [r7, #12]
 80017e8:	f7ff ffb6 	bl	8001758 <_ZN3Lcd7Data16bEt>
	Data16b(x2);
 80017ec:	88fb      	ldrh	r3, [r7, #6]
 80017ee:	4619      	mov	r1, r3
 80017f0:	68f8      	ldr	r0, [r7, #12]
 80017f2:	f7ff ffb1 	bl	8001758 <_ZN3Lcd7Data16bEt>

	Command(ILI9341_PAGE_ADDR);
 80017f6:	212b      	movs	r1, #43	; 0x2b
 80017f8:	68f8      	ldr	r0, [r7, #12]
 80017fa:	f7ff ff55 	bl	80016a8 <_ZN3Lcd7CommandEh>
	Data16b(y1);
 80017fe:	893b      	ldrh	r3, [r7, #8]
 8001800:	4619      	mov	r1, r3
 8001802:	68f8      	ldr	r0, [r7, #12]
 8001804:	f7ff ffa8 	bl	8001758 <_ZN3Lcd7Data16bEt>
	Data16b(y2);
 8001808:	8b3b      	ldrh	r3, [r7, #24]
 800180a:	4619      	mov	r1, r3
 800180c:	68f8      	ldr	r0, [r7, #12]
 800180e:	f7ff ffa3 	bl	8001758 <_ZN3Lcd7Data16bEt>

}
 8001812:	bf00      	nop
 8001814:	3710      	adds	r7, #16
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
	...

0800181c <_ZN3Lcd6RotateE17LCD_Orientation_t>:


void Lcd::Rotate(LCD_Orientation_t o) {
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	460b      	mov	r3, r1
 8001826:	70fb      	strb	r3, [r7, #3]
	Command(ILI9341_MAC);
 8001828:	2136      	movs	r1, #54	; 0x36
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f7ff ff3c 	bl	80016a8 <_ZN3Lcd7CommandEh>
	switch (o) {
 8001830:	78fb      	ldrb	r3, [r7, #3]
 8001832:	2b03      	cmp	r3, #3
 8001834:	d81a      	bhi.n	800186c <_ZN3Lcd6RotateE17LCD_Orientation_t+0x50>
 8001836:	a201      	add	r2, pc, #4	; (adr r2, 800183c <_ZN3Lcd6RotateE17LCD_Orientation_t+0x20>)
 8001838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800183c:	0800184d 	.word	0x0800184d
 8001840:	08001855 	.word	0x08001855
 8001844:	0800185d 	.word	0x0800185d
 8001848:	08001865 	.word	0x08001865
		case LCD_Portrait :				Data(0x58);
 800184c:	2158      	movs	r1, #88	; 0x58
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f7ff ff56 	bl	8001700 <_ZN3Lcd4DataEh>
		case LCD_Portrait_Flipped : 	Data(0x88);
 8001854:	2188      	movs	r1, #136	; 0x88
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7ff ff52 	bl	8001700 <_ZN3Lcd4DataEh>
		case LCD_Landscape : 			Data(0x28);
 800185c:	2128      	movs	r1, #40	; 0x28
 800185e:	6878      	ldr	r0, [r7, #4]
 8001860:	f7ff ff4e 	bl	8001700 <_ZN3Lcd4DataEh>
		case LCD_Landscape_Flipped :	Data(0xE8);
 8001864:	21e8      	movs	r1, #232	; 0xe8
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f7ff ff4a 	bl	8001700 <_ZN3Lcd4DataEh>
	}

	orientation = o;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	78fa      	ldrb	r2, [r7, #3]
 8001870:	701a      	strb	r2, [r3, #0]
	if (o == LCD_Portrait || o == LCD_Portrait_Flipped) {
 8001872:	78fb      	ldrb	r3, [r7, #3]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d002      	beq.n	800187e <_ZN3Lcd6RotateE17LCD_Orientation_t+0x62>
 8001878:	78fb      	ldrb	r3, [r7, #3]
 800187a:	2b01      	cmp	r3, #1
 800187c:	d107      	bne.n	800188e <_ZN3Lcd6RotateE17LCD_Orientation_t+0x72>
		width = 240;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	22f0      	movs	r2, #240	; 0xf0
 8001882:	805a      	strh	r2, [r3, #2]
		height = 320;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800188a:	809a      	strh	r2, [r3, #4]
 800188c:	e006      	b.n	800189c <_ZN3Lcd6RotateE17LCD_Orientation_t+0x80>
	} else {
		width = 320;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001894:	805a      	strh	r2, [r3, #2]
		height = 240;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	22f0      	movs	r2, #240	; 0xf0
 800189a:	809a      	strh	r2, [r3, #4]
	}
}
 800189c:	bf00      	nop
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <_ZN3Lcd10ScreenFillERKt>:

void Lcd::ScreenFill(const uint16_t& colour) {
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af02      	add	r7, sp, #8
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
	ColourFill(0, 0, width - 1, height - 1, colour);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	885b      	ldrh	r3, [r3, #2]
 80018b2:	3b01      	subs	r3, #1
 80018b4:	b299      	uxth	r1, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	889b      	ldrh	r3, [r3, #4]
 80018ba:	3b01      	subs	r3, #1
 80018bc:	b29b      	uxth	r3, r3
 80018be:	683a      	ldr	r2, [r7, #0]
 80018c0:	9201      	str	r2, [sp, #4]
 80018c2:	9300      	str	r3, [sp, #0]
 80018c4:	460b      	mov	r3, r1
 80018c6:	2200      	movs	r2, #0
 80018c8:	2100      	movs	r1, #0
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f000 f804 	bl	80018d8 <_ZN3Lcd10ColourFillEttttRKt>
}
 80018d0:	bf00      	nop
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <_ZN3Lcd10ColourFillEttttRKt>:

void Lcd::ColourFill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, const uint16_t& colour) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b088      	sub	sp, #32
 80018dc:	af02      	add	r7, sp, #8
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	4608      	mov	r0, r1
 80018e2:	4611      	mov	r1, r2
 80018e4:	461a      	mov	r2, r3
 80018e6:	4603      	mov	r3, r0
 80018e8:	817b      	strh	r3, [r7, #10]
 80018ea:	460b      	mov	r3, r1
 80018ec:	813b      	strh	r3, [r7, #8]
 80018ee:	4613      	mov	r3, r2
 80018f0:	80fb      	strh	r3, [r7, #6]

	SetCursorPosition(x0, y0, x1, y1);
 80018f2:	88f8      	ldrh	r0, [r7, #6]
 80018f4:	893a      	ldrh	r2, [r7, #8]
 80018f6:	8979      	ldrh	r1, [r7, #10]
 80018f8:	8c3b      	ldrh	r3, [r7, #32]
 80018fa:	9300      	str	r3, [sp, #0]
 80018fc:	4603      	mov	r3, r0
 80018fe:	68f8      	ldr	r0, [r7, #12]
 8001900:	f7ff ff5e 	bl	80017c0 <_ZN3Lcd17SetCursorPositionEtttt>

	Command(ILI9341_GRAM);
 8001904:	212c      	movs	r1, #44	; 0x2c
 8001906:	68f8      	ldr	r0, [r7, #12]
 8001908:	f7ff fece 	bl	80016a8 <_ZN3Lcd7CommandEh>

	uint32_t pixelCount = (x1 - x0 + 1) * (y1 - y0 + 1);
 800190c:	88fa      	ldrh	r2, [r7, #6]
 800190e:	897b      	ldrh	r3, [r7, #10]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	3301      	adds	r3, #1
 8001914:	8c39      	ldrh	r1, [r7, #32]
 8001916:	893a      	ldrh	r2, [r7, #8]
 8001918:	1a8a      	subs	r2, r1, r2
 800191a:	3201      	adds	r2, #1
 800191c:	fb02 f303 	mul.w	r3, r2, r3
 8001920:	617b      	str	r3, [r7, #20]

	LCD_CS_RESET;
 8001922:	4a3b      	ldr	r2, [pc, #236]	; (8001a10 <_ZN3Lcd10ColourFillEttttRKt+0x138>)
 8001924:	4b3a      	ldr	r3, [pc, #232]	; (8001a10 <_ZN3Lcd10ColourFillEttttRKt+0x138>)
 8001926:	8b5b      	ldrh	r3, [r3, #26]
 8001928:	b29b      	uxth	r3, r3
 800192a:	f043 0304 	orr.w	r3, r3, #4
 800192e:	b29b      	uxth	r3, r3
 8001930:	8353      	strh	r3, [r2, #26]
	LCD_DCX_SET;
 8001932:	4a38      	ldr	r2, [pc, #224]	; (8001a14 <_ZN3Lcd10ColourFillEttttRKt+0x13c>)
 8001934:	4b37      	ldr	r3, [pc, #220]	; (8001a14 <_ZN3Lcd10ColourFillEttttRKt+0x13c>)
 8001936:	8b1b      	ldrh	r3, [r3, #24]
 8001938:	b29b      	uxth	r3, r3
 800193a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800193e:	b29b      	uxth	r3, r3
 8001940:	8313      	strh	r3, [r2, #24]

	SPISetDataSize(SPIDataSize_16b);			// 16-bit SPI mode
 8001942:	2101      	movs	r1, #1
 8001944:	68f8      	ldr	r0, [r7, #12]
 8001946:	f000 f86d 	bl	8001a24 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t>

	// Send first 65535 bytes, SPI must be in 16-bit Mode
	SPI_DMA_SendHalfWord(colour, (pixelCount > 0xFFFF) ? 0xFFFF : pixelCount);
 800194a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194c:	8819      	ldrh	r1, [r3, #0]
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001954:	4293      	cmp	r3, r2
 8001956:	bf28      	it	cs
 8001958:	4613      	movcs	r3, r2
 800195a:	b29b      	uxth	r3, r3
 800195c:	461a      	mov	r2, r3
 800195e:	68f8      	ldr	r0, [r7, #12]
 8001960:	f000 f8b8 	bl	8001ad4 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt>

	while (SPI_DMA_Working);
 8001964:	4b2c      	ldr	r3, [pc, #176]	; (8001a18 <_ZN3Lcd10ColourFillEttttRKt+0x140>)
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d111      	bne.n	8001990 <_ZN3Lcd10ColourFillEttttRKt+0xb8>
 800196c:	4b2b      	ldr	r3, [pc, #172]	; (8001a1c <_ZN3Lcd10ColourFillEttttRKt+0x144>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d10d      	bne.n	8001990 <_ZN3Lcd10ColourFillEttttRKt+0xb8>
 8001974:	4b2a      	ldr	r3, [pc, #168]	; (8001a20 <_ZN3Lcd10ColourFillEttttRKt+0x148>)
 8001976:	891b      	ldrh	r3, [r3, #8]
 8001978:	b29b      	uxth	r3, r3
 800197a:	f003 0303 	and.w	r3, r3, #3
 800197e:	2b00      	cmp	r3, #0
 8001980:	d006      	beq.n	8001990 <_ZN3Lcd10ColourFillEttttRKt+0xb8>
 8001982:	4b27      	ldr	r3, [pc, #156]	; (8001a20 <_ZN3Lcd10ColourFillEttttRKt+0x148>)
 8001984:	891b      	ldrh	r3, [r3, #8]
 8001986:	b29b      	uxth	r3, r3
 8001988:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <_ZN3Lcd10ColourFillEttttRKt+0xbc>
 8001990:	2301      	movs	r3, #1
 8001992:	e000      	b.n	8001996 <_ZN3Lcd10ColourFillEttttRKt+0xbe>
 8001994:	2300      	movs	r3, #0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d000      	beq.n	800199c <_ZN3Lcd10ColourFillEttttRKt+0xc4>
 800199a:	e7e3      	b.n	8001964 <_ZN3Lcd10ColourFillEttttRKt+0x8c>

	// Check if there is more data to send
	if (pixelCount > 0xFFFF) {
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019a2:	d325      	bcc.n	80019f0 <_ZN3Lcd10ColourFillEttttRKt+0x118>
		SPI_DMA_SendHalfWord(colour, pixelCount - 0xFFFF);		// Send remaining data
 80019a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a6:	8819      	ldrh	r1, [r3, #0]
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	3301      	adds	r3, #1
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	461a      	mov	r2, r3
 80019b2:	68f8      	ldr	r0, [r7, #12]
 80019b4:	f000 f88e 	bl	8001ad4 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt>

		while (SPI_DMA_Working);
 80019b8:	4b17      	ldr	r3, [pc, #92]	; (8001a18 <_ZN3Lcd10ColourFillEttttRKt+0x140>)
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d111      	bne.n	80019e4 <_ZN3Lcd10ColourFillEttttRKt+0x10c>
 80019c0:	4b16      	ldr	r3, [pc, #88]	; (8001a1c <_ZN3Lcd10ColourFillEttttRKt+0x144>)
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d10d      	bne.n	80019e4 <_ZN3Lcd10ColourFillEttttRKt+0x10c>
 80019c8:	4b15      	ldr	r3, [pc, #84]	; (8001a20 <_ZN3Lcd10ColourFillEttttRKt+0x148>)
 80019ca:	891b      	ldrh	r3, [r3, #8]
 80019cc:	b29b      	uxth	r3, r3
 80019ce:	f003 0303 	and.w	r3, r3, #3
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d006      	beq.n	80019e4 <_ZN3Lcd10ColourFillEttttRKt+0x10c>
 80019d6:	4b12      	ldr	r3, [pc, #72]	; (8001a20 <_ZN3Lcd10ColourFillEttttRKt+0x148>)
 80019d8:	891b      	ldrh	r3, [r3, #8]
 80019da:	b29b      	uxth	r3, r3
 80019dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <_ZN3Lcd10ColourFillEttttRKt+0x110>
 80019e4:	2301      	movs	r3, #1
 80019e6:	e000      	b.n	80019ea <_ZN3Lcd10ColourFillEttttRKt+0x112>
 80019e8:	2300      	movs	r3, #0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d000      	beq.n	80019f0 <_ZN3Lcd10ColourFillEttttRKt+0x118>
 80019ee:	e7e3      	b.n	80019b8 <_ZN3Lcd10ColourFillEttttRKt+0xe0>
	}

	LCD_CS_SET;
 80019f0:	4a07      	ldr	r2, [pc, #28]	; (8001a10 <_ZN3Lcd10ColourFillEttttRKt+0x138>)
 80019f2:	4b07      	ldr	r3, [pc, #28]	; (8001a10 <_ZN3Lcd10ColourFillEttttRKt+0x138>)
 80019f4:	8b1b      	ldrh	r3, [r3, #24]
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	f043 0304 	orr.w	r3, r3, #4
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	8313      	strh	r3, [r2, #24]

	SPISetDataSize(SPIDataSize_8b);				// 8 bit SPI Mode
 8001a00:	2100      	movs	r1, #0
 8001a02:	68f8      	ldr	r0, [r7, #12]
 8001a04:	f000 f80e 	bl	8001a24 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t>
}
 8001a08:	bf00      	nop
 8001a0a:	3718      	adds	r7, #24
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40020800 	.word	0x40020800
 8001a14:	40020c00 	.word	0x40020c00
 8001a18:	40026488 	.word	0x40026488
 8001a1c:	400264a0 	.word	0x400264a0
 8001a20:	40015000 	.word	0x40015000

08001a24 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t>:

	// Set new character position
	charPosX += font->Width;
}*/

void Lcd::SPISetDataSize(SPIDataSize_t Mode) {
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	70fb      	strb	r3, [r7, #3]

	SPI5->CR1 &= ~SPI_CR1_SPE;						// Disable SPI
 8001a30:	4a14      	ldr	r2, [pc, #80]	; (8001a84 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001a32:	4b14      	ldr	r3, [pc, #80]	; (8001a84 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001a34:	881b      	ldrh	r3, [r3, #0]
 8001a36:	b29b      	uxth	r3, r3
 8001a38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	8013      	strh	r3, [r2, #0]

	if (Mode == SPIDataSize_16b) {
 8001a40:	78fb      	ldrb	r3, [r7, #3]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d108      	bne.n	8001a58 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x34>
		SPI5->CR1 |= SPI_CR1_DFF;					// Data frame format: 0: 8-bit data frame format; 1: 16-bit data frame format
 8001a46:	4a0f      	ldr	r2, [pc, #60]	; (8001a84 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001a48:	4b0e      	ldr	r3, [pc, #56]	; (8001a84 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001a4a:	881b      	ldrh	r3, [r3, #0]
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a52:	b29b      	uxth	r3, r3
 8001a54:	8013      	strh	r3, [r2, #0]
 8001a56:	e007      	b.n	8001a68 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x44>
	} else {
		SPI5->CR1 &= ~SPI_CR1_DFF;
 8001a58:	4a0a      	ldr	r2, [pc, #40]	; (8001a84 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001a5a:	4b0a      	ldr	r3, [pc, #40]	; (8001a84 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001a5c:	881b      	ldrh	r3, [r3, #0]
 8001a5e:	b29b      	uxth	r3, r3
 8001a60:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001a64:	b29b      	uxth	r3, r3
 8001a66:	8013      	strh	r3, [r2, #0]
	}

	SPI5->CR1 |= SPI_CR1_SPE;						// Re-enable SPI
 8001a68:	4a06      	ldr	r2, [pc, #24]	; (8001a84 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001a6a:	4b06      	ldr	r3, [pc, #24]	; (8001a84 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 8001a6c:	881b      	ldrh	r3, [r3, #0]
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	8013      	strh	r3, [r2, #0]
}
 8001a78:	bf00      	nop
 8001a7a:	370c      	adds	r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr
 8001a84:	40015000 	.word	0x40015000

08001a88 <_ZN3Lcd11SPISendByteEh>:

inline void Lcd::SPISendByte(uint8_t data) {
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	460b      	mov	r3, r1
 8001a92:	70fb      	strb	r3, [r7, #3]
//	while (SPI_Working);	// Wait for previous transmissions to complete if DMA TX enabled for SPI

	SPI5->DR = data;		// Fill output buffer with data
 8001a94:	4b0e      	ldr	r3, [pc, #56]	; (8001ad0 <_ZN3Lcd11SPISendByteEh+0x48>)
 8001a96:	78fa      	ldrb	r2, [r7, #3]
 8001a98:	b292      	uxth	r2, r2
 8001a9a:	819a      	strh	r2, [r3, #12]

	while (SPI_Working);	// Wait for transmission to complete
 8001a9c:	4b0c      	ldr	r3, [pc, #48]	; (8001ad0 <_ZN3Lcd11SPISendByteEh+0x48>)
 8001a9e:	891b      	ldrh	r3, [r3, #8]
 8001aa0:	b29b      	uxth	r3, r3
 8001aa2:	f003 0303 	and.w	r3, r3, #3
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d006      	beq.n	8001ab8 <_ZN3Lcd11SPISendByteEh+0x30>
 8001aaa:	4b09      	ldr	r3, [pc, #36]	; (8001ad0 <_ZN3Lcd11SPISendByteEh+0x48>)
 8001aac:	891b      	ldrh	r3, [r3, #8]
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <_ZN3Lcd11SPISendByteEh+0x34>
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e000      	b.n	8001abe <_ZN3Lcd11SPISendByteEh+0x36>
 8001abc:	2300      	movs	r3, #0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d000      	beq.n	8001ac4 <_ZN3Lcd11SPISendByteEh+0x3c>
 8001ac2:	e7eb      	b.n	8001a9c <_ZN3Lcd11SPISendByteEh+0x14>
}
 8001ac4:	bf00      	nop
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr
 8001ad0:	40015000 	.word	0x40015000

08001ad4 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt>:

bool Lcd::SPI_DMA_SendHalfWord(uint16_t value, uint16_t count) {
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	460b      	mov	r3, r1
 8001ade:	807b      	strh	r3, [r7, #2]
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	803b      	strh	r3, [r7, #0]

	if (DMA2_Stream6->NDTR)							// Check number of data items to transfer is zero (ie stream is free)
 8001ae4:	4b19      	ldr	r3, [pc, #100]	; (8001b4c <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	bf14      	ite	ne
 8001aec:	2301      	movne	r3, #1
 8001aee:	2300      	moveq	r3, #0
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x26>
		return false;
 8001af6:	2300      	movs	r3, #0
 8001af8:	e022      	b.n	8001b40 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x6c>

	DMAint16 = value;								// data to transfer - use class property so does not go out of scope
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	887a      	ldrh	r2, [r7, #2]
 8001afe:	80da      	strh	r2, [r3, #6]

	// Clear DMA Stream 6 flags using high interrupt flag clear register
	DMA2->HIFCR = DMA_HIFCR_CFEIF6 | DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CTEIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTCIF6;
 8001b00:	4b13      	ldr	r3, [pc, #76]	; (8001b50 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x7c>)
 8001b02:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8001b06:	60da      	str	r2, [r3, #12]

	DMA2_Stream6->CR &= ~DMA_SxCR_MINC;				// Memory not in increment mode
 8001b08:	4a10      	ldr	r2, [pc, #64]	; (8001b4c <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001b0a:	4b10      	ldr	r3, [pc, #64]	; (8001b4c <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001b12:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->NDTR = count;						// Number of data items to transfer
 8001b14:	4a0d      	ldr	r2, [pc, #52]	; (8001b4c <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001b16:	883b      	ldrh	r3, [r7, #0]
 8001b18:	6053      	str	r3, [r2, #4]
	DMA2_Stream6->M0AR = (uint32_t) &DMAint16;		// DMA_InitStruct.DMA_Memory0BaseAddr;
 8001b1a:	4a0c      	ldr	r2, [pc, #48]	; (8001b4c <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	3306      	adds	r3, #6
 8001b20:	60d3      	str	r3, [r2, #12]
	DMA2_Stream6->CR |= DMA_SxCR_EN;				// Enable DMA transfer stream
 8001b22:	4a0a      	ldr	r2, [pc, #40]	; (8001b4c <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001b24:	4b09      	ldr	r3, [pc, #36]	; (8001b4c <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x78>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f043 0301 	orr.w	r3, r3, #1
 8001b2c:	6013      	str	r3, [r2, #0]

	SPI5->CR2 |= SPI_CR2_TXDMAEN;					// Enable SPI TX DMA
 8001b2e:	4a09      	ldr	r2, [pc, #36]	; (8001b54 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x80>)
 8001b30:	4b08      	ldr	r3, [pc, #32]	; (8001b54 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x80>)
 8001b32:	889b      	ldrh	r3, [r3, #4]
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	f043 0302 	orr.w	r3, r3, #2
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	8093      	strh	r3, [r2, #4]

	return true;
 8001b3e:	2301      	movs	r3, #1
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	370c      	adds	r7, #12
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr
 8001b4c:	400264a0 	.word	0x400264a0
 8001b50:	40026400 	.word	0x40026400
 8001b54:	40015000 	.word	0x40015000

08001b58 <_ZNSaIhEC1Ev>:
      typedef true_type propagate_on_container_move_assignment;

      typedef true_type is_always_equal;
#endif

      allocator() throw() { }
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f000 f895 	bl	8001c90 <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3708      	adds	r7, #8
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <_ZNSaIhED1Ev>:
      : __allocator_base<_Tp>(__a) { }

      template<typename _Tp1>
        allocator(const allocator<_Tp1>&) throw() { }

      ~allocator() throw() { }
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f000 f894 	bl	8001ca6 <_ZN9__gnu_cxx13new_allocatorIhED1Ev>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4618      	mov	r0, r3
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <_ZNKSt16initializer_listIhE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4618      	mov	r0, r3
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <_ZNKSt16initializer_listIhE4sizeEv>:
      size() const noexcept { return _M_len; }
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	4618      	mov	r0, r3
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <_ZNKSt16initializer_listIhE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 8001bb8:	b590      	push	{r4, r7, lr}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f7ff ffe1 	bl	8001b88 <_ZNKSt16initializer_listIhE5beginEv>
 8001bc6:	4604      	mov	r4, r0
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f7ff ffe9 	bl	8001ba0 <_ZNKSt16initializer_listIhE4sizeEv>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	4423      	add	r3, r4
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd90      	pop	{r4, r7, pc}

08001bda <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>:
       *  initializer_list @a __l.
       *
       *  This will call the element type's copy constructor N times
       *  (where N is @a __l.size()) and do no memory reallocation.
       */
      vector(initializer_list<value_type> __l,
 8001bda:	b5b0      	push	{r4, r5, r7, lr}
 8001bdc:	b086      	sub	sp, #24
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	60f8      	str	r0, [r7, #12]
 8001be2:	1d38      	adds	r0, r7, #4
 8001be4:	e880 0006 	stmia.w	r0, {r1, r2}
 8001be8:	603b      	str	r3, [r7, #0]
	     const allocator_type& __a = allocator_type())
      : _Base(__a)
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	6839      	ldr	r1, [r7, #0]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f000 f870 	bl	8001cd4 <_ZNSt12_Vector_baseIhSaIhEEC1ERKS0_>
      {
	_M_range_initialize(__l.begin(), __l.end(),
 8001bf4:	1d3b      	adds	r3, r7, #4
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff ffc6 	bl	8001b88 <_ZNKSt16initializer_listIhE5beginEv>
 8001bfc:	4604      	mov	r4, r0
 8001bfe:	1d3b      	adds	r3, r7, #4
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff ffd9 	bl	8001bb8 <_ZNKSt16initializer_listIhE3endEv>
 8001c06:	4602      	mov	r2, r0
 8001c08:	462b      	mov	r3, r5
 8001c0a:	4621      	mov	r1, r4
 8001c0c:	68f8      	ldr	r0, [r7, #12]
 8001c0e:	f000 f889 	bl	8001d24 <_ZNSt6vectorIhSaIhEE19_M_range_initializeIPKhEEvT_S5_St20forward_iterator_tag>
			    random_access_iterator_tag());
      }
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	4618      	mov	r0, r3
 8001c16:	3718      	adds	r7, #24
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bdb0      	pop	{r4, r5, r7, pc}

08001c1c <_ZNSt6vectorIhSaIhEED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 8001c1c:	b5b0      	push	{r4, r5, r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681c      	ldr	r4, [r3, #0]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator()); }
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f000 f8a6 	bl	8001d80 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8001c34:	4603      	mov	r3, r0
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001c36:	461a      	mov	r2, r3
 8001c38:	4629      	mov	r1, r5
 8001c3a:	4620      	mov	r0, r4
 8001c3c:	f000 f8ab 	bl	8001d96 <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>
		      _M_get_Tp_allocator()); }
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f000 f855 	bl	8001cf2 <_ZNSt12_Vector_baseIhSaIhEED1Ev>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bdb0      	pop	{r4, r5, r7, pc}

08001c52 <_ZNSt6vectorIhSaIhEEixEj>:
       *  Note that data access with this operator is unchecked and
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8001c52:	b480      	push	{r7}
 8001c54:	b083      	sub	sp, #12
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
 8001c5a:	6039      	str	r1, [r7, #0]
      { return *(this->_M_impl._M_start + __n); }
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	4413      	add	r3, r2
 8001c64:	4618      	mov	r0, r3
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr

08001c70 <_ZNKSt6vectorIhSaIhEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	4618      	mov	r0, r3
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>:
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr

08001ca6 <_ZN9__gnu_cxx13new_allocatorIhED1Ev>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }

      template<typename _Tp1>
        new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001ca6:	b480      	push	{r7}
 8001ca8:	b083      	sub	sp, #12
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>:
      struct _Vector_impl 
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f7ff ff53 	bl	8001b70 <_ZNSaIhED1Ev>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3708      	adds	r7, #8
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <_ZNSt12_Vector_baseIhSaIhEEC1ERKS0_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6839      	ldr	r1, [r7, #0]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f000 f865 	bl	8001db2 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1ERKS0_>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	4618      	mov	r0, r3
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}

08001cf2 <_ZNSt12_Vector_baseIhSaIhEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8001cf2:	b580      	push	{r7, lr}
 8001cf4:	b082      	sub	sp, #8
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6819      	ldr	r1, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	689b      	ldr	r3, [r3, #8]
		      - this->_M_impl._M_start); }
 8001d02:	461a      	mov	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	1ad3      	subs	r3, r2, r3
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f000 f867 	bl	8001de0 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>
		      - this->_M_impl._M_start); }
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4618      	mov	r0, r3
 8001d16:	f7ff ffd1 	bl	8001cbc <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3708      	adds	r7, #8
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <_ZNSt6vectorIhSaIhEE19_M_range_initializeIPKhEEvT_S5_St20forward_iterator_tag>:
	}

      // Called by the second initialize_dispatch above
      template<typename _ForwardIterator>
        void
        _M_range_initialize(_ForwardIterator __first,
 8001d24:	b590      	push	{r4, r7, lr}
 8001d26:	b087      	sub	sp, #28
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	60f8      	str	r0, [r7, #12]
 8001d2c:	60b9      	str	r1, [r7, #8]
 8001d2e:	607a      	str	r2, [r7, #4]
 8001d30:	703b      	strb	r3, [r7, #0]
			    _ForwardIterator __last, std::forward_iterator_tag)
        {
	  const size_type __n = std::distance(__first, __last);
 8001d32:	6879      	ldr	r1, [r7, #4]
 8001d34:	68b8      	ldr	r0, [r7, #8]
 8001d36:	f000 f866 	bl	8001e06 <_ZSt8distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	617b      	str	r3, [r7, #20]
	  this->_M_impl._M_start = this->_M_allocate(__n);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	6979      	ldr	r1, [r7, #20]
 8001d42:	4618      	mov	r0, r3
 8001d44:	f000 f873 	bl	8001e2e <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	441a      	add	r2, r3
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	609a      	str	r2, [r3, #8]
	  this->_M_impl._M_finish =
	    std::__uninitialized_copy_a(__first, __last,
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681c      	ldr	r4, [r3, #0]
					this->_M_impl._M_start,
					_M_get_Tp_allocator());
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f000 f80d 	bl	8001d80 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8001d66:	4603      	mov	r3, r0
	    std::__uninitialized_copy_a(__first, __last,
 8001d68:	4622      	mov	r2, r4
 8001d6a:	6879      	ldr	r1, [r7, #4]
 8001d6c:	68b8      	ldr	r0, [r7, #8]
 8001d6e:	f000 f872 	bl	8001e56 <_ZSt22__uninitialized_copy_aIPKhPhhET0_T_S4_S3_RSaIT1_E>
 8001d72:	4602      	mov	r2, r0
	  this->_M_impl._M_finish =
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	605a      	str	r2, [r3, #4]
	}
 8001d78:	bf00      	nop
 8001d7a:	371c      	adds	r7, #28
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd90      	pop	{r4, r7, pc}

08001d80 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp_alloc_type*>(&this->_M_impl); }
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b084      	sub	sp, #16
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	60f8      	str	r0, [r7, #12]
 8001d9e:	60b9      	str	r1, [r7, #8]
 8001da0:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8001da2:	68b9      	ldr	r1, [r7, #8]
 8001da4:	68f8      	ldr	r0, [r7, #12]
 8001da6:	f000 f867 	bl	8001e78 <_ZSt8_DestroyIPhEvT_S1_>
    }
 8001daa:	bf00      	nop
 8001dac:	3710      	adds	r7, #16
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
 8001dba:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a), _M_start(), _M_finish(), _M_end_of_storage()
 8001dbc:	6839      	ldr	r1, [r7, #0]
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f000 f867 	bl	8001e92 <_ZNSaIhEC1ERKS_>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	601a      	str	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	605a      	str	r2, [r3, #4]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	609a      	str	r2, [r3, #8]
	{ }
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>:
      _M_deallocate(pointer __p, size_t __n)
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	60f8      	str	r0, [r7, #12]
 8001de8:	60b9      	str	r1, [r7, #8]
 8001dea:	607a      	str	r2, [r7, #4]
	if (__p)
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d005      	beq.n	8001dfe <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	68b9      	ldr	r1, [r7, #8]
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f000 f858 	bl	8001eae <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>
      }
 8001dfe:	bf00      	nop
 8001e00:	3710      	adds	r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}

08001e06 <_ZSt8distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
   *  For random access iterators, this uses their @c + and @c - operations
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator>
    inline typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 8001e06:	b5b0      	push	{r4, r5, r7, lr}
 8001e08:	b084      	sub	sp, #16
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
 8001e0e:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 8001e10:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 8001e12:	1d3b      	adds	r3, r7, #4
 8001e14:	4618      	mov	r0, r3
 8001e16:	f000 f859 	bl	8001ecc <_ZSt19__iterator_categoryIPKhENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
 8001e1a:	462a      	mov	r2, r5
 8001e1c:	6839      	ldr	r1, [r7, #0]
 8001e1e:	4620      	mov	r0, r4
 8001e20:	f000 f85e 	bl	8001ee0 <_ZSt10__distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>
 8001e24:	4603      	mov	r3, r0
    }
 8001e26:	4618      	mov	r0, r3
 8001e28:	3710      	adds	r7, #16
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bdb0      	pop	{r4, r5, r7, pc}

08001e2e <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b082      	sub	sp, #8
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
 8001e36:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d006      	beq.n	8001e4c <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj+0x1e>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6839      	ldr	r1, [r7, #0]
 8001e42:	4618      	mov	r0, r3
 8001e44:	f000 f85b 	bl	8001efe <_ZNSt16allocator_traitsISaIhEE8allocateERS0_j>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	e000      	b.n	8001e4e <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj+0x20>
 8001e4c:	2300      	movs	r3, #0
      }
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}

08001e56 <_ZSt22__uninitialized_copy_aIPKhPhhET0_T_S4_S3_RSaIT1_E>:
	}
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8001e56:	b580      	push	{r7, lr}
 8001e58:	b084      	sub	sp, #16
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	60f8      	str	r0, [r7, #12]
 8001e5e:	60b9      	str	r1, [r7, #8]
 8001e60:	607a      	str	r2, [r7, #4]
 8001e62:	603b      	str	r3, [r7, #0]
			   _ForwardIterator __result, allocator<_Tp>&)
    { return std::uninitialized_copy(__first, __last, __result); }
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	68b9      	ldr	r1, [r7, #8]
 8001e68:	68f8      	ldr	r0, [r7, #12]
 8001e6a:	f000 f857 	bl	8001f1c <_ZSt18uninitialized_copyIPKhPhET0_T_S4_S3_>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	4618      	mov	r0, r3
 8001e72:	3710      	adds	r7, #16
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <_ZSt8_DestroyIPhEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	6039      	str	r1, [r7, #0]
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
 8001e82:	6839      	ldr	r1, [r7, #0]
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f000 f85b 	bl	8001f40 <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>
    }
 8001e8a:	bf00      	nop
 8001e8c:	3708      	adds	r7, #8
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}

08001e92 <_ZNSaIhEC1ERKS_>:
      allocator(const allocator& __a) throw()
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b082      	sub	sp, #8
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
 8001e9a:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8001e9c:	6839      	ldr	r1, [r7, #0]
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f000 f859 	bl	8001f56 <_ZN9__gnu_cxx13new_allocatorIhEC1ERKS1_>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b084      	sub	sp, #16
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	60f8      	str	r0, [r7, #12]
 8001eb6:	60b9      	str	r1, [r7, #8]
 8001eb8:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	68b9      	ldr	r1, [r7, #8]
 8001ebe:	68f8      	ldr	r0, [r7, #12]
 8001ec0:	f000 f855 	bl	8001f6e <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>
 8001ec4:	bf00      	nop
 8001ec6:	3710      	adds	r7, #16
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <_ZSt19__iterator_categoryIPKhENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   *  This function is not a part of the C++ standard but is syntactic
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	370c      	adds	r7, #12
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr

08001ee0 <_ZSt10__distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8001ee0:	b480      	push	{r7}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	60f8      	str	r0, [r7, #12]
 8001ee8:	60b9      	str	r1, [r7, #8]
 8001eea:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 8001eec:	68ba      	ldr	r2, [r7, #8]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	1ad3      	subs	r3, r2, r3
    }
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3714      	adds	r7, #20
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr

08001efe <_ZNSt16allocator_traitsISaIhEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b082      	sub	sp, #8
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
 8001f06:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8001f08:	2200      	movs	r2, #0
 8001f0a:	6839      	ldr	r1, [r7, #0]
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f000 f83b 	bl	8001f88 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv>
 8001f12:	4603      	mov	r3, r0
 8001f14:	4618      	mov	r0, r3
 8001f16:	3708      	adds	r7, #8
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <_ZSt18uninitialized_copyIPKhPhET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b086      	sub	sp, #24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	60f8      	str	r0, [r7, #12]
 8001f24:	60b9      	str	r1, [r7, #8]
 8001f26:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 8001f2c:	687a      	ldr	r2, [r7, #4]
 8001f2e:	68b9      	ldr	r1, [r7, #8]
 8001f30:	68f8      	ldr	r0, [r7, #12]
 8001f32:	f000 f845 	bl	8001fc0 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKhPhEET0_T_S6_S5_>
 8001f36:	4603      	mov	r3, r0
    }
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3718      	adds	r7, #24
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	6039      	str	r1, [r7, #0]
 8001f4a:	bf00      	nop
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr

08001f56 <_ZN9__gnu_cxx13new_allocatorIhEC1ERKS1_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 8001f56:	b480      	push	{r7}
 8001f58:	b083      	sub	sp, #12
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
 8001f5e:	6039      	str	r1, [r7, #0]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	4618      	mov	r0, r3
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr

08001f6e <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	b084      	sub	sp, #16
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	60f8      	str	r0, [r7, #12]
 8001f76:	60b9      	str	r1, [r7, #8]
 8001f78:	607a      	str	r2, [r7, #4]
      { ::operator delete(__p); }
 8001f7a:	68b8      	ldr	r0, [r7, #8]
 8001f7c:	f001 f9c4 	bl	8003308 <_ZdlPv>
 8001f80:	bf00      	nop
 8001f82:	3710      	adds	r7, #16
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv>:
      allocate(size_type __n, const void* = 0)
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8001f94:	68f8      	ldr	r0, [r7, #12]
 8001f96:	f000 f823 	bl	8001fe0 <_ZNK9__gnu_cxx13new_allocatorIhE8max_sizeEv>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	bf34      	ite	cc
 8001fa2:	2301      	movcc	r3, #1
 8001fa4:	2300      	movcs	r3, #0
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8001fac:	f001 f9c8 	bl	8003340 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8001fb0:	68b8      	ldr	r0, [r7, #8]
 8001fb2:	f001 f9ab 	bl	800330c <_Znwj>
 8001fb6:	4603      	mov	r3, r0
      }
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3710      	adds	r7, #16
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKhPhEET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	60b9      	str	r1, [r7, #8]
 8001fca:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	68b9      	ldr	r1, [r7, #8]
 8001fd0:	68f8      	ldr	r0, [r7, #12]
 8001fd2:	f000 f811 	bl	8001ff8 <_ZSt4copyIPKhPhET0_T_S4_S3_>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3710      	adds	r7, #16
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <_ZNK9__gnu_cxx13new_allocatorIhE8max_sizeEv>:

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
      { return size_t(-1) / sizeof(_Tp); }
 8001fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8001fec:	4618      	mov	r0, r3
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <_ZSt4copyIPKhPhET0_T_S4_S3_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8001ff8:	b590      	push	{r4, r7, lr}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	60b9      	str	r1, [r7, #8]
 8002002:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_valid_range(__first, __last);

      return (std::__copy_move_a2<__is_move_iterator<_II>::__value>
	      (std::__miter_base(__first), std::__miter_base(__last),
 8002004:	68f8      	ldr	r0, [r7, #12]
 8002006:	f000 f80f 	bl	8002028 <_ZSt12__miter_baseIPKhET_S2_>
 800200a:	4604      	mov	r4, r0
 800200c:	68b8      	ldr	r0, [r7, #8]
 800200e:	f000 f80b 	bl	8002028 <_ZSt12__miter_baseIPKhET_S2_>
 8002012:	4603      	mov	r3, r0
	       __result));
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	4619      	mov	r1, r3
 8002018:	4620      	mov	r0, r4
 800201a:	f000 f810 	bl	800203e <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>
 800201e:	4603      	mov	r3, r0
    }
 8002020:	4618      	mov	r0, r3
 8002022:	3714      	adds	r7, #20
 8002024:	46bd      	mov	sp, r7
 8002026:	bd90      	pop	{r4, r7, pc}

08002028 <_ZSt12__miter_baseIPKhET_S2_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
    { return __it; }
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4618      	mov	r0, r3
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr

0800203e <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800203e:	b5b0      	push	{r4, r5, r7, lr}
 8002040:	b084      	sub	sp, #16
 8002042:	af00      	add	r7, sp, #0
 8002044:	60f8      	str	r0, [r7, #12]
 8002046:	60b9      	str	r1, [r7, #8]
 8002048:	607a      	str	r2, [r7, #4]
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 800204a:	68f8      	ldr	r0, [r7, #12]
 800204c:	f000 f813 	bl	8002076 <_ZSt12__niter_baseIPKhET_S2_>
 8002050:	4604      	mov	r4, r0
 8002052:	68b8      	ldr	r0, [r7, #8]
 8002054:	f000 f80f 	bl	8002076 <_ZSt12__niter_baseIPKhET_S2_>
 8002058:	4605      	mov	r5, r0
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f000 f816 	bl	800208c <_ZSt12__niter_baseIPhET_S1_>
 8002060:	4603      	mov	r3, r0
					     std::__niter_base(__result)));
 8002062:	461a      	mov	r2, r3
 8002064:	4629      	mov	r1, r5
 8002066:	4620      	mov	r0, r4
 8002068:	f000 f81b 	bl	80020a2 <_ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_>
 800206c:	4603      	mov	r3, r0
    }
 800206e:	4618      	mov	r0, r3
 8002070:	3710      	adds	r7, #16
 8002072:	46bd      	mov	sp, r7
 8002074:	bdb0      	pop	{r4, r5, r7, pc}

08002076 <_ZSt12__niter_baseIPKhET_S2_>:
    __niter_base(_Iterator __it)
 8002076:	b480      	push	{r7}
 8002078:	b083      	sub	sp, #12
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
    { return __it; }
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4618      	mov	r0, r3
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <_ZSt12__niter_baseIPhET_S1_>:
    __niter_base(_Iterator __it)
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
    { return __it; }
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4618      	mov	r0, r3
 8002098:	370c      	adds	r7, #12
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr

080020a2 <_ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 80020a2:	b580      	push	{r7, lr}
 80020a4:	b086      	sub	sp, #24
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	60f8      	str	r0, [r7, #12]
 80020aa:	60b9      	str	r1, [r7, #8]
 80020ac:	607a      	str	r2, [r7, #4]
			     && __are_same<_ValueTypeI, _ValueTypeO>::__value);
 80020ae:	2301      	movs	r3, #1
 80020b0:	75fb      	strb	r3, [r7, #23]
	                      _Category>::__copy_m(__first, __last, __result);
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	68b9      	ldr	r1, [r7, #8]
 80020b6:	68f8      	ldr	r0, [r7, #12]
 80020b8:	f000 f805 	bl	80020c6 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>
 80020bc:	4603      	mov	r3, r0
    }
 80020be:	4618      	mov	r0, r3
 80020c0:	3718      	adds	r7, #24
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>:
        __copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b086      	sub	sp, #24
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	60f8      	str	r0, [r7, #12]
 80020ce:	60b9      	str	r1, [r7, #8]
 80020d0:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 80020d2:	68ba      	ldr	r2, [r7, #8]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	617b      	str	r3, [r7, #20]
	  if (_Num)
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d005      	beq.n	80020ec <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_+0x26>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	461a      	mov	r2, r3
 80020e4:	68f9      	ldr	r1, [r7, #12]
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f002 fb3c 	bl	8004764 <memmove>
	  return __result + _Num;
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	4413      	add	r3, r2
	}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3718      	adds	r7, #24
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
	...

080020fc <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8002106:	4909      	ldr	r1, [pc, #36]	; (800212c <NVIC_EnableIRQ+0x30>)
 8002108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210c:	095b      	lsrs	r3, r3, #5
 800210e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002112:	f002 021f 	and.w	r2, r2, #31
 8002116:	2001      	movs	r0, #1
 8002118:	fa00 f202 	lsl.w	r2, r0, r2
 800211c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002120:	bf00      	nop
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	e000e100 	.word	0xe000e100

08002130 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	4603      	mov	r3, r0
 8002138:	6039      	str	r1, [r7, #0]
 800213a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 800213c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002140:	2b00      	cmp	r3, #0
 8002142:	da0b      	bge.n	800215c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002144:	490d      	ldr	r1, [pc, #52]	; (800217c <NVIC_SetPriority+0x4c>)
 8002146:	79fb      	ldrb	r3, [r7, #7]
 8002148:	f003 030f 	and.w	r3, r3, #15
 800214c:	3b04      	subs	r3, #4
 800214e:	683a      	ldr	r2, [r7, #0]
 8002150:	b2d2      	uxtb	r2, r2
 8002152:	0112      	lsls	r2, r2, #4
 8002154:	b2d2      	uxtb	r2, r2
 8002156:	440b      	add	r3, r1
 8002158:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800215a:	e009      	b.n	8002170 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800215c:	4908      	ldr	r1, [pc, #32]	; (8002180 <NVIC_SetPriority+0x50>)
 800215e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002162:	683a      	ldr	r2, [r7, #0]
 8002164:	b2d2      	uxtb	r2, r2
 8002166:	0112      	lsls	r2, r2, #4
 8002168:	b2d2      	uxtb	r2, r2
 800216a:	440b      	add	r3, r1
 800216c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	e000ed00 	.word	0xe000ed00
 8002180:	e000e100 	.word	0xe000e100

08002184 <_Z15InitLCDHardwarev>:

	// See page 83 of manual for other possible performance boost options: instruction cache enable (ICEN) and data cache enable (DCEN)
}

void InitLCDHardware(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
	//	Enable GPIO and SPI clocks
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;			// reset and clock control - advanced high performance bus - GPIO port C
 8002188:	4a5f      	ldr	r2, [pc, #380]	; (8002308 <_Z15InitLCDHardwarev+0x184>)
 800218a:	4b5f      	ldr	r3, [pc, #380]	; (8002308 <_Z15InitLCDHardwarev+0x184>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218e:	f043 0304 	orr.w	r3, r3, #4
 8002192:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;			// reset and clock control - advanced high performance bus - GPIO port D
 8002194:	4a5c      	ldr	r2, [pc, #368]	; (8002308 <_Z15InitLCDHardwarev+0x184>)
 8002196:	4b5c      	ldr	r3, [pc, #368]	; (8002308 <_Z15InitLCDHardwarev+0x184>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219a:	f043 0308 	orr.w	r3, r3, #8
 800219e:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN;			// reset and clock control - advanced high performance bus - GPIO port F
 80021a0:	4a59      	ldr	r2, [pc, #356]	; (8002308 <_Z15InitLCDHardwarev+0x184>)
 80021a2:	4b59      	ldr	r3, [pc, #356]	; (8002308 <_Z15InitLCDHardwarev+0x184>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a6:	f043 0320 	orr.w	r3, r3, #32
 80021aa:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR |= RCC_APB2ENR_SPI5EN;
 80021ac:	4a56      	ldr	r2, [pc, #344]	; (8002308 <_Z15InitLCDHardwarev+0x184>)
 80021ae:	4b56      	ldr	r3, [pc, #344]	; (8002308 <_Z15InitLCDHardwarev+0x184>)
 80021b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80021b6:	6453      	str	r3, [r2, #68]	; 0x44

	// Init WRX (Write execution control) pin PD13
	GPIOD->MODER |= GPIO_MODER_MODER13_0;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 80021b8:	4a54      	ldr	r2, [pc, #336]	; (800230c <_Z15InitLCDHardwarev+0x188>)
 80021ba:	4b54      	ldr	r3, [pc, #336]	; (800230c <_Z15InitLCDHardwarev+0x188>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80021c2:	6013      	str	r3, [r2, #0]
	GPIOD->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR13_0;	// Medium  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 80021c4:	4a51      	ldr	r2, [pc, #324]	; (800230c <_Z15InitLCDHardwarev+0x188>)
 80021c6:	4b51      	ldr	r3, [pc, #324]	; (800230c <_Z15InitLCDHardwarev+0x188>)
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80021ce:	6093      	str	r3, [r2, #8]

	// Init CS pin PC2
	GPIOC->MODER |= GPIO_MODER_MODER2_0;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 80021d0:	4a4f      	ldr	r2, [pc, #316]	; (8002310 <_Z15InitLCDHardwarev+0x18c>)
 80021d2:	4b4f      	ldr	r3, [pc, #316]	; (8002310 <_Z15InitLCDHardwarev+0x18c>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f043 0310 	orr.w	r3, r3, #16
 80021da:	6013      	str	r3, [r2, #0]
	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR2_0;		// Medium  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 80021dc:	4a4c      	ldr	r2, [pc, #304]	; (8002310 <_Z15InitLCDHardwarev+0x18c>)
 80021de:	4b4c      	ldr	r3, [pc, #304]	; (8002310 <_Z15InitLCDHardwarev+0x18c>)
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	f043 0310 	orr.w	r3, r3, #16
 80021e6:	6093      	str	r3, [r2, #8]

	// Init RESET pin PD12
	GPIOD->MODER |= GPIO_MODER_MODER12_0;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 80021e8:	4a48      	ldr	r2, [pc, #288]	; (800230c <_Z15InitLCDHardwarev+0x188>)
 80021ea:	4b48      	ldr	r3, [pc, #288]	; (800230c <_Z15InitLCDHardwarev+0x188>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021f2:	6013      	str	r3, [r2, #0]
	GPIOD->PUPDR |= GPIO_PUPDR_PUPDR12_0;			// Pull up - 00: No pull-up, pull-down; 01 Pull-up; 10 Pull-down; 11 Reserved
 80021f4:	4a45      	ldr	r2, [pc, #276]	; (800230c <_Z15InitLCDHardwarev+0x188>)
 80021f6:	4b45      	ldr	r3, [pc, #276]	; (800230c <_Z15InitLCDHardwarev+0x188>)
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021fe:	60d3      	str	r3, [r2, #12]

	// Setup SPI pins -  PF7: SPI5_SCK;  PF8: SPI5_MISO;  PF9: SPI5_MOSI [all alternate function AF5 for SPI5]
	GPIOF->MODER |= GPIO_MODER_MODER7_1;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 8002200:	4a44      	ldr	r2, [pc, #272]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 8002202:	4b44      	ldr	r3, [pc, #272]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800220a:	6013      	str	r3, [r2, #0]
	GPIOF->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR7;		// V High  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 800220c:	4a41      	ldr	r2, [pc, #260]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 800220e:	4b41      	ldr	r3, [pc, #260]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002216:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[0] |= 0b0101 << 28;					// 0b0101 = Alternate Function 5 (SPI5); 28 is position of Pin 7
 8002218:	4a3e      	ldr	r2, [pc, #248]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 800221a:	4b3e      	ldr	r3, [pc, #248]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 800221c:	6a1b      	ldr	r3, [r3, #32]
 800221e:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 8002222:	6213      	str	r3, [r2, #32]

	GPIOF->MODER |= GPIO_MODER_MODER8_1;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 8002224:	4a3b      	ldr	r2, [pc, #236]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 8002226:	4b3b      	ldr	r3, [pc, #236]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800222e:	6013      	str	r3, [r2, #0]
	GPIOF->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR8;		// V High  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 8002230:	4a38      	ldr	r2, [pc, #224]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 8002232:	4b38      	ldr	r3, [pc, #224]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 800223a:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] |= 0b0101 << 0;					// 0b0101 = Alternate Function 5 (SPI5); 0 is position of Pin 8
 800223c:	4a35      	ldr	r2, [pc, #212]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 800223e:	4b35      	ldr	r3, [pc, #212]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 8002240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002242:	f043 0305 	orr.w	r3, r3, #5
 8002246:	6253      	str	r3, [r2, #36]	; 0x24

	GPIOF->MODER |= GPIO_MODER_MODER9_1;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 8002248:	4a32      	ldr	r2, [pc, #200]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 800224a:	4b32      	ldr	r3, [pc, #200]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002252:	6013      	str	r3, [r2, #0]
	GPIOF->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR9;		// V High  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 8002254:	4a2f      	ldr	r2, [pc, #188]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 8002256:	4b2f      	ldr	r3, [pc, #188]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 800225e:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] |= 0b0101 << 4;					// 0b0101 = Alternate Function 5 (SPI5); 4 is position of Pin 9
 8002260:	4a2c      	ldr	r2, [pc, #176]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 8002262:	4b2c      	ldr	r3, [pc, #176]	; (8002314 <_Z15InitLCDHardwarev+0x190>)
 8002264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002266:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800226a:	6253      	str	r3, [r2, #36]	; 0x24

	// Configure SPI
	SPI5->CR1 |= SPI_CR1_SSM;						// Software slave management: When SSM bit is set, NSS pin input is replaced with the value from the SSI bit
 800226c:	4a2a      	ldr	r2, [pc, #168]	; (8002318 <_Z15InitLCDHardwarev+0x194>)
 800226e:	4b2a      	ldr	r3, [pc, #168]	; (8002318 <_Z15InitLCDHardwarev+0x194>)
 8002270:	881b      	ldrh	r3, [r3, #0]
 8002272:	b29b      	uxth	r3, r3
 8002274:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002278:	b29b      	uxth	r3, r3
 800227a:	8013      	strh	r3, [r2, #0]
	SPI5->CR1 |= SPI_CR1_SSI;						// Internal slave select
 800227c:	4a26      	ldr	r2, [pc, #152]	; (8002318 <_Z15InitLCDHardwarev+0x194>)
 800227e:	4b26      	ldr	r3, [pc, #152]	; (8002318 <_Z15InitLCDHardwarev+0x194>)
 8002280:	881b      	ldrh	r3, [r3, #0]
 8002282:	b29b      	uxth	r3, r3
 8002284:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002288:	b29b      	uxth	r3, r3
 800228a:	8013      	strh	r3, [r2, #0]
	SPI5->CR1 |= SPI_CR1_BR_0;						// Baud rate control prescaler: 0b001: fPCLK/4; 0b100: fPCLK/32
 800228c:	4a22      	ldr	r2, [pc, #136]	; (8002318 <_Z15InitLCDHardwarev+0x194>)
 800228e:	4b22      	ldr	r3, [pc, #136]	; (8002318 <_Z15InitLCDHardwarev+0x194>)
 8002290:	881b      	ldrh	r3, [r3, #0]
 8002292:	b29b      	uxth	r3, r3
 8002294:	f043 0308 	orr.w	r3, r3, #8
 8002298:	b29b      	uxth	r3, r3
 800229a:	8013      	strh	r3, [r2, #0]
	SPI5->CR1 |= SPI_CR1_MSTR;						// Master selection
 800229c:	4a1e      	ldr	r2, [pc, #120]	; (8002318 <_Z15InitLCDHardwarev+0x194>)
 800229e:	4b1e      	ldr	r3, [pc, #120]	; (8002318 <_Z15InitLCDHardwarev+0x194>)
 80022a0:	881b      	ldrh	r3, [r3, #0]
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	f043 0304 	orr.w	r3, r3, #4
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	8013      	strh	r3, [r2, #0]

	SPI5->CR1 |= SPI_CR1_SPE;						// Enable SPI
 80022ac:	4a1a      	ldr	r2, [pc, #104]	; (8002318 <_Z15InitLCDHardwarev+0x194>)
 80022ae:	4b1a      	ldr	r3, [pc, #104]	; (8002318 <_Z15InitLCDHardwarev+0x194>)
 80022b0:	881b      	ldrh	r3, [r3, #0]
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	8013      	strh	r3, [r2, #0]

	// Configure DMA
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 80022bc:	4a12      	ldr	r2, [pc, #72]	; (8002308 <_Z15InitLCDHardwarev+0x184>)
 80022be:	4b12      	ldr	r3, [pc, #72]	; (8002308 <_Z15InitLCDHardwarev+0x184>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80022c6:	6313      	str	r3, [r2, #48]	; 0x30

	// Initialise TX stream
	DMA2_Stream6->CR |= DMA_SxCR_CHSEL;				// 0b111 is channel 7
 80022c8:	4a14      	ldr	r2, [pc, #80]	; (800231c <_Z15InitLCDHardwarev+0x198>)
 80022ca:	4b14      	ldr	r3, [pc, #80]	; (800231c <_Z15InitLCDHardwarev+0x198>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f043 6360 	orr.w	r3, r3, #234881024	; 0xe000000
 80022d2:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->CR |= DMA_SxCR_MSIZE_0;			// Memory size: 8 bit; 01 = 16 bit; 10 = 32 bit
 80022d4:	4a11      	ldr	r2, [pc, #68]	; (800231c <_Z15InitLCDHardwarev+0x198>)
 80022d6:	4b11      	ldr	r3, [pc, #68]	; (800231c <_Z15InitLCDHardwarev+0x198>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80022de:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->CR |= DMA_SxCR_PSIZE_0;			// Peripheral size: 8 bit; 01 = 16 bit; 10 = 32 bit
 80022e0:	4a0e      	ldr	r2, [pc, #56]	; (800231c <_Z15InitLCDHardwarev+0x198>)
 80022e2:	4b0e      	ldr	r3, [pc, #56]	; (800231c <_Z15InitLCDHardwarev+0x198>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80022ea:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->CR |= DMA_SxCR_DIR_0;				// data transfer direction: 00: peripheral-to-memory; 01: memory-to-peripheral; 10: memory-to-memory
 80022ec:	4a0b      	ldr	r2, [pc, #44]	; (800231c <_Z15InitLCDHardwarev+0x198>)
 80022ee:	4b0b      	ldr	r3, [pc, #44]	; (800231c <_Z15InitLCDHardwarev+0x198>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022f6:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->PAR = (uint32_t) &(SPI5->DR);		// Configure the peripheral data register address
 80022f8:	4b08      	ldr	r3, [pc, #32]	; (800231c <_Z15InitLCDHardwarev+0x198>)
 80022fa:	4a09      	ldr	r2, [pc, #36]	; (8002320 <_Z15InitLCDHardwarev+0x19c>)
 80022fc:	609a      	str	r2, [r3, #8]
	#define SPI5_DMA_RX_STREAM    DMA2_Stream5
	#define SPI5_DMA_RX_CHANNEL   DMA_Channel_7
	#endif
*/

}
 80022fe:	bf00      	nop
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	40023800 	.word	0x40023800
 800230c:	40020c00 	.word	0x40020c00
 8002310:	40020800 	.word	0x40020800
 8002314:	40021400 	.word	0x40021400
 8002318:	40015000 	.word	0x40015000
 800231c:	400264a0 	.word	0x400264a0
 8002320:	4001500c 	.word	0x4001500c

08002324 <_Z7InitADCv>:

#define ADC_BUFFER_LENGTH 8
volatile uint16_t ADC_array[ADC_BUFFER_LENGTH];

void InitADC(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
	//	Setup Timer 2 to trigger ADC
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;				// Enable Timer 2 clock
 8002328:	4a78      	ldr	r2, [pc, #480]	; (800250c <_Z7InitADCv+0x1e8>)
 800232a:	4b78      	ldr	r3, [pc, #480]	; (800250c <_Z7InitADCv+0x1e8>)
 800232c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232e:	f043 0301 	orr.w	r3, r3, #1
 8002332:	6413      	str	r3, [r2, #64]	; 0x40
	TIM2->CR2 |= TIM_CR2_MMS_2;						// 100: Compare - OC1REF signal is used as trigger output (TRGO)
 8002334:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002338:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800233c:	889b      	ldrh	r3, [r3, #4]
 800233e:	b29b      	uxth	r3, r3
 8002340:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002344:	b29b      	uxth	r3, r3
 8002346:	8093      	strh	r3, [r2, #4]
	TIM2->PSC = 20 - 1;								// Prescaler
 8002348:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800234c:	2213      	movs	r2, #19
 800234e:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM2->ARR = 100 - 1;							// Auto-reload register (ie reset counter) divided by 100
 8002350:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002354:	2263      	movs	r2, #99	; 0x63
 8002356:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CCR1 = 50 - 1;							// Capture and compare - ie when counter hits this number PWM high
 8002358:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800235c:	2231      	movs	r2, #49	; 0x31
 800235e:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCER |= TIM_CCER_CC1E;					// Capture/Compare 1 output enable
 8002360:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002364:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002368:	8c1b      	ldrh	r3, [r3, #32]
 800236a:	b29b      	uxth	r3, r3
 800236c:	f043 0301 	orr.w	r3, r3, #1
 8002370:	b29b      	uxth	r3, r3
 8002372:	8413      	strh	r3, [r2, #32]
	TIM2->CCMR1 |= TIM_CCMR1_OC1M_1 |TIM_CCMR1_OC1M_2;		// 110 PWM Mode 1
 8002374:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002378:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800237c:	8b1b      	ldrh	r3, [r3, #24]
 800237e:	b29b      	uxth	r3, r3
 8002380:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002384:	b29b      	uxth	r3, r3
 8002386:	8313      	strh	r3, [r2, #24]
	TIM2->CR1 |= TIM_CR1_CEN;
 8002388:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800238c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002390:	881b      	ldrh	r3, [r3, #0]
 8002392:	b29b      	uxth	r3, r3
 8002394:	f043 0301 	orr.w	r3, r3, #1
 8002398:	b29b      	uxth	r3, r3
 800239a:	8013      	strh	r3, [r2, #0]

	// Enable ADC1 and GPIO clock sources
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 800239c:	4a5b      	ldr	r2, [pc, #364]	; (800250c <_Z7InitADCv+0x1e8>)
 800239e:	4b5b      	ldr	r3, [pc, #364]	; (800250c <_Z7InitADCv+0x1e8>)
 80023a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a2:	f043 0301 	orr.w	r3, r3, #1
 80023a6:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 80023a8:	4a58      	ldr	r2, [pc, #352]	; (800250c <_Z7InitADCv+0x1e8>)
 80023aa:	4b58      	ldr	r3, [pc, #352]	; (800250c <_Z7InitADCv+0x1e8>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	f043 0304 	orr.w	r3, r3, #4
 80023b2:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 80023b4:	4a55      	ldr	r2, [pc, #340]	; (800250c <_Z7InitADCv+0x1e8>)
 80023b6:	4b55      	ldr	r3, [pc, #340]	; (800250c <_Z7InitADCv+0x1e8>)
 80023b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023be:	6453      	str	r3, [r2, #68]	; 0x44

	// Enable ADC - PC3: ADC123_IN13; PA5: ADC12_IN5;
	GPIOC->MODER |= GPIO_MODER_MODER3;				// Set PC3 to Analog mode (0b11)
 80023c0:	4a53      	ldr	r2, [pc, #332]	; (8002510 <_Z7InitADCv+0x1ec>)
 80023c2:	4b53      	ldr	r3, [pc, #332]	; (8002510 <_Z7InitADCv+0x1ec>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80023ca:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER5;				// Set PA5 to Analog mode (0b11)
 80023cc:	4a51      	ldr	r2, [pc, #324]	; (8002514 <_Z7InitADCv+0x1f0>)
 80023ce:	4b51      	ldr	r3, [pc, #324]	; (8002514 <_Z7InitADCv+0x1f0>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80023d6:	6013      	str	r3, [r2, #0]

	ADC1->CR1 |= ADC_CR1_SCAN;						// Activate scan mode
 80023d8:	4a4f      	ldr	r2, [pc, #316]	; (8002518 <_Z7InitADCv+0x1f4>)
 80023da:	4b4f      	ldr	r3, [pc, #316]	; (8002518 <_Z7InitADCv+0x1f4>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023e2:	6053      	str	r3, [r2, #4]
	//ADC1->SQR1 = (ADC_BUFFER_LENGTH - 1) << 20;	// Number of conversions in sequence
	ADC1->SQR1 = (2 - 1) << 20;						// Number of conversions in sequence (limit to two for now as we are getting multiple samples to average)
 80023e4:	4b4c      	ldr	r3, [pc, #304]	; (8002518 <_Z7InitADCv+0x1f4>)
 80023e6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80023ea:	62da      	str	r2, [r3, #44]	; 0x2c
	ADC1->SQR3 |= 13 << 0;							// Set IN13  1st conversion in sequence
 80023ec:	4a4a      	ldr	r2, [pc, #296]	; (8002518 <_Z7InitADCv+0x1f4>)
 80023ee:	4b4a      	ldr	r3, [pc, #296]	; (8002518 <_Z7InitADCv+0x1f4>)
 80023f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023f2:	f043 030d 	orr.w	r3, r3, #13
 80023f6:	6353      	str	r3, [r2, #52]	; 0x34
	ADC1->SQR3 |= 5 << 5;							// Set IN5  2nd conversion in sequence
 80023f8:	4a47      	ldr	r2, [pc, #284]	; (8002518 <_Z7InitADCv+0x1f4>)
 80023fa:	4b47      	ldr	r3, [pc, #284]	; (8002518 <_Z7InitADCv+0x1f4>)
 80023fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023fe:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8002402:	6353      	str	r3, [r2, #52]	; 0x34

	// Set to 56 cycles (0b11) sampling speed (SMPR2 Left shift speed 3 x ADC_INx up to input 9; use SMPR1 from 0 for ADC_IN10+)
	// 000: 3 cycles; 001: 15 cycles; 010: 28 cycles; 011: 56 cycles; 100: 84 cycles; 101: 112 cycles; 110: 144 cycles; 111: 480 cycles
	ADC1->SMPR1 |= 0b110 << 9;						// Set speed of IN13
 8002404:	4a44      	ldr	r2, [pc, #272]	; (8002518 <_Z7InitADCv+0x1f4>)
 8002406:	4b44      	ldr	r3, [pc, #272]	; (8002518 <_Z7InitADCv+0x1f4>)
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 800240e:	60d3      	str	r3, [r2, #12]
	ADC1->SMPR2 |= 0b110 << 15;						// Set speed of IN5
 8002410:	4a41      	ldr	r2, [pc, #260]	; (8002518 <_Z7InitADCv+0x1f4>)
 8002412:	4b41      	ldr	r3, [pc, #260]	; (8002518 <_Z7InitADCv+0x1f4>)
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 800241a:	6113      	str	r3, [r2, #16]

	ADC1->CR2 |= ADC_CR2_EOCS;						// Trigger interrupt on end of each individual conversion
 800241c:	4a3e      	ldr	r2, [pc, #248]	; (8002518 <_Z7InitADCv+0x1f4>)
 800241e:	4b3e      	ldr	r3, [pc, #248]	; (8002518 <_Z7InitADCv+0x1f4>)
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002426:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_EXTEN_0;					// ADC hardware trigger 00: Trigger detection disabled; 01: Trigger detection on the rising edge; 10: Trigger detection on the falling edge; 11: Trigger detection on both the rising and falling edges
 8002428:	4a3b      	ldr	r2, [pc, #236]	; (8002518 <_Z7InitADCv+0x1f4>)
 800242a:	4b3b      	ldr	r3, [pc, #236]	; (8002518 <_Z7InitADCv+0x1f4>)
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002432:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_2;	// ADC External trigger: 0110 = TIM2_TRGO event
 8002434:	4a38      	ldr	r2, [pc, #224]	; (8002518 <_Z7InitADCv+0x1f4>)
 8002436:	4b38      	ldr	r3, [pc, #224]	; (8002518 <_Z7InitADCv+0x1f4>)
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 800243e:	6093      	str	r3, [r2, #8]

	// Enable DMA - DMA2, Channel 0, Stream 0  = ADC1 (Manual p207)
	ADC1->CR2 |= ADC_CR2_DMA;						// Enable DMA Mode on ADC1
 8002440:	4a35      	ldr	r2, [pc, #212]	; (8002518 <_Z7InitADCv+0x1f4>)
 8002442:	4b35      	ldr	r3, [pc, #212]	; (8002518 <_Z7InitADCv+0x1f4>)
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800244a:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_DDS;						// DMA requests are issued as long as data are converted and DMA=1
 800244c:	4a32      	ldr	r2, [pc, #200]	; (8002518 <_Z7InitADCv+0x1f4>)
 800244e:	4b32      	ldr	r3, [pc, #200]	; (8002518 <_Z7InitADCv+0x1f4>)
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002456:	6093      	str	r3, [r2, #8]
	RCC->AHB1ENR|= RCC_AHB1ENR_DMA2EN;
 8002458:	4a2c      	ldr	r2, [pc, #176]	; (800250c <_Z7InitADCv+0x1e8>)
 800245a:	4b2c      	ldr	r3, [pc, #176]	; (800250c <_Z7InitADCv+0x1e8>)
 800245c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002462:	6313      	str	r3, [r2, #48]	; 0x30

	DMA2_Stream0->CR &= ~DMA_SxCR_DIR;				// 00 = Peripheral-to-memory
 8002464:	4a2d      	ldr	r2, [pc, #180]	; (800251c <_Z7InitADCv+0x1f8>)
 8002466:	4b2d      	ldr	r3, [pc, #180]	; (800251c <_Z7InitADCv+0x1f8>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800246e:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_PL_1;				// Priority: 00 = low; 01 = Medium; 10 = High; 11 = Very High
 8002470:	4a2a      	ldr	r2, [pc, #168]	; (800251c <_Z7InitADCv+0x1f8>)
 8002472:	4b2a      	ldr	r3, [pc, #168]	; (800251c <_Z7InitADCv+0x1f8>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800247a:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_PSIZE_0;			// Peripheral size: 8 bit; 01 = 16 bit; 10 = 32 bit
 800247c:	4a27      	ldr	r2, [pc, #156]	; (800251c <_Z7InitADCv+0x1f8>)
 800247e:	4b27      	ldr	r3, [pc, #156]	; (800251c <_Z7InitADCv+0x1f8>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002486:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_MSIZE_0;			// Memory size: 8 bit; 01 = 16 bit; 10 = 32 bit
 8002488:	4a24      	ldr	r2, [pc, #144]	; (800251c <_Z7InitADCv+0x1f8>)
 800248a:	4b24      	ldr	r3, [pc, #144]	; (800251c <_Z7InitADCv+0x1f8>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002492:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR &= ~DMA_SxCR_PINC;				// Peripheral not in increment mode
 8002494:	4a21      	ldr	r2, [pc, #132]	; (800251c <_Z7InitADCv+0x1f8>)
 8002496:	4b21      	ldr	r3, [pc, #132]	; (800251c <_Z7InitADCv+0x1f8>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800249e:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_MINC;				// Memory in increment mode
 80024a0:	4a1e      	ldr	r2, [pc, #120]	; (800251c <_Z7InitADCv+0x1f8>)
 80024a2:	4b1e      	ldr	r3, [pc, #120]	; (800251c <_Z7InitADCv+0x1f8>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024aa:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_CIRC;				// circular mode to keep refilling buffer
 80024ac:	4a1b      	ldr	r2, [pc, #108]	; (800251c <_Z7InitADCv+0x1f8>)
 80024ae:	4b1b      	ldr	r3, [pc, #108]	; (800251c <_Z7InitADCv+0x1f8>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024b6:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR &= ~DMA_SxCR_DIR;				// data transfer direction: 00: peripheral-to-memory; 01: memory-to-peripheral; 10: memory-to-memory
 80024b8:	4a18      	ldr	r2, [pc, #96]	; (800251c <_Z7InitADCv+0x1f8>)
 80024ba:	4b18      	ldr	r3, [pc, #96]	; (800251c <_Z7InitADCv+0x1f8>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80024c2:	6013      	str	r3, [r2, #0]

	DMA2_Stream0->NDTR |= ADC_BUFFER_LENGTH;		// Number of data items to transfer (ie size of ADC buffer)
 80024c4:	4a15      	ldr	r2, [pc, #84]	; (800251c <_Z7InitADCv+0x1f8>)
 80024c6:	4b15      	ldr	r3, [pc, #84]	; (800251c <_Z7InitADCv+0x1f8>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f043 0308 	orr.w	r3, r3, #8
 80024ce:	6053      	str	r3, [r2, #4]
	DMA2_Stream0->PAR = (uint32_t)(&(ADC1->DR));	// Configure the peripheral data register address
 80024d0:	4b12      	ldr	r3, [pc, #72]	; (800251c <_Z7InitADCv+0x1f8>)
 80024d2:	4a13      	ldr	r2, [pc, #76]	; (8002520 <_Z7InitADCv+0x1fc>)
 80024d4:	609a      	str	r2, [r3, #8]
	DMA2_Stream0->M0AR = (uint32_t)(ADC_array);		// Configure the memory address (note that M1AR is used for double-buffer mode)
 80024d6:	4b11      	ldr	r3, [pc, #68]	; (800251c <_Z7InitADCv+0x1f8>)
 80024d8:	4a12      	ldr	r2, [pc, #72]	; (8002524 <_Z7InitADCv+0x200>)
 80024da:	60da      	str	r2, [r3, #12]
	DMA2_Stream0->CR &= ~DMA_SxCR_CHSEL;			// channel select to 0 for ADC1
 80024dc:	4a0f      	ldr	r2, [pc, #60]	; (800251c <_Z7InitADCv+0x1f8>)
 80024de:	4b0f      	ldr	r3, [pc, #60]	; (800251c <_Z7InitADCv+0x1f8>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 80024e6:	6013      	str	r3, [r2, #0]

	DMA2_Stream0->CR |= DMA_SxCR_EN;				// Enable DMA2
 80024e8:	4a0c      	ldr	r2, [pc, #48]	; (800251c <_Z7InitADCv+0x1f8>)
 80024ea:	4b0c      	ldr	r3, [pc, #48]	; (800251c <_Z7InitADCv+0x1f8>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f043 0301 	orr.w	r3, r3, #1
 80024f2:	6013      	str	r3, [r2, #0]
	ADC1->CR2 |= ADC_CR2_ADON;						// Activate ADC
 80024f4:	4a08      	ldr	r2, [pc, #32]	; (8002518 <_Z7InitADCv+0x1f4>)
 80024f6:	4b08      	ldr	r3, [pc, #32]	; (8002518 <_Z7InitADCv+0x1f4>)
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	f043 0301 	orr.w	r3, r3, #1
 80024fe:	6093      	str	r3, [r2, #8]

}
 8002500:	bf00      	nop
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	40023800 	.word	0x40023800
 8002510:	40020800 	.word	0x40020800
 8002514:	40020000 	.word	0x40020000
 8002518:	40012000 	.word	0x40012000
 800251c:	40026410 	.word	0x40026410
 8002520:	4001204c 	.word	0x4001204c
 8002524:	20000098 	.word	0x20000098

08002528 <_Z17InitCoverageTimerv>:

#define CP_ON		TIM4->EGR |= TIM_EGR_UG;TIM4->CR1 |= TIM_CR1_CEN;coverageTimer=0;
#define CP_OFF		TIM4->CR1 &= ~TIM_CR1_CEN;
#define CP_CAP		TIM4->CR1 &= ~TIM_CR1_CEN;coverageTotal = (coverageTimer * 65536) + TIM4->CNT;
void InitCoverageTimer()
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
	//	Setup Timer to count clock cycles for coverage profiling
	RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;				// Enable Timer
 800252c:	4a0e      	ldr	r2, [pc, #56]	; (8002568 <_Z17InitCoverageTimerv+0x40>)
 800252e:	4b0e      	ldr	r3, [pc, #56]	; (8002568 <_Z17InitCoverageTimerv+0x40>)
 8002530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002532:	f043 0304 	orr.w	r3, r3, #4
 8002536:	6413      	str	r3, [r2, #64]	; 0x40
	TIM4->PSC = 10;
 8002538:	4b0c      	ldr	r3, [pc, #48]	; (800256c <_Z17InitCoverageTimerv+0x44>)
 800253a:	220a      	movs	r2, #10
 800253c:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM4->ARR = 65535;
 800253e:	4b0b      	ldr	r3, [pc, #44]	; (800256c <_Z17InitCoverageTimerv+0x44>)
 8002540:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002544:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM4->DIER |= TIM_DIER_UIE;						//  DMA/interrupt enable register
 8002546:	4a09      	ldr	r2, [pc, #36]	; (800256c <_Z17InitCoverageTimerv+0x44>)
 8002548:	4b08      	ldr	r3, [pc, #32]	; (800256c <_Z17InitCoverageTimerv+0x44>)
 800254a:	899b      	ldrh	r3, [r3, #12]
 800254c:	b29b      	uxth	r3, r3
 800254e:	f043 0301 	orr.w	r3, r3, #1
 8002552:	b29b      	uxth	r3, r3
 8002554:	8193      	strh	r3, [r2, #12]
	NVIC_EnableIRQ(TIM4_IRQn);
 8002556:	201e      	movs	r0, #30
 8002558:	f7ff fdd0 	bl	80020fc <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM4_IRQn, 0);
 800255c:	2100      	movs	r1, #0
 800255e:	201e      	movs	r0, #30
 8002560:	f7ff fde6 	bl	8002130 <NVIC_SetPriority>

}
 8002564:	bf00      	nop
 8002566:	bd80      	pop	{r7, pc}
 8002568:	40023800 	.word	0x40023800
 800256c:	40000800 	.word	0x40000800

08002570 <_ZN3LcdC1Ev>:
	uint8_t Height;   /*!< Font height in pixels */
	const uint16_t *data; /*!< Pointer to data font data array */
} FontDef_t;


class Lcd {
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2200      	movs	r2, #0
 800257c:	701a      	strb	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	22f0      	movs	r2, #240	; 0xf0
 8002582:	805a      	strh	r2, [r3, #2]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800258a:	809a      	strh	r2, [r3, #4]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	4a0d      	ldr	r2, [pc, #52]	; (80025c4 <_ZN3LcdC1Ev+0x54>)
 8002590:	3308      	adds	r3, #8
 8002592:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002596:	e883 0003 	stmia.w	r3, {r0, r1}
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a0a      	ldr	r2, [pc, #40]	; (80025c8 <_ZN3LcdC1Ev+0x58>)
 800259e:	3310      	adds	r3, #16
 80025a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025a4:	e883 0003 	stmia.w	r3, {r0, r1}
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a08      	ldr	r2, [pc, #32]	; (80025cc <_ZN3LcdC1Ev+0x5c>)
 80025ac:	3318      	adds	r3, #24
 80025ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025b2:	e883 0003 	stmia.w	r3, {r0, r1}
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4618      	mov	r0, r3
 80025ba:	370c      	adds	r7, #12
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr
 80025c4:	08004a98 	.word	0x08004a98
 80025c8:	08004aa0 	.word	0x08004aa0
 80025cc:	08004aa8 	.word	0x08004aa8

080025d0 <TIM3_IRQHandler>:


//	Interrupts: Use extern C to allow linker to find ISR
extern "C"
{
	void TIM3_IRQHandler(void) {
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
		if (TIM3->SR & TIM_SR_UIF) 						// if UIF flag is set
 80025d6:	4b97      	ldr	r3, [pc, #604]	; (8002834 <TIM3_IRQHandler+0x264>)
 80025d8:	8a1b      	ldrh	r3, [r3, #16]
 80025da:	b29b      	uxth	r3, r3
 80025dc:	f003 0301 	and.w	r3, r3, #1
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	bf14      	ite	ne
 80025e4:	2301      	movne	r3, #1
 80025e6:	2300      	moveq	r3, #0
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	f000 8166 	beq.w	80028bc <TIM3_IRQHandler+0x2ec>
		{
			TIM3->SR &= ~TIM_SR_UIF;					// clear UIF flag
 80025f0:	4a90      	ldr	r2, [pc, #576]	; (8002834 <TIM3_IRQHandler+0x264>)
 80025f2:	4b90      	ldr	r3, [pc, #576]	; (8002834 <TIM3_IRQHandler+0x264>)
 80025f4:	8a1b      	ldrh	r3, [r3, #16]
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	f023 0301 	bic.w	r3, r3, #1
 80025fc:	b29b      	uxth	r3, r3
 80025fe:	8213      	strh	r3, [r2, #16]

			// Average the last four ADC readings to smooth noise
			adc0 = (((float)(ADC_array[0] + ADC_array[2] + ADC_array[4] + ADC_array[6]) / 4) / 4096 * 240) - 30;
 8002600:	4b8d      	ldr	r3, [pc, #564]	; (8002838 <TIM3_IRQHandler+0x268>)
 8002602:	881b      	ldrh	r3, [r3, #0]
 8002604:	b29b      	uxth	r3, r3
 8002606:	461a      	mov	r2, r3
 8002608:	4b8b      	ldr	r3, [pc, #556]	; (8002838 <TIM3_IRQHandler+0x268>)
 800260a:	889b      	ldrh	r3, [r3, #4]
 800260c:	b29b      	uxth	r3, r3
 800260e:	4413      	add	r3, r2
 8002610:	4a89      	ldr	r2, [pc, #548]	; (8002838 <TIM3_IRQHandler+0x268>)
 8002612:	8912      	ldrh	r2, [r2, #8]
 8002614:	b292      	uxth	r2, r2
 8002616:	4413      	add	r3, r2
 8002618:	4a87      	ldr	r2, [pc, #540]	; (8002838 <TIM3_IRQHandler+0x268>)
 800261a:	8992      	ldrh	r2, [r2, #12]
 800261c:	b292      	uxth	r2, r2
 800261e:	4413      	add	r3, r2
 8002620:	ee07 3a90 	vmov	s15, r3
 8002624:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002628:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800262c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002630:	eddf 6a82 	vldr	s13, [pc, #520]	; 800283c <TIM3_IRQHandler+0x26c>
 8002634:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002638:	ed9f 7a81 	vldr	s14, [pc, #516]	; 8002840 <TIM3_IRQHandler+0x270>
 800263c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002640:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002644:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002648:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800264c:	edc7 7a01 	vstr	s15, [r7, #4]
 8002650:	88bb      	ldrh	r3, [r7, #4]
 8002652:	b29a      	uxth	r2, r3
 8002654:	4b7b      	ldr	r3, [pc, #492]	; (8002844 <TIM3_IRQHandler+0x274>)
 8002656:	801a      	strh	r2, [r3, #0]
			adc1 = (((float)(ADC_array[1] + ADC_array[3] + ADC_array[5] + ADC_array[7]) / 4) / 4096 * 240) - 30;
 8002658:	4b77      	ldr	r3, [pc, #476]	; (8002838 <TIM3_IRQHandler+0x268>)
 800265a:	885b      	ldrh	r3, [r3, #2]
 800265c:	b29b      	uxth	r3, r3
 800265e:	461a      	mov	r2, r3
 8002660:	4b75      	ldr	r3, [pc, #468]	; (8002838 <TIM3_IRQHandler+0x268>)
 8002662:	88db      	ldrh	r3, [r3, #6]
 8002664:	b29b      	uxth	r3, r3
 8002666:	4413      	add	r3, r2
 8002668:	4a73      	ldr	r2, [pc, #460]	; (8002838 <TIM3_IRQHandler+0x268>)
 800266a:	8952      	ldrh	r2, [r2, #10]
 800266c:	b292      	uxth	r2, r2
 800266e:	4413      	add	r3, r2
 8002670:	4a71      	ldr	r2, [pc, #452]	; (8002838 <TIM3_IRQHandler+0x268>)
 8002672:	89d2      	ldrh	r2, [r2, #14]
 8002674:	b292      	uxth	r2, r2
 8002676:	4413      	add	r3, r2
 8002678:	ee07 3a90 	vmov	s15, r3
 800267c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002680:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002684:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002688:	eddf 6a6c 	vldr	s13, [pc, #432]	; 800283c <TIM3_IRQHandler+0x26c>
 800268c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002690:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8002840 <TIM3_IRQHandler+0x270>
 8002694:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002698:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800269c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80026a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026a4:	edc7 7a01 	vstr	s15, [r7, #4]
 80026a8:	88bb      	ldrh	r3, [r7, #4]
 80026aa:	b29a      	uxth	r2, r3
 80026ac:	4b66      	ldr	r3, [pc, #408]	; (8002848 <TIM3_IRQHandler+0x278>)
 80026ae:	801a      	strh	r2, [r3, #0]

			// check if we should start capturing - ie not drawing from the capture buffer and crossed over the trigger threshold
			if ((!drawing || captureBufferNumber != drawBufferNumber) && (!capturing && oldAdc0 < trigger.y && adc0 >= trigger.y)) {
 80026b0:	4b66      	ldr	r3, [pc, #408]	; (800284c <TIM3_IRQHandler+0x27c>)
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	f083 0301 	eor.w	r3, r3, #1
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d107      	bne.n	80026d0 <TIM3_IRQHandler+0x100>
 80026c0:	4b63      	ldr	r3, [pc, #396]	; (8002850 <TIM3_IRQHandler+0x280>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	b2da      	uxtb	r2, r3
 80026c6:	4b63      	ldr	r3, [pc, #396]	; (8002854 <TIM3_IRQHandler+0x284>)
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d019      	beq.n	8002704 <TIM3_IRQHandler+0x134>
 80026d0:	4b61      	ldr	r3, [pc, #388]	; (8002858 <TIM3_IRQHandler+0x288>)
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	f083 0301 	eor.w	r3, r3, #1
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d011      	beq.n	8002704 <TIM3_IRQHandler+0x134>
 80026e0:	4b5e      	ldr	r3, [pc, #376]	; (800285c <TIM3_IRQHandler+0x28c>)
 80026e2:	881b      	ldrh	r3, [r3, #0]
 80026e4:	b29b      	uxth	r3, r3
 80026e6:	461a      	mov	r2, r3
 80026e8:	4b5d      	ldr	r3, [pc, #372]	; (8002860 <TIM3_IRQHandler+0x290>)
 80026ea:	885b      	ldrh	r3, [r3, #2]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	da09      	bge.n	8002704 <TIM3_IRQHandler+0x134>
 80026f0:	4b54      	ldr	r3, [pc, #336]	; (8002844 <TIM3_IRQHandler+0x274>)
 80026f2:	881b      	ldrh	r3, [r3, #0]
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	461a      	mov	r2, r3
 80026f8:	4b59      	ldr	r3, [pc, #356]	; (8002860 <TIM3_IRQHandler+0x290>)
 80026fa:	885b      	ldrh	r3, [r3, #2]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	db01      	blt.n	8002704 <TIM3_IRQHandler+0x134>
 8002700:	2301      	movs	r3, #1
 8002702:	e000      	b.n	8002706 <TIM3_IRQHandler+0x136>
 8002704:	2300      	movs	r3, #0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d034      	beq.n	8002774 <TIM3_IRQHandler+0x1a4>
				capturing = true;
 800270a:	4b53      	ldr	r3, [pc, #332]	; (8002858 <TIM3_IRQHandler+0x288>)
 800270c:	2201      	movs	r2, #1
 800270e:	701a      	strb	r2, [r3, #0]

				// calculate the drawing offset based on the current capture position minus the horizontal trigger position
				drawOffset[captureBufferNumber] = capturePos - trigger.x;
 8002710:	4b4f      	ldr	r3, [pc, #316]	; (8002850 <TIM3_IRQHandler+0x280>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	b2db      	uxtb	r3, r3
 8002716:	4619      	mov	r1, r3
 8002718:	4b52      	ldr	r3, [pc, #328]	; (8002864 <TIM3_IRQHandler+0x294>)
 800271a:	881b      	ldrh	r3, [r3, #0]
 800271c:	b29a      	uxth	r2, r3
 800271e:	4b50      	ldr	r3, [pc, #320]	; (8002860 <TIM3_IRQHandler+0x290>)
 8002720:	881b      	ldrh	r3, [r3, #0]
 8002722:	1ad3      	subs	r3, r2, r3
 8002724:	b29b      	uxth	r3, r3
 8002726:	b21a      	sxth	r2, r3
 8002728:	4b4f      	ldr	r3, [pc, #316]	; (8002868 <TIM3_IRQHandler+0x298>)
 800272a:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
				if (drawOffset[captureBufferNumber] < 0) drawOffset[captureBufferNumber] += OSCWIDTH;
 800272e:	4b48      	ldr	r3, [pc, #288]	; (8002850 <TIM3_IRQHandler+0x280>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	b2db      	uxtb	r3, r3
 8002734:	461a      	mov	r2, r3
 8002736:	4b4c      	ldr	r3, [pc, #304]	; (8002868 <TIM3_IRQHandler+0x298>)
 8002738:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800273c:	b29b      	uxth	r3, r3
 800273e:	0bdb      	lsrs	r3, r3, #15
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b00      	cmp	r3, #0
 8002744:	d00f      	beq.n	8002766 <TIM3_IRQHandler+0x196>
 8002746:	4b42      	ldr	r3, [pc, #264]	; (8002850 <TIM3_IRQHandler+0x280>)
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	b2db      	uxtb	r3, r3
 800274c:	461a      	mov	r2, r3
 800274e:	4619      	mov	r1, r3
 8002750:	4b45      	ldr	r3, [pc, #276]	; (8002868 <TIM3_IRQHandler+0x298>)
 8002752:	f933 3011 	ldrsh.w	r3, [r3, r1, lsl #1]
 8002756:	b29b      	uxth	r3, r3
 8002758:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800275c:	b29b      	uxth	r3, r3
 800275e:	b219      	sxth	r1, r3
 8002760:	4b41      	ldr	r3, [pc, #260]	; (8002868 <TIM3_IRQHandler+0x298>)
 8002762:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

				// captureSamples is used to check if a sample is ready to be drawn
				captureSamples = trigger.x - 1;
 8002766:	4b3e      	ldr	r3, [pc, #248]	; (8002860 <TIM3_IRQHandler+0x290>)
 8002768:	881b      	ldrh	r3, [r3, #0]
 800276a:	3b01      	subs	r3, #1
 800276c:	b29b      	uxth	r3, r3
 800276e:	b21a      	sxth	r2, r3
 8002770:	4b3e      	ldr	r3, [pc, #248]	; (800286c <TIM3_IRQHandler+0x29c>)
 8002772:	801a      	strh	r2, [r3, #0]
			}

			// if capturing check if write buffer is full and switch to next buffer if so; if not full store current reading
			if (capturing && capturePos == drawOffset[captureBufferNumber]) {
 8002774:	4b38      	ldr	r3, [pc, #224]	; (8002858 <TIM3_IRQHandler+0x288>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b00      	cmp	r3, #0
 800277c:	d00e      	beq.n	800279c <TIM3_IRQHandler+0x1cc>
 800277e:	4b39      	ldr	r3, [pc, #228]	; (8002864 <TIM3_IRQHandler+0x294>)
 8002780:	881b      	ldrh	r3, [r3, #0]
 8002782:	b29b      	uxth	r3, r3
 8002784:	461a      	mov	r2, r3
 8002786:	4b32      	ldr	r3, [pc, #200]	; (8002850 <TIM3_IRQHandler+0x280>)
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	b2db      	uxtb	r3, r3
 800278c:	4619      	mov	r1, r3
 800278e:	4b36      	ldr	r3, [pc, #216]	; (8002868 <TIM3_IRQHandler+0x298>)
 8002790:	f933 3011 	ldrsh.w	r3, [r3, r1, lsl #1]
 8002794:	429a      	cmp	r2, r3
 8002796:	d101      	bne.n	800279c <TIM3_IRQHandler+0x1cc>
 8002798:	2301      	movs	r3, #1
 800279a:	e000      	b.n	800279e <TIM3_IRQHandler+0x1ce>
 800279c:	2300      	movs	r3, #0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d021      	beq.n	80027e6 <TIM3_IRQHandler+0x216>
				capturing = false;
 80027a2:	4b2d      	ldr	r3, [pc, #180]	; (8002858 <TIM3_IRQHandler+0x288>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	701a      	strb	r2, [r3, #0]

				// switch the capture buffer and get a pointer to the current capture buffer
				captureBufferNumber = captureBufferNumber == 1 ? 0 : 1;
 80027a8:	4b29      	ldr	r3, [pc, #164]	; (8002850 <TIM3_IRQHandler+0x280>)
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	bf14      	ite	ne
 80027b2:	2301      	movne	r3, #1
 80027b4:	2300      	moveq	r3, #0
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	461a      	mov	r2, r3
 80027ba:	4b25      	ldr	r3, [pc, #148]	; (8002850 <TIM3_IRQHandler+0x280>)
 80027bc:	701a      	strb	r2, [r3, #0]
				captureABuffer = captureBufferNumber == 0 ? ChannelA0 : ChannelA1;
 80027be:	4b24      	ldr	r3, [pc, #144]	; (8002850 <TIM3_IRQHandler+0x280>)
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d101      	bne.n	80027cc <TIM3_IRQHandler+0x1fc>
 80027c8:	4b29      	ldr	r3, [pc, #164]	; (8002870 <TIM3_IRQHandler+0x2a0>)
 80027ca:	e000      	b.n	80027ce <TIM3_IRQHandler+0x1fe>
 80027cc:	4b29      	ldr	r3, [pc, #164]	; (8002874 <TIM3_IRQHandler+0x2a4>)
 80027ce:	4a2a      	ldr	r2, [pc, #168]	; (8002878 <TIM3_IRQHandler+0x2a8>)
 80027d0:	6013      	str	r3, [r2, #0]
				captureBBuffer = captureBufferNumber == 0 ? ChannelB0 : ChannelB1;
 80027d2:	4b1f      	ldr	r3, [pc, #124]	; (8002850 <TIM3_IRQHandler+0x280>)
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d101      	bne.n	80027e0 <TIM3_IRQHandler+0x210>
 80027dc:	4b27      	ldr	r3, [pc, #156]	; (800287c <TIM3_IRQHandler+0x2ac>)
 80027de:	e000      	b.n	80027e2 <TIM3_IRQHandler+0x212>
 80027e0:	4b27      	ldr	r3, [pc, #156]	; (8002880 <TIM3_IRQHandler+0x2b0>)
 80027e2:	4a28      	ldr	r2, [pc, #160]	; (8002884 <TIM3_IRQHandler+0x2b4>)
 80027e4:	6013      	str	r3, [r2, #0]
			}
			captureABuffer[capturePos] = adc0;
 80027e6:	4b24      	ldr	r3, [pc, #144]	; (8002878 <TIM3_IRQHandler+0x2a8>)
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	4b1e      	ldr	r3, [pc, #120]	; (8002864 <TIM3_IRQHandler+0x294>)
 80027ec:	881b      	ldrh	r3, [r3, #0]
 80027ee:	b29b      	uxth	r3, r3
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	4413      	add	r3, r2
 80027f4:	4a13      	ldr	r2, [pc, #76]	; (8002844 <TIM3_IRQHandler+0x274>)
 80027f6:	8812      	ldrh	r2, [r2, #0]
 80027f8:	b292      	uxth	r2, r2
 80027fa:	801a      	strh	r2, [r3, #0]
			captureBBuffer[capturePos] = adc1;
 80027fc:	4b21      	ldr	r3, [pc, #132]	; (8002884 <TIM3_IRQHandler+0x2b4>)
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	4b18      	ldr	r3, [pc, #96]	; (8002864 <TIM3_IRQHandler+0x294>)
 8002802:	881b      	ldrh	r3, [r3, #0]
 8002804:	b29b      	uxth	r3, r3
 8002806:	005b      	lsls	r3, r3, #1
 8002808:	4413      	add	r3, r2
 800280a:	4a0f      	ldr	r2, [pc, #60]	; (8002848 <TIM3_IRQHandler+0x278>)
 800280c:	8812      	ldrh	r2, [r2, #0]
 800280e:	b292      	uxth	r2, r2
 8002810:	801a      	strh	r2, [r3, #0]

			if (capturePos == OSCWIDTH - 1) {
 8002812:	4b14      	ldr	r3, [pc, #80]	; (8002864 <TIM3_IRQHandler+0x294>)
 8002814:	881b      	ldrh	r3, [r3, #0]
 8002816:	b29b      	uxth	r3, r3
 8002818:	f240 123f 	movw	r2, #319	; 0x13f
 800281c:	4293      	cmp	r3, r2
 800281e:	bf0c      	ite	eq
 8002820:	2301      	moveq	r3, #1
 8002822:	2300      	movne	r3, #0
 8002824:	b2db      	uxtb	r3, r3
 8002826:	2b00      	cmp	r3, #0
 8002828:	d02e      	beq.n	8002888 <TIM3_IRQHandler+0x2b8>
				capturePos = 0;
 800282a:	4b0e      	ldr	r3, [pc, #56]	; (8002864 <TIM3_IRQHandler+0x294>)
 800282c:	2200      	movs	r2, #0
 800282e:	801a      	strh	r2, [r3, #0]
 8002830:	e031      	b.n	8002896 <TIM3_IRQHandler+0x2c6>
 8002832:	bf00      	nop
 8002834:	40000400 	.word	0x40000400
 8002838:	20000098 	.word	0x20000098
 800283c:	45800000 	.word	0x45800000
 8002840:	43700000 	.word	0x43700000
 8002844:	200000a8 	.word	0x200000a8
 8002848:	200000ac 	.word	0x200000ac
 800284c:	20000abe 	.word	0x20000abe
 8002850:	20000abf 	.word	0x20000abf
 8002854:	20000ac0 	.word	0x20000ac0
 8002858:	20000aba 	.word	0x20000aba
 800285c:	200000aa 	.word	0x200000aa
 8002860:	20000000 	.word	0x20000000
 8002864:	20000ab8 	.word	0x20000ab8
 8002868:	20000ac4 	.word	0x20000ac4
 800286c:	20000abc 	.word	0x20000abc
 8002870:	200000b0 	.word	0x200000b0
 8002874:	20000330 	.word	0x20000330
 8002878:	20000ab0 	.word	0x20000ab0
 800287c:	200005b0 	.word	0x200005b0
 8002880:	20000830 	.word	0x20000830
 8002884:	20000ab4 	.word	0x20000ab4
			} else {
				capturePos++;
 8002888:	4b0f      	ldr	r3, [pc, #60]	; (80028c8 <TIM3_IRQHandler+0x2f8>)
 800288a:	881b      	ldrh	r3, [r3, #0]
 800288c:	b29b      	uxth	r3, r3
 800288e:	3301      	adds	r3, #1
 8002890:	b29a      	uxth	r2, r3
 8002892:	4b0d      	ldr	r3, [pc, #52]	; (80028c8 <TIM3_IRQHandler+0x2f8>)
 8002894:	801a      	strh	r2, [r3, #0]
			}

			if (capturing) captureSamples++;
 8002896:	4b0d      	ldr	r3, [pc, #52]	; (80028cc <TIM3_IRQHandler+0x2fc>)
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	b2db      	uxtb	r3, r3
 800289c:	2b00      	cmp	r3, #0
 800289e:	d008      	beq.n	80028b2 <TIM3_IRQHandler+0x2e2>
 80028a0:	4b0b      	ldr	r3, [pc, #44]	; (80028d0 <TIM3_IRQHandler+0x300>)
 80028a2:	881b      	ldrh	r3, [r3, #0]
 80028a4:	b21b      	sxth	r3, r3
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	3301      	adds	r3, #1
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	b21a      	sxth	r2, r3
 80028ae:	4b08      	ldr	r3, [pc, #32]	; (80028d0 <TIM3_IRQHandler+0x300>)
 80028b0:	801a      	strh	r2, [r3, #0]

			oldAdc0 = adc0;
 80028b2:	4b08      	ldr	r3, [pc, #32]	; (80028d4 <TIM3_IRQHandler+0x304>)
 80028b4:	881b      	ldrh	r3, [r3, #0]
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	4b07      	ldr	r3, [pc, #28]	; (80028d8 <TIM3_IRQHandler+0x308>)
 80028ba:	801a      	strh	r2, [r3, #0]

		}
	}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr
 80028c8:	20000ab8 	.word	0x20000ab8
 80028cc:	20000aba 	.word	0x20000aba
 80028d0:	20000abc 	.word	0x20000abc
 80028d4:	200000a8 	.word	0x200000a8
 80028d8:	200000aa 	.word	0x200000aa

080028dc <TIM4_IRQHandler>:

	//	Coverage timer
	void TIM4_IRQHandler(void) {
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
		if (TIM4->SR & TIM_SR_UIF) 						// if UIF flag is set
 80028e0:	4b0e      	ldr	r3, [pc, #56]	; (800291c <TIM4_IRQHandler+0x40>)
 80028e2:	8a1b      	ldrh	r3, [r3, #16]
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	f003 0301 	and.w	r3, r3, #1
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	bf14      	ite	ne
 80028ee:	2301      	movne	r3, #1
 80028f0:	2300      	moveq	r3, #0
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d00c      	beq.n	8002912 <TIM4_IRQHandler+0x36>
		{
			TIM4->SR &= ~TIM_SR_UIF;					// clear UIF flag
 80028f8:	4a08      	ldr	r2, [pc, #32]	; (800291c <TIM4_IRQHandler+0x40>)
 80028fa:	4b08      	ldr	r3, [pc, #32]	; (800291c <TIM4_IRQHandler+0x40>)
 80028fc:	8a1b      	ldrh	r3, [r3, #16]
 80028fe:	b29b      	uxth	r3, r3
 8002900:	f023 0301 	bic.w	r3, r3, #1
 8002904:	b29b      	uxth	r3, r3
 8002906:	8213      	strh	r3, [r2, #16]
			coverageTimer ++;
 8002908:	4b05      	ldr	r3, [pc, #20]	; (8002920 <TIM4_IRQHandler+0x44>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	3301      	adds	r3, #1
 800290e:	4a04      	ldr	r2, [pc, #16]	; (8002920 <TIM4_IRQHandler+0x44>)
 8002910:	6013      	str	r3, [r2, #0]
		}
	}
 8002912:	bf00      	nop
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr
 800291c:	40000800 	.word	0x40000800
 8002920:	20001ac8 	.word	0x20001ac8
 8002924:	00000000 	.word	0x00000000

08002928 <_Z11GenerateLUTv>:
}

// Generate Sine LUT
void GenerateLUT(void) {
 8002928:	b590      	push	{r4, r7, lr}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
	for (int s = 0; s < LUTSIZE; s++){
 800292e:	2300      	movs	r3, #0
 8002930:	607b      	str	r3, [r7, #4]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002938:	da32      	bge.n	80029a0 <_Z11GenerateLUTv+0x78>
		SineLUT[s] = sin(s * 2.0f * M_PI / LUTSIZE);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	ee07 3a90 	vmov	s15, r3
 8002940:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002944:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002948:	ee17 0a90 	vmov	r0, s15
 800294c:	f7fd fdb4 	bl	80004b8 <__aeabi_f2d>
 8002950:	a317      	add	r3, pc, #92	; (adr r3, 80029b0 <_Z11GenerateLUTv+0x88>)
 8002952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002956:	f7fd fe03 	bl	8000560 <__aeabi_dmul>
 800295a:	4603      	mov	r3, r0
 800295c:	460c      	mov	r4, r1
 800295e:	4618      	mov	r0, r3
 8002960:	4621      	mov	r1, r4
 8002962:	f04f 0200 	mov.w	r2, #0
 8002966:	4b10      	ldr	r3, [pc, #64]	; (80029a8 <_Z11GenerateLUTv+0x80>)
 8002968:	f7fd ff24 	bl	80007b4 <__aeabi_ddiv>
 800296c:	4603      	mov	r3, r0
 800296e:	460c      	mov	r4, r1
 8002970:	ec44 3b17 	vmov	d7, r3, r4
 8002974:	eeb0 0a47 	vmov.f32	s0, s14
 8002978:	eef0 0a67 	vmov.f32	s1, s15
 800297c:	f000 fe74 	bl	8003668 <sin>
 8002980:	ec54 3b10 	vmov	r3, r4, d0
 8002984:	4618      	mov	r0, r3
 8002986:	4621      	mov	r1, r4
 8002988:	f7fe f8ac 	bl	8000ae4 <__aeabi_d2f>
 800298c:	4601      	mov	r1, r0
 800298e:	4a07      	ldr	r2, [pc, #28]	; (80029ac <_Z11GenerateLUTv+0x84>)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	4413      	add	r3, r2
 8002996:	6019      	str	r1, [r3, #0]
	for (int s = 0; s < LUTSIZE; s++){
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	3301      	adds	r3, #1
 800299c:	607b      	str	r3, [r7, #4]
 800299e:	e7c8      	b.n	8002932 <_Z11GenerateLUTv+0xa>
	}
}
 80029a0:	bf00      	nop
 80029a2:	370c      	adds	r7, #12
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd90      	pop	{r4, r7, pc}
 80029a8:	40900000 	.word	0x40900000
 80029ac:	20000ac8 	.word	0x20000ac8
 80029b0:	54442d18 	.word	0x54442d18
 80029b4:	400921fb 	.word	0x400921fb

080029b8 <_Z15QuickHypotenuseff>:

inline float QuickHypotenuse(float a, float b) {
 80029b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80029bc:	b084      	sub	sp, #16
 80029be:	af00      	add	r7, sp, #0
 80029c0:	ed87 0a01 	vstr	s0, [r7, #4]
 80029c4:	edc7 0a00 	vstr	s1, [r7]
	//	Algorithm to generate an approximate hypotenuse to a max error  1.04 %
	if (a > b) { float t = a; a = b;	b = t;	}
 80029c8:	ed97 7a01 	vldr	s14, [r7, #4]
 80029cc:	edd7 7a00 	vldr	s15, [r7]
 80029d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029d8:	dd05      	ble.n	80029e6 <_Z15QuickHypotenuseff+0x2e>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	60fb      	str	r3, [r7, #12]
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	607b      	str	r3, [r7, #4]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	603b      	str	r3, [r7, #0]
	if (b < 0.1) return a;
 80029e6:	6838      	ldr	r0, [r7, #0]
 80029e8:	f7fd fd66 	bl	80004b8 <__aeabi_f2d>
 80029ec:	a322      	add	r3, pc, #136	; (adr r3, 8002a78 <_Z15QuickHypotenuseff+0xc0>)
 80029ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f2:	f7fe f827 	bl	8000a44 <__aeabi_dcmplt>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <_Z15QuickHypotenuseff+0x48>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	e033      	b.n	8002a68 <_Z15QuickHypotenuseff+0xb0>
	return b + 0.428 * a * a / b;
 8002a00:	6838      	ldr	r0, [r7, #0]
 8002a02:	f7fd fd59 	bl	80004b8 <__aeabi_f2d>
 8002a06:	4604      	mov	r4, r0
 8002a08:	460d      	mov	r5, r1
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f7fd fd54 	bl	80004b8 <__aeabi_f2d>
 8002a10:	a31b      	add	r3, pc, #108	; (adr r3, 8002a80 <_Z15QuickHypotenuseff+0xc8>)
 8002a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a16:	f7fd fda3 	bl	8000560 <__aeabi_dmul>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	4690      	mov	r8, r2
 8002a20:	4699      	mov	r9, r3
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f7fd fd48 	bl	80004b8 <__aeabi_f2d>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	460b      	mov	r3, r1
 8002a2c:	4640      	mov	r0, r8
 8002a2e:	4649      	mov	r1, r9
 8002a30:	f7fd fd96 	bl	8000560 <__aeabi_dmul>
 8002a34:	4602      	mov	r2, r0
 8002a36:	460b      	mov	r3, r1
 8002a38:	4690      	mov	r8, r2
 8002a3a:	4699      	mov	r9, r3
 8002a3c:	6838      	ldr	r0, [r7, #0]
 8002a3e:	f7fd fd3b 	bl	80004b8 <__aeabi_f2d>
 8002a42:	4602      	mov	r2, r0
 8002a44:	460b      	mov	r3, r1
 8002a46:	4640      	mov	r0, r8
 8002a48:	4649      	mov	r1, r9
 8002a4a:	f7fd feb3 	bl	80007b4 <__aeabi_ddiv>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	460b      	mov	r3, r1
 8002a52:	4620      	mov	r0, r4
 8002a54:	4629      	mov	r1, r5
 8002a56:	f7fd fbd1 	bl	80001fc <__adddf3>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	460c      	mov	r4, r1
 8002a5e:	4618      	mov	r0, r3
 8002a60:	4621      	mov	r1, r4
 8002a62:	f7fe f83f 	bl	8000ae4 <__aeabi_d2f>
 8002a66:	4603      	mov	r3, r0
 8002a68:	ee07 3a90 	vmov	s15, r3
}
 8002a6c:	eeb0 0a67 	vmov.f32	s0, s15
 8002a70:	3710      	adds	r7, #16
 8002a72:	46bd      	mov	sp, r7
 8002a74:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002a78:	9999999a 	.word	0x9999999a
 8002a7c:	3fb99999 	.word	0x3fb99999
 8002a80:	1cac0831 	.word	0x1cac0831
 8002a84:	3fdb645a 	.word	0x3fdb645a

08002a88 <_ZSt5roundIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_INT
  template<typename _Tp>
    constexpr typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                              double>::__type
    round(_Tp __x)
 8002a88:	b590      	push	{r4, r7, lr}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
    { return __builtin_round(__x); }
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f7fd fcff 	bl	8000494 <__aeabi_i2d>
 8002a96:	4603      	mov	r3, r0
 8002a98:	460c      	mov	r4, r1
 8002a9a:	ec44 3b10 	vmov	d0, r3, r4
 8002a9e:	f000 fd9b 	bl	80035d8 <round>
 8002aa2:	eeb0 7a40 	vmov.f32	s14, s0
 8002aa6:	eef0 7a60 	vmov.f32	s15, s1
 8002aaa:	eeb0 0a47 	vmov.f32	s0, s14
 8002aae:	eef0 0a67 	vmov.f32	s1, s15
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd90      	pop	{r4, r7, pc}

08002ab8 <_Z3FFTi>:
float candCos[samples];



// Fast fourier transform
void FFT(int harm) {
 8002ab8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002abc:	b0a2      	sub	sp, #136	; 0x88
 8002abe:	af02      	add	r7, sp, #8
 8002ac0:	6078      	str	r0, [r7, #4]

	int bits = log2(samples);
 8002ac2:	2308      	movs	r3, #8
 8002ac4:	663b      	str	r3, [r7, #96]	; 0x60
	int br = 0;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	65fb      	str	r3, [r7, #92]	; 0x5c
	coverageTimer = 0;
 8002aca:	4b8b      	ldr	r3, [pc, #556]	; (8002cf8 <_Z3FFTi+0x240>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	601a      	str	r2, [r3, #0]



	// create an test array to transform
	for (int i = 0; i < samples; i++) {
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002ad4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002ad6:	2bff      	cmp	r3, #255	; 0xff
 8002ad8:	dc79      	bgt.n	8002bce <_Z3FFTi+0x116>
		// Sine Wave
		candSin[i] = sin(2.0f * M_PI * i / samples) + (1.0f / harm) * sin(harm * 2.0f * M_PI * i / samples);
 8002ada:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8002adc:	f7fd fcda 	bl	8000494 <__aeabi_i2d>
 8002ae0:	a381      	add	r3, pc, #516	; (adr r3, 8002ce8 <_Z3FFTi+0x230>)
 8002ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ae6:	f7fd fd3b 	bl	8000560 <__aeabi_dmul>
 8002aea:	4603      	mov	r3, r0
 8002aec:	460c      	mov	r4, r1
 8002aee:	4618      	mov	r0, r3
 8002af0:	4621      	mov	r1, r4
 8002af2:	f04f 0200 	mov.w	r2, #0
 8002af6:	4b81      	ldr	r3, [pc, #516]	; (8002cfc <_Z3FFTi+0x244>)
 8002af8:	f7fd fe5c 	bl	80007b4 <__aeabi_ddiv>
 8002afc:	4603      	mov	r3, r0
 8002afe:	460c      	mov	r4, r1
 8002b00:	ec44 3b17 	vmov	d7, r3, r4
 8002b04:	eeb0 0a47 	vmov.f32	s0, s14
 8002b08:	eef0 0a67 	vmov.f32	s1, s15
 8002b0c:	f000 fdac 	bl	8003668 <sin>
 8002b10:	ec5b ab10 	vmov	sl, fp, d0
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	ee07 3a90 	vmov	s15, r3
 8002b1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b1e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002b22:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002b26:	ee16 0a90 	vmov	r0, s13
 8002b2a:	f7fd fcc5 	bl	80004b8 <__aeabi_f2d>
 8002b2e:	4604      	mov	r4, r0
 8002b30:	460d      	mov	r5, r1
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	ee07 3a90 	vmov	s15, r3
 8002b38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b3c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002b40:	ee17 0a90 	vmov	r0, s15
 8002b44:	f7fd fcb8 	bl	80004b8 <__aeabi_f2d>
 8002b48:	a369      	add	r3, pc, #420	; (adr r3, 8002cf0 <_Z3FFTi+0x238>)
 8002b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b4e:	f7fd fd07 	bl	8000560 <__aeabi_dmul>
 8002b52:	4602      	mov	r2, r0
 8002b54:	460b      	mov	r3, r1
 8002b56:	4690      	mov	r8, r2
 8002b58:	4699      	mov	r9, r3
 8002b5a:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8002b5c:	f7fd fc9a 	bl	8000494 <__aeabi_i2d>
 8002b60:	4602      	mov	r2, r0
 8002b62:	460b      	mov	r3, r1
 8002b64:	4640      	mov	r0, r8
 8002b66:	4649      	mov	r1, r9
 8002b68:	f7fd fcfa 	bl	8000560 <__aeabi_dmul>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	460b      	mov	r3, r1
 8002b70:	4610      	mov	r0, r2
 8002b72:	4619      	mov	r1, r3
 8002b74:	f04f 0200 	mov.w	r2, #0
 8002b78:	4b60      	ldr	r3, [pc, #384]	; (8002cfc <_Z3FFTi+0x244>)
 8002b7a:	f7fd fe1b 	bl	80007b4 <__aeabi_ddiv>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	460b      	mov	r3, r1
 8002b82:	ec43 2b17 	vmov	d7, r2, r3
 8002b86:	eeb0 0a47 	vmov.f32	s0, s14
 8002b8a:	eef0 0a67 	vmov.f32	s1, s15
 8002b8e:	f000 fd6b 	bl	8003668 <sin>
 8002b92:	ec53 2b10 	vmov	r2, r3, d0
 8002b96:	4620      	mov	r0, r4
 8002b98:	4629      	mov	r1, r5
 8002b9a:	f7fd fce1 	bl	8000560 <__aeabi_dmul>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	460c      	mov	r4, r1
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	4623      	mov	r3, r4
 8002ba6:	4650      	mov	r0, sl
 8002ba8:	4659      	mov	r1, fp
 8002baa:	f7fd fb27 	bl	80001fc <__adddf3>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	460c      	mov	r4, r1
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	4621      	mov	r1, r4
 8002bb6:	f7fd ff95 	bl	8000ae4 <__aeabi_d2f>
 8002bba:	4601      	mov	r1, r0
 8002bbc:	4a50      	ldr	r2, [pc, #320]	; (8002d00 <_Z3FFTi+0x248>)
 8002bbe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	4413      	add	r3, r2
 8002bc4:	6019      	str	r1, [r3, #0]
	for (int i = 0; i < samples; i++) {
 8002bc6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002bc8:	3301      	adds	r3, #1
 8002bca:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002bcc:	e782      	b.n	8002ad4 <_Z3FFTi+0x1c>
		//candSin[i] = i < (samples / 2) ? 1 : 0;

		//candCos[i] = 0;
	}

	CP_ON
 8002bce:	4a4d      	ldr	r2, [pc, #308]	; (8002d04 <_Z3FFTi+0x24c>)
 8002bd0:	4b4c      	ldr	r3, [pc, #304]	; (8002d04 <_Z3FFTi+0x24c>)
 8002bd2:	8a9b      	ldrh	r3, [r3, #20]
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	f043 0301 	orr.w	r3, r3, #1
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	8293      	strh	r3, [r2, #20]
 8002bde:	4a49      	ldr	r2, [pc, #292]	; (8002d04 <_Z3FFTi+0x24c>)
 8002be0:	4b48      	ldr	r3, [pc, #288]	; (8002d04 <_Z3FFTi+0x24c>)
 8002be2:	881b      	ldrh	r3, [r3, #0]
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	f043 0301 	orr.w	r3, r3, #1
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	8013      	strh	r3, [r2, #0]
 8002bee:	4b42      	ldr	r3, [pc, #264]	; (8002cf8 <_Z3FFTi+0x240>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	601a      	str	r2, [r3, #0]

	// Bit reverse samples
	for (int i = 0; i < samples; i++) {
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	67bb      	str	r3, [r7, #120]	; 0x78
 8002bf8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bfa:	2bff      	cmp	r3, #255	; 0xff
 8002bfc:	dc26      	bgt.n	8002c4c <_Z3FFTi+0x194>
		// assembly bit reverses i and then rotates right to correct bit length
		asm("rbit %[result], %[value]\n\t"
			"ror %[result], %[shift]"
			: [result] "=r" (br) : [value] "r" (i), [shift] "r" (32 - bits));
 8002bfe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c00:	f1c3 0220 	rsb	r2, r3, #32
 8002c04:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c06:	fa93 f3a3 	rbit	r3, r3
 8002c0a:	fa63 f302 	ror.w	r3, r3, r2
 8002c0e:	65fb      	str	r3, [r7, #92]	; 0x5c

		if (br > i) {
 8002c10:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002c12:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c14:	429a      	cmp	r2, r3
 8002c16:	dd15      	ble.n	8002c44 <_Z3FFTi+0x18c>
			// bit reverse samples
			float temp = candSin[i];
 8002c18:	4a39      	ldr	r2, [pc, #228]	; (8002d00 <_Z3FFTi+0x248>)
 8002c1a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	4413      	add	r3, r2
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	65bb      	str	r3, [r7, #88]	; 0x58
			candSin[i] = candSin[br];
 8002c24:	4a36      	ldr	r2, [pc, #216]	; (8002d00 <_Z3FFTi+0x248>)
 8002c26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	4413      	add	r3, r2
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	4934      	ldr	r1, [pc, #208]	; (8002d00 <_Z3FFTi+0x248>)
 8002c30:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	440b      	add	r3, r1
 8002c36:	601a      	str	r2, [r3, #0]
			candSin[br] = temp;
 8002c38:	4a31      	ldr	r2, [pc, #196]	; (8002d00 <_Z3FFTi+0x248>)
 8002c3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	4413      	add	r3, r2
 8002c40:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002c42:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < samples; i++) {
 8002c44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c46:	3301      	adds	r3, #1
 8002c48:	67bb      	str	r3, [r7, #120]	; 0x78
 8002c4a:	e7d5      	b.n	8002bf8 <_Z3FFTi+0x140>
		}
	}


	// Carry out FFT traversing butterfly diagram
	int node = 1;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	677b      	str	r3, [r7, #116]	; 0x74
	// Step through each column in the butterfly diagram
	while (node < samples) {
 8002c50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c52:	2bff      	cmp	r3, #255	; 0xff
 8002c54:	f300 80ff 	bgt.w	8002e56 <_Z3FFTi+0x39e>

		if (node == 1) {
 8002c58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d156      	bne.n	8002d0c <_Z3FFTi+0x254>
			// for the first loop the sine and cosine values will be 1 and 0 in all cases, simplifying the logic
			for (int p1 = 0; p1 < samples; p1 += 2) {
 8002c5e:	2300      	movs	r3, #0
 8002c60:	673b      	str	r3, [r7, #112]	; 0x70
 8002c62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002c64:	2bff      	cmp	r3, #255	; 0xff
 8002c66:	f300 80f2 	bgt.w	8002e4e <_Z3FFTi+0x396>
				int p2 = p1 + node;
 8002c6a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002c6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c6e:	4413      	add	r3, r2
 8002c70:	657b      	str	r3, [r7, #84]	; 0x54

				float sinP2 = candSin[p2];
 8002c72:	4a23      	ldr	r2, [pc, #140]	; (8002d00 <_Z3FFTi+0x248>)
 8002c74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	4413      	add	r3, r2
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	653b      	str	r3, [r7, #80]	; 0x50

				candSin[p2] = candSin[p1] - sinP2;
 8002c7e:	4a20      	ldr	r2, [pc, #128]	; (8002d00 <_Z3FFTi+0x248>)
 8002c80:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	4413      	add	r3, r2
 8002c86:	ed93 7a00 	vldr	s14, [r3]
 8002c8a:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8002c8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c92:	4a1b      	ldr	r2, [pc, #108]	; (8002d00 <_Z3FFTi+0x248>)
 8002c94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	4413      	add	r3, r2
 8002c9a:	edc3 7a00 	vstr	s15, [r3]
				candCos[p2] = 0;
 8002c9e:	4a1a      	ldr	r2, [pc, #104]	; (8002d08 <_Z3FFTi+0x250>)
 8002ca0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	4413      	add	r3, r2
 8002ca6:	f04f 0200 	mov.w	r2, #0
 8002caa:	601a      	str	r2, [r3, #0]
				candSin[p1] = candSin[p1] + sinP2;
 8002cac:	4a14      	ldr	r2, [pc, #80]	; (8002d00 <_Z3FFTi+0x248>)
 8002cae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	4413      	add	r3, r2
 8002cb4:	ed93 7a00 	vldr	s14, [r3]
 8002cb8:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8002cbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cc0:	4a0f      	ldr	r2, [pc, #60]	; (8002d00 <_Z3FFTi+0x248>)
 8002cc2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	4413      	add	r3, r2
 8002cc8:	edc3 7a00 	vstr	s15, [r3]
				candCos[p1] = 0;
 8002ccc:	4a0e      	ldr	r2, [pc, #56]	; (8002d08 <_Z3FFTi+0x250>)
 8002cce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	4413      	add	r3, r2
 8002cd4:	f04f 0200 	mov.w	r2, #0
 8002cd8:	601a      	str	r2, [r3, #0]
			for (int p1 = 0; p1 < samples; p1 += 2) {
 8002cda:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002cdc:	3302      	adds	r3, #2
 8002cde:	673b      	str	r3, [r7, #112]	; 0x70
 8002ce0:	e7bf      	b.n	8002c62 <_Z3FFTi+0x1aa>
 8002ce2:	bf00      	nop
 8002ce4:	f3af 8000 	nop.w
 8002ce8:	54442d18 	.word	0x54442d18
 8002cec:	401921fb 	.word	0x401921fb
 8002cf0:	54442d18 	.word	0x54442d18
 8002cf4:	400921fb 	.word	0x400921fb
 8002cf8:	20001ac8 	.word	0x20001ac8
 8002cfc:	40700000 	.word	0x40700000
 8002d00:	20001af0 	.word	0x20001af0
 8002d04:	40000800 	.word	0x40000800
 8002d08:	20001ef0 	.word	0x20001ef0
			}
		} else {
			// Step through each value of the W function
			for (int Wx = 0; Wx < node; Wx++) {
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002d10:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002d12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d14:	429a      	cmp	r2, r3
 8002d16:	f280 809a 	bge.w	8002e4e <_Z3FFTi+0x396>
				//float a = Wx * M_PI / node;
				//float c = cos(a);
				//float s = sin(a);

				// faster LUT mode
				int b = std::round(Wx * LUTSIZE / (2 * node));
 8002d1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d1c:	029a      	lsls	r2, r3, #10
 8002d1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	fb92 f3f3 	sdiv	r3, r2, r3
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7ff feae 	bl	8002a88 <_ZSt5roundIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8002d2c:	ec54 3b10 	vmov	r3, r4, d0
 8002d30:	4618      	mov	r0, r3
 8002d32:	4621      	mov	r1, r4
 8002d34:	f7fd feae 	bl	8000a94 <__aeabi_d2iz>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	64fb      	str	r3, [r7, #76]	; 0x4c
				float s = SineLUT[b];
 8002d3c:	4a7c      	ldr	r2, [pc, #496]	; (8002f30 <_Z3FFTi+0x478>)
 8002d3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	4413      	add	r3, r2
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	64bb      	str	r3, [r7, #72]	; 0x48
				float c = SineLUT[b + LUTSIZE / 4 % LUTSIZE];
 8002d48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d4a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002d4e:	4a78      	ldr	r2, [pc, #480]	; (8002f30 <_Z3FFTi+0x478>)
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	4413      	add	r3, r2
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	647b      	str	r3, [r7, #68]	; 0x44

				// replace pairs of nodes with updated values
				for (int p1 = Wx; p1 < samples; p1 += node * 2) {
 8002d58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d5a:	66bb      	str	r3, [r7, #104]	; 0x68
 8002d5c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d5e:	2bff      	cmp	r3, #255	; 0xff
 8002d60:	dc71      	bgt.n	8002e46 <_Z3FFTi+0x38e>
					int p2 = p1 + node;
 8002d62:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002d64:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d66:	4413      	add	r3, r2
 8002d68:	643b      	str	r3, [r7, #64]	; 0x40

					float sinP1 = candSin[p1];
 8002d6a:	4a72      	ldr	r2, [pc, #456]	; (8002f34 <_Z3FFTi+0x47c>)
 8002d6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	4413      	add	r3, r2
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	63fb      	str	r3, [r7, #60]	; 0x3c
					float cosP1 = candCos[p1];
 8002d76:	4a70      	ldr	r2, [pc, #448]	; (8002f38 <_Z3FFTi+0x480>)
 8002d78:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	4413      	add	r3, r2
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	63bb      	str	r3, [r7, #56]	; 0x38

					float sinP2 = candSin[p2];
 8002d82:	4a6c      	ldr	r2, [pc, #432]	; (8002f34 <_Z3FFTi+0x47c>)
 8002d84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	4413      	add	r3, r2
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	637b      	str	r3, [r7, #52]	; 0x34
					float cosP2 = candCos[p2];
 8002d8e:	4a6a      	ldr	r2, [pc, #424]	; (8002f38 <_Z3FFTi+0x480>)
 8002d90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	4413      	add	r3, r2
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	633b      	str	r3, [r7, #48]	; 0x30

					float t1 = c * sinP2 - s * cosP2;
 8002d9a:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002d9e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002da2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002da6:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8002daa:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002dae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002db2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002db6:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
					float t2 = c * cosP2 + s * sinP2;
 8002dba:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002dbe:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002dc2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002dc6:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8002dca:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002dce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dd6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

					candSin[p2] = sinP1 - t1;
 8002dda:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002dde:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002de2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002de6:	4a53      	ldr	r2, [pc, #332]	; (8002f34 <_Z3FFTi+0x47c>)
 8002de8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	4413      	add	r3, r2
 8002dee:	edc3 7a00 	vstr	s15, [r3]
					candCos[p2] = cosP1 - t2;
 8002df2:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002df6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002dfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dfe:	4a4e      	ldr	r2, [pc, #312]	; (8002f38 <_Z3FFTi+0x480>)
 8002e00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	4413      	add	r3, r2
 8002e06:	edc3 7a00 	vstr	s15, [r3]
					candSin[p1] = sinP1 + t1;
 8002e0a:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002e0e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002e12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e16:	4a47      	ldr	r2, [pc, #284]	; (8002f34 <_Z3FFTi+0x47c>)
 8002e18:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	4413      	add	r3, r2
 8002e1e:	edc3 7a00 	vstr	s15, [r3]
					candCos[p1] = cosP1 + t2;
 8002e22:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002e26:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002e2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e2e:	4a42      	ldr	r2, [pc, #264]	; (8002f38 <_Z3FFTi+0x480>)
 8002e30:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	4413      	add	r3, r2
 8002e36:	edc3 7a00 	vstr	s15, [r3]
				for (int p1 = Wx; p1 < samples; p1 += node * 2) {
 8002e3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002e40:	4413      	add	r3, r2
 8002e42:	66bb      	str	r3, [r7, #104]	; 0x68
 8002e44:	e78a      	b.n	8002d5c <_Z3FFTi+0x2a4>
			for (int Wx = 0; Wx < node; Wx++) {
 8002e46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e48:	3301      	adds	r3, #1
 8002e4a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002e4c:	e760      	b.n	8002d10 <_Z3FFTi+0x258>

				}
			}
		}

		node = node * 2;
 8002e4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	677b      	str	r3, [r7, #116]	; 0x74
	while (node < samples) {
 8002e54:	e6fc      	b.n	8002c50 <_Z3FFTi+0x198>
	}

	// Combine sine and cosines to get amplitudes
	int width = OSCWIDTH / (samples / 2);
 8002e56:	2302      	movs	r3, #2
 8002e58:	627b      	str	r3, [r7, #36]	; 0x24
	for (int i = 1; i <= samples / 2; i++) {
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	667b      	str	r3, [r7, #100]	; 0x64
 8002e5e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002e60:	2b80      	cmp	r3, #128	; 0x80
 8002e62:	dc50      	bgt.n	8002f06 <_Z3FFTi+0x44e>

		int left = (i - 1) * width;
 8002e64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002e66:	3b01      	subs	r3, #1
 8002e68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e6a:	fb02 f303 	mul.w	r3, r2, r3
 8002e6e:	623b      	str	r3, [r7, #32]

		//float x = std::sqrt(std::pow(candSin[i], 2) + std::pow(candCos[i], 2));
		float x = QuickHypotenuse(candSin[i], candCos[i]);
 8002e70:	4a30      	ldr	r2, [pc, #192]	; (8002f34 <_Z3FFTi+0x47c>)
 8002e72:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	4413      	add	r3, r2
 8002e78:	edd3 7a00 	vldr	s15, [r3]
 8002e7c:	4a2e      	ldr	r2, [pc, #184]	; (8002f38 <_Z3FFTi+0x480>)
 8002e7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	4413      	add	r3, r2
 8002e84:	ed93 7a00 	vldr	s14, [r3]
 8002e88:	eef0 0a47 	vmov.f32	s1, s14
 8002e8c:	eeb0 0a67 	vmov.f32	s0, s15
 8002e90:	f7ff fd92 	bl	80029b8 <_Z15QuickHypotenuseff>
 8002e94:	ed87 0a07 	vstr	s0, [r7, #28]
		if (x > 64) {
 8002e98:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e9c:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002f3c <_Z3FFTi+0x484>
 8002ea0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ea8:	dd01      	ble.n	8002eae <_Z3FFTi+0x3f6>
			int pause = 1;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	61bb      	str	r3, [r7, #24]
		}
		int top = 239 * (1 - (x / (samples / 2)));
 8002eae:	ed97 7a07 	vldr	s14, [r7, #28]
 8002eb2:	eddf 6a23 	vldr	s13, [pc, #140]	; 8002f40 <_Z3FFTi+0x488>
 8002eb6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002eba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002ebe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ec2:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002f44 <_Z3FFTi+0x48c>
 8002ec6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002eca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ece:	ee17 3a90 	vmov	r3, s15
 8002ed2:	617b      	str	r3, [r7, #20]
		int x1 = left + width;
 8002ed4:	6a3a      	ldr	r2, [r7, #32]
 8002ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed8:	4413      	add	r3, r2
 8002eda:	613b      	str	r3, [r7, #16]

		lcd.ColourFill(left, top, x1, 239, LCD_BLUE);
 8002edc:	6a3b      	ldr	r3, [r7, #32]
 8002ede:	b299      	uxth	r1, r3
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	b29a      	uxth	r2, r3
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	b298      	uxth	r0, r3
 8002ee8:	231f      	movs	r3, #31
 8002eea:	81fb      	strh	r3, [r7, #14]
 8002eec:	f107 030e 	add.w	r3, r7, #14
 8002ef0:	9301      	str	r3, [sp, #4]
 8002ef2:	23ef      	movs	r3, #239	; 0xef
 8002ef4:	9300      	str	r3, [sp, #0]
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	4813      	ldr	r0, [pc, #76]	; (8002f48 <_Z3FFTi+0x490>)
 8002efa:	f7fe fced 	bl	80018d8 <_ZN3Lcd10ColourFillEttttRKt>
	for (int i = 1; i <= samples / 2; i++) {
 8002efe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f00:	3301      	adds	r3, #1
 8002f02:	667b      	str	r3, [r7, #100]	; 0x64
 8002f04:	e7ab      	b.n	8002e5e <_Z3FFTi+0x3a6>

	}
	CP_CAP
 8002f06:	4a11      	ldr	r2, [pc, #68]	; (8002f4c <_Z3FFTi+0x494>)
 8002f08:	4b10      	ldr	r3, [pc, #64]	; (8002f4c <_Z3FFTi+0x494>)
 8002f0a:	881b      	ldrh	r3, [r3, #0]
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	f023 0301 	bic.w	r3, r3, #1
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	8013      	strh	r3, [r2, #0]
 8002f16:	4b0e      	ldr	r3, [pc, #56]	; (8002f50 <_Z3FFTi+0x498>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	041a      	lsls	r2, r3, #16
 8002f1c:	4b0b      	ldr	r3, [pc, #44]	; (8002f4c <_Z3FFTi+0x494>)
 8002f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f20:	4413      	add	r3, r2
 8002f22:	4a0c      	ldr	r2, [pc, #48]	; (8002f54 <_Z3FFTi+0x49c>)
 8002f24:	6013      	str	r3, [r2, #0]

}
 8002f26:	bf00      	nop
 8002f28:	3780      	adds	r7, #128	; 0x80
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f30:	20000ac8 	.word	0x20000ac8
 8002f34:	20001af0 	.word	0x20001af0
 8002f38:	20001ef0 	.word	0x20001ef0
 8002f3c:	42800000 	.word	0x42800000
 8002f40:	43000000 	.word	0x43000000
 8002f44:	436f0000 	.word	0x436f0000
 8002f48:	20001ad0 	.word	0x20001ad0
 8002f4c:	40000800 	.word	0x40000800
 8002f50:	20001ac8 	.word	0x20001ac8
 8002f54:	20001acc 	.word	0x20001acc

08002f58 <main>:



int main(void) {
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b088      	sub	sp, #32
 8002f5c:	af00      	add	r7, sp, #0
	SystemInit();				// Activates floating point coprocessor and resets clock
 8002f5e:	f000 f8a5 	bl	80030ac <SystemInit>
//	SystemClock_Config();		// Configure the clock and PLL - NB Currently done in SystemInit but will need updating for production board
	SystemCoreClockUpdate();	// Update SystemCoreClock (system clock frequency) derived from settings of oscillators, prescalers and PLL
 8002f62:	f000 f8d9 	bl	8003118 <SystemCoreClockUpdate>
	InitCoverageTimer();		// Timer 4 only activated/deactivated when CP_ON/CP_CAP macros are used
 8002f66:	f7ff fadf 	bl	8002528 <_Z17InitCoverageTimerv>

	InitLCDHardware();
 8002f6a:	f7ff f90b 	bl	8002184 <_Z15InitLCDHardwarev>
	InitADC();
 8002f6e:	f7ff f9d9 	bl	8002324 <_Z7InitADCv>

	//Initialize ILI9341 LCD
	lcd.Init();
 8002f72:	4812      	ldr	r0, [pc, #72]	; (8002fbc <main+0x64>)
 8002f74:	f7fd ffc8 	bl	8000f08 <_ZN3Lcd4InitEv>
	lcd.Rotate(LCD_Landscape_Flipped);
 8002f78:	2103      	movs	r1, #3
 8002f7a:	4810      	ldr	r0, [pc, #64]	; (8002fbc <main+0x64>)
 8002f7c:	f7fe fc4e 	bl	800181c <_ZN3Lcd6RotateE17LCD_Orientation_t>
	lcd.ScreenFill(LCD_BLACK);
 8002f80:	2300      	movs	r3, #0
 8002f82:	80bb      	strh	r3, [r7, #4]
 8002f84:	1d3b      	adds	r3, r7, #4
 8002f86:	4619      	mov	r1, r3
 8002f88:	480c      	ldr	r0, [pc, #48]	; (8002fbc <main+0x64>)
 8002f8a:	f7fe fc8b 	bl	80018a4 <_ZN3Lcd10ScreenFillERKt>



	GenerateLUT();
 8002f8e:	f7ff fccb 	bl	8002928 <_Z11GenerateLUTv>

	// Fourier Transform

	//FFT(1);
	while (1) {
		for (int fft = 2; fft < 64; fft++) {
 8002f92:	2302      	movs	r3, #2
 8002f94:	61fb      	str	r3, [r7, #28]
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	2b3f      	cmp	r3, #63	; 0x3f
 8002f9a:	dc06      	bgt.n	8002faa <main+0x52>
			FFT(fft);
 8002f9c:	69f8      	ldr	r0, [r7, #28]
 8002f9e:	f7ff fd8b 	bl	8002ab8 <_Z3FFTi>
		for (int fft = 2; fft < 64; fft++) {
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	61fb      	str	r3, [r7, #28]
 8002fa8:	e7f5      	b.n	8002f96 <main+0x3e>
		}
		lcd.ScreenFill(LCD_BLACK);
 8002faa:	2300      	movs	r3, #0
 8002fac:	80fb      	strh	r3, [r7, #6]
 8002fae:	1dbb      	adds	r3, r7, #6
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	4802      	ldr	r0, [pc, #8]	; (8002fbc <main+0x64>)
 8002fb4:	f7fe fc76 	bl	80018a4 <_ZN3Lcd10ScreenFillERKt>
	}
 8002fb8:	e7eb      	b.n	8002f92 <main+0x3a>
 8002fba:	bf00      	nop
 8002fbc:	20001ad0 	.word	0x20001ad0

08002fc0 <_Z41__static_initialization_and_destruction_0ii>:
			}
		}


	}
}
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d107      	bne.n	8002fe0 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d102      	bne.n	8002fe0 <_Z41__static_initialization_and_destruction_0ii+0x20>
Lcd lcd;
 8002fda:	4803      	ldr	r0, [pc, #12]	; (8002fe8 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8002fdc:	f7ff fac8 	bl	8002570 <_ZN3LcdC1Ev>
}
 8002fe0:	bf00      	nop
 8002fe2:	3708      	adds	r7, #8
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	20001ad0 	.word	0x20001ad0

08002fec <_GLOBAL__sub_I__Z18SystemClock_Configv>:
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002ff4:	2001      	movs	r0, #1
 8002ff6:	f7ff ffe3 	bl	8002fc0 <_Z41__static_initialization_and_destruction_0ii>
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002ffc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003034 <LoopFillZerobss+0x14>
  
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003000:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003002:	e003      	b.n	800300c <LoopCopyDataInit>

08003004 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003004:	4b0c      	ldr	r3, [pc, #48]	; (8003038 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003006:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003008:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800300a:	3104      	adds	r1, #4

0800300c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800300c:	480b      	ldr	r0, [pc, #44]	; (800303c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800300e:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003010:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003012:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003014:	d3f6      	bcc.n	8003004 <CopyDataInit>
  ldr  r2, =_sbss
 8003016:	4a0b      	ldr	r2, [pc, #44]	; (8003044 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003018:	e002      	b.n	8003020 <LoopFillZerobss>

0800301a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800301a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800301c:	f842 3b04 	str.w	r3, [r2], #4

08003020 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003020:	4b09      	ldr	r3, [pc, #36]	; (8003048 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003022:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003024:	d3f9      	bcc.n	800301a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003026:	f000 f841 	bl	80030ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800302a:	f001 fb67 	bl	80046fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800302e:	f7ff ff93 	bl	8002f58 <main>
  bx  lr    
 8003032:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003034:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003038:	08007594 	.word	0x08007594
  ldr  r0, =_sdata
 800303c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003040:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 8003044:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 8003048:	200023a4 	.word	0x200023a4

0800304c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800304c:	e7fe      	b.n	800304c <ADC_IRQHandler>

0800304e <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800304e:	b480      	push	{r7}
 8003050:	af00      	add	r7, sp, #0
}
 8003052:	bf00      	nop
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr

0800305c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8003060:	e7fe      	b.n	8003060 <HardFault_Handler+0x4>

08003062 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003062:	b480      	push	{r7}
 8003064:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8003066:	e7fe      	b.n	8003066 <MemManage_Handler+0x4>

08003068 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800306c:	e7fe      	b.n	800306c <BusFault_Handler+0x4>

0800306e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800306e:	b480      	push	{r7}
 8003070:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8003072:	e7fe      	b.n	8003072 <UsageFault_Handler+0x4>

08003074 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
}
 8003078:	bf00      	nop
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr

08003082 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8003082:	b480      	push	{r7}
 8003084:	af00      	add	r7, sp, #0
}
 8003086:	bf00      	nop
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
}
 8003094:	bf00      	nop
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr

0800309e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800309e:	b480      	push	{r7}
 80030a0:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80030a2:	bf00      	nop
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030b0:	4a16      	ldr	r2, [pc, #88]	; (800310c <SystemInit+0x60>)
 80030b2:	4b16      	ldr	r3, [pc, #88]	; (800310c <SystemInit+0x60>)
 80030b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80030bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80030c0:	4a13      	ldr	r2, [pc, #76]	; (8003110 <SystemInit+0x64>)
 80030c2:	4b13      	ldr	r3, [pc, #76]	; (8003110 <SystemInit+0x64>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f043 0301 	orr.w	r3, r3, #1
 80030ca:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80030cc:	4b10      	ldr	r3, [pc, #64]	; (8003110 <SystemInit+0x64>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80030d2:	4a0f      	ldr	r2, [pc, #60]	; (8003110 <SystemInit+0x64>)
 80030d4:	4b0e      	ldr	r3, [pc, #56]	; (8003110 <SystemInit+0x64>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80030dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030e0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80030e2:	4b0b      	ldr	r3, [pc, #44]	; (8003110 <SystemInit+0x64>)
 80030e4:	4a0b      	ldr	r2, [pc, #44]	; (8003114 <SystemInit+0x68>)
 80030e6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80030e8:	4a09      	ldr	r2, [pc, #36]	; (8003110 <SystemInit+0x64>)
 80030ea:	4b09      	ldr	r3, [pc, #36]	; (8003110 <SystemInit+0x64>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030f2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80030f4:	4b06      	ldr	r3, [pc, #24]	; (8003110 <SystemInit+0x64>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80030fa:	f000 f889 	bl	8003210 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80030fe:	4b03      	ldr	r3, [pc, #12]	; (800310c <SystemInit+0x60>)
 8003100:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003104:	609a      	str	r2, [r3, #8]
#endif
}
 8003106:	bf00      	nop
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	e000ed00 	.word	0xe000ed00
 8003110:	40023800 	.word	0x40023800
 8003114:	24003010 	.word	0x24003010

08003118 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8003118:	b480      	push	{r7}
 800311a:	b087      	sub	sp, #28
 800311c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800311e:	2300      	movs	r3, #0
 8003120:	613b      	str	r3, [r7, #16]
 8003122:	2300      	movs	r3, #0
 8003124:	617b      	str	r3, [r7, #20]
 8003126:	2302      	movs	r3, #2
 8003128:	60fb      	str	r3, [r7, #12]
 800312a:	2300      	movs	r3, #0
 800312c:	60bb      	str	r3, [r7, #8]
 800312e:	2302      	movs	r3, #2
 8003130:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003132:	4b32      	ldr	r3, [pc, #200]	; (80031fc <SystemCoreClockUpdate+0xe4>)
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f003 030c 	and.w	r3, r3, #12
 800313a:	613b      	str	r3, [r7, #16]

  switch (tmp)
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	2b04      	cmp	r3, #4
 8003140:	d007      	beq.n	8003152 <SystemCoreClockUpdate+0x3a>
 8003142:	2b08      	cmp	r3, #8
 8003144:	d009      	beq.n	800315a <SystemCoreClockUpdate+0x42>
 8003146:	2b00      	cmp	r3, #0
 8003148:	d13d      	bne.n	80031c6 <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800314a:	4b2d      	ldr	r3, [pc, #180]	; (8003200 <SystemCoreClockUpdate+0xe8>)
 800314c:	4a2d      	ldr	r2, [pc, #180]	; (8003204 <SystemCoreClockUpdate+0xec>)
 800314e:	601a      	str	r2, [r3, #0]
      break;
 8003150:	e03d      	b.n	80031ce <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8003152:	4b2b      	ldr	r3, [pc, #172]	; (8003200 <SystemCoreClockUpdate+0xe8>)
 8003154:	4a2c      	ldr	r2, [pc, #176]	; (8003208 <SystemCoreClockUpdate+0xf0>)
 8003156:	601a      	str	r2, [r3, #0]
      break;
 8003158:	e039      	b.n	80031ce <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800315a:	4b28      	ldr	r3, [pc, #160]	; (80031fc <SystemCoreClockUpdate+0xe4>)
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	0d9b      	lsrs	r3, r3, #22
 8003160:	f003 0301 	and.w	r3, r3, #1
 8003164:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003166:	4b25      	ldr	r3, [pc, #148]	; (80031fc <SystemCoreClockUpdate+0xe4>)
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800316e:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00c      	beq.n	8003190 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8003176:	4a24      	ldr	r2, [pc, #144]	; (8003208 <SystemCoreClockUpdate+0xf0>)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	fbb2 f3f3 	udiv	r3, r2, r3
 800317e:	4a1f      	ldr	r2, [pc, #124]	; (80031fc <SystemCoreClockUpdate+0xe4>)
 8003180:	6852      	ldr	r2, [r2, #4]
 8003182:	0992      	lsrs	r2, r2, #6
 8003184:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003188:	fb02 f303 	mul.w	r3, r2, r3
 800318c:	617b      	str	r3, [r7, #20]
 800318e:	e00b      	b.n	80031a8 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8003190:	4a1c      	ldr	r2, [pc, #112]	; (8003204 <SystemCoreClockUpdate+0xec>)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	fbb2 f3f3 	udiv	r3, r2, r3
 8003198:	4a18      	ldr	r2, [pc, #96]	; (80031fc <SystemCoreClockUpdate+0xe4>)
 800319a:	6852      	ldr	r2, [r2, #4]
 800319c:	0992      	lsrs	r2, r2, #6
 800319e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031a2:	fb02 f303 	mul.w	r3, r2, r3
 80031a6:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80031a8:	4b14      	ldr	r3, [pc, #80]	; (80031fc <SystemCoreClockUpdate+0xe4>)
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	0c1b      	lsrs	r3, r3, #16
 80031ae:	f003 0303 	and.w	r3, r3, #3
 80031b2:	3301      	adds	r3, #1
 80031b4:	005b      	lsls	r3, r3, #1
 80031b6:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80031b8:	697a      	ldr	r2, [r7, #20]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c0:	4a0f      	ldr	r2, [pc, #60]	; (8003200 <SystemCoreClockUpdate+0xe8>)
 80031c2:	6013      	str	r3, [r2, #0]
      break;
 80031c4:	e003      	b.n	80031ce <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 80031c6:	4b0e      	ldr	r3, [pc, #56]	; (8003200 <SystemCoreClockUpdate+0xe8>)
 80031c8:	4a0e      	ldr	r2, [pc, #56]	; (8003204 <SystemCoreClockUpdate+0xec>)
 80031ca:	601a      	str	r2, [r3, #0]
      break;
 80031cc:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80031ce:	4b0b      	ldr	r3, [pc, #44]	; (80031fc <SystemCoreClockUpdate+0xe4>)
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	091b      	lsrs	r3, r3, #4
 80031d4:	f003 030f 	and.w	r3, r3, #15
 80031d8:	4a0c      	ldr	r2, [pc, #48]	; (800320c <SystemCoreClockUpdate+0xf4>)
 80031da:	5cd3      	ldrb	r3, [r2, r3]
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80031e0:	4b07      	ldr	r3, [pc, #28]	; (8003200 <SystemCoreClockUpdate+0xe8>)
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	fa22 f303 	lsr.w	r3, r2, r3
 80031ea:	4a05      	ldr	r2, [pc, #20]	; (8003200 <SystemCoreClockUpdate+0xe8>)
 80031ec:	6013      	str	r3, [r2, #0]
}
 80031ee:	bf00      	nop
 80031f0:	371c      	adds	r7, #28
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	40023800 	.word	0x40023800
 8003200:	20000004 	.word	0x20000004
 8003204:	00f42400 	.word	0x00f42400
 8003208:	007a1200 	.word	0x007a1200
 800320c:	20000008 	.word	0x20000008

08003210 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003216:	2300      	movs	r3, #0
 8003218:	607b      	str	r3, [r7, #4]
 800321a:	2300      	movs	r3, #0
 800321c:	603b      	str	r3, [r7, #0]
                   (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

#else /* PLL_SOURCE_HSE_BYPASS or PLL_SOURCE_HSE */

  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800321e:	4a36      	ldr	r2, [pc, #216]	; (80032f8 <SetSysClock+0xe8>)
 8003220:	4b35      	ldr	r3, [pc, #212]	; (80032f8 <SetSysClock+0xe8>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003228:	6013      	str	r3, [r2, #0]
  RCC->CR |= ((uint32_t)RCC_CR_HSEBYP);
#endif   /* PLL_SOURCE_HSE_BYPASS */
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800322a:	4b33      	ldr	r3, [pc, #204]	; (80032f8 <SetSysClock+0xe8>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003232:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	3301      	adds	r3, #1
 8003238:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d103      	bne.n	8003248 <SetSysClock+0x38>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003246:	d1f0      	bne.n	800322a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003248:	4b2b      	ldr	r3, [pc, #172]	; (80032f8 <SetSysClock+0xe8>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d002      	beq.n	800325a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003254:	2301      	movs	r3, #1
 8003256:	603b      	str	r3, [r7, #0]
 8003258:	e001      	b.n	800325e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800325a:	2300      	movs	r3, #0
 800325c:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	2b01      	cmp	r3, #1
 8003262:	d102      	bne.n	800326a <SetSysClock+0x5a>
  {
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003264:	4b24      	ldr	r3, [pc, #144]	; (80032f8 <SetSysClock+0xe8>)
 8003266:	4a25      	ldr	r2, [pc, #148]	; (80032fc <SetSysClock+0xec>)
 8003268:	605a      	str	r2, [r3, #4]
         configuration. User can add here some code to deal with this error */
  }
#endif /*PLL_SOURCE_HSI*/
  
      /* Select regulator voltage output Scale 1 mode, System frequency up to 180 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800326a:	4a23      	ldr	r2, [pc, #140]	; (80032f8 <SetSysClock+0xe8>)
 800326c:	4b22      	ldr	r3, [pc, #136]	; (80032f8 <SetSysClock+0xe8>)
 800326e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003270:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003274:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8003276:	4a22      	ldr	r2, [pc, #136]	; (8003300 <SetSysClock+0xf0>)
 8003278:	4b21      	ldr	r3, [pc, #132]	; (8003300 <SetSysClock+0xf0>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003280:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8003282:	4a1d      	ldr	r2, [pc, #116]	; (80032f8 <SetSysClock+0xe8>)
 8003284:	4b1c      	ldr	r3, [pc, #112]	; (80032f8 <SetSysClock+0xe8>)
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800328a:	4a1b      	ldr	r2, [pc, #108]	; (80032f8 <SetSysClock+0xe8>)
 800328c:	4b1a      	ldr	r3, [pc, #104]	; (80032f8 <SetSysClock+0xe8>)
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003294:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003296:	4a18      	ldr	r2, [pc, #96]	; (80032f8 <SetSysClock+0xe8>)
 8003298:	4b17      	ldr	r3, [pc, #92]	; (80032f8 <SetSysClock+0xe8>)
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80032a0:	6093      	str	r3, [r2, #8]

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80032a2:	4a15      	ldr	r2, [pc, #84]	; (80032f8 <SetSysClock+0xe8>)
 80032a4:	4b14      	ldr	r3, [pc, #80]	; (80032f8 <SetSysClock+0xe8>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032ac:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80032ae:	bf00      	nop
 80032b0:	4b11      	ldr	r3, [pc, #68]	; (80032f8 <SetSysClock+0xe8>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d0f9      	beq.n	80032b0 <SetSysClock+0xa0>
    {
    }

    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80032bc:	4b11      	ldr	r3, [pc, #68]	; (8003304 <SetSysClock+0xf4>)
 80032be:	f240 7205 	movw	r2, #1797	; 0x705
 80032c2:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80032c4:	4a0c      	ldr	r2, [pc, #48]	; (80032f8 <SetSysClock+0xe8>)
 80032c6:	4b0c      	ldr	r3, [pc, #48]	; (80032f8 <SetSysClock+0xe8>)
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f023 0303 	bic.w	r3, r3, #3
 80032ce:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80032d0:	4a09      	ldr	r2, [pc, #36]	; (80032f8 <SetSysClock+0xe8>)
 80032d2:	4b09      	ldr	r3, [pc, #36]	; (80032f8 <SetSysClock+0xe8>)
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	f043 0302 	orr.w	r3, r3, #2
 80032da:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80032dc:	bf00      	nop
 80032de:	4b06      	ldr	r3, [pc, #24]	; (80032f8 <SetSysClock+0xe8>)
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	f003 030c 	and.w	r3, r3, #12
 80032e6:	2b08      	cmp	r3, #8
 80032e8:	d1f9      	bne.n	80032de <SetSysClock+0xce>
    {
    }
}
 80032ea:	bf00      	nop
 80032ec:	370c      	adds	r7, #12
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	40023800 	.word	0x40023800
 80032fc:	07405a08 	.word	0x07405a08
 8003300:	40007000 	.word	0x40007000
 8003304:	40023c00 	.word	0x40023c00

08003308 <_ZdlPv>:
 8003308:	f001 ba24 	b.w	8004754 <free>

0800330c <_Znwj>:
 800330c:	b510      	push	{r4, lr}
 800330e:	2800      	cmp	r0, #0
 8003310:	bf14      	ite	ne
 8003312:	4604      	movne	r4, r0
 8003314:	2401      	moveq	r4, #1
 8003316:	4620      	mov	r0, r4
 8003318:	f001 fa14 	bl	8004744 <malloc>
 800331c:	b930      	cbnz	r0, 800332c <_Znwj+0x20>
 800331e:	f000 f807 	bl	8003330 <_ZSt15get_new_handlerv>
 8003322:	b908      	cbnz	r0, 8003328 <_Znwj+0x1c>
 8003324:	f001 f9e3 	bl	80046ee <abort>
 8003328:	4780      	blx	r0
 800332a:	e7f4      	b.n	8003316 <_Znwj+0xa>
 800332c:	bd10      	pop	{r4, pc}
	...

08003330 <_ZSt15get_new_handlerv>:
 8003330:	4b02      	ldr	r3, [pc, #8]	; (800333c <_ZSt15get_new_handlerv+0xc>)
 8003332:	6818      	ldr	r0, [r3, #0]
 8003334:	f3bf 8f5b 	dmb	ish
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	200022f0 	.word	0x200022f0

08003340 <_ZSt17__throw_bad_allocv>:
 8003340:	b508      	push	{r3, lr}
 8003342:	f001 f9d4 	bl	80046ee <abort>
	...

08003348 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj>:
 8003348:	4b24      	ldr	r3, [pc, #144]	; (80033dc <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x94>)
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	07d0      	lsls	r0, r2, #31
 800334e:	bf5c      	itt	pl
 8003350:	2201      	movpl	r2, #1
 8003352:	601a      	strpl	r2, [r3, #0]
 8003354:	4b22      	ldr	r3, [pc, #136]	; (80033e0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x98>)
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	07d1      	lsls	r1, r2, #31
 800335a:	bf5c      	itt	pl
 800335c:	2201      	movpl	r2, #1
 800335e:	601a      	strpl	r2, [r3, #0]
 8003360:	4b20      	ldr	r3, [pc, #128]	; (80033e4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x9c>)
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	07d2      	lsls	r2, r2, #31
 8003366:	bf5c      	itt	pl
 8003368:	2201      	movpl	r2, #1
 800336a:	601a      	strpl	r2, [r3, #0]
 800336c:	4b1e      	ldr	r3, [pc, #120]	; (80033e8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa0>)
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	07d0      	lsls	r0, r2, #31
 8003372:	bf5c      	itt	pl
 8003374:	2201      	movpl	r2, #1
 8003376:	601a      	strpl	r2, [r3, #0]
 8003378:	4b1c      	ldr	r3, [pc, #112]	; (80033ec <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa4>)
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	07d1      	lsls	r1, r2, #31
 800337e:	bf5c      	itt	pl
 8003380:	2201      	movpl	r2, #1
 8003382:	601a      	strpl	r2, [r3, #0]
 8003384:	4b1a      	ldr	r3, [pc, #104]	; (80033f0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa8>)
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	07d2      	lsls	r2, r2, #31
 800338a:	bf5c      	itt	pl
 800338c:	2201      	movpl	r2, #1
 800338e:	601a      	strpl	r2, [r3, #0]
 8003390:	4b18      	ldr	r3, [pc, #96]	; (80033f4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xac>)
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	07d0      	lsls	r0, r2, #31
 8003396:	bf5c      	itt	pl
 8003398:	2201      	movpl	r2, #1
 800339a:	601a      	strpl	r2, [r3, #0]
 800339c:	4b16      	ldr	r3, [pc, #88]	; (80033f8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb0>)
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	07d1      	lsls	r1, r2, #31
 80033a2:	bf5c      	itt	pl
 80033a4:	2201      	movpl	r2, #1
 80033a6:	601a      	strpl	r2, [r3, #0]
 80033a8:	4b14      	ldr	r3, [pc, #80]	; (80033fc <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb4>)
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	07d2      	lsls	r2, r2, #31
 80033ae:	bf5c      	itt	pl
 80033b0:	2201      	movpl	r2, #1
 80033b2:	601a      	strpl	r2, [r3, #0]
 80033b4:	4b12      	ldr	r3, [pc, #72]	; (8003400 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb8>)
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	07d0      	lsls	r0, r2, #31
 80033ba:	bf5c      	itt	pl
 80033bc:	2201      	movpl	r2, #1
 80033be:	601a      	strpl	r2, [r3, #0]
 80033c0:	4b10      	ldr	r3, [pc, #64]	; (8003404 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xbc>)
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	07d1      	lsls	r1, r2, #31
 80033c6:	bf5c      	itt	pl
 80033c8:	2201      	movpl	r2, #1
 80033ca:	601a      	strpl	r2, [r3, #0]
 80033cc:	4b0e      	ldr	r3, [pc, #56]	; (8003408 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xc0>)
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	07d2      	lsls	r2, r2, #31
 80033d2:	bf5c      	itt	pl
 80033d4:	2201      	movpl	r2, #1
 80033d6:	601a      	strpl	r2, [r3, #0]
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	20002320 	.word	0x20002320
 80033e0:	2000231c 	.word	0x2000231c
 80033e4:	20002318 	.word	0x20002318
 80033e8:	20002314 	.word	0x20002314
 80033ec:	20002310 	.word	0x20002310
 80033f0:	2000230c 	.word	0x2000230c
 80033f4:	20002308 	.word	0x20002308
 80033f8:	20002304 	.word	0x20002304
 80033fc:	20002300 	.word	0x20002300
 8003400:	200022fc 	.word	0x200022fc
 8003404:	200022f8 	.word	0x200022f8
 8003408:	200022f4 	.word	0x200022f4

0800340c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 800340c:	4b18      	ldr	r3, [pc, #96]	; (8003470 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	07d1      	lsls	r1, r2, #31
 8003412:	bf5c      	itt	pl
 8003414:	2201      	movpl	r2, #1
 8003416:	601a      	strpl	r2, [r3, #0]
 8003418:	4b16      	ldr	r3, [pc, #88]	; (8003474 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	07d2      	lsls	r2, r2, #31
 800341e:	bf5c      	itt	pl
 8003420:	2201      	movpl	r2, #1
 8003422:	601a      	strpl	r2, [r3, #0]
 8003424:	4b14      	ldr	r3, [pc, #80]	; (8003478 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	07d0      	lsls	r0, r2, #31
 800342a:	bf5c      	itt	pl
 800342c:	2201      	movpl	r2, #1
 800342e:	601a      	strpl	r2, [r3, #0]
 8003430:	4b12      	ldr	r3, [pc, #72]	; (800347c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	07d1      	lsls	r1, r2, #31
 8003436:	bf5c      	itt	pl
 8003438:	2201      	movpl	r2, #1
 800343a:	601a      	strpl	r2, [r3, #0]
 800343c:	4b10      	ldr	r3, [pc, #64]	; (8003480 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	07d2      	lsls	r2, r2, #31
 8003442:	bf5c      	itt	pl
 8003444:	2201      	movpl	r2, #1
 8003446:	601a      	strpl	r2, [r3, #0]
 8003448:	4b0e      	ldr	r3, [pc, #56]	; (8003484 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	07d0      	lsls	r0, r2, #31
 800344e:	bf5c      	itt	pl
 8003450:	2201      	movpl	r2, #1
 8003452:	601a      	strpl	r2, [r3, #0]
 8003454:	4b0c      	ldr	r3, [pc, #48]	; (8003488 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	07d1      	lsls	r1, r2, #31
 800345a:	bf5c      	itt	pl
 800345c:	2201      	movpl	r2, #1
 800345e:	601a      	strpl	r2, [r3, #0]
 8003460:	4b0a      	ldr	r3, [pc, #40]	; (800348c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	07d2      	lsls	r2, r2, #31
 8003466:	bf5c      	itt	pl
 8003468:	2201      	movpl	r2, #1
 800346a:	601a      	strpl	r2, [r3, #0]
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	20002340 	.word	0x20002340
 8003474:	2000233c 	.word	0x2000233c
 8003478:	20002338 	.word	0x20002338
 800347c:	20002334 	.word	0x20002334
 8003480:	20002330 	.word	0x20002330
 8003484:	2000232c 	.word	0x2000232c
 8003488:	20002328 	.word	0x20002328
 800348c:	20002324 	.word	0x20002324

08003490 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj>:
 8003490:	4b24      	ldr	r3, [pc, #144]	; (8003524 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x94>)
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	07d0      	lsls	r0, r2, #31
 8003496:	bf5c      	itt	pl
 8003498:	2201      	movpl	r2, #1
 800349a:	601a      	strpl	r2, [r3, #0]
 800349c:	4b22      	ldr	r3, [pc, #136]	; (8003528 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x98>)
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	07d1      	lsls	r1, r2, #31
 80034a2:	bf5c      	itt	pl
 80034a4:	2201      	movpl	r2, #1
 80034a6:	601a      	strpl	r2, [r3, #0]
 80034a8:	4b20      	ldr	r3, [pc, #128]	; (800352c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x9c>)
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	07d2      	lsls	r2, r2, #31
 80034ae:	bf5c      	itt	pl
 80034b0:	2201      	movpl	r2, #1
 80034b2:	601a      	strpl	r2, [r3, #0]
 80034b4:	4b1e      	ldr	r3, [pc, #120]	; (8003530 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa0>)
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	07d0      	lsls	r0, r2, #31
 80034ba:	bf5c      	itt	pl
 80034bc:	2201      	movpl	r2, #1
 80034be:	601a      	strpl	r2, [r3, #0]
 80034c0:	4b1c      	ldr	r3, [pc, #112]	; (8003534 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa4>)
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	07d1      	lsls	r1, r2, #31
 80034c6:	bf5c      	itt	pl
 80034c8:	2201      	movpl	r2, #1
 80034ca:	601a      	strpl	r2, [r3, #0]
 80034cc:	4b1a      	ldr	r3, [pc, #104]	; (8003538 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa8>)
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	07d2      	lsls	r2, r2, #31
 80034d2:	bf5c      	itt	pl
 80034d4:	2201      	movpl	r2, #1
 80034d6:	601a      	strpl	r2, [r3, #0]
 80034d8:	4b18      	ldr	r3, [pc, #96]	; (800353c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xac>)
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	07d0      	lsls	r0, r2, #31
 80034de:	bf5c      	itt	pl
 80034e0:	2201      	movpl	r2, #1
 80034e2:	601a      	strpl	r2, [r3, #0]
 80034e4:	4b16      	ldr	r3, [pc, #88]	; (8003540 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb0>)
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	07d1      	lsls	r1, r2, #31
 80034ea:	bf5c      	itt	pl
 80034ec:	2201      	movpl	r2, #1
 80034ee:	601a      	strpl	r2, [r3, #0]
 80034f0:	4b14      	ldr	r3, [pc, #80]	; (8003544 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb4>)
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	07d2      	lsls	r2, r2, #31
 80034f6:	bf5c      	itt	pl
 80034f8:	2201      	movpl	r2, #1
 80034fa:	601a      	strpl	r2, [r3, #0]
 80034fc:	4b12      	ldr	r3, [pc, #72]	; (8003548 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb8>)
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	07d0      	lsls	r0, r2, #31
 8003502:	bf5c      	itt	pl
 8003504:	2201      	movpl	r2, #1
 8003506:	601a      	strpl	r2, [r3, #0]
 8003508:	4b10      	ldr	r3, [pc, #64]	; (800354c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xbc>)
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	07d1      	lsls	r1, r2, #31
 800350e:	bf5c      	itt	pl
 8003510:	2201      	movpl	r2, #1
 8003512:	601a      	strpl	r2, [r3, #0]
 8003514:	4b0e      	ldr	r3, [pc, #56]	; (8003550 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xc0>)
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	07d2      	lsls	r2, r2, #31
 800351a:	bf5c      	itt	pl
 800351c:	2201      	movpl	r2, #1
 800351e:	601a      	strpl	r2, [r3, #0]
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	20002370 	.word	0x20002370
 8003528:	2000236c 	.word	0x2000236c
 800352c:	20002368 	.word	0x20002368
 8003530:	20002364 	.word	0x20002364
 8003534:	20002360 	.word	0x20002360
 8003538:	2000235c 	.word	0x2000235c
 800353c:	20002358 	.word	0x20002358
 8003540:	20002354 	.word	0x20002354
 8003544:	20002350 	.word	0x20002350
 8003548:	2000234c 	.word	0x2000234c
 800354c:	20002348 	.word	0x20002348
 8003550:	20002344 	.word	0x20002344

08003554 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 8003554:	4b18      	ldr	r3, [pc, #96]	; (80035b8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	07d1      	lsls	r1, r2, #31
 800355a:	bf5c      	itt	pl
 800355c:	2201      	movpl	r2, #1
 800355e:	601a      	strpl	r2, [r3, #0]
 8003560:	4b16      	ldr	r3, [pc, #88]	; (80035bc <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	07d2      	lsls	r2, r2, #31
 8003566:	bf5c      	itt	pl
 8003568:	2201      	movpl	r2, #1
 800356a:	601a      	strpl	r2, [r3, #0]
 800356c:	4b14      	ldr	r3, [pc, #80]	; (80035c0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	07d0      	lsls	r0, r2, #31
 8003572:	bf5c      	itt	pl
 8003574:	2201      	movpl	r2, #1
 8003576:	601a      	strpl	r2, [r3, #0]
 8003578:	4b12      	ldr	r3, [pc, #72]	; (80035c4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	07d1      	lsls	r1, r2, #31
 800357e:	bf5c      	itt	pl
 8003580:	2201      	movpl	r2, #1
 8003582:	601a      	strpl	r2, [r3, #0]
 8003584:	4b10      	ldr	r3, [pc, #64]	; (80035c8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	07d2      	lsls	r2, r2, #31
 800358a:	bf5c      	itt	pl
 800358c:	2201      	movpl	r2, #1
 800358e:	601a      	strpl	r2, [r3, #0]
 8003590:	4b0e      	ldr	r3, [pc, #56]	; (80035cc <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	07d0      	lsls	r0, r2, #31
 8003596:	bf5c      	itt	pl
 8003598:	2201      	movpl	r2, #1
 800359a:	601a      	strpl	r2, [r3, #0]
 800359c:	4b0c      	ldr	r3, [pc, #48]	; (80035d0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	07d1      	lsls	r1, r2, #31
 80035a2:	bf5c      	itt	pl
 80035a4:	2201      	movpl	r2, #1
 80035a6:	601a      	strpl	r2, [r3, #0]
 80035a8:	4b0a      	ldr	r3, [pc, #40]	; (80035d4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	07d2      	lsls	r2, r2, #31
 80035ae:	bf5c      	itt	pl
 80035b0:	2201      	movpl	r2, #1
 80035b2:	601a      	strpl	r2, [r3, #0]
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	20002390 	.word	0x20002390
 80035bc:	2000238c 	.word	0x2000238c
 80035c0:	20002388 	.word	0x20002388
 80035c4:	20002384 	.word	0x20002384
 80035c8:	20002380 	.word	0x20002380
 80035cc:	2000237c 	.word	0x2000237c
 80035d0:	20002378 	.word	0x20002378
 80035d4:	20002374 	.word	0x20002374

080035d8 <round>:
 80035d8:	ec51 0b10 	vmov	r0, r1, d0
 80035dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035de:	f3c1 550a 	ubfx	r5, r1, #20, #11
 80035e2:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 80035e6:	2c13      	cmp	r4, #19
 80035e8:	460b      	mov	r3, r1
 80035ea:	460f      	mov	r7, r1
 80035ec:	dc17      	bgt.n	800361e <round+0x46>
 80035ee:	2c00      	cmp	r4, #0
 80035f0:	da09      	bge.n	8003606 <round+0x2e>
 80035f2:	3401      	adds	r4, #1
 80035f4:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 80035f8:	d103      	bne.n	8003602 <round+0x2a>
 80035fa:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80035fe:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8003602:	2100      	movs	r1, #0
 8003604:	e028      	b.n	8003658 <round+0x80>
 8003606:	4a16      	ldr	r2, [pc, #88]	; (8003660 <round+0x88>)
 8003608:	4122      	asrs	r2, r4
 800360a:	4211      	tst	r1, r2
 800360c:	d100      	bne.n	8003610 <round+0x38>
 800360e:	b180      	cbz	r0, 8003632 <round+0x5a>
 8003610:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003614:	4123      	asrs	r3, r4
 8003616:	443b      	add	r3, r7
 8003618:	ea23 0302 	bic.w	r3, r3, r2
 800361c:	e7f1      	b.n	8003602 <round+0x2a>
 800361e:	2c33      	cmp	r4, #51	; 0x33
 8003620:	dd0a      	ble.n	8003638 <round+0x60>
 8003622:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8003626:	d104      	bne.n	8003632 <round+0x5a>
 8003628:	ee10 2a10 	vmov	r2, s0
 800362c:	460b      	mov	r3, r1
 800362e:	f7fc fde5 	bl	80001fc <__adddf3>
 8003632:	ec41 0b10 	vmov	d0, r0, r1
 8003636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003638:	f2a5 4213 	subw	r2, r5, #1043	; 0x413
 800363c:	f04f 35ff 	mov.w	r5, #4294967295
 8003640:	40d5      	lsrs	r5, r2
 8003642:	4228      	tst	r0, r5
 8003644:	d0f5      	beq.n	8003632 <round+0x5a>
 8003646:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800364a:	2201      	movs	r2, #1
 800364c:	40a2      	lsls	r2, r4
 800364e:	1812      	adds	r2, r2, r0
 8003650:	bf28      	it	cs
 8003652:	3301      	addcs	r3, #1
 8003654:	ea22 0105 	bic.w	r1, r2, r5
 8003658:	4608      	mov	r0, r1
 800365a:	4619      	mov	r1, r3
 800365c:	e7e9      	b.n	8003632 <round+0x5a>
 800365e:	bf00      	nop
 8003660:	000fffff 	.word	0x000fffff
 8003664:	00000000 	.word	0x00000000

08003668 <sin>:
 8003668:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800366a:	ec51 0b10 	vmov	r0, r1, d0
 800366e:	4a20      	ldr	r2, [pc, #128]	; (80036f0 <sin+0x88>)
 8003670:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003674:	4293      	cmp	r3, r2
 8003676:	dc07      	bgt.n	8003688 <sin+0x20>
 8003678:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 80036e8 <sin+0x80>
 800367c:	2000      	movs	r0, #0
 800367e:	f000 fe67 	bl	8004350 <__kernel_sin>
 8003682:	ec51 0b10 	vmov	r0, r1, d0
 8003686:	e007      	b.n	8003698 <sin+0x30>
 8003688:	4a1a      	ldr	r2, [pc, #104]	; (80036f4 <sin+0x8c>)
 800368a:	4293      	cmp	r3, r2
 800368c:	dd09      	ble.n	80036a2 <sin+0x3a>
 800368e:	ee10 2a10 	vmov	r2, s0
 8003692:	460b      	mov	r3, r1
 8003694:	f7fc fdb0 	bl	80001f8 <__aeabi_dsub>
 8003698:	ec41 0b10 	vmov	d0, r0, r1
 800369c:	b005      	add	sp, #20
 800369e:	f85d fb04 	ldr.w	pc, [sp], #4
 80036a2:	4668      	mov	r0, sp
 80036a4:	f000 f828 	bl	80036f8 <__ieee754_rem_pio2>
 80036a8:	f000 0003 	and.w	r0, r0, #3
 80036ac:	2801      	cmp	r0, #1
 80036ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 80036b2:	ed9d 0b00 	vldr	d0, [sp]
 80036b6:	d004      	beq.n	80036c2 <sin+0x5a>
 80036b8:	2802      	cmp	r0, #2
 80036ba:	d005      	beq.n	80036c8 <sin+0x60>
 80036bc:	b970      	cbnz	r0, 80036dc <sin+0x74>
 80036be:	2001      	movs	r0, #1
 80036c0:	e7dd      	b.n	800367e <sin+0x16>
 80036c2:	f000 fa0d 	bl	8003ae0 <__kernel_cos>
 80036c6:	e7dc      	b.n	8003682 <sin+0x1a>
 80036c8:	2001      	movs	r0, #1
 80036ca:	f000 fe41 	bl	8004350 <__kernel_sin>
 80036ce:	ec53 2b10 	vmov	r2, r3, d0
 80036d2:	ee10 0a10 	vmov	r0, s0
 80036d6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80036da:	e7dd      	b.n	8003698 <sin+0x30>
 80036dc:	f000 fa00 	bl	8003ae0 <__kernel_cos>
 80036e0:	e7f5      	b.n	80036ce <sin+0x66>
 80036e2:	bf00      	nop
 80036e4:	f3af 8000 	nop.w
	...
 80036f0:	3fe921fb 	.word	0x3fe921fb
 80036f4:	7fefffff 	.word	0x7fefffff

080036f8 <__ieee754_rem_pio2>:
 80036f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036fc:	ec57 6b10 	vmov	r6, r7, d0
 8003700:	4bc3      	ldr	r3, [pc, #780]	; (8003a10 <__ieee754_rem_pio2+0x318>)
 8003702:	b08d      	sub	sp, #52	; 0x34
 8003704:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8003708:	4598      	cmp	r8, r3
 800370a:	4604      	mov	r4, r0
 800370c:	9704      	str	r7, [sp, #16]
 800370e:	dc07      	bgt.n	8003720 <__ieee754_rem_pio2+0x28>
 8003710:	2200      	movs	r2, #0
 8003712:	2300      	movs	r3, #0
 8003714:	ed84 0b00 	vstr	d0, [r4]
 8003718:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800371c:	2500      	movs	r5, #0
 800371e:	e027      	b.n	8003770 <__ieee754_rem_pio2+0x78>
 8003720:	4bbc      	ldr	r3, [pc, #752]	; (8003a14 <__ieee754_rem_pio2+0x31c>)
 8003722:	4598      	cmp	r8, r3
 8003724:	dc75      	bgt.n	8003812 <__ieee754_rem_pio2+0x11a>
 8003726:	9b04      	ldr	r3, [sp, #16]
 8003728:	4dbb      	ldr	r5, [pc, #748]	; (8003a18 <__ieee754_rem_pio2+0x320>)
 800372a:	2b00      	cmp	r3, #0
 800372c:	ee10 0a10 	vmov	r0, s0
 8003730:	a3a9      	add	r3, pc, #676	; (adr r3, 80039d8 <__ieee754_rem_pio2+0x2e0>)
 8003732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003736:	4639      	mov	r1, r7
 8003738:	dd36      	ble.n	80037a8 <__ieee754_rem_pio2+0xb0>
 800373a:	f7fc fd5d 	bl	80001f8 <__aeabi_dsub>
 800373e:	45a8      	cmp	r8, r5
 8003740:	4606      	mov	r6, r0
 8003742:	460f      	mov	r7, r1
 8003744:	d018      	beq.n	8003778 <__ieee754_rem_pio2+0x80>
 8003746:	a3a6      	add	r3, pc, #664	; (adr r3, 80039e0 <__ieee754_rem_pio2+0x2e8>)
 8003748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800374c:	f7fc fd54 	bl	80001f8 <__aeabi_dsub>
 8003750:	4602      	mov	r2, r0
 8003752:	460b      	mov	r3, r1
 8003754:	e9c4 2300 	strd	r2, r3, [r4]
 8003758:	4630      	mov	r0, r6
 800375a:	4639      	mov	r1, r7
 800375c:	f7fc fd4c 	bl	80001f8 <__aeabi_dsub>
 8003760:	a39f      	add	r3, pc, #636	; (adr r3, 80039e0 <__ieee754_rem_pio2+0x2e8>)
 8003762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003766:	f7fc fd47 	bl	80001f8 <__aeabi_dsub>
 800376a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800376e:	2501      	movs	r5, #1
 8003770:	4628      	mov	r0, r5
 8003772:	b00d      	add	sp, #52	; 0x34
 8003774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003778:	a39b      	add	r3, pc, #620	; (adr r3, 80039e8 <__ieee754_rem_pio2+0x2f0>)
 800377a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800377e:	f7fc fd3b 	bl	80001f8 <__aeabi_dsub>
 8003782:	a39b      	add	r3, pc, #620	; (adr r3, 80039f0 <__ieee754_rem_pio2+0x2f8>)
 8003784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003788:	4606      	mov	r6, r0
 800378a:	460f      	mov	r7, r1
 800378c:	f7fc fd34 	bl	80001f8 <__aeabi_dsub>
 8003790:	4602      	mov	r2, r0
 8003792:	460b      	mov	r3, r1
 8003794:	e9c4 2300 	strd	r2, r3, [r4]
 8003798:	4630      	mov	r0, r6
 800379a:	4639      	mov	r1, r7
 800379c:	f7fc fd2c 	bl	80001f8 <__aeabi_dsub>
 80037a0:	a393      	add	r3, pc, #588	; (adr r3, 80039f0 <__ieee754_rem_pio2+0x2f8>)
 80037a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a6:	e7de      	b.n	8003766 <__ieee754_rem_pio2+0x6e>
 80037a8:	f7fc fd28 	bl	80001fc <__adddf3>
 80037ac:	45a8      	cmp	r8, r5
 80037ae:	4606      	mov	r6, r0
 80037b0:	460f      	mov	r7, r1
 80037b2:	d016      	beq.n	80037e2 <__ieee754_rem_pio2+0xea>
 80037b4:	a38a      	add	r3, pc, #552	; (adr r3, 80039e0 <__ieee754_rem_pio2+0x2e8>)
 80037b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ba:	f7fc fd1f 	bl	80001fc <__adddf3>
 80037be:	4602      	mov	r2, r0
 80037c0:	460b      	mov	r3, r1
 80037c2:	e9c4 2300 	strd	r2, r3, [r4]
 80037c6:	4630      	mov	r0, r6
 80037c8:	4639      	mov	r1, r7
 80037ca:	f7fc fd15 	bl	80001f8 <__aeabi_dsub>
 80037ce:	a384      	add	r3, pc, #528	; (adr r3, 80039e0 <__ieee754_rem_pio2+0x2e8>)
 80037d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037d4:	f7fc fd12 	bl	80001fc <__adddf3>
 80037d8:	f04f 35ff 	mov.w	r5, #4294967295
 80037dc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80037e0:	e7c6      	b.n	8003770 <__ieee754_rem_pio2+0x78>
 80037e2:	a381      	add	r3, pc, #516	; (adr r3, 80039e8 <__ieee754_rem_pio2+0x2f0>)
 80037e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e8:	f7fc fd08 	bl	80001fc <__adddf3>
 80037ec:	a380      	add	r3, pc, #512	; (adr r3, 80039f0 <__ieee754_rem_pio2+0x2f8>)
 80037ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f2:	4606      	mov	r6, r0
 80037f4:	460f      	mov	r7, r1
 80037f6:	f7fc fd01 	bl	80001fc <__adddf3>
 80037fa:	4602      	mov	r2, r0
 80037fc:	460b      	mov	r3, r1
 80037fe:	e9c4 2300 	strd	r2, r3, [r4]
 8003802:	4630      	mov	r0, r6
 8003804:	4639      	mov	r1, r7
 8003806:	f7fc fcf7 	bl	80001f8 <__aeabi_dsub>
 800380a:	a379      	add	r3, pc, #484	; (adr r3, 80039f0 <__ieee754_rem_pio2+0x2f8>)
 800380c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003810:	e7e0      	b.n	80037d4 <__ieee754_rem_pio2+0xdc>
 8003812:	4b82      	ldr	r3, [pc, #520]	; (8003a1c <__ieee754_rem_pio2+0x324>)
 8003814:	4598      	cmp	r8, r3
 8003816:	f300 80d0 	bgt.w	80039ba <__ieee754_rem_pio2+0x2c2>
 800381a:	f000 fe53 	bl	80044c4 <fabs>
 800381e:	ec57 6b10 	vmov	r6, r7, d0
 8003822:	ee10 0a10 	vmov	r0, s0
 8003826:	a374      	add	r3, pc, #464	; (adr r3, 80039f8 <__ieee754_rem_pio2+0x300>)
 8003828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800382c:	4639      	mov	r1, r7
 800382e:	f7fc fe97 	bl	8000560 <__aeabi_dmul>
 8003832:	2200      	movs	r2, #0
 8003834:	4b7a      	ldr	r3, [pc, #488]	; (8003a20 <__ieee754_rem_pio2+0x328>)
 8003836:	f7fc fce1 	bl	80001fc <__adddf3>
 800383a:	f7fd f92b 	bl	8000a94 <__aeabi_d2iz>
 800383e:	4605      	mov	r5, r0
 8003840:	f7fc fe28 	bl	8000494 <__aeabi_i2d>
 8003844:	a364      	add	r3, pc, #400	; (adr r3, 80039d8 <__ieee754_rem_pio2+0x2e0>)
 8003846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800384e:	f7fc fe87 	bl	8000560 <__aeabi_dmul>
 8003852:	4602      	mov	r2, r0
 8003854:	460b      	mov	r3, r1
 8003856:	4630      	mov	r0, r6
 8003858:	4639      	mov	r1, r7
 800385a:	f7fc fccd 	bl	80001f8 <__aeabi_dsub>
 800385e:	a360      	add	r3, pc, #384	; (adr r3, 80039e0 <__ieee754_rem_pio2+0x2e8>)
 8003860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003864:	4682      	mov	sl, r0
 8003866:	468b      	mov	fp, r1
 8003868:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800386c:	f7fc fe78 	bl	8000560 <__aeabi_dmul>
 8003870:	2d1f      	cmp	r5, #31
 8003872:	4606      	mov	r6, r0
 8003874:	460f      	mov	r7, r1
 8003876:	dc2a      	bgt.n	80038ce <__ieee754_rem_pio2+0x1d6>
 8003878:	1e6a      	subs	r2, r5, #1
 800387a:	4b6a      	ldr	r3, [pc, #424]	; (8003a24 <__ieee754_rem_pio2+0x32c>)
 800387c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003880:	4598      	cmp	r8, r3
 8003882:	d024      	beq.n	80038ce <__ieee754_rem_pio2+0x1d6>
 8003884:	4632      	mov	r2, r6
 8003886:	463b      	mov	r3, r7
 8003888:	4650      	mov	r0, sl
 800388a:	4659      	mov	r1, fp
 800388c:	f7fc fcb4 	bl	80001f8 <__aeabi_dsub>
 8003890:	e9c4 0100 	strd	r0, r1, [r4]
 8003894:	e9d4 8900 	ldrd	r8, r9, [r4]
 8003898:	4650      	mov	r0, sl
 800389a:	4642      	mov	r2, r8
 800389c:	464b      	mov	r3, r9
 800389e:	4659      	mov	r1, fp
 80038a0:	f7fc fcaa 	bl	80001f8 <__aeabi_dsub>
 80038a4:	463b      	mov	r3, r7
 80038a6:	4632      	mov	r2, r6
 80038a8:	f7fc fca6 	bl	80001f8 <__aeabi_dsub>
 80038ac:	9b04      	ldr	r3, [sp, #16]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80038b4:	f6bf af5c 	bge.w	8003770 <__ieee754_rem_pio2+0x78>
 80038b8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80038bc:	6063      	str	r3, [r4, #4]
 80038be:	f8c4 8000 	str.w	r8, [r4]
 80038c2:	60a0      	str	r0, [r4, #8]
 80038c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80038c8:	60e3      	str	r3, [r4, #12]
 80038ca:	426d      	negs	r5, r5
 80038cc:	e750      	b.n	8003770 <__ieee754_rem_pio2+0x78>
 80038ce:	4632      	mov	r2, r6
 80038d0:	463b      	mov	r3, r7
 80038d2:	4650      	mov	r0, sl
 80038d4:	4659      	mov	r1, fp
 80038d6:	f7fc fc8f 	bl	80001f8 <__aeabi_dsub>
 80038da:	ea4f 5228 	mov.w	r2, r8, asr #20
 80038de:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	2b10      	cmp	r3, #16
 80038e6:	e9c4 0100 	strd	r0, r1, [r4]
 80038ea:	9205      	str	r2, [sp, #20]
 80038ec:	ddd2      	ble.n	8003894 <__ieee754_rem_pio2+0x19c>
 80038ee:	a33e      	add	r3, pc, #248	; (adr r3, 80039e8 <__ieee754_rem_pio2+0x2f0>)
 80038f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80038f8:	f7fc fe32 	bl	8000560 <__aeabi_dmul>
 80038fc:	4606      	mov	r6, r0
 80038fe:	460f      	mov	r7, r1
 8003900:	4602      	mov	r2, r0
 8003902:	460b      	mov	r3, r1
 8003904:	4650      	mov	r0, sl
 8003906:	4659      	mov	r1, fp
 8003908:	f7fc fc76 	bl	80001f8 <__aeabi_dsub>
 800390c:	4602      	mov	r2, r0
 800390e:	460b      	mov	r3, r1
 8003910:	4680      	mov	r8, r0
 8003912:	4689      	mov	r9, r1
 8003914:	4650      	mov	r0, sl
 8003916:	4659      	mov	r1, fp
 8003918:	f7fc fc6e 	bl	80001f8 <__aeabi_dsub>
 800391c:	4632      	mov	r2, r6
 800391e:	463b      	mov	r3, r7
 8003920:	f7fc fc6a 	bl	80001f8 <__aeabi_dsub>
 8003924:	a332      	add	r3, pc, #200	; (adr r3, 80039f0 <__ieee754_rem_pio2+0x2f8>)
 8003926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392a:	4606      	mov	r6, r0
 800392c:	460f      	mov	r7, r1
 800392e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003932:	f7fc fe15 	bl	8000560 <__aeabi_dmul>
 8003936:	4632      	mov	r2, r6
 8003938:	463b      	mov	r3, r7
 800393a:	f7fc fc5d 	bl	80001f8 <__aeabi_dsub>
 800393e:	4602      	mov	r2, r0
 8003940:	460b      	mov	r3, r1
 8003942:	4606      	mov	r6, r0
 8003944:	460f      	mov	r7, r1
 8003946:	4640      	mov	r0, r8
 8003948:	4649      	mov	r1, r9
 800394a:	f7fc fc55 	bl	80001f8 <__aeabi_dsub>
 800394e:	9a05      	ldr	r2, [sp, #20]
 8003950:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b31      	cmp	r3, #49	; 0x31
 8003958:	e9c4 0100 	strd	r0, r1, [r4]
 800395c:	dd2a      	ble.n	80039b4 <__ieee754_rem_pio2+0x2bc>
 800395e:	a328      	add	r3, pc, #160	; (adr r3, 8003a00 <__ieee754_rem_pio2+0x308>)
 8003960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003964:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003968:	f7fc fdfa 	bl	8000560 <__aeabi_dmul>
 800396c:	4606      	mov	r6, r0
 800396e:	460f      	mov	r7, r1
 8003970:	4602      	mov	r2, r0
 8003972:	460b      	mov	r3, r1
 8003974:	4640      	mov	r0, r8
 8003976:	4649      	mov	r1, r9
 8003978:	f7fc fc3e 	bl	80001f8 <__aeabi_dsub>
 800397c:	4602      	mov	r2, r0
 800397e:	460b      	mov	r3, r1
 8003980:	4682      	mov	sl, r0
 8003982:	468b      	mov	fp, r1
 8003984:	4640      	mov	r0, r8
 8003986:	4649      	mov	r1, r9
 8003988:	f7fc fc36 	bl	80001f8 <__aeabi_dsub>
 800398c:	4632      	mov	r2, r6
 800398e:	463b      	mov	r3, r7
 8003990:	f7fc fc32 	bl	80001f8 <__aeabi_dsub>
 8003994:	a31c      	add	r3, pc, #112	; (adr r3, 8003a08 <__ieee754_rem_pio2+0x310>)
 8003996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800399a:	4606      	mov	r6, r0
 800399c:	460f      	mov	r7, r1
 800399e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80039a2:	f7fc fddd 	bl	8000560 <__aeabi_dmul>
 80039a6:	4632      	mov	r2, r6
 80039a8:	463b      	mov	r3, r7
 80039aa:	f7fc fc25 	bl	80001f8 <__aeabi_dsub>
 80039ae:	4606      	mov	r6, r0
 80039b0:	460f      	mov	r7, r1
 80039b2:	e767      	b.n	8003884 <__ieee754_rem_pio2+0x18c>
 80039b4:	46c2      	mov	sl, r8
 80039b6:	46cb      	mov	fp, r9
 80039b8:	e76c      	b.n	8003894 <__ieee754_rem_pio2+0x19c>
 80039ba:	4b1b      	ldr	r3, [pc, #108]	; (8003a28 <__ieee754_rem_pio2+0x330>)
 80039bc:	4598      	cmp	r8, r3
 80039be:	dd35      	ble.n	8003a2c <__ieee754_rem_pio2+0x334>
 80039c0:	ee10 2a10 	vmov	r2, s0
 80039c4:	463b      	mov	r3, r7
 80039c6:	4630      	mov	r0, r6
 80039c8:	4639      	mov	r1, r7
 80039ca:	f7fc fc15 	bl	80001f8 <__aeabi_dsub>
 80039ce:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80039d2:	e9c4 0100 	strd	r0, r1, [r4]
 80039d6:	e6a1      	b.n	800371c <__ieee754_rem_pio2+0x24>
 80039d8:	54400000 	.word	0x54400000
 80039dc:	3ff921fb 	.word	0x3ff921fb
 80039e0:	1a626331 	.word	0x1a626331
 80039e4:	3dd0b461 	.word	0x3dd0b461
 80039e8:	1a600000 	.word	0x1a600000
 80039ec:	3dd0b461 	.word	0x3dd0b461
 80039f0:	2e037073 	.word	0x2e037073
 80039f4:	3ba3198a 	.word	0x3ba3198a
 80039f8:	6dc9c883 	.word	0x6dc9c883
 80039fc:	3fe45f30 	.word	0x3fe45f30
 8003a00:	2e000000 	.word	0x2e000000
 8003a04:	3ba3198a 	.word	0x3ba3198a
 8003a08:	252049c1 	.word	0x252049c1
 8003a0c:	397b839a 	.word	0x397b839a
 8003a10:	3fe921fb 	.word	0x3fe921fb
 8003a14:	4002d97b 	.word	0x4002d97b
 8003a18:	3ff921fb 	.word	0x3ff921fb
 8003a1c:	413921fb 	.word	0x413921fb
 8003a20:	3fe00000 	.word	0x3fe00000
 8003a24:	08007340 	.word	0x08007340
 8003a28:	7fefffff 	.word	0x7fefffff
 8003a2c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8003a30:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8003a34:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8003a38:	4630      	mov	r0, r6
 8003a3a:	460f      	mov	r7, r1
 8003a3c:	f7fd f82a 	bl	8000a94 <__aeabi_d2iz>
 8003a40:	f7fc fd28 	bl	8000494 <__aeabi_i2d>
 8003a44:	4602      	mov	r2, r0
 8003a46:	460b      	mov	r3, r1
 8003a48:	4630      	mov	r0, r6
 8003a4a:	4639      	mov	r1, r7
 8003a4c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003a50:	f7fc fbd2 	bl	80001f8 <__aeabi_dsub>
 8003a54:	2200      	movs	r2, #0
 8003a56:	4b1f      	ldr	r3, [pc, #124]	; (8003ad4 <__ieee754_rem_pio2+0x3dc>)
 8003a58:	f7fc fd82 	bl	8000560 <__aeabi_dmul>
 8003a5c:	460f      	mov	r7, r1
 8003a5e:	4606      	mov	r6, r0
 8003a60:	f7fd f818 	bl	8000a94 <__aeabi_d2iz>
 8003a64:	f7fc fd16 	bl	8000494 <__aeabi_i2d>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	460b      	mov	r3, r1
 8003a6c:	4630      	mov	r0, r6
 8003a6e:	4639      	mov	r1, r7
 8003a70:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003a74:	f7fc fbc0 	bl	80001f8 <__aeabi_dsub>
 8003a78:	2200      	movs	r2, #0
 8003a7a:	4b16      	ldr	r3, [pc, #88]	; (8003ad4 <__ieee754_rem_pio2+0x3dc>)
 8003a7c:	f7fc fd70 	bl	8000560 <__aeabi_dmul>
 8003a80:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003a84:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8003a88:	f04f 0803 	mov.w	r8, #3
 8003a8c:	2600      	movs	r6, #0
 8003a8e:	2700      	movs	r7, #0
 8003a90:	4632      	mov	r2, r6
 8003a92:	463b      	mov	r3, r7
 8003a94:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8003a98:	f108 3aff 	add.w	sl, r8, #4294967295
 8003a9c:	f7fc ffc8 	bl	8000a30 <__aeabi_dcmpeq>
 8003aa0:	b9b0      	cbnz	r0, 8003ad0 <__ieee754_rem_pio2+0x3d8>
 8003aa2:	4b0d      	ldr	r3, [pc, #52]	; (8003ad8 <__ieee754_rem_pio2+0x3e0>)
 8003aa4:	9301      	str	r3, [sp, #4]
 8003aa6:	2302      	movs	r3, #2
 8003aa8:	9300      	str	r3, [sp, #0]
 8003aaa:	462a      	mov	r2, r5
 8003aac:	4643      	mov	r3, r8
 8003aae:	4621      	mov	r1, r4
 8003ab0:	a806      	add	r0, sp, #24
 8003ab2:	f000 f8fd 	bl	8003cb0 <__kernel_rem_pio2>
 8003ab6:	9b04      	ldr	r3, [sp, #16]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	4605      	mov	r5, r0
 8003abc:	f6bf ae58 	bge.w	8003770 <__ieee754_rem_pio2+0x78>
 8003ac0:	6863      	ldr	r3, [r4, #4]
 8003ac2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003ac6:	6063      	str	r3, [r4, #4]
 8003ac8:	68e3      	ldr	r3, [r4, #12]
 8003aca:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003ace:	e6fb      	b.n	80038c8 <__ieee754_rem_pio2+0x1d0>
 8003ad0:	46d0      	mov	r8, sl
 8003ad2:	e7dd      	b.n	8003a90 <__ieee754_rem_pio2+0x398>
 8003ad4:	41700000 	.word	0x41700000
 8003ad8:	080073c0 	.word	0x080073c0
 8003adc:	00000000 	.word	0x00000000

08003ae0 <__kernel_cos>:
 8003ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ae4:	ec59 8b10 	vmov	r8, r9, d0
 8003ae8:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 8003aec:	b085      	sub	sp, #20
 8003aee:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8003af2:	ed8d 1b00 	vstr	d1, [sp]
 8003af6:	da07      	bge.n	8003b08 <__kernel_cos+0x28>
 8003af8:	ee10 0a10 	vmov	r0, s0
 8003afc:	4649      	mov	r1, r9
 8003afe:	f7fc ffc9 	bl	8000a94 <__aeabi_d2iz>
 8003b02:	2800      	cmp	r0, #0
 8003b04:	f000 80aa 	beq.w	8003c5c <__kernel_cos+0x17c>
 8003b08:	4642      	mov	r2, r8
 8003b0a:	464b      	mov	r3, r9
 8003b0c:	4640      	mov	r0, r8
 8003b0e:	4649      	mov	r1, r9
 8003b10:	f7fc fd26 	bl	8000560 <__aeabi_dmul>
 8003b14:	a359      	add	r3, pc, #356	; (adr r3, 8003c7c <__kernel_cos+0x19c>)
 8003b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b1a:	4604      	mov	r4, r0
 8003b1c:	460d      	mov	r5, r1
 8003b1e:	f7fc fd1f 	bl	8000560 <__aeabi_dmul>
 8003b22:	a358      	add	r3, pc, #352	; (adr r3, 8003c84 <__kernel_cos+0x1a4>)
 8003b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b28:	f7fc fb68 	bl	80001fc <__adddf3>
 8003b2c:	4622      	mov	r2, r4
 8003b2e:	462b      	mov	r3, r5
 8003b30:	f7fc fd16 	bl	8000560 <__aeabi_dmul>
 8003b34:	a355      	add	r3, pc, #340	; (adr r3, 8003c8c <__kernel_cos+0x1ac>)
 8003b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b3a:	f7fc fb5d 	bl	80001f8 <__aeabi_dsub>
 8003b3e:	4622      	mov	r2, r4
 8003b40:	462b      	mov	r3, r5
 8003b42:	f7fc fd0d 	bl	8000560 <__aeabi_dmul>
 8003b46:	a353      	add	r3, pc, #332	; (adr r3, 8003c94 <__kernel_cos+0x1b4>)
 8003b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b4c:	f7fc fb56 	bl	80001fc <__adddf3>
 8003b50:	4622      	mov	r2, r4
 8003b52:	462b      	mov	r3, r5
 8003b54:	f7fc fd04 	bl	8000560 <__aeabi_dmul>
 8003b58:	a350      	add	r3, pc, #320	; (adr r3, 8003c9c <__kernel_cos+0x1bc>)
 8003b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b5e:	f7fc fb4b 	bl	80001f8 <__aeabi_dsub>
 8003b62:	4622      	mov	r2, r4
 8003b64:	462b      	mov	r3, r5
 8003b66:	f7fc fcfb 	bl	8000560 <__aeabi_dmul>
 8003b6a:	a34e      	add	r3, pc, #312	; (adr r3, 8003ca4 <__kernel_cos+0x1c4>)
 8003b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b70:	f7fc fb44 	bl	80001fc <__adddf3>
 8003b74:	462b      	mov	r3, r5
 8003b76:	4622      	mov	r2, r4
 8003b78:	f7fc fcf2 	bl	8000560 <__aeabi_dmul>
 8003b7c:	4b3a      	ldr	r3, [pc, #232]	; (8003c68 <__kernel_cos+0x188>)
 8003b7e:	429f      	cmp	r7, r3
 8003b80:	4682      	mov	sl, r0
 8003b82:	468b      	mov	fp, r1
 8003b84:	dc2c      	bgt.n	8003be0 <__kernel_cos+0x100>
 8003b86:	2200      	movs	r2, #0
 8003b88:	4b38      	ldr	r3, [pc, #224]	; (8003c6c <__kernel_cos+0x18c>)
 8003b8a:	4620      	mov	r0, r4
 8003b8c:	4629      	mov	r1, r5
 8003b8e:	f7fc fce7 	bl	8000560 <__aeabi_dmul>
 8003b92:	4652      	mov	r2, sl
 8003b94:	4606      	mov	r6, r0
 8003b96:	460f      	mov	r7, r1
 8003b98:	465b      	mov	r3, fp
 8003b9a:	4620      	mov	r0, r4
 8003b9c:	4629      	mov	r1, r5
 8003b9e:	f7fc fcdf 	bl	8000560 <__aeabi_dmul>
 8003ba2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003ba6:	4604      	mov	r4, r0
 8003ba8:	460d      	mov	r5, r1
 8003baa:	4640      	mov	r0, r8
 8003bac:	4649      	mov	r1, r9
 8003bae:	f7fc fcd7 	bl	8000560 <__aeabi_dmul>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	460b      	mov	r3, r1
 8003bb6:	4620      	mov	r0, r4
 8003bb8:	4629      	mov	r1, r5
 8003bba:	f7fc fb1d 	bl	80001f8 <__aeabi_dsub>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	460b      	mov	r3, r1
 8003bc2:	4630      	mov	r0, r6
 8003bc4:	4639      	mov	r1, r7
 8003bc6:	f7fc fb17 	bl	80001f8 <__aeabi_dsub>
 8003bca:	460b      	mov	r3, r1
 8003bcc:	4928      	ldr	r1, [pc, #160]	; (8003c70 <__kernel_cos+0x190>)
 8003bce:	4602      	mov	r2, r0
 8003bd0:	2000      	movs	r0, #0
 8003bd2:	f7fc fb11 	bl	80001f8 <__aeabi_dsub>
 8003bd6:	ec41 0b10 	vmov	d0, r0, r1
 8003bda:	b005      	add	sp, #20
 8003bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003be0:	4b24      	ldr	r3, [pc, #144]	; (8003c74 <__kernel_cos+0x194>)
 8003be2:	4923      	ldr	r1, [pc, #140]	; (8003c70 <__kernel_cos+0x190>)
 8003be4:	429f      	cmp	r7, r3
 8003be6:	bfd7      	itett	le
 8003be8:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 8003bec:	4f22      	ldrgt	r7, [pc, #136]	; (8003c78 <__kernel_cos+0x198>)
 8003bee:	2200      	movle	r2, #0
 8003bf0:	4616      	movle	r6, r2
 8003bf2:	bfd4      	ite	le
 8003bf4:	461f      	movle	r7, r3
 8003bf6:	2600      	movgt	r6, #0
 8003bf8:	4632      	mov	r2, r6
 8003bfa:	463b      	mov	r3, r7
 8003bfc:	2000      	movs	r0, #0
 8003bfe:	f7fc fafb 	bl	80001f8 <__aeabi_dsub>
 8003c02:	2200      	movs	r2, #0
 8003c04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003c08:	4b18      	ldr	r3, [pc, #96]	; (8003c6c <__kernel_cos+0x18c>)
 8003c0a:	4620      	mov	r0, r4
 8003c0c:	4629      	mov	r1, r5
 8003c0e:	f7fc fca7 	bl	8000560 <__aeabi_dmul>
 8003c12:	4632      	mov	r2, r6
 8003c14:	463b      	mov	r3, r7
 8003c16:	f7fc faef 	bl	80001f8 <__aeabi_dsub>
 8003c1a:	4652      	mov	r2, sl
 8003c1c:	4606      	mov	r6, r0
 8003c1e:	460f      	mov	r7, r1
 8003c20:	465b      	mov	r3, fp
 8003c22:	4620      	mov	r0, r4
 8003c24:	4629      	mov	r1, r5
 8003c26:	f7fc fc9b 	bl	8000560 <__aeabi_dmul>
 8003c2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003c2e:	4604      	mov	r4, r0
 8003c30:	460d      	mov	r5, r1
 8003c32:	4640      	mov	r0, r8
 8003c34:	4649      	mov	r1, r9
 8003c36:	f7fc fc93 	bl	8000560 <__aeabi_dmul>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	460b      	mov	r3, r1
 8003c3e:	4620      	mov	r0, r4
 8003c40:	4629      	mov	r1, r5
 8003c42:	f7fc fad9 	bl	80001f8 <__aeabi_dsub>
 8003c46:	4602      	mov	r2, r0
 8003c48:	460b      	mov	r3, r1
 8003c4a:	4630      	mov	r0, r6
 8003c4c:	4639      	mov	r1, r7
 8003c4e:	f7fc fad3 	bl	80001f8 <__aeabi_dsub>
 8003c52:	4602      	mov	r2, r0
 8003c54:	460b      	mov	r3, r1
 8003c56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c5a:	e7ba      	b.n	8003bd2 <__kernel_cos+0xf2>
 8003c5c:	2000      	movs	r0, #0
 8003c5e:	4904      	ldr	r1, [pc, #16]	; (8003c70 <__kernel_cos+0x190>)
 8003c60:	e7b9      	b.n	8003bd6 <__kernel_cos+0xf6>
 8003c62:	bf00      	nop
 8003c64:	f3af 8000 	nop.w
 8003c68:	3fd33332 	.word	0x3fd33332
 8003c6c:	3fe00000 	.word	0x3fe00000
 8003c70:	3ff00000 	.word	0x3ff00000
 8003c74:	3fe90000 	.word	0x3fe90000
 8003c78:	3fd20000 	.word	0x3fd20000
 8003c7c:	be8838d4 	.word	0xbe8838d4
 8003c80:	bda8fae9 	.word	0xbda8fae9
 8003c84:	bdb4b1c4 	.word	0xbdb4b1c4
 8003c88:	3e21ee9e 	.word	0x3e21ee9e
 8003c8c:	809c52ad 	.word	0x809c52ad
 8003c90:	3e927e4f 	.word	0x3e927e4f
 8003c94:	19cb1590 	.word	0x19cb1590
 8003c98:	3efa01a0 	.word	0x3efa01a0
 8003c9c:	16c15177 	.word	0x16c15177
 8003ca0:	3f56c16c 	.word	0x3f56c16c
 8003ca4:	5555554c 	.word	0x5555554c
 8003ca8:	3fa55555 	.word	0x3fa55555
 8003cac:	00000000 	.word	0x00000000

08003cb0 <__kernel_rem_pio2>:
 8003cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cb4:	ed2d 8b02 	vpush	{d8}
 8003cb8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8003cbc:	1ed4      	subs	r4, r2, #3
 8003cbe:	9306      	str	r3, [sp, #24]
 8003cc0:	9102      	str	r1, [sp, #8]
 8003cc2:	4bc3      	ldr	r3, [pc, #780]	; (8003fd0 <__kernel_rem_pio2+0x320>)
 8003cc4:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8003cc6:	9009      	str	r0, [sp, #36]	; 0x24
 8003cc8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003ccc:	9300      	str	r3, [sp, #0]
 8003cce:	9b06      	ldr	r3, [sp, #24]
 8003cd0:	3b01      	subs	r3, #1
 8003cd2:	9304      	str	r3, [sp, #16]
 8003cd4:	2318      	movs	r3, #24
 8003cd6:	fb94 f4f3 	sdiv	r4, r4, r3
 8003cda:	f06f 0317 	mvn.w	r3, #23
 8003cde:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8003ce2:	fb04 3303 	mla	r3, r4, r3, r3
 8003ce6:	eb03 0a02 	add.w	sl, r3, r2
 8003cea:	9b00      	ldr	r3, [sp, #0]
 8003cec:	9a04      	ldr	r2, [sp, #16]
 8003cee:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8003fc0 <__kernel_rem_pio2+0x310>
 8003cf2:	eb03 0802 	add.w	r8, r3, r2
 8003cf6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8003cf8:	1aa7      	subs	r7, r4, r2
 8003cfa:	ae20      	add	r6, sp, #128	; 0x80
 8003cfc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8003d00:	2500      	movs	r5, #0
 8003d02:	4545      	cmp	r5, r8
 8003d04:	dd13      	ble.n	8003d2e <__kernel_rem_pio2+0x7e>
 8003d06:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8003fc0 <__kernel_rem_pio2+0x310>
 8003d0a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8003d0e:	2600      	movs	r6, #0
 8003d10:	9b00      	ldr	r3, [sp, #0]
 8003d12:	429e      	cmp	r6, r3
 8003d14:	dc32      	bgt.n	8003d7c <__kernel_rem_pio2+0xcc>
 8003d16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d18:	9303      	str	r3, [sp, #12]
 8003d1a:	9b06      	ldr	r3, [sp, #24]
 8003d1c:	199d      	adds	r5, r3, r6
 8003d1e:	ab20      	add	r3, sp, #128	; 0x80
 8003d20:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8003d24:	9308      	str	r3, [sp, #32]
 8003d26:	ec59 8b18 	vmov	r8, r9, d8
 8003d2a:	2700      	movs	r7, #0
 8003d2c:	e01f      	b.n	8003d6e <__kernel_rem_pio2+0xbe>
 8003d2e:	42ef      	cmn	r7, r5
 8003d30:	d407      	bmi.n	8003d42 <__kernel_rem_pio2+0x92>
 8003d32:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8003d36:	f7fc fbad 	bl	8000494 <__aeabi_i2d>
 8003d3a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003d3e:	3501      	adds	r5, #1
 8003d40:	e7df      	b.n	8003d02 <__kernel_rem_pio2+0x52>
 8003d42:	ec51 0b18 	vmov	r0, r1, d8
 8003d46:	e7f8      	b.n	8003d3a <__kernel_rem_pio2+0x8a>
 8003d48:	9908      	ldr	r1, [sp, #32]
 8003d4a:	9d03      	ldr	r5, [sp, #12]
 8003d4c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8003d50:	9108      	str	r1, [sp, #32]
 8003d52:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8003d56:	9503      	str	r5, [sp, #12]
 8003d58:	f7fc fc02 	bl	8000560 <__aeabi_dmul>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	460b      	mov	r3, r1
 8003d60:	4640      	mov	r0, r8
 8003d62:	4649      	mov	r1, r9
 8003d64:	f7fc fa4a 	bl	80001fc <__adddf3>
 8003d68:	3701      	adds	r7, #1
 8003d6a:	4680      	mov	r8, r0
 8003d6c:	4689      	mov	r9, r1
 8003d6e:	9b04      	ldr	r3, [sp, #16]
 8003d70:	429f      	cmp	r7, r3
 8003d72:	dde9      	ble.n	8003d48 <__kernel_rem_pio2+0x98>
 8003d74:	e8eb 8902 	strd	r8, r9, [fp], #8
 8003d78:	3601      	adds	r6, #1
 8003d7a:	e7c9      	b.n	8003d10 <__kernel_rem_pio2+0x60>
 8003d7c:	9b00      	ldr	r3, [sp, #0]
 8003d7e:	9f00      	ldr	r7, [sp, #0]
 8003d80:	aa0c      	add	r2, sp, #48	; 0x30
 8003d82:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003d86:	930b      	str	r3, [sp, #44]	; 0x2c
 8003d88:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8003d8a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003d8e:	930a      	str	r3, [sp, #40]	; 0x28
 8003d90:	ab98      	add	r3, sp, #608	; 0x260
 8003d92:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 8003d96:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003d9a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003d9e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8003da2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003da6:	9308      	str	r3, [sp, #32]
 8003da8:	9a08      	ldr	r2, [sp, #32]
 8003daa:	ab98      	add	r3, sp, #608	; 0x260
 8003dac:	4413      	add	r3, r2
 8003dae:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 8003db2:	2600      	movs	r6, #0
 8003db4:	1bbb      	subs	r3, r7, r6
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	dc77      	bgt.n	8003eaa <__kernel_rem_pio2+0x1fa>
 8003dba:	ec49 8b10 	vmov	d0, r8, r9
 8003dbe:	4650      	mov	r0, sl
 8003dc0:	f000 fc0e 	bl	80045e0 <scalbn>
 8003dc4:	ec55 4b10 	vmov	r4, r5, d0
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8003dce:	ee10 0a10 	vmov	r0, s0
 8003dd2:	4629      	mov	r1, r5
 8003dd4:	f7fc fbc4 	bl	8000560 <__aeabi_dmul>
 8003dd8:	ec41 0b10 	vmov	d0, r0, r1
 8003ddc:	f000 fb7c 	bl	80044d8 <floor>
 8003de0:	2200      	movs	r2, #0
 8003de2:	ec51 0b10 	vmov	r0, r1, d0
 8003de6:	4b7b      	ldr	r3, [pc, #492]	; (8003fd4 <__kernel_rem_pio2+0x324>)
 8003de8:	f7fc fbba 	bl	8000560 <__aeabi_dmul>
 8003dec:	4602      	mov	r2, r0
 8003dee:	460b      	mov	r3, r1
 8003df0:	4620      	mov	r0, r4
 8003df2:	4629      	mov	r1, r5
 8003df4:	f7fc fa00 	bl	80001f8 <__aeabi_dsub>
 8003df8:	460d      	mov	r5, r1
 8003dfa:	4604      	mov	r4, r0
 8003dfc:	f7fc fe4a 	bl	8000a94 <__aeabi_d2iz>
 8003e00:	9003      	str	r0, [sp, #12]
 8003e02:	f7fc fb47 	bl	8000494 <__aeabi_i2d>
 8003e06:	4602      	mov	r2, r0
 8003e08:	460b      	mov	r3, r1
 8003e0a:	4620      	mov	r0, r4
 8003e0c:	4629      	mov	r1, r5
 8003e0e:	f7fc f9f3 	bl	80001f8 <__aeabi_dsub>
 8003e12:	f1ba 0f00 	cmp.w	sl, #0
 8003e16:	4680      	mov	r8, r0
 8003e18:	4689      	mov	r9, r1
 8003e1a:	dd6b      	ble.n	8003ef4 <__kernel_rem_pio2+0x244>
 8003e1c:	1e7a      	subs	r2, r7, #1
 8003e1e:	ab0c      	add	r3, sp, #48	; 0x30
 8003e20:	f1ca 0118 	rsb	r1, sl, #24
 8003e24:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8003e28:	9c03      	ldr	r4, [sp, #12]
 8003e2a:	fa40 f301 	asr.w	r3, r0, r1
 8003e2e:	441c      	add	r4, r3
 8003e30:	408b      	lsls	r3, r1
 8003e32:	1ac0      	subs	r0, r0, r3
 8003e34:	ab0c      	add	r3, sp, #48	; 0x30
 8003e36:	9403      	str	r4, [sp, #12]
 8003e38:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8003e3c:	f1ca 0317 	rsb	r3, sl, #23
 8003e40:	fa40 fb03 	asr.w	fp, r0, r3
 8003e44:	f1bb 0f00 	cmp.w	fp, #0
 8003e48:	dd62      	ble.n	8003f10 <__kernel_rem_pio2+0x260>
 8003e4a:	9b03      	ldr	r3, [sp, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	3301      	adds	r3, #1
 8003e50:	9303      	str	r3, [sp, #12]
 8003e52:	4614      	mov	r4, r2
 8003e54:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8003e58:	4297      	cmp	r7, r2
 8003e5a:	f300 8089 	bgt.w	8003f70 <__kernel_rem_pio2+0x2c0>
 8003e5e:	f1ba 0f00 	cmp.w	sl, #0
 8003e62:	dd07      	ble.n	8003e74 <__kernel_rem_pio2+0x1c4>
 8003e64:	f1ba 0f01 	cmp.w	sl, #1
 8003e68:	f000 8096 	beq.w	8003f98 <__kernel_rem_pio2+0x2e8>
 8003e6c:	f1ba 0f02 	cmp.w	sl, #2
 8003e70:	f000 809c 	beq.w	8003fac <__kernel_rem_pio2+0x2fc>
 8003e74:	f1bb 0f02 	cmp.w	fp, #2
 8003e78:	d14a      	bne.n	8003f10 <__kernel_rem_pio2+0x260>
 8003e7a:	4642      	mov	r2, r8
 8003e7c:	464b      	mov	r3, r9
 8003e7e:	2000      	movs	r0, #0
 8003e80:	4955      	ldr	r1, [pc, #340]	; (8003fd8 <__kernel_rem_pio2+0x328>)
 8003e82:	f7fc f9b9 	bl	80001f8 <__aeabi_dsub>
 8003e86:	4680      	mov	r8, r0
 8003e88:	4689      	mov	r9, r1
 8003e8a:	2c00      	cmp	r4, #0
 8003e8c:	d040      	beq.n	8003f10 <__kernel_rem_pio2+0x260>
 8003e8e:	4650      	mov	r0, sl
 8003e90:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8003fc8 <__kernel_rem_pio2+0x318>
 8003e94:	f000 fba4 	bl	80045e0 <scalbn>
 8003e98:	4640      	mov	r0, r8
 8003e9a:	4649      	mov	r1, r9
 8003e9c:	ec53 2b10 	vmov	r2, r3, d0
 8003ea0:	f7fc f9aa 	bl	80001f8 <__aeabi_dsub>
 8003ea4:	4680      	mov	r8, r0
 8003ea6:	4689      	mov	r9, r1
 8003ea8:	e032      	b.n	8003f10 <__kernel_rem_pio2+0x260>
 8003eaa:	2200      	movs	r2, #0
 8003eac:	4b4b      	ldr	r3, [pc, #300]	; (8003fdc <__kernel_rem_pio2+0x32c>)
 8003eae:	4640      	mov	r0, r8
 8003eb0:	4649      	mov	r1, r9
 8003eb2:	f7fc fb55 	bl	8000560 <__aeabi_dmul>
 8003eb6:	f7fc fded 	bl	8000a94 <__aeabi_d2iz>
 8003eba:	f7fc faeb 	bl	8000494 <__aeabi_i2d>
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	4b47      	ldr	r3, [pc, #284]	; (8003fe0 <__kernel_rem_pio2+0x330>)
 8003ec2:	4604      	mov	r4, r0
 8003ec4:	460d      	mov	r5, r1
 8003ec6:	f7fc fb4b 	bl	8000560 <__aeabi_dmul>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	460b      	mov	r3, r1
 8003ece:	4640      	mov	r0, r8
 8003ed0:	4649      	mov	r1, r9
 8003ed2:	f7fc f991 	bl	80001f8 <__aeabi_dsub>
 8003ed6:	f7fc fddd 	bl	8000a94 <__aeabi_d2iz>
 8003eda:	ab0c      	add	r3, sp, #48	; 0x30
 8003edc:	4629      	mov	r1, r5
 8003ede:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8003ee2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8003ee6:	4620      	mov	r0, r4
 8003ee8:	f7fc f988 	bl	80001fc <__adddf3>
 8003eec:	3601      	adds	r6, #1
 8003eee:	4680      	mov	r8, r0
 8003ef0:	4689      	mov	r9, r1
 8003ef2:	e75f      	b.n	8003db4 <__kernel_rem_pio2+0x104>
 8003ef4:	d106      	bne.n	8003f04 <__kernel_rem_pio2+0x254>
 8003ef6:	1e7b      	subs	r3, r7, #1
 8003ef8:	aa0c      	add	r2, sp, #48	; 0x30
 8003efa:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003efe:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8003f02:	e79f      	b.n	8003e44 <__kernel_rem_pio2+0x194>
 8003f04:	2200      	movs	r2, #0
 8003f06:	4b37      	ldr	r3, [pc, #220]	; (8003fe4 <__kernel_rem_pio2+0x334>)
 8003f08:	f7fc fdb0 	bl	8000a6c <__aeabi_dcmpge>
 8003f0c:	bb68      	cbnz	r0, 8003f6a <__kernel_rem_pio2+0x2ba>
 8003f0e:	4683      	mov	fp, r0
 8003f10:	2200      	movs	r2, #0
 8003f12:	2300      	movs	r3, #0
 8003f14:	4640      	mov	r0, r8
 8003f16:	4649      	mov	r1, r9
 8003f18:	f7fc fd8a 	bl	8000a30 <__aeabi_dcmpeq>
 8003f1c:	2800      	cmp	r0, #0
 8003f1e:	f000 80c1 	beq.w	80040a4 <__kernel_rem_pio2+0x3f4>
 8003f22:	1e7c      	subs	r4, r7, #1
 8003f24:	4623      	mov	r3, r4
 8003f26:	2200      	movs	r2, #0
 8003f28:	9900      	ldr	r1, [sp, #0]
 8003f2a:	428b      	cmp	r3, r1
 8003f2c:	da5c      	bge.n	8003fe8 <__kernel_rem_pio2+0x338>
 8003f2e:	2a00      	cmp	r2, #0
 8003f30:	f040 808b 	bne.w	800404a <__kernel_rem_pio2+0x39a>
 8003f34:	2401      	movs	r4, #1
 8003f36:	f06f 0203 	mvn.w	r2, #3
 8003f3a:	fb02 f304 	mul.w	r3, r2, r4
 8003f3e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003f40:	58cb      	ldr	r3, [r1, r3]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d056      	beq.n	8003ff4 <__kernel_rem_pio2+0x344>
 8003f46:	9b08      	ldr	r3, [sp, #32]
 8003f48:	aa98      	add	r2, sp, #608	; 0x260
 8003f4a:	4413      	add	r3, r2
 8003f4c:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 8003f50:	9b06      	ldr	r3, [sp, #24]
 8003f52:	19dd      	adds	r5, r3, r7
 8003f54:	ab20      	add	r3, sp, #128	; 0x80
 8003f56:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8003f5a:	19e3      	adds	r3, r4, r7
 8003f5c:	1c7e      	adds	r6, r7, #1
 8003f5e:	9303      	str	r3, [sp, #12]
 8003f60:	9b03      	ldr	r3, [sp, #12]
 8003f62:	429e      	cmp	r6, r3
 8003f64:	dd48      	ble.n	8003ff8 <__kernel_rem_pio2+0x348>
 8003f66:	461f      	mov	r7, r3
 8003f68:	e712      	b.n	8003d90 <__kernel_rem_pio2+0xe0>
 8003f6a:	f04f 0b02 	mov.w	fp, #2
 8003f6e:	e76c      	b.n	8003e4a <__kernel_rem_pio2+0x19a>
 8003f70:	ab0c      	add	r3, sp, #48	; 0x30
 8003f72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f76:	b94c      	cbnz	r4, 8003f8c <__kernel_rem_pio2+0x2dc>
 8003f78:	b12b      	cbz	r3, 8003f86 <__kernel_rem_pio2+0x2d6>
 8003f7a:	a80c      	add	r0, sp, #48	; 0x30
 8003f7c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8003f80:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8003f84:	2301      	movs	r3, #1
 8003f86:	3201      	adds	r2, #1
 8003f88:	461c      	mov	r4, r3
 8003f8a:	e765      	b.n	8003e58 <__kernel_rem_pio2+0x1a8>
 8003f8c:	a80c      	add	r0, sp, #48	; 0x30
 8003f8e:	1acb      	subs	r3, r1, r3
 8003f90:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8003f94:	4623      	mov	r3, r4
 8003f96:	e7f6      	b.n	8003f86 <__kernel_rem_pio2+0x2d6>
 8003f98:	1e7a      	subs	r2, r7, #1
 8003f9a:	ab0c      	add	r3, sp, #48	; 0x30
 8003f9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fa0:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8003fa4:	a90c      	add	r1, sp, #48	; 0x30
 8003fa6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003faa:	e763      	b.n	8003e74 <__kernel_rem_pio2+0x1c4>
 8003fac:	1e7a      	subs	r2, r7, #1
 8003fae:	ab0c      	add	r3, sp, #48	; 0x30
 8003fb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fb4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8003fb8:	e7f4      	b.n	8003fa4 <__kernel_rem_pio2+0x2f4>
 8003fba:	bf00      	nop
 8003fbc:	f3af 8000 	nop.w
	...
 8003fcc:	3ff00000 	.word	0x3ff00000
 8003fd0:	08007508 	.word	0x08007508
 8003fd4:	40200000 	.word	0x40200000
 8003fd8:	3ff00000 	.word	0x3ff00000
 8003fdc:	3e700000 	.word	0x3e700000
 8003fe0:	41700000 	.word	0x41700000
 8003fe4:	3fe00000 	.word	0x3fe00000
 8003fe8:	a90c      	add	r1, sp, #48	; 0x30
 8003fea:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003fee:	3b01      	subs	r3, #1
 8003ff0:	430a      	orrs	r2, r1
 8003ff2:	e799      	b.n	8003f28 <__kernel_rem_pio2+0x278>
 8003ff4:	3401      	adds	r4, #1
 8003ff6:	e7a0      	b.n	8003f3a <__kernel_rem_pio2+0x28a>
 8003ff8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ffa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8003ffe:	f7fc fa49 	bl	8000494 <__aeabi_i2d>
 8004002:	e8e5 0102 	strd	r0, r1, [r5], #8
 8004006:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004008:	9508      	str	r5, [sp, #32]
 800400a:	461c      	mov	r4, r3
 800400c:	2700      	movs	r7, #0
 800400e:	f04f 0800 	mov.w	r8, #0
 8004012:	f04f 0900 	mov.w	r9, #0
 8004016:	9b04      	ldr	r3, [sp, #16]
 8004018:	429f      	cmp	r7, r3
 800401a:	dd03      	ble.n	8004024 <__kernel_rem_pio2+0x374>
 800401c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8004020:	3601      	adds	r6, #1
 8004022:	e79d      	b.n	8003f60 <__kernel_rem_pio2+0x2b0>
 8004024:	9908      	ldr	r1, [sp, #32]
 8004026:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800402a:	9108      	str	r1, [sp, #32]
 800402c:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8004030:	f7fc fa96 	bl	8000560 <__aeabi_dmul>
 8004034:	4602      	mov	r2, r0
 8004036:	460b      	mov	r3, r1
 8004038:	4640      	mov	r0, r8
 800403a:	4649      	mov	r1, r9
 800403c:	f7fc f8de 	bl	80001fc <__adddf3>
 8004040:	3701      	adds	r7, #1
 8004042:	4680      	mov	r8, r0
 8004044:	4689      	mov	r9, r1
 8004046:	e7e6      	b.n	8004016 <__kernel_rem_pio2+0x366>
 8004048:	3c01      	subs	r4, #1
 800404a:	ab0c      	add	r3, sp, #48	; 0x30
 800404c:	f1aa 0a18 	sub.w	sl, sl, #24
 8004050:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d0f7      	beq.n	8004048 <__kernel_rem_pio2+0x398>
 8004058:	4650      	mov	r0, sl
 800405a:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 8004330 <__kernel_rem_pio2+0x680>
 800405e:	f000 fabf 	bl	80045e0 <scalbn>
 8004062:	00e5      	lsls	r5, r4, #3
 8004064:	ab98      	add	r3, sp, #608	; 0x260
 8004066:	eb03 0905 	add.w	r9, r3, r5
 800406a:	ec57 6b10 	vmov	r6, r7, d0
 800406e:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 8004072:	46a0      	mov	r8, r4
 8004074:	f1b8 0f00 	cmp.w	r8, #0
 8004078:	da4d      	bge.n	8004116 <__kernel_rem_pio2+0x466>
 800407a:	ed9f 8baf 	vldr	d8, [pc, #700]	; 8004338 <__kernel_rem_pio2+0x688>
 800407e:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 8004082:	2300      	movs	r3, #0
 8004084:	9304      	str	r3, [sp, #16]
 8004086:	4657      	mov	r7, sl
 8004088:	9b04      	ldr	r3, [sp, #16]
 800408a:	ebb4 0903 	subs.w	r9, r4, r3
 800408e:	d476      	bmi.n	800417e <__kernel_rem_pio2+0x4ce>
 8004090:	4bab      	ldr	r3, [pc, #684]	; (8004340 <__kernel_rem_pio2+0x690>)
 8004092:	461e      	mov	r6, r3
 8004094:	ab70      	add	r3, sp, #448	; 0x1c0
 8004096:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800409a:	ed8d 8b06 	vstr	d8, [sp, #24]
 800409e:	f04f 0800 	mov.w	r8, #0
 80040a2:	e05e      	b.n	8004162 <__kernel_rem_pio2+0x4b2>
 80040a4:	f1ca 0000 	rsb	r0, sl, #0
 80040a8:	ec49 8b10 	vmov	d0, r8, r9
 80040ac:	f000 fa98 	bl	80045e0 <scalbn>
 80040b0:	ec55 4b10 	vmov	r4, r5, d0
 80040b4:	2200      	movs	r2, #0
 80040b6:	4ba3      	ldr	r3, [pc, #652]	; (8004344 <__kernel_rem_pio2+0x694>)
 80040b8:	ee10 0a10 	vmov	r0, s0
 80040bc:	4629      	mov	r1, r5
 80040be:	f7fc fcd5 	bl	8000a6c <__aeabi_dcmpge>
 80040c2:	b1f8      	cbz	r0, 8004104 <__kernel_rem_pio2+0x454>
 80040c4:	2200      	movs	r2, #0
 80040c6:	4ba0      	ldr	r3, [pc, #640]	; (8004348 <__kernel_rem_pio2+0x698>)
 80040c8:	4620      	mov	r0, r4
 80040ca:	4629      	mov	r1, r5
 80040cc:	f7fc fa48 	bl	8000560 <__aeabi_dmul>
 80040d0:	f7fc fce0 	bl	8000a94 <__aeabi_d2iz>
 80040d4:	4606      	mov	r6, r0
 80040d6:	f7fc f9dd 	bl	8000494 <__aeabi_i2d>
 80040da:	2200      	movs	r2, #0
 80040dc:	4b99      	ldr	r3, [pc, #612]	; (8004344 <__kernel_rem_pio2+0x694>)
 80040de:	f7fc fa3f 	bl	8000560 <__aeabi_dmul>
 80040e2:	460b      	mov	r3, r1
 80040e4:	4602      	mov	r2, r0
 80040e6:	4629      	mov	r1, r5
 80040e8:	4620      	mov	r0, r4
 80040ea:	f7fc f885 	bl	80001f8 <__aeabi_dsub>
 80040ee:	f7fc fcd1 	bl	8000a94 <__aeabi_d2iz>
 80040f2:	1c7c      	adds	r4, r7, #1
 80040f4:	ab0c      	add	r3, sp, #48	; 0x30
 80040f6:	f10a 0a18 	add.w	sl, sl, #24
 80040fa:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80040fe:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 8004102:	e7a9      	b.n	8004058 <__kernel_rem_pio2+0x3a8>
 8004104:	4620      	mov	r0, r4
 8004106:	4629      	mov	r1, r5
 8004108:	f7fc fcc4 	bl	8000a94 <__aeabi_d2iz>
 800410c:	ab0c      	add	r3, sp, #48	; 0x30
 800410e:	463c      	mov	r4, r7
 8004110:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8004114:	e7a0      	b.n	8004058 <__kernel_rem_pio2+0x3a8>
 8004116:	ab0c      	add	r3, sp, #48	; 0x30
 8004118:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800411c:	f7fc f9ba 	bl	8000494 <__aeabi_i2d>
 8004120:	4632      	mov	r2, r6
 8004122:	463b      	mov	r3, r7
 8004124:	f7fc fa1c 	bl	8000560 <__aeabi_dmul>
 8004128:	2200      	movs	r2, #0
 800412a:	e969 0102 	strd	r0, r1, [r9, #-8]!
 800412e:	4b86      	ldr	r3, [pc, #536]	; (8004348 <__kernel_rem_pio2+0x698>)
 8004130:	4630      	mov	r0, r6
 8004132:	4639      	mov	r1, r7
 8004134:	f7fc fa14 	bl	8000560 <__aeabi_dmul>
 8004138:	f108 38ff 	add.w	r8, r8, #4294967295
 800413c:	4606      	mov	r6, r0
 800413e:	460f      	mov	r7, r1
 8004140:	e798      	b.n	8004074 <__kernel_rem_pio2+0x3c4>
 8004142:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8004146:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800414a:	f7fc fa09 	bl	8000560 <__aeabi_dmul>
 800414e:	4602      	mov	r2, r0
 8004150:	460b      	mov	r3, r1
 8004152:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004156:	f7fc f851 	bl	80001fc <__adddf3>
 800415a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800415e:	f108 0801 	add.w	r8, r8, #1
 8004162:	9b00      	ldr	r3, [sp, #0]
 8004164:	4598      	cmp	r8, r3
 8004166:	dc02      	bgt.n	800416e <__kernel_rem_pio2+0x4be>
 8004168:	9b04      	ldr	r3, [sp, #16]
 800416a:	4598      	cmp	r8, r3
 800416c:	dde9      	ble.n	8004142 <__kernel_rem_pio2+0x492>
 800416e:	9b04      	ldr	r3, [sp, #16]
 8004170:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004174:	3301      	adds	r3, #1
 8004176:	ecaa 7b02 	vstmia	sl!, {d7}
 800417a:	9304      	str	r3, [sp, #16]
 800417c:	e784      	b.n	8004088 <__kernel_rem_pio2+0x3d8>
 800417e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8004180:	2b03      	cmp	r3, #3
 8004182:	d85d      	bhi.n	8004240 <__kernel_rem_pio2+0x590>
 8004184:	e8df f003 	tbb	[pc, r3]
 8004188:	0226264b 	.word	0x0226264b
 800418c:	ab98      	add	r3, sp, #608	; 0x260
 800418e:	441d      	add	r5, r3
 8004190:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 8004194:	462e      	mov	r6, r5
 8004196:	46a2      	mov	sl, r4
 8004198:	f1ba 0f00 	cmp.w	sl, #0
 800419c:	dc6e      	bgt.n	800427c <__kernel_rem_pio2+0x5cc>
 800419e:	462e      	mov	r6, r5
 80041a0:	46a2      	mov	sl, r4
 80041a2:	f1ba 0f01 	cmp.w	sl, #1
 80041a6:	f300 808a 	bgt.w	80042be <__kernel_rem_pio2+0x60e>
 80041aa:	2000      	movs	r0, #0
 80041ac:	2100      	movs	r1, #0
 80041ae:	2c01      	cmp	r4, #1
 80041b0:	f300 80a6 	bgt.w	8004300 <__kernel_rem_pio2+0x650>
 80041b4:	f1bb 0f00 	cmp.w	fp, #0
 80041b8:	f040 80a8 	bne.w	800430c <__kernel_rem_pio2+0x65c>
 80041bc:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 80041c0:	9c02      	ldr	r4, [sp, #8]
 80041c2:	e9c4 2300 	strd	r2, r3, [r4]
 80041c6:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 80041ca:	e9c4 0104 	strd	r0, r1, [r4, #16]
 80041ce:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80041d2:	e035      	b.n	8004240 <__kernel_rem_pio2+0x590>
 80041d4:	3508      	adds	r5, #8
 80041d6:	ab48      	add	r3, sp, #288	; 0x120
 80041d8:	441d      	add	r5, r3
 80041da:	4626      	mov	r6, r4
 80041dc:	2000      	movs	r0, #0
 80041de:	2100      	movs	r1, #0
 80041e0:	2e00      	cmp	r6, #0
 80041e2:	da3c      	bge.n	800425e <__kernel_rem_pio2+0x5ae>
 80041e4:	f1bb 0f00 	cmp.w	fp, #0
 80041e8:	d03f      	beq.n	800426a <__kernel_rem_pio2+0x5ba>
 80041ea:	4602      	mov	r2, r0
 80041ec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80041f0:	9d02      	ldr	r5, [sp, #8]
 80041f2:	e9c5 2300 	strd	r2, r3, [r5]
 80041f6:	4602      	mov	r2, r0
 80041f8:	460b      	mov	r3, r1
 80041fa:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80041fe:	f7fb fffb 	bl	80001f8 <__aeabi_dsub>
 8004202:	ae4a      	add	r6, sp, #296	; 0x128
 8004204:	2501      	movs	r5, #1
 8004206:	42ac      	cmp	r4, r5
 8004208:	da32      	bge.n	8004270 <__kernel_rem_pio2+0x5c0>
 800420a:	f1bb 0f00 	cmp.w	fp, #0
 800420e:	d002      	beq.n	8004216 <__kernel_rem_pio2+0x566>
 8004210:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004214:	4619      	mov	r1, r3
 8004216:	9b02      	ldr	r3, [sp, #8]
 8004218:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800421c:	e010      	b.n	8004240 <__kernel_rem_pio2+0x590>
 800421e:	ab98      	add	r3, sp, #608	; 0x260
 8004220:	441d      	add	r5, r3
 8004222:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 8004226:	2000      	movs	r0, #0
 8004228:	2100      	movs	r1, #0
 800422a:	2c00      	cmp	r4, #0
 800422c:	da11      	bge.n	8004252 <__kernel_rem_pio2+0x5a2>
 800422e:	f1bb 0f00 	cmp.w	fp, #0
 8004232:	d002      	beq.n	800423a <__kernel_rem_pio2+0x58a>
 8004234:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004238:	4619      	mov	r1, r3
 800423a:	9b02      	ldr	r3, [sp, #8]
 800423c:	e9c3 0100 	strd	r0, r1, [r3]
 8004240:	9b03      	ldr	r3, [sp, #12]
 8004242:	f003 0007 	and.w	r0, r3, #7
 8004246:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800424a:	ecbd 8b02 	vpop	{d8}
 800424e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004252:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8004256:	f7fb ffd1 	bl	80001fc <__adddf3>
 800425a:	3c01      	subs	r4, #1
 800425c:	e7e5      	b.n	800422a <__kernel_rem_pio2+0x57a>
 800425e:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8004262:	f7fb ffcb 	bl	80001fc <__adddf3>
 8004266:	3e01      	subs	r6, #1
 8004268:	e7ba      	b.n	80041e0 <__kernel_rem_pio2+0x530>
 800426a:	4602      	mov	r2, r0
 800426c:	460b      	mov	r3, r1
 800426e:	e7bf      	b.n	80041f0 <__kernel_rem_pio2+0x540>
 8004270:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8004274:	f7fb ffc2 	bl	80001fc <__adddf3>
 8004278:	3501      	adds	r5, #1
 800427a:	e7c4      	b.n	8004206 <__kernel_rem_pio2+0x556>
 800427c:	ed16 7b02 	vldr	d7, [r6, #-8]
 8004280:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 8004284:	ec53 2b17 	vmov	r2, r3, d7
 8004288:	4640      	mov	r0, r8
 800428a:	4649      	mov	r1, r9
 800428c:	ed8d 7b00 	vstr	d7, [sp]
 8004290:	f7fb ffb4 	bl	80001fc <__adddf3>
 8004294:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004298:	4602      	mov	r2, r0
 800429a:	460b      	mov	r3, r1
 800429c:	4640      	mov	r0, r8
 800429e:	4649      	mov	r1, r9
 80042a0:	f7fb ffaa 	bl	80001f8 <__aeabi_dsub>
 80042a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80042a8:	f7fb ffa8 	bl	80001fc <__adddf3>
 80042ac:	ed9d 7b04 	vldr	d7, [sp, #16]
 80042b0:	e966 0102 	strd	r0, r1, [r6, #-8]!
 80042b4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80042b8:	ed06 7b02 	vstr	d7, [r6, #-8]
 80042bc:	e76c      	b.n	8004198 <__kernel_rem_pio2+0x4e8>
 80042be:	ed16 7b02 	vldr	d7, [r6, #-8]
 80042c2:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 80042c6:	ec53 2b17 	vmov	r2, r3, d7
 80042ca:	4640      	mov	r0, r8
 80042cc:	4649      	mov	r1, r9
 80042ce:	ed8d 7b00 	vstr	d7, [sp]
 80042d2:	f7fb ff93 	bl	80001fc <__adddf3>
 80042d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80042da:	4602      	mov	r2, r0
 80042dc:	460b      	mov	r3, r1
 80042de:	4640      	mov	r0, r8
 80042e0:	4649      	mov	r1, r9
 80042e2:	f7fb ff89 	bl	80001f8 <__aeabi_dsub>
 80042e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80042ea:	f7fb ff87 	bl	80001fc <__adddf3>
 80042ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 80042f2:	e966 0102 	strd	r0, r1, [r6, #-8]!
 80042f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80042fa:	ed06 7b02 	vstr	d7, [r6, #-8]
 80042fe:	e750      	b.n	80041a2 <__kernel_rem_pio2+0x4f2>
 8004300:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8004304:	f7fb ff7a 	bl	80001fc <__adddf3>
 8004308:	3c01      	subs	r4, #1
 800430a:	e750      	b.n	80041ae <__kernel_rem_pio2+0x4fe>
 800430c:	9a02      	ldr	r2, [sp, #8]
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	6013      	str	r3, [r2, #0]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6110      	str	r0, [r2, #16]
 8004316:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800431a:	6053      	str	r3, [r2, #4]
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	6093      	str	r3, [r2, #8]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004326:	60d3      	str	r3, [r2, #12]
 8004328:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800432c:	6153      	str	r3, [r2, #20]
 800432e:	e787      	b.n	8004240 <__kernel_rem_pio2+0x590>
 8004330:	00000000 	.word	0x00000000
 8004334:	3ff00000 	.word	0x3ff00000
	...
 8004340:	080074c8 	.word	0x080074c8
 8004344:	41700000 	.word	0x41700000
 8004348:	3e700000 	.word	0x3e700000
 800434c:	00000000 	.word	0x00000000

08004350 <__kernel_sin>:
 8004350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004354:	ec55 4b10 	vmov	r4, r5, d0
 8004358:	b085      	sub	sp, #20
 800435a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800435e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8004362:	ed8d 1b00 	vstr	d1, [sp]
 8004366:	9002      	str	r0, [sp, #8]
 8004368:	da06      	bge.n	8004378 <__kernel_sin+0x28>
 800436a:	ee10 0a10 	vmov	r0, s0
 800436e:	4629      	mov	r1, r5
 8004370:	f7fc fb90 	bl	8000a94 <__aeabi_d2iz>
 8004374:	2800      	cmp	r0, #0
 8004376:	d051      	beq.n	800441c <__kernel_sin+0xcc>
 8004378:	4622      	mov	r2, r4
 800437a:	462b      	mov	r3, r5
 800437c:	4620      	mov	r0, r4
 800437e:	4629      	mov	r1, r5
 8004380:	f7fc f8ee 	bl	8000560 <__aeabi_dmul>
 8004384:	4682      	mov	sl, r0
 8004386:	468b      	mov	fp, r1
 8004388:	4602      	mov	r2, r0
 800438a:	460b      	mov	r3, r1
 800438c:	4620      	mov	r0, r4
 800438e:	4629      	mov	r1, r5
 8004390:	f7fc f8e6 	bl	8000560 <__aeabi_dmul>
 8004394:	a341      	add	r3, pc, #260	; (adr r3, 800449c <__kernel_sin+0x14c>)
 8004396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800439a:	4680      	mov	r8, r0
 800439c:	4689      	mov	r9, r1
 800439e:	4650      	mov	r0, sl
 80043a0:	4659      	mov	r1, fp
 80043a2:	f7fc f8dd 	bl	8000560 <__aeabi_dmul>
 80043a6:	a33f      	add	r3, pc, #252	; (adr r3, 80044a4 <__kernel_sin+0x154>)
 80043a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ac:	f7fb ff24 	bl	80001f8 <__aeabi_dsub>
 80043b0:	4652      	mov	r2, sl
 80043b2:	465b      	mov	r3, fp
 80043b4:	f7fc f8d4 	bl	8000560 <__aeabi_dmul>
 80043b8:	a33c      	add	r3, pc, #240	; (adr r3, 80044ac <__kernel_sin+0x15c>)
 80043ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043be:	f7fb ff1d 	bl	80001fc <__adddf3>
 80043c2:	4652      	mov	r2, sl
 80043c4:	465b      	mov	r3, fp
 80043c6:	f7fc f8cb 	bl	8000560 <__aeabi_dmul>
 80043ca:	a33a      	add	r3, pc, #232	; (adr r3, 80044b4 <__kernel_sin+0x164>)
 80043cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043d0:	f7fb ff12 	bl	80001f8 <__aeabi_dsub>
 80043d4:	4652      	mov	r2, sl
 80043d6:	465b      	mov	r3, fp
 80043d8:	f7fc f8c2 	bl	8000560 <__aeabi_dmul>
 80043dc:	a337      	add	r3, pc, #220	; (adr r3, 80044bc <__kernel_sin+0x16c>)
 80043de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e2:	f7fb ff0b 	bl	80001fc <__adddf3>
 80043e6:	9b02      	ldr	r3, [sp, #8]
 80043e8:	4606      	mov	r6, r0
 80043ea:	460f      	mov	r7, r1
 80043ec:	b9db      	cbnz	r3, 8004426 <__kernel_sin+0xd6>
 80043ee:	4602      	mov	r2, r0
 80043f0:	460b      	mov	r3, r1
 80043f2:	4650      	mov	r0, sl
 80043f4:	4659      	mov	r1, fp
 80043f6:	f7fc f8b3 	bl	8000560 <__aeabi_dmul>
 80043fa:	a325      	add	r3, pc, #148	; (adr r3, 8004490 <__kernel_sin+0x140>)
 80043fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004400:	f7fb fefa 	bl	80001f8 <__aeabi_dsub>
 8004404:	4642      	mov	r2, r8
 8004406:	464b      	mov	r3, r9
 8004408:	f7fc f8aa 	bl	8000560 <__aeabi_dmul>
 800440c:	4602      	mov	r2, r0
 800440e:	460b      	mov	r3, r1
 8004410:	4620      	mov	r0, r4
 8004412:	4629      	mov	r1, r5
 8004414:	f7fb fef2 	bl	80001fc <__adddf3>
 8004418:	4604      	mov	r4, r0
 800441a:	460d      	mov	r5, r1
 800441c:	ec45 4b10 	vmov	d0, r4, r5
 8004420:	b005      	add	sp, #20
 8004422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004426:	2200      	movs	r2, #0
 8004428:	4b1b      	ldr	r3, [pc, #108]	; (8004498 <__kernel_sin+0x148>)
 800442a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800442e:	f7fc f897 	bl	8000560 <__aeabi_dmul>
 8004432:	4632      	mov	r2, r6
 8004434:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004438:	463b      	mov	r3, r7
 800443a:	4640      	mov	r0, r8
 800443c:	4649      	mov	r1, r9
 800443e:	f7fc f88f 	bl	8000560 <__aeabi_dmul>
 8004442:	4602      	mov	r2, r0
 8004444:	460b      	mov	r3, r1
 8004446:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800444a:	f7fb fed5 	bl	80001f8 <__aeabi_dsub>
 800444e:	4652      	mov	r2, sl
 8004450:	465b      	mov	r3, fp
 8004452:	f7fc f885 	bl	8000560 <__aeabi_dmul>
 8004456:	e9dd 2300 	ldrd	r2, r3, [sp]
 800445a:	f7fb fecd 	bl	80001f8 <__aeabi_dsub>
 800445e:	a30c      	add	r3, pc, #48	; (adr r3, 8004490 <__kernel_sin+0x140>)
 8004460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004464:	4606      	mov	r6, r0
 8004466:	460f      	mov	r7, r1
 8004468:	4640      	mov	r0, r8
 800446a:	4649      	mov	r1, r9
 800446c:	f7fc f878 	bl	8000560 <__aeabi_dmul>
 8004470:	4602      	mov	r2, r0
 8004472:	460b      	mov	r3, r1
 8004474:	4630      	mov	r0, r6
 8004476:	4639      	mov	r1, r7
 8004478:	f7fb fec0 	bl	80001fc <__adddf3>
 800447c:	4602      	mov	r2, r0
 800447e:	460b      	mov	r3, r1
 8004480:	4620      	mov	r0, r4
 8004482:	4629      	mov	r1, r5
 8004484:	f7fb feb8 	bl	80001f8 <__aeabi_dsub>
 8004488:	e7c6      	b.n	8004418 <__kernel_sin+0xc8>
 800448a:	bf00      	nop
 800448c:	f3af 8000 	nop.w
 8004490:	55555549 	.word	0x55555549
 8004494:	3fc55555 	.word	0x3fc55555
 8004498:	3fe00000 	.word	0x3fe00000
 800449c:	5acfd57c 	.word	0x5acfd57c
 80044a0:	3de5d93a 	.word	0x3de5d93a
 80044a4:	8a2b9ceb 	.word	0x8a2b9ceb
 80044a8:	3e5ae5e6 	.word	0x3e5ae5e6
 80044ac:	57b1fe7d 	.word	0x57b1fe7d
 80044b0:	3ec71de3 	.word	0x3ec71de3
 80044b4:	19c161d5 	.word	0x19c161d5
 80044b8:	3f2a01a0 	.word	0x3f2a01a0
 80044bc:	1110f8a6 	.word	0x1110f8a6
 80044c0:	3f811111 	.word	0x3f811111

080044c4 <fabs>:
 80044c4:	ec53 2b10 	vmov	r2, r3, d0
 80044c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80044cc:	ec43 2b10 	vmov	d0, r2, r3
 80044d0:	4770      	bx	lr
 80044d2:	0000      	movs	r0, r0
 80044d4:	0000      	movs	r0, r0
	...

080044d8 <floor>:
 80044d8:	ec51 0b10 	vmov	r0, r1, d0
 80044dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044e0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80044e4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80044e8:	2e13      	cmp	r6, #19
 80044ea:	ee10 8a10 	vmov	r8, s0
 80044ee:	460c      	mov	r4, r1
 80044f0:	ee10 5a10 	vmov	r5, s0
 80044f4:	dc35      	bgt.n	8004562 <floor+0x8a>
 80044f6:	2e00      	cmp	r6, #0
 80044f8:	da17      	bge.n	800452a <floor+0x52>
 80044fa:	a335      	add	r3, pc, #212	; (adr r3, 80045d0 <floor+0xf8>)
 80044fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004500:	f7fb fe7c 	bl	80001fc <__adddf3>
 8004504:	2200      	movs	r2, #0
 8004506:	2300      	movs	r3, #0
 8004508:	f7fc faba 	bl	8000a80 <__aeabi_dcmpgt>
 800450c:	b150      	cbz	r0, 8004524 <floor+0x4c>
 800450e:	2c00      	cmp	r4, #0
 8004510:	da5a      	bge.n	80045c8 <floor+0xf0>
 8004512:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8004516:	ea53 0308 	orrs.w	r3, r3, r8
 800451a:	4b2f      	ldr	r3, [pc, #188]	; (80045d8 <floor+0x100>)
 800451c:	f04f 0500 	mov.w	r5, #0
 8004520:	bf18      	it	ne
 8004522:	461c      	movne	r4, r3
 8004524:	4621      	mov	r1, r4
 8004526:	4628      	mov	r0, r5
 8004528:	e025      	b.n	8004576 <floor+0x9e>
 800452a:	4f2c      	ldr	r7, [pc, #176]	; (80045dc <floor+0x104>)
 800452c:	4137      	asrs	r7, r6
 800452e:	ea01 0307 	and.w	r3, r1, r7
 8004532:	4303      	orrs	r3, r0
 8004534:	d01f      	beq.n	8004576 <floor+0x9e>
 8004536:	a326      	add	r3, pc, #152	; (adr r3, 80045d0 <floor+0xf8>)
 8004538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800453c:	f7fb fe5e 	bl	80001fc <__adddf3>
 8004540:	2200      	movs	r2, #0
 8004542:	2300      	movs	r3, #0
 8004544:	f7fc fa9c 	bl	8000a80 <__aeabi_dcmpgt>
 8004548:	2800      	cmp	r0, #0
 800454a:	d0eb      	beq.n	8004524 <floor+0x4c>
 800454c:	2c00      	cmp	r4, #0
 800454e:	bfbe      	ittt	lt
 8004550:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8004554:	fa43 f606 	asrlt.w	r6, r3, r6
 8004558:	19a4      	addlt	r4, r4, r6
 800455a:	ea24 0407 	bic.w	r4, r4, r7
 800455e:	2500      	movs	r5, #0
 8004560:	e7e0      	b.n	8004524 <floor+0x4c>
 8004562:	2e33      	cmp	r6, #51	; 0x33
 8004564:	dd0b      	ble.n	800457e <floor+0xa6>
 8004566:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800456a:	d104      	bne.n	8004576 <floor+0x9e>
 800456c:	ee10 2a10 	vmov	r2, s0
 8004570:	460b      	mov	r3, r1
 8004572:	f7fb fe43 	bl	80001fc <__adddf3>
 8004576:	ec41 0b10 	vmov	d0, r0, r1
 800457a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800457e:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8004582:	f04f 33ff 	mov.w	r3, #4294967295
 8004586:	fa23 f707 	lsr.w	r7, r3, r7
 800458a:	4238      	tst	r0, r7
 800458c:	d0f3      	beq.n	8004576 <floor+0x9e>
 800458e:	a310      	add	r3, pc, #64	; (adr r3, 80045d0 <floor+0xf8>)
 8004590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004594:	f7fb fe32 	bl	80001fc <__adddf3>
 8004598:	2200      	movs	r2, #0
 800459a:	2300      	movs	r3, #0
 800459c:	f7fc fa70 	bl	8000a80 <__aeabi_dcmpgt>
 80045a0:	2800      	cmp	r0, #0
 80045a2:	d0bf      	beq.n	8004524 <floor+0x4c>
 80045a4:	2c00      	cmp	r4, #0
 80045a6:	da02      	bge.n	80045ae <floor+0xd6>
 80045a8:	2e14      	cmp	r6, #20
 80045aa:	d103      	bne.n	80045b4 <floor+0xdc>
 80045ac:	3401      	adds	r4, #1
 80045ae:	ea25 0507 	bic.w	r5, r5, r7
 80045b2:	e7b7      	b.n	8004524 <floor+0x4c>
 80045b4:	2301      	movs	r3, #1
 80045b6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80045ba:	fa03 f606 	lsl.w	r6, r3, r6
 80045be:	4435      	add	r5, r6
 80045c0:	45a8      	cmp	r8, r5
 80045c2:	bf88      	it	hi
 80045c4:	18e4      	addhi	r4, r4, r3
 80045c6:	e7f2      	b.n	80045ae <floor+0xd6>
 80045c8:	2500      	movs	r5, #0
 80045ca:	462c      	mov	r4, r5
 80045cc:	e7aa      	b.n	8004524 <floor+0x4c>
 80045ce:	bf00      	nop
 80045d0:	8800759c 	.word	0x8800759c
 80045d4:	7e37e43c 	.word	0x7e37e43c
 80045d8:	bff00000 	.word	0xbff00000
 80045dc:	000fffff 	.word	0x000fffff

080045e0 <scalbn>:
 80045e0:	b570      	push	{r4, r5, r6, lr}
 80045e2:	ec55 4b10 	vmov	r4, r5, d0
 80045e6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80045ea:	4606      	mov	r6, r0
 80045ec:	462b      	mov	r3, r5
 80045ee:	b9b2      	cbnz	r2, 800461e <scalbn+0x3e>
 80045f0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80045f4:	4323      	orrs	r3, r4
 80045f6:	d03c      	beq.n	8004672 <scalbn+0x92>
 80045f8:	2200      	movs	r2, #0
 80045fa:	4b33      	ldr	r3, [pc, #204]	; (80046c8 <scalbn+0xe8>)
 80045fc:	4629      	mov	r1, r5
 80045fe:	ee10 0a10 	vmov	r0, s0
 8004602:	f7fb ffad 	bl	8000560 <__aeabi_dmul>
 8004606:	4a31      	ldr	r2, [pc, #196]	; (80046cc <scalbn+0xec>)
 8004608:	4296      	cmp	r6, r2
 800460a:	4604      	mov	r4, r0
 800460c:	460d      	mov	r5, r1
 800460e:	460b      	mov	r3, r1
 8004610:	da13      	bge.n	800463a <scalbn+0x5a>
 8004612:	a329      	add	r3, pc, #164	; (adr r3, 80046b8 <scalbn+0xd8>)
 8004614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004618:	f7fb ffa2 	bl	8000560 <__aeabi_dmul>
 800461c:	e00a      	b.n	8004634 <scalbn+0x54>
 800461e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8004622:	428a      	cmp	r2, r1
 8004624:	d10c      	bne.n	8004640 <scalbn+0x60>
 8004626:	ee10 2a10 	vmov	r2, s0
 800462a:	462b      	mov	r3, r5
 800462c:	4620      	mov	r0, r4
 800462e:	4629      	mov	r1, r5
 8004630:	f7fb fde4 	bl	80001fc <__adddf3>
 8004634:	4604      	mov	r4, r0
 8004636:	460d      	mov	r5, r1
 8004638:	e01b      	b.n	8004672 <scalbn+0x92>
 800463a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800463e:	3a36      	subs	r2, #54	; 0x36
 8004640:	4432      	add	r2, r6
 8004642:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8004646:	428a      	cmp	r2, r1
 8004648:	dd0b      	ble.n	8004662 <scalbn+0x82>
 800464a:	ec45 4b11 	vmov	d1, r4, r5
 800464e:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 80046c0 <scalbn+0xe0>
 8004652:	f000 f83f 	bl	80046d4 <copysign>
 8004656:	a31a      	add	r3, pc, #104	; (adr r3, 80046c0 <scalbn+0xe0>)
 8004658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800465c:	ec51 0b10 	vmov	r0, r1, d0
 8004660:	e7da      	b.n	8004618 <scalbn+0x38>
 8004662:	2a00      	cmp	r2, #0
 8004664:	dd08      	ble.n	8004678 <scalbn+0x98>
 8004666:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800466a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800466e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004672:	ec45 4b10 	vmov	d0, r4, r5
 8004676:	bd70      	pop	{r4, r5, r6, pc}
 8004678:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800467c:	da0d      	bge.n	800469a <scalbn+0xba>
 800467e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8004682:	429e      	cmp	r6, r3
 8004684:	ec45 4b11 	vmov	d1, r4, r5
 8004688:	dce1      	bgt.n	800464e <scalbn+0x6e>
 800468a:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 80046b8 <scalbn+0xd8>
 800468e:	f000 f821 	bl	80046d4 <copysign>
 8004692:	a309      	add	r3, pc, #36	; (adr r3, 80046b8 <scalbn+0xd8>)
 8004694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004698:	e7e0      	b.n	800465c <scalbn+0x7c>
 800469a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800469e:	3236      	adds	r2, #54	; 0x36
 80046a0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80046a4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80046a8:	4620      	mov	r0, r4
 80046aa:	4629      	mov	r1, r5
 80046ac:	2200      	movs	r2, #0
 80046ae:	4b08      	ldr	r3, [pc, #32]	; (80046d0 <scalbn+0xf0>)
 80046b0:	e7b2      	b.n	8004618 <scalbn+0x38>
 80046b2:	bf00      	nop
 80046b4:	f3af 8000 	nop.w
 80046b8:	c2f8f359 	.word	0xc2f8f359
 80046bc:	01a56e1f 	.word	0x01a56e1f
 80046c0:	8800759c 	.word	0x8800759c
 80046c4:	7e37e43c 	.word	0x7e37e43c
 80046c8:	43500000 	.word	0x43500000
 80046cc:	ffff3cb0 	.word	0xffff3cb0
 80046d0:	3c900000 	.word	0x3c900000

080046d4 <copysign>:
 80046d4:	ec53 2b10 	vmov	r2, r3, d0
 80046d8:	ee11 0a90 	vmov	r0, s3
 80046dc:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80046e0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80046e4:	ea41 0300 	orr.w	r3, r1, r0
 80046e8:	ec43 2b10 	vmov	d0, r2, r3
 80046ec:	4770      	bx	lr

080046ee <abort>:
 80046ee:	b508      	push	{r3, lr}
 80046f0:	2006      	movs	r0, #6
 80046f2:	f000 f935 	bl	8004960 <raise>
 80046f6:	2001      	movs	r0, #1
 80046f8:	f000 f96e 	bl	80049d8 <_exit>

080046fc <__libc_init_array>:
 80046fc:	b570      	push	{r4, r5, r6, lr}
 80046fe:	4e0d      	ldr	r6, [pc, #52]	; (8004734 <__libc_init_array+0x38>)
 8004700:	4c0d      	ldr	r4, [pc, #52]	; (8004738 <__libc_init_array+0x3c>)
 8004702:	1ba4      	subs	r4, r4, r6
 8004704:	10a4      	asrs	r4, r4, #2
 8004706:	2500      	movs	r5, #0
 8004708:	42a5      	cmp	r5, r4
 800470a:	d109      	bne.n	8004720 <__libc_init_array+0x24>
 800470c:	4e0b      	ldr	r6, [pc, #44]	; (800473c <__libc_init_array+0x40>)
 800470e:	4c0c      	ldr	r4, [pc, #48]	; (8004740 <__libc_init_array+0x44>)
 8004710:	f000 f964 	bl	80049dc <_init>
 8004714:	1ba4      	subs	r4, r4, r6
 8004716:	10a4      	asrs	r4, r4, #2
 8004718:	2500      	movs	r5, #0
 800471a:	42a5      	cmp	r5, r4
 800471c:	d105      	bne.n	800472a <__libc_init_array+0x2e>
 800471e:	bd70      	pop	{r4, r5, r6, pc}
 8004720:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004724:	4798      	blx	r3
 8004726:	3501      	adds	r5, #1
 8004728:	e7ee      	b.n	8004708 <__libc_init_array+0xc>
 800472a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800472e:	4798      	blx	r3
 8004730:	3501      	adds	r5, #1
 8004732:	e7f2      	b.n	800471a <__libc_init_array+0x1e>
 8004734:	08007578 	.word	0x08007578
 8004738:	08007578 	.word	0x08007578
 800473c:	08007578 	.word	0x08007578
 8004740:	08007590 	.word	0x08007590

08004744 <malloc>:
 8004744:	4b02      	ldr	r3, [pc, #8]	; (8004750 <malloc+0xc>)
 8004746:	4601      	mov	r1, r0
 8004748:	6818      	ldr	r0, [r3, #0]
 800474a:	f000 b873 	b.w	8004834 <_malloc_r>
 800474e:	bf00      	nop
 8004750:	20000018 	.word	0x20000018

08004754 <free>:
 8004754:	4b02      	ldr	r3, [pc, #8]	; (8004760 <free+0xc>)
 8004756:	4601      	mov	r1, r0
 8004758:	6818      	ldr	r0, [r3, #0]
 800475a:	f000 b81d 	b.w	8004798 <_free_r>
 800475e:	bf00      	nop
 8004760:	20000018 	.word	0x20000018

08004764 <memmove>:
 8004764:	4288      	cmp	r0, r1
 8004766:	b510      	push	{r4, lr}
 8004768:	eb01 0302 	add.w	r3, r1, r2
 800476c:	d803      	bhi.n	8004776 <memmove+0x12>
 800476e:	1e42      	subs	r2, r0, #1
 8004770:	4299      	cmp	r1, r3
 8004772:	d10c      	bne.n	800478e <memmove+0x2a>
 8004774:	bd10      	pop	{r4, pc}
 8004776:	4298      	cmp	r0, r3
 8004778:	d2f9      	bcs.n	800476e <memmove+0xa>
 800477a:	1881      	adds	r1, r0, r2
 800477c:	1ad2      	subs	r2, r2, r3
 800477e:	42d3      	cmn	r3, r2
 8004780:	d100      	bne.n	8004784 <memmove+0x20>
 8004782:	bd10      	pop	{r4, pc}
 8004784:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004788:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800478c:	e7f7      	b.n	800477e <memmove+0x1a>
 800478e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004792:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004796:	e7eb      	b.n	8004770 <memmove+0xc>

08004798 <_free_r>:
 8004798:	b538      	push	{r3, r4, r5, lr}
 800479a:	4605      	mov	r5, r0
 800479c:	2900      	cmp	r1, #0
 800479e:	d045      	beq.n	800482c <_free_r+0x94>
 80047a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047a4:	1f0c      	subs	r4, r1, #4
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	bfb8      	it	lt
 80047aa:	18e4      	addlt	r4, r4, r3
 80047ac:	f000 f8f4 	bl	8004998 <__malloc_lock>
 80047b0:	4a1f      	ldr	r2, [pc, #124]	; (8004830 <_free_r+0x98>)
 80047b2:	6813      	ldr	r3, [r2, #0]
 80047b4:	4610      	mov	r0, r2
 80047b6:	b933      	cbnz	r3, 80047c6 <_free_r+0x2e>
 80047b8:	6063      	str	r3, [r4, #4]
 80047ba:	6014      	str	r4, [r2, #0]
 80047bc:	4628      	mov	r0, r5
 80047be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80047c2:	f000 b8ea 	b.w	800499a <__malloc_unlock>
 80047c6:	42a3      	cmp	r3, r4
 80047c8:	d90c      	bls.n	80047e4 <_free_r+0x4c>
 80047ca:	6821      	ldr	r1, [r4, #0]
 80047cc:	1862      	adds	r2, r4, r1
 80047ce:	4293      	cmp	r3, r2
 80047d0:	bf04      	itt	eq
 80047d2:	681a      	ldreq	r2, [r3, #0]
 80047d4:	685b      	ldreq	r3, [r3, #4]
 80047d6:	6063      	str	r3, [r4, #4]
 80047d8:	bf04      	itt	eq
 80047da:	1852      	addeq	r2, r2, r1
 80047dc:	6022      	streq	r2, [r4, #0]
 80047de:	6004      	str	r4, [r0, #0]
 80047e0:	e7ec      	b.n	80047bc <_free_r+0x24>
 80047e2:	4613      	mov	r3, r2
 80047e4:	685a      	ldr	r2, [r3, #4]
 80047e6:	b10a      	cbz	r2, 80047ec <_free_r+0x54>
 80047e8:	42a2      	cmp	r2, r4
 80047ea:	d9fa      	bls.n	80047e2 <_free_r+0x4a>
 80047ec:	6819      	ldr	r1, [r3, #0]
 80047ee:	1858      	adds	r0, r3, r1
 80047f0:	42a0      	cmp	r0, r4
 80047f2:	d10b      	bne.n	800480c <_free_r+0x74>
 80047f4:	6820      	ldr	r0, [r4, #0]
 80047f6:	4401      	add	r1, r0
 80047f8:	1858      	adds	r0, r3, r1
 80047fa:	4282      	cmp	r2, r0
 80047fc:	6019      	str	r1, [r3, #0]
 80047fe:	d1dd      	bne.n	80047bc <_free_r+0x24>
 8004800:	6810      	ldr	r0, [r2, #0]
 8004802:	6852      	ldr	r2, [r2, #4]
 8004804:	605a      	str	r2, [r3, #4]
 8004806:	4401      	add	r1, r0
 8004808:	6019      	str	r1, [r3, #0]
 800480a:	e7d7      	b.n	80047bc <_free_r+0x24>
 800480c:	d902      	bls.n	8004814 <_free_r+0x7c>
 800480e:	230c      	movs	r3, #12
 8004810:	602b      	str	r3, [r5, #0]
 8004812:	e7d3      	b.n	80047bc <_free_r+0x24>
 8004814:	6820      	ldr	r0, [r4, #0]
 8004816:	1821      	adds	r1, r4, r0
 8004818:	428a      	cmp	r2, r1
 800481a:	bf04      	itt	eq
 800481c:	6811      	ldreq	r1, [r2, #0]
 800481e:	6852      	ldreq	r2, [r2, #4]
 8004820:	6062      	str	r2, [r4, #4]
 8004822:	bf04      	itt	eq
 8004824:	1809      	addeq	r1, r1, r0
 8004826:	6021      	streq	r1, [r4, #0]
 8004828:	605c      	str	r4, [r3, #4]
 800482a:	e7c7      	b.n	80047bc <_free_r+0x24>
 800482c:	bd38      	pop	{r3, r4, r5, pc}
 800482e:	bf00      	nop
 8004830:	20002394 	.word	0x20002394

08004834 <_malloc_r>:
 8004834:	b570      	push	{r4, r5, r6, lr}
 8004836:	1ccd      	adds	r5, r1, #3
 8004838:	f025 0503 	bic.w	r5, r5, #3
 800483c:	3508      	adds	r5, #8
 800483e:	2d0c      	cmp	r5, #12
 8004840:	bf38      	it	cc
 8004842:	250c      	movcc	r5, #12
 8004844:	2d00      	cmp	r5, #0
 8004846:	4606      	mov	r6, r0
 8004848:	db01      	blt.n	800484e <_malloc_r+0x1a>
 800484a:	42a9      	cmp	r1, r5
 800484c:	d903      	bls.n	8004856 <_malloc_r+0x22>
 800484e:	230c      	movs	r3, #12
 8004850:	6033      	str	r3, [r6, #0]
 8004852:	2000      	movs	r0, #0
 8004854:	bd70      	pop	{r4, r5, r6, pc}
 8004856:	f000 f89f 	bl	8004998 <__malloc_lock>
 800485a:	4a23      	ldr	r2, [pc, #140]	; (80048e8 <_malloc_r+0xb4>)
 800485c:	6814      	ldr	r4, [r2, #0]
 800485e:	4621      	mov	r1, r4
 8004860:	b991      	cbnz	r1, 8004888 <_malloc_r+0x54>
 8004862:	4c22      	ldr	r4, [pc, #136]	; (80048ec <_malloc_r+0xb8>)
 8004864:	6823      	ldr	r3, [r4, #0]
 8004866:	b91b      	cbnz	r3, 8004870 <_malloc_r+0x3c>
 8004868:	4630      	mov	r0, r6
 800486a:	f000 f841 	bl	80048f0 <_sbrk_r>
 800486e:	6020      	str	r0, [r4, #0]
 8004870:	4629      	mov	r1, r5
 8004872:	4630      	mov	r0, r6
 8004874:	f000 f83c 	bl	80048f0 <_sbrk_r>
 8004878:	1c43      	adds	r3, r0, #1
 800487a:	d126      	bne.n	80048ca <_malloc_r+0x96>
 800487c:	230c      	movs	r3, #12
 800487e:	6033      	str	r3, [r6, #0]
 8004880:	4630      	mov	r0, r6
 8004882:	f000 f88a 	bl	800499a <__malloc_unlock>
 8004886:	e7e4      	b.n	8004852 <_malloc_r+0x1e>
 8004888:	680b      	ldr	r3, [r1, #0]
 800488a:	1b5b      	subs	r3, r3, r5
 800488c:	d41a      	bmi.n	80048c4 <_malloc_r+0x90>
 800488e:	2b0b      	cmp	r3, #11
 8004890:	d90f      	bls.n	80048b2 <_malloc_r+0x7e>
 8004892:	600b      	str	r3, [r1, #0]
 8004894:	50cd      	str	r5, [r1, r3]
 8004896:	18cc      	adds	r4, r1, r3
 8004898:	4630      	mov	r0, r6
 800489a:	f000 f87e 	bl	800499a <__malloc_unlock>
 800489e:	f104 000b 	add.w	r0, r4, #11
 80048a2:	1d23      	adds	r3, r4, #4
 80048a4:	f020 0007 	bic.w	r0, r0, #7
 80048a8:	1ac3      	subs	r3, r0, r3
 80048aa:	d01b      	beq.n	80048e4 <_malloc_r+0xb0>
 80048ac:	425a      	negs	r2, r3
 80048ae:	50e2      	str	r2, [r4, r3]
 80048b0:	bd70      	pop	{r4, r5, r6, pc}
 80048b2:	428c      	cmp	r4, r1
 80048b4:	bf0d      	iteet	eq
 80048b6:	6863      	ldreq	r3, [r4, #4]
 80048b8:	684b      	ldrne	r3, [r1, #4]
 80048ba:	6063      	strne	r3, [r4, #4]
 80048bc:	6013      	streq	r3, [r2, #0]
 80048be:	bf18      	it	ne
 80048c0:	460c      	movne	r4, r1
 80048c2:	e7e9      	b.n	8004898 <_malloc_r+0x64>
 80048c4:	460c      	mov	r4, r1
 80048c6:	6849      	ldr	r1, [r1, #4]
 80048c8:	e7ca      	b.n	8004860 <_malloc_r+0x2c>
 80048ca:	1cc4      	adds	r4, r0, #3
 80048cc:	f024 0403 	bic.w	r4, r4, #3
 80048d0:	42a0      	cmp	r0, r4
 80048d2:	d005      	beq.n	80048e0 <_malloc_r+0xac>
 80048d4:	1a21      	subs	r1, r4, r0
 80048d6:	4630      	mov	r0, r6
 80048d8:	f000 f80a 	bl	80048f0 <_sbrk_r>
 80048dc:	3001      	adds	r0, #1
 80048de:	d0cd      	beq.n	800487c <_malloc_r+0x48>
 80048e0:	6025      	str	r5, [r4, #0]
 80048e2:	e7d9      	b.n	8004898 <_malloc_r+0x64>
 80048e4:	bd70      	pop	{r4, r5, r6, pc}
 80048e6:	bf00      	nop
 80048e8:	20002394 	.word	0x20002394
 80048ec:	20002398 	.word	0x20002398

080048f0 <_sbrk_r>:
 80048f0:	b538      	push	{r3, r4, r5, lr}
 80048f2:	4c06      	ldr	r4, [pc, #24]	; (800490c <_sbrk_r+0x1c>)
 80048f4:	2300      	movs	r3, #0
 80048f6:	4605      	mov	r5, r0
 80048f8:	4608      	mov	r0, r1
 80048fa:	6023      	str	r3, [r4, #0]
 80048fc:	f000 f85e 	bl	80049bc <_sbrk>
 8004900:	1c43      	adds	r3, r0, #1
 8004902:	d102      	bne.n	800490a <_sbrk_r+0x1a>
 8004904:	6823      	ldr	r3, [r4, #0]
 8004906:	b103      	cbz	r3, 800490a <_sbrk_r+0x1a>
 8004908:	602b      	str	r3, [r5, #0]
 800490a:	bd38      	pop	{r3, r4, r5, pc}
 800490c:	200023a0 	.word	0x200023a0

08004910 <_raise_r>:
 8004910:	291f      	cmp	r1, #31
 8004912:	b538      	push	{r3, r4, r5, lr}
 8004914:	4604      	mov	r4, r0
 8004916:	460d      	mov	r5, r1
 8004918:	d904      	bls.n	8004924 <_raise_r+0x14>
 800491a:	2316      	movs	r3, #22
 800491c:	6003      	str	r3, [r0, #0]
 800491e:	f04f 30ff 	mov.w	r0, #4294967295
 8004922:	bd38      	pop	{r3, r4, r5, pc}
 8004924:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004926:	b112      	cbz	r2, 800492e <_raise_r+0x1e>
 8004928:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800492c:	b94b      	cbnz	r3, 8004942 <_raise_r+0x32>
 800492e:	4620      	mov	r0, r4
 8004930:	f000 f830 	bl	8004994 <_getpid_r>
 8004934:	462a      	mov	r2, r5
 8004936:	4601      	mov	r1, r0
 8004938:	4620      	mov	r0, r4
 800493a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800493e:	f000 b817 	b.w	8004970 <_kill_r>
 8004942:	2b01      	cmp	r3, #1
 8004944:	d00a      	beq.n	800495c <_raise_r+0x4c>
 8004946:	1c59      	adds	r1, r3, #1
 8004948:	d103      	bne.n	8004952 <_raise_r+0x42>
 800494a:	2316      	movs	r3, #22
 800494c:	6003      	str	r3, [r0, #0]
 800494e:	2001      	movs	r0, #1
 8004950:	bd38      	pop	{r3, r4, r5, pc}
 8004952:	2400      	movs	r4, #0
 8004954:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004958:	4628      	mov	r0, r5
 800495a:	4798      	blx	r3
 800495c:	2000      	movs	r0, #0
 800495e:	bd38      	pop	{r3, r4, r5, pc}

08004960 <raise>:
 8004960:	4b02      	ldr	r3, [pc, #8]	; (800496c <raise+0xc>)
 8004962:	4601      	mov	r1, r0
 8004964:	6818      	ldr	r0, [r3, #0]
 8004966:	f7ff bfd3 	b.w	8004910 <_raise_r>
 800496a:	bf00      	nop
 800496c:	20000018 	.word	0x20000018

08004970 <_kill_r>:
 8004970:	b538      	push	{r3, r4, r5, lr}
 8004972:	4c07      	ldr	r4, [pc, #28]	; (8004990 <_kill_r+0x20>)
 8004974:	2300      	movs	r3, #0
 8004976:	4605      	mov	r5, r0
 8004978:	4608      	mov	r0, r1
 800497a:	4611      	mov	r1, r2
 800497c:	6023      	str	r3, [r4, #0]
 800497e:	f000 f815 	bl	80049ac <_kill>
 8004982:	1c43      	adds	r3, r0, #1
 8004984:	d102      	bne.n	800498c <_kill_r+0x1c>
 8004986:	6823      	ldr	r3, [r4, #0]
 8004988:	b103      	cbz	r3, 800498c <_kill_r+0x1c>
 800498a:	602b      	str	r3, [r5, #0]
 800498c:	bd38      	pop	{r3, r4, r5, pc}
 800498e:	bf00      	nop
 8004990:	200023a0 	.word	0x200023a0

08004994 <_getpid_r>:
 8004994:	f000 b802 	b.w	800499c <_getpid>

08004998 <__malloc_lock>:
 8004998:	4770      	bx	lr

0800499a <__malloc_unlock>:
 800499a:	4770      	bx	lr

0800499c <_getpid>:
 800499c:	4b02      	ldr	r3, [pc, #8]	; (80049a8 <_getpid+0xc>)
 800499e:	2258      	movs	r2, #88	; 0x58
 80049a0:	601a      	str	r2, [r3, #0]
 80049a2:	f04f 30ff 	mov.w	r0, #4294967295
 80049a6:	4770      	bx	lr
 80049a8:	200023a0 	.word	0x200023a0

080049ac <_kill>:
 80049ac:	4b02      	ldr	r3, [pc, #8]	; (80049b8 <_kill+0xc>)
 80049ae:	2258      	movs	r2, #88	; 0x58
 80049b0:	601a      	str	r2, [r3, #0]
 80049b2:	f04f 30ff 	mov.w	r0, #4294967295
 80049b6:	4770      	bx	lr
 80049b8:	200023a0 	.word	0x200023a0

080049bc <_sbrk>:
 80049bc:	4b04      	ldr	r3, [pc, #16]	; (80049d0 <_sbrk+0x14>)
 80049be:	6819      	ldr	r1, [r3, #0]
 80049c0:	4602      	mov	r2, r0
 80049c2:	b909      	cbnz	r1, 80049c8 <_sbrk+0xc>
 80049c4:	4903      	ldr	r1, [pc, #12]	; (80049d4 <_sbrk+0x18>)
 80049c6:	6019      	str	r1, [r3, #0]
 80049c8:	6818      	ldr	r0, [r3, #0]
 80049ca:	4402      	add	r2, r0
 80049cc:	601a      	str	r2, [r3, #0]
 80049ce:	4770      	bx	lr
 80049d0:	2000239c 	.word	0x2000239c
 80049d4:	200023a4 	.word	0x200023a4

080049d8 <_exit>:
 80049d8:	e7fe      	b.n	80049d8 <_exit>
	...

080049dc <_init>:
 80049dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049de:	bf00      	nop
 80049e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049e2:	bc08      	pop	{r3}
 80049e4:	469e      	mov	lr, r3
 80049e6:	4770      	bx	lr

080049e8 <_fini>:
 80049e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049ea:	bf00      	nop
 80049ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049ee:	bc08      	pop	{r3}
 80049f0:	469e      	mov	lr, r3
 80049f2:	4770      	bx	lr
