# ğŸ“ é«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹ã®ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã¨æœ€é©åŒ–ï½œLayout Design and Optimization for High-Voltage Devices

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

**é«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹ï¼ˆLDMOSã€HV-CMOSç­‰ï¼‰ã®ä¿¡é ¼æ€§ã«ã¯ã€ç‰©ç†ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆä¸Šã®å·¥å¤«ãŒä¸å¯æ¬ ã§ã™ã€‚**  
**Physical layout optimization is essential for the reliability of high-voltage devices such as LDMOS and HV-CMOS.**

æœ¬ç« ã§ã¯ä»¥ä¸‹ã®è¦³ç‚¹ã‹ã‚‰æœ€é©åŒ–æ‰‹æ³•ã‚’ç´¹ä»‹ã—ã¾ã™ï¼š  
This section covers optimization from the following viewpoints:

- **ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°è¨­è¨ˆ**ï½œGuard ring implementation  
- **ã‚»ãƒ«é–“è·é›¢ã®ç¢ºä¿**ï½œSpacing between devices  
- **CMPãƒ€ãƒŸãƒ¼ãƒ‘ã‚¿ãƒ¼ãƒ³é…ç½®**ï½œCMP dummy fill strategy  
- **çµ¶ç¸å¢ƒç•Œã¨ç†±è¨­è¨ˆ**ï½œIsolation and thermal planning

---

## ğŸ—ï¸ è¨­è¨ˆé …ç›®ã¨ç›®çš„ï½œDesign Items and Objectives

| è¨­è¨ˆé …ç›®ï½œItem | ç›®çš„ï½œPurpose | å®Ÿè£…å·¥å¤«ï½œImplementation |
|-------------|------------------|----------------------------|
| **ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°**<br>Guard Ring | å¯„ç”Ÿãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿æŠ‘åˆ¶ã€é›»ç•Œé›†ä¸­ç·©å’Œ<br>Suppress latch-up and field stress | N+/P+æ¥åœ°ãƒªãƒ³ã‚°ã€æ·±ã‚¦ã‚§ãƒ«ä½µç”¨<br>N+/P+ guard ring with deep well |
| **ã‚»ãƒ«é–“ã‚¹ãƒšãƒ¼ã‚¹**<br>Spacing | ç©ºä¹å±¤æ‹¡å¼µã€ãƒ‡ãƒã‚¤ã‚¹é–“çµ¶ç¸<br>Depletion zone spacing, isolation | 3ã€œ5Î¼mä»¥ä¸Šã®ç©ºç™½ç¢ºä¿<br>â‰¥ 3â€“5Î¼m spacing |
| **CMPãƒ€ãƒŸãƒ¼**<br>CMP Dummy | ç ”ç£¨ãƒ ãƒ©æŠ‘åˆ¶ï¼ˆdishing/erosionï¼‰<br>Reduce CMP dishing | Dummy metalé…ç½®ã«ã‚ˆã‚‹å¯†åº¦èª¿æ•´<br>Dummy metal for density balance |
| **ç†±è¨­è¨ˆ**<br>Thermal Design | ç†±é›†ä¸­å›é¿ã€æ”¾ç†±ä¿ƒé€²<br>Prevent thermal hotspots | æ‹¡å¼µãƒ‘ãƒƒãƒ‰ã€å¹…åºƒé…ç·šãªã©<br>Wide traces and thermal pads |

---

## ğŸ§ª CMPãƒ€ãƒŸãƒ¼ãƒ‘ã‚¿ãƒ¼ãƒ³ï½œCMP Dummy Fill

**CMPï¼ˆChemical Mechanical Polishingï¼‰å·¥ç¨‹ã§ã¯ãƒ‘ã‚¿ãƒ¼ãƒ³å¯†åº¦å·®ãŒå•é¡Œã¨ãªã‚Šã¾ã™ã€‚**  
**Pattern density variations can cause dishing or erosion during CMP.**

```
é…ç·šå±¤ä¾‹ï½œInterconnect Example

â”Œâ”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”
â”‚é…ç·šAâ”‚      â”‚é…ç·šBâ”‚      â† å¯†åº¦å·®ã‚ã‚Š
â””â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”˜

â†“ DummyæŒ¿å…¥ï¼ˆéæ©Ÿèƒ½ï¼‰
â–‘â–‘â–‘â–‘â–‘â–‘â–‘      â–‘â–‘â–‘â–‘â–‘â–‘â–‘
```

- **é›»æ°—çš„ã«ã¯æ©Ÿèƒ½ã—ãªã„ãŒã€æ©Ÿæ¢°åŠ å·¥ã§ã®å‡ä¸€æ€§ã‚’ç¢ºä¿**  
  *Dummy metal does not carry current but improves polish uniformity*
- **PDKã§ã®å¯†åº¦åˆ¶é™ï¼ˆä¾‹ï¼š10ã€œ70%ï¼‰ã«å¾“ã†å¿…è¦ã‚ã‚Š**  
  *Follow dummy density rules in PDK (e.g., 10â€“70%)*

---

## ğŸ§¯ ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°ã¨ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—å¯¾ç­–ï½œGuard Rings & Latch-up Protection

- **N+/P+ãƒªãƒ³ã‚°ã‚’é«˜é›»åœ§ç«¯å­å‘¨å›²ã«é…ç½®**  
  *Place N+/P+ guard rings around HV nodes*
- **GNDã¾ãŸã¯ã‚¦ã‚§ãƒ«ã¸æ¥ç¶šã—ã€å¯„ç”Ÿnpn/pnpã‚’å°ã˜è¾¼ã‚**  
  *Tie to GND or well to block parasitic paths*
- **LDMOSã§ã¯ãƒªãƒ³ã‚°å¤šé‡åŒ–ã‚„Deep N-Wellã®åˆ©ç”¨**  
  *In LDMOS, use multiple rings and deep wells*

---

## ğŸ“š æ•™æçš„æ„ç¾©ï½œEducational Relevance

- **é‡ç”£ãƒ¬ãƒ™ãƒ«ã®ç‰©ç†è¨­è¨ˆæ„Ÿè¦š**ã‚’èº«ã«ã¤ã‘ã‚‹  
  *Develop layout awareness for mass production*
- **å¾®ç´°ãªè£½é€ åˆ¶ç´„**ï¼ˆã°ã‚‰ã¤ãã€ãƒã‚¤ã‚ºã€ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—ï¼‰ã‚’å®Ÿæ„Ÿ  
  *Understand real-world limits like variation and latch-up*
- **ãƒ†ãƒ¼ãƒ—ã‚¢ã‚¦ãƒˆè¨­è¨ˆæ®µéšã§ã®å¿…é ˆè¦–ç‚¹**ã‚’å­¦ã¶  
  *Acquire critical knowledge for tape-out phase*

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ï½œRelated Topics

- [ğŸ“˜ å¿œç”¨ç·¨ ç¬¬2ç« ï½œé«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹ å…¨ä½“README](../d_chapter2_high_voltage_devices/README.md)  
  **ç« å…¨ä½“ã®æ§‹æˆã¨é–¢é€£æŠ€è¡“ã®å°å…¥**  
  *Chapter 2 Top: Overview of high-voltage devices and structure of this section*
  
- [`dvdt.md`](./dvdt.md)  
  **dv/dtç ´å£Šã¨é€£å‹•ã™ã‚‹ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆçš„é…æ…®**  
  *Layout design for dv/dt protection*

- [chapter5_soc_design_flow](../chapter5_soc_design_flow/)  
  **é…ç½®é…ç·šè¨­è¨ˆã¨DRCãƒ«ãƒ¼ãƒ«**  
  *Place-and-route and DRC considerations*

- [chapter6_test_and_package](../chapter6_test_and_package/)  
  **CMPã°ã‚‰ã¤ãã¨é›»æ°—ãƒ†ã‚¹ãƒˆå“è³ªã®é–¢ä¿‚**  
  *CMP variation and its test impact*

---

Â© 2025 Shinichi Samizo / MIT License

---
