// Seed: 1251935201
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    output wand  id_2,
    input  wire  id_3,
    input  wand  id_4,
    output tri   id_5,
    output uwire id_6,
    input  uwire id_7
);
  wire id_9;
  wire id_10;
  assign id_0 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    output tri1 id_4,
    input uwire id_5,
    output tri id_6,
    input tri id_7,
    output tri id_8,
    input supply1 id_9,
    output tri1 id_10,
    input tri1 id_11,
    output uwire id_12,
    input tri0 id_13,
    input tri id_14,
    input tri id_15,
    output supply0 id_16,
    output wor id_17
);
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_6,
      id_5,
      id_1,
      id_6,
      id_4,
      id_9
  );
  assign modCall_1.id_4 = 0;
endmodule
