; transcription from mcu file



;--------------------------------------------------------
; special function registers
;--------------------------------------------------------
        .area RSEG    (ABS,DATA)

ADC_ADCCON1=0xB4 ; DATA :  ADC control 1
ADC_ADCCON2=0xB5 ; DATA :  ADC control 2
ADC_ADCCON3=0xB6 ; DATA :  ADC control 3
ADC_ADCL=0xBA ; DATA :  ADC data low
ADC_ADCH=0xBB ; DATA :  ADC data high
ADC_RNDL=0xBC ; DATA :  Random number generator data low
ADC_RNDH=0xBD ; DATA :  Random number generator data high
AES_ENCDI=0xB1 ; DATA :  Encryption/decryption input data
AES_ENCDO=0xB2 ; DATA :  Encryption/decryption output data
AES_ENCCS=0xB3 ; DATA :  Encryption/decryption control and status
CPU_P0=0x80 ; DATA :  Port 0. Readable from XDATA (0x7080)
CPU_SP=0x81 ; DATA :  Stack pointer
CPU_DPL0=0x82 ; DATA :  Data pointer 0 low byte
CPU_DPH0=0x83 ; DATA :  Data pointer 0 high byte
CPU_DPL1=0x84 ; DATA :  Data pointer 1 low byte
CPU_DPH1=0x85 ; DATA :  Data pointer 0 high byte
CPU_PCON=0x87 ; DATA :  Power mode control
CPU_TCON=0x88 ; DATA :  Interrupt flags
CPU_P1=0x90 ; DATA :  Port 1. Readable from XDATA (0x7090)
CPU_DPS=0x92 ; DATA :  Data pointer select
CPU_S0CON=0x98 ; DATA :  Interrupt flags 2
CPU_IEN2=0x9A ; DATA :  Interrupt enable 2
CPU_S1CON=0x9B ; DATA :  Interrupt flags 3
CPU_P2=0xA0 ; DATA :  Port 2. Readable from XDATA (0x70A0)
CPU_IEN0=0xA8 ; DATA :  Interrupt enable 0
CPU_IP0=0xA9 ; DATA :  Interrupt priority 0
CPU_IEN1=0xB8 ; DATA :  Interrupt enable 1
CPU_IP1=0xB9 ; DATA :  Interrupt priority 1
CPU_IRCON=0xC0 ; DATA :  Interrupt flags 4
CPU_PSW=0xD0 ; DATA :  Program status Word
CPU_ACC=0xE0 ; DATA :  Accumulator
CPU_IRCON2=0xE8 ; DATA :  Interrupt flags 5
CPU_B=0xF0 ; DATA :  B register
DMA_DMAIRQ=0xD1 ; DATA :  DMA interrupt flag
DMA_DMA1CFGL=0xD2 ; DATA :  DMA channel 1–4 configuration address low
DMA_DMA1CFGH=0xD3 ; DATA :  DMA channel 1–4 configuration address high
DMA_DMA0CFGL=0xD4 ; DATA :  DMA channel 0 configuration address low
DMA_DMA0CFGH=0xD5 ; DATA :  DMA channel 0 configuration address high
DMA_DMAARM=0xD6 ; DATA :  DMA channel armed
DMA_DMAREQ=0xD7 ; DATA :  DMA channel start request and status
IOC_P0IFG=0x89 ; DATA :  Port 0 interrupt status flag
IOC_P1IFG=0x8A ; DATA :  Port 1 interrupt status flag
IOC_P2IFG=0x8B ; DATA :  Port 2 interrupt status flag
IOC_PICTL=0x8C ; DATA :  Port pins interrupt mask and edge
IOC_P0IEN=0xAB ; DATA :  Port 0 interrupt mask
IOC_P1IEN=0x8D ; DATA :  Port 1 interrupt mask
IOC_P2IEN=0xAC ; DATA :  Port 2 interrupt mask
IOC_P0INP=0x8F ; DATA :  Port 0 input mode
IOC_PERCFG=0xF1 ; DATA :  Peripheral I/O control
IOC_APCFG=0xF2 ; DATA :  Analog peripheral I/O configuration
IOC_P0SEL=0xF3 ; DATA :  Port 0 function select
IOC_P1SEL=0xF4 ; DATA :  Port 1 function select
IOC_P2SEL=0xF5 ; DATA :  Port 2 function select
IOC_P1INP=0xF6 ; DATA :  Port 1 input mode
IOC_P2INP=0xF7 ; DATA :  Port 2 input mode
IOC_P0DIR=0xFD ; DATA :  Port 0 direction
IOC_P1DIR=0xFE ; DATA :  Port 1 direction
IOC_P2DIR=0xFF ; DATA :  Port 2 direction
IOC_PMUX=0xAE ; DATA :  Power-down signal mux
MEM_MPAGE=0x93 ; DATA :  Memory page select
MEM_MEMCTR=0xC7 ; DATA :  Memory system control
MEM_FMAP=0x9F ; DATA :  Flash-memory bank mapping
RF_RFIRQF1=0x91 ; DATA :  RF interrupt flags MSB
RF_RFD=0xD9 ; DATA :  RF data
RF_RFST=0xE1 ; DATA :  RF command strobe
RF_RFIRQF0=0xE9 ; DATA :  RF interrupt flags LSB
RF_RFERRF=0xBF ; DATA :  RF error interrupt flags
ST_ST0=0x95 ; DATA :  Sleep Timer 0
ST_ST1=0x96 ; DATA :  Sleep Timer 1
ST_ST2=0x97 ; DATA :  Sleep Timer 2
ST_STLOAD=0xAD ; DATA :  Sleep-timer load status
PMC_SLEEPCMD=0xBE ; DATA :  Sleep-mode control command
PMC_SLEEPSTA=0x9D ; DATA :  Sleep-mode control status
PMC_CLKCONCMD=0xC6 ; DATA :  Clock control command
PMC_CLKCONSTA=0x9E ; DATA :  Clock control status
TIM_T1CC0L=0xDA ; DATA :  1 Timer 1 channel 0 capture/compare value low
TIM_T1CC0H=0xDB ; DATA :  1 Timer 1 channel 0 capture/compare value high
TIM_T1CC1L=0xDC ; DATA :  1 Timer 1 channel 1 capture/compare value low
TIM_T1CC1H=0xDD ; DATA :  1 Timer 1 channel 1 capture/compare value high
TIM_T1CC2L=0xDE ; DATA :  1 Timer 1 channel 2 capture/compare value low
TIM_T1CC2H=0xDF ; DATA :  1 Timer 1 channel 2 capture/compare value high
TIM_T1CNTL=0xE2 ; DATA :  1 Timer 1 counter low
TIM_T1CNTH=0xE3 ; DATA :  1 Timer 1 counter high
TIM_T1CTL=0xE4 ; DATA :  1 Timer 1 control and status
TIM_T1CCTL0=0xE5 ; DATA :  1 Timer 1 channel 0 capture/compare control
TIM_T1CCTL1=0xE6 ; DATA :  1 Timer 1 channel 1 capture/compare control
TIM_T1CCTL2=0xE7 ; DATA :  1 Timer 1 channel 2 capture/compare control
TIM_T1STAT=0xAF ; DATA :  1 Timer 1 status
TIM_T2CTRL=0x94 ; DATA :  2 Timer 2 control
TIM_T2EVTCFG=0x9C ; DATA :  2 Timer 2 event configuration
TIM_T2IRQF=0xA1 ; DATA :  2 Timer 2 interrupt flags
TIM_T2M0=0xA2 ; DATA :  2 Timer 2 multiplexed register 0
TIM_T2M1=0xA3 ; DATA :  2 Timer 2 multiplexed register 1
TIM_T2MOVF0=0xA4 ; DATA :  2 Timer 2 multiplexed overflow register 0
TIM_T2MOVF1=0xA5 ; DATA :  2 Timer 2 multiplexed overflow register 1
TIM_T2MOVF2=0xA6 ; DATA :  2 Timer 2 multiplexed overflow register 2
TIM_T2IRQM=0xA7 ; DATA :  2 Timer 2 interrupt mask
TIM_T2MSEL=0xC3 ; DATA :  2 Timer 2 multiplex select
TIM_T3CNT=0xCA ; DATA :  3 Timer 3 counter
TIM_T3CTL=0xCB ; DATA :  3 Timer 3 control
TIM_T3CCTL0=0xCC ; DATA :  3 Timer 3 channel 0 compare control
TIM_T3CC0=0xCD ; DATA :  3 Timer 3 channel 0 compare value
TIM_T3CCTL1=0xCE ; DATA :  3 Timer 3 channel 1 compare control
TIM_T3CC1=0xCF ; DATA :  3 Timer 3 channel 1 compare value
TIM_T4CNT=0xEA ; DATA :  4 Timer 4 counter
TIM_T4CTL=0xEB ; DATA :  4 Timer 4 control
TIM_T4CCTL0=0xEC ; DATA :  4 Timer 4 channel 0 compare control
TIM_T4CC0=0xED ; DATA :  4 Timer 4 channel 0 compare value
TIM_T4CCTL1=0xEE ; DATA :  4 Timer 4 channel 1 compare control
TIM_T4CC1=0xEF ; DATA :  4 Timer 4 channel 1 compare value
TMINT_TIMIF=0xD8 ; DATA :  Timers 1/3/4 joint interrupt mask/flags
USART_U0CSR=0x86 ; DATA :  0 USART 0 control and status
USART_U0DBUF=0xC1 ; DATA :  0 USART 0 receive/transmit data buffer
USART_U0BAUD=0xC2 ; DATA :  0 USART 0 baud-rate control
USART_U0UCR=0xC4 ; DATA :  0 USART 0 UART control
USART_U0GCR=0xC5 ; DATA :  0 USART 0 generic control
USART_U1CSR=0xF8 ; DATA :  1 USART 1 control and status
USART_U1DBUF=0xF9 ; DATA :  1 USART 1 receive/transmit data buffer
USART_U1BAUD=0xFA ; DATA :  1 USART 1 baud-rate control
USART_U1UCR=0xFB ; DATA :  1 USART 1 UART control
USART_U1GCR=0xFC ; DATA :  1 USART 1 generic control
WDT_WDCTL=0xC9 ; DATA :  Watchdog Timer contro
VEC_RESET=0x00 ; CODE :  init
VEC_RFERR=0x03 ; CODE :  int 0 : RF core error situation (mask=IEN0.RFERRIE, flag=TCON.RFERRIF)
VEC_ADC=0x0B ; CODE :  int 1 : ADC end of conversion (mask=IEN0.ADCIE, flag=TCON.ADCIF)
VEC_URX0=0x13 ; CODE :  int 2 : USART 0 RX complete (mask=IEN0.URX0IE, flag=TCON.URX0IF)
VEC_URX1=0x1B ; CODE :  int 3 : USART 1 RX complete (mask=IEN0.URX1IE, flag=TCON.URX1IF)
VEC_ENC=0x23 ; CODE :  int 4 : AES encryption/decryption complete (mask=IEN0.ENCIE, flag=S0CON.ENCIF)
VEC_ST=0x2B ; CODE :  int 5 : Sleep Timer compare (mask=IEN0.STIE, flag=IRCON.STIF)
VEC_P2INT=0x33 ; CODE :  int 6 : Port-2 inputs/USB/I2C (mask=IEN2.P2IE, flag=IRCON2.P2IF)
VEC_UTX0=0x3B ; CODE :  int 7 : USART 0 TX complete (mask=IEN2.UTX0IE, flag=IRCON2.UTX0IF)
VEC_DMA=0x43 ; CODE :  int 8 : DMA transfer complete (mask=IEN1.DMAIE, flag=IRCON.DMAIF)
VEC_T1=0x4B ; CODE :  int 9 : Timer 1 (16-bit) capture/compare/overflow (mask=IEN1.T1IE, flag=IRCON.T1IF)
VEC_T2=0x53 ; CODE :  int 10 : Timer 2 (mask=IEN1.T2IE, flag=IRCON.T2IF)
VEC_T3=0x5B ; CODE :  int 11 : Timer 3 (8-bit) capture/compare/overflow (mask=IEN1.T3IE, flag=IRCON.T3IF)
VEC_T4=0x63 ; CODE :  int 12 : Timer 4 (8-bit) capture/compare/overflow (mask=IEN1.T4IE, flag=IRCON.T4IF)
VEC_P0INT=0x6B ; CODE :  int 13 : Port 0 inputs (mask=IEN1.P0IE, flag=IRCON.P0IF)
VEC_UTX1=0x73 ; CODE :  int 14 : USART 1 TX complete (mask=IEN2.UTX1IE, flag=IRCON2.UTX1IF)
VEC_P1INT=0x7B ; CODE :  int 15 : Port 1 inputs (mask=IEN2.P1IE, flag=IRCON2.P1IF)
VEC_RF=0x83 ; CODE :  int 16 : RF general interrupts (mask=IEN2.RFIE, flag=S1CON.RFIF)
VEC_WDT=0x8B ; CODE :  int 17 : Watchdog overflow in timer mode (mask=IEN2.WDTIE, flag=IRCON2.WDTIF)
IEN0_EA=0xAF ; BIT :  R/W Disables all interrupts.  0: No interrupt is acknowledged.  1: Each interrupt source is individually enabled or disabled by setting its corresponding enable bit.
IEN0_STIE=0xAD ; BIT :  R/W Sleep Timer interrupt enable => 0: Interrupt disabled 1: Interrupt enabled
IEN0_ENCIE=0xAC ; BIT :  AES encryption/decryption interrupt enable
IEN0_URX1IE=0xAB ; BIT :  USART 1 RX interrupt enable
IEN0_URX0IE=0xAA ; BIT :  USART0 RX interrupt enable
IEN0_ADCIE=0xA9 ; BIT :  ADC interrupt enable
IEN0_RFERRIE=0xA8 ; BIT :  RF core error interrupt enable
IEN1_P0IE=0xBD ; BIT :  Port 0 interrupt enable
IEN1_T4IE=0xBC ; BIT :  Timer 4 interrupt enable
IEN1_T3IE=0xBB ; BIT :  Timer 3 interrupt enable
IEN1_T2IE=0xBA ; BIT :  Timer 2 interrupt enable
IEN1_T1IE=0xB9 ; BIT :  Timer 1 interrupt enable
IEN1_DMAIE=0xB8 ; BIT :  DMA transfer interrupt enable
TCON_URX1IF=0x8F ; BIT :  USART 1 RX interrupt flag. Set to 1 when USART 1 RX interrupt occurs and cleared
TCON_ADCIF=0x8D ; BIT :  ADC interrupt flag. Set to 1 when ADC interrupt occurs and cleared when CPU vectors to the interrupt service routine
TCON_URX0IF=0x8B ; BIT :  USART 0 RX interrupt flag. Set to 1 when USART 0 interrupt occurs and cleared when CPU vectors to the interrupt service routine
TCON_IT1=0x8A ; BIT :  Must always be set to 1. Setting a zero enables low-level interrupt detection, which is almost always the case (one-shot when interrupt request is initiated)
TCON_RFERRIF=0x89 ; BIT :  RF core error interrupt flag. Set to 1 when RFERR interrupt occurs and cleared H0 when CPU vectors to the interrupt service routine
TCON_IT0=0x88 ; BIT :  Reserved. Must always be set to 1. Setting a zero enables low-level interrupt detection, which is almost always the case (one-shot when interrupt request is initiated)
S0CON_ENCIF_1=0x99 ; BIT :  AES interrupt. ENC has two interrupt flags, ENCIF_1 and ENCIF_0. Setting one of these flags requests interrupt service. Both flags are set when the AES coprocessor requests the interrupt
S0CON_ENCIF_0=0x98 ; BIT :  AES interrupt. ENC has two interrupt flags, NCIF_1 and ENCIF_0. Setting one of these flags requests interrupt service. Both flags are set when the AES coprocessor requests the interrupt
IRCON_STIF=0xC7 ; BIT :  Sleep Timer interrupt flag
IRCON_P0IF=0xC5 ; BIT :  Port 0 interrupt flag
IRCON_T4IF=0xC4 ; BIT :  Timer 4 interrupt flag. Set to 1 when Timer 4 interrupt occurs and cleared when CPU vectors to the interrupt service routine
IRCON_T3IF=0xC3 ; BIT :  Timer 3 interrupt flag
IRCON_T2IF=0xC2 ; BIT :  Timer 2 interrupt flag
IRCON_T1IF=0xC1 ; BIT :  Timer 1 interrupt flag
IRCON_DMAIF=0xC0 ; BIT :  DMA-complete interrupt flag
IRCON2_WDTIF=0xEC ; BIT :  Watchdog Timer interrupt flag
IRCON2_P1IF=0xEB ; BIT :  Port 1 interrupt flag
IRCON2_UTX1IF=0xEA ; BIT :  USART 1 TX interrupt flag
IRCON2_UTX0IF=0xE9 ; BIT :  USART 0 TX interrupt flag
IRCON2_P2IF=0xE8 ; BIT :  Port 2 interrupt flag
TIMIF_OVFIM=0xDE ; BIT :  Timer 1 overflow interrupt mask
TIMIF_T4CH1IF=0xDD ; BIT :  Timer 4 channel 1 interrupt flag
TIMIF_T4CH0IF=0xDC ; BIT :  Timer 4 channel 0 interrupt flag
TIMIF_T4OVFIF=0xDB ; BIT :  Timer 4 overflow interrupt flag
TIMIF_T3CH1IF=0xDA ; BIT :  Timer 3 channel 1 interrupt flag
TIMIF_T3CH0IF=0xD9 ; BIT :  Timer 3 channel 0 interrupt flag
TIMIF_T3OVFIF=0xD8 ; BIT :  Timer 3 overflow interrupt flag
U1CSR_MODE=0xFF ; BIT :  USART mode select
U1CSR_RE=0xFE ; BIT :  UART receiver enable. Note: Do not enable receive before UART is fully configured
U1CSR_SLAVE=0xFD ; BIT :  SPI master (0) or slave (1) mode select
U1CSR_FE=0xFC ; BIT :  UART framing error status. This bit is automatically cleared on a read of the U1CSR register or bits in the U1CSR register. 0: No framing error detected, 1: Byte received with incorrect stop-bit level
U1CSR_ERR=0xFB ; BIT :  UART parity error status. This bit is automatically cleared on a read of the U1CSR register or bits in the U1CSR register (1 : error)
U1CSR_RX_BYTE=0xFA ; BIT :  Receive byte status. UART mode and SPI slave mode. This bit is automatically cleared when reading U1DBUF; clearing this bit by writing 0 to it effectively discards the data in U1DBUF (1 : ready)
U1CSR_TX_BYTE=0xF9 ; BIT :  Transmit byte status. UART mode and SPI master mode (1 : transmitted)
U1CSR_ACTIVE=0xF8 ; BIT :  USART transmit/receive active status. In SPI slave mode, this bit equals slave select (0 : idle)
PSW_CY=0xD7 ; BIT :  Carry flag
PSW_AC=0xD6 ; BIT :  Auxiliary carry flag for BCD operations
PSW_F0=0xD5 ; BIT :  User-defined
PSW_RS1=0xD4 ; BIT :  Register bank (MSB) from 00 to 11 (0 to 3)
PSW_RS0=0xD3 ; BIT :  LSB
PSW_OV=0xD2 ; BIT :  Overflow flag
PSW_F1=0xD1 ; BIT :  User-defined
PSW_P=0xD0 ; BIT :  Parity flag

        .area XSEG    (XDATA)
; from hashes
PANID_00_LSB=0x6100
PANID_00_MSB=0x6101
SHORT_00_LSB=0x6102
SHORT_00_MSB=0x6103
PANID_01_LSB=0x6104
PANID_01_MSB=0x6105
SHORT_01_LSB=0x6106
SHORT_01_MSB=0x6107
PANID_02_LSB=0x6108
PANID_02_MSB=0x6109
SHORT_02_LSB=0x610A
SHORT_02_MSB=0x610B
PANID_03_LSB=0x610C
PANID_03_MSB=0x610D
SHORT_03_LSB=0x610E
SHORT_03_MSB=0x610F
PANID_22_LSB=0x6158
PANID_22_MSB=0x6159
SHORT_22_LSB=0x615A
SHORT_22_MSB=0x615B
PANID_23_LSB=0x615C
PANID_23_MSB=0x615D
SHORT_23_LSB=0x615E
SHORT_23_MSB=0x615F
SRCRESMASK0=0x6160
SRCRESMASK2=0x6162
SRCRESINDEX=0x6163
SRCEXTPENDEN0=0x6164
SRCEXTPENDEN1=0x6165
SRCEXTPENDEN2=0x6166
SRCSHORTPENDEN0=0x6167
SRCSHORTPENDEN1=0x6168
SRCSHORTPENDEN2=0x6169
EXT_ADD_0=0x616A
EXT_ADD_1=0x616B
EXT_ADD_2=0x616C
EXT_ADD_3=0x616D
EXT_ADD_4=0x616E
EXT_ADD_5=0x616F
EXT_ADD_6=0x6170
EXT_ADD_7=0x6171
PAN_ID_LSB=0x6172
PAN_ID_MSB=0x6173
SHORT_ADDR_LSB=0x6174
SHORT_ADDR_MSB=0x6175
TMP_RAD_0=0x6176
TMP_RAD_1=0x6177
TMP_RAD_2=0x6178
TMP_RAD_3=0x6179
TMP_RAD_4=0x617A
TMP_RAD_5=0x617B
TMP_RAD_6=0x617C
TMP_RAD_7=0x617D
TMP_RAD_8=0x617E
TMP_RAD_9=0x617F
FRMFILT0=0x6180
FRMFILT1=0x6181
SRCMATCH=0x6182
SRCSHORTEN0=0x6183
SRCSHORTEN1=0x6184
SRCSHORTEN2=0x6185
SRCEXTEN0=0x6186
SRCEXTEN1=0x6187
SRCEXTEN2=0x6188
FRMCTRL0=0x6189
FRMCTRL1=0x618A
RXENABLE=0x618B
RXMASKSET=0x618C
RXMASKCLR=0x618D
FREQTUNE=0x618E
FREQCTRL=0x618F
TXPOWER=0x6190
TXCTRL=0x6191
FSMSTAT0=0x6192
FSMSTAT1=0x6193
FIFOPCTRL=0x6194
FSMCTRL=0x6195
CCACTRL0=0x6196
CCACTRL1=0x6197
RSSI=0x6198
RSSISTAT=0x6199
RXFIRST=0x619A
RXFIFOCNT=0x619B
TXFIFOCNT=0x619C
RXFIRST_PTR=0x619D
RXLAST_PTR=0x619E
RXP1_PTR=0x619F
TXFIRST_PTR=0x61A1
TXLAST_PTR=0x61A2
RFIRQM0=0x61A3
RFIRQM1=0x61A4
RFERRM=0x61A5
MONMUX=0x61A6
RFRND=0x61A7
MDMCTRL0=0x61A8
MDMCTRL1=0x61A9
FREQEST=0x61AA
RXCTRL=0x61AB
FSCTRL=0x61AC
FSCAL1=0x61AE
FSCAL2=0x61AF
FSCAL3=0x61B0
AGCCTRL0=0x61B1
AGCCTRL1=0x61B2
AGCCTRL2=0x61B3
AGCCTRL3=0x61B4
ADCTEST0=0x61B5
ADCTEST1=0x61B6
ADCTEST2=0x61B7
MDMTEST0=0x61B8
MDMTEST1=0x61B9
DACTEST0=0x61BA
DACTEST1=0x61BB
DACTEST2=0x61BC
ATEST=0x61BD
PTEST0=0x61BE
PTEST1=0x61BF
CSPPROG0=0x61C0
CSPPROG1=0x61C1
CSPPROG2=0x61C2
CSPPROG3=0x61C3
CSPPROG4=0x61C4
CSPPROG5=0x61C5
CSPPROG6=0x61C6
CSPPROG7=0x61C7
CSPPROG8=0x61C8
CSPPROG9=0x61C9
CSPPROG10=0x61CA
CSPPROG11=0x61CB
CSPPROG12=0x61CC
CSPPROG13=0x61CD
CSPPROG14=0x61CE
CSPPROG15=0x61CF
CSPPROG16=0x61D0
CSPPROG17=0x61D1
CSPPROG18=0x61D2
CSPPROG19=0x61D3
CSPPROG20=0x61D4
CSPPROG21=0x61D5
CSPPROG22=0x61D6
CSPPROG23=0x61D7
CSPCTRL=0x61E0
CSPSTAT=0x61E1
CSPX=0x61E2
CSPY=0x61E3
CSPZ=0x61E4
CSPT=0x61E5
RFC_OBS_CTRL0=0x61EB
RFC_OBS_CTRL1=0x61EC
RFC_OBS_CTRL2=0x61ED
TXFILTCFG=0x61FA
USBADDR=0x6200
USBPOW=0x6201
USBIIF=0x6202
USBOIF=0x6204
USBCIF=0x6206
USBIIE=0x6207
USBOIE=0x6209
USBCIE=0x620B
USBFRML=0x620C
USBFRMH=0x620D
USBINDEX=0x620E
USBCTRL=0x620F
USBMAXI=0x6210
USBCSIL=0x6211
USBCSIH=0x6212
USBMAXO=0x6213
USBCSOL=0x6214
USBCSOH=0x6215
USBCNTL=0x6216
USBCNTH=0x6217
USBF0=0x6220
USBF1=0x6222
USBF2=0x6224
USBF3=0x6226
USBF4=0x6228
USBF5=0x622A
I2CCFG=0x6230
I2CSTAT=0x6231
I2CDATA=0x6232
I2CADDR=0x6233
I2CWC=0x6234
I2CIO=0x6235
OBSSEL0=0x6243
OBSSEL1=0x6244
OBSSEL2=0x6245
OBSSEL3=0x6246
OBSSEL4=0x6247
OBSSEL5=0x6248
CHVER=0x6249
CHIPID=0x624A
TR0=0x624B
DBGDATA=0x6260
SRCRC=0x6262
BATTMON=0x6264
IVCTRL=0x6265
FCTL=0x6270
FADDRL=0x6271
FADDRH=0x6272
FWDATA=0x6273
CHIPINFO0=0x6276
CHIPINFO1=0x6277
IRCTL=0x6281
CLD=0x6290
T1CCTL3=0x62A3
T1CCTL4=0x62A4
T1CC3L=0x62AC
T1CC3H=0x62AD
T1CC4L=0x62AE
T1CC4H=0x62AF
STCC=0x62B0
STCS=0x62B1
STCV0=0x62B2
STCV1=0x62B3
STCV2=0x62B4
OPAMPC=0x62C0
OPAMPS=0x62C1
CMPCTL=0x62D0
