// Seed: 3284648511
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    output wire id_5,
    input wire id_6,
    output wor id_7
    , id_20,
    input tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    output tri id_11,
    input tri id_12,
    input uwire id_13,
    input uwire id_14,
    output wire id_15,
    input supply1 id_16,
    input supply1 id_17,
    output wand id_18
);
  logic id_21;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_23 = 32'd4,
    parameter id_24 = 32'd76
) (
    input wor id_0,
    output tri0 id_1
    , id_22,
    input supply0 id_2,
    output supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    output tri0 id_8,
    output tri1 id_9,
    output supply1 id_10,
    input tri0 id_11,
    output wand id_12,
    input wor id_13,
    output wire id_14,
    output wor id_15,
    inout wand id_16,
    output tri1 id_17,
    input wand id_18,
    output uwire id_19,
    input tri1 id_20
);
  assign id_3 = -1;
  wire _id_23;
  assign id_14 = id_11;
  module_0 modCall_1 (
      id_2,
      id_16,
      id_2,
      id_19,
      id_0,
      id_19,
      id_4,
      id_12,
      id_18,
      id_13,
      id_4,
      id_8,
      id_2,
      id_5,
      id_0,
      id_15,
      id_4,
      id_13,
      id_16
  );
  parameter id_24 = 1;
  wire [!  id_23 : 1 'd0] id_25;
  defparam id_24.id_24 = -1'b0;
endmodule
