<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>hc08kernel: /home/kugel/daten/work/vhdl/uc68hc08/sw/inc/peripherals.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">hc08kernel
   &#160;<span id="projectnumber">1.00</span>
   </div>
   <div id="projectbrief">Minimal Embedded-Kernel</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">peripherals.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="peripherals_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// hc08 peripherals</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;</div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#ifndef PERIPHERALS_H</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#define PERIPHERALS_H</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#gacce3b8a909ed8b957b4e411dfb7cbd91">   12</a></span>&#160;<span class="preprocessor">#define GPIO_BASE 0x80 </span></div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#ga4ad52d5a2e8e20d36a49892c5c063bee">   13</a></span>&#160;<span class="preprocessor">#define GPIO_DATA_ADDR (GPIO_BASE + 0) </span></div><div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#gaff02fe74d9c8e727868299e2a4b22e7f">   14</a></span>&#160;<span class="preprocessor">#define GPIO_IEN_ADDR (GPIO_BASE + 1) </span></div><div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#gaf422d52e16664a550278ed718b832fac">   15</a></span>&#160;<span class="preprocessor">#define GPIO_CLR_ADDR (GPIO_BASE + 2) </span></div><div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#ga57614c46187ded9b63b417823bab7701">   16</a></span>&#160;<span class="preprocessor">#define GPIO_STAT_ADDR (GPIO_BASE + 1) </span></div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#ga8bb3ff85f0033104ce5454d5b869f215">   17</a></span>&#160;<span class="preprocessor">#define GPIO_CFG0_ADDR (GPIO_BASE + 2) </span></div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#ga1a6d2037235ac4497c06c9c79d7efa4f">   18</a></span>&#160;<span class="preprocessor">#define GPIO_CFG1_ADDR (GPIO_BASE + 3) </span></div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#ga1fe1cbaa5790e4109fc5d4897ce49de5">   19</a></span>&#160;<span class="preprocessor">#define GPIO_CFG2_ADDR (GPIO_BASE + 4) </span></div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#gadb700f96cd296db2fb3fb019063f9d14">   20</a></span>&#160;<span class="preprocessor">#define GPIO_VGALO_ADDR (GPIO_BASE + 5) </span></div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#ga5233b0ac886dd5d7bfad54301efe2525">   21</a></span>&#160;<span class="preprocessor">#define GPIO_VGAHI_ADDR (GPIO_BASE + 6) </span></div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#gab8561c86e263ad20447200ec80b7c278">   22</a></span>&#160;<span class="preprocessor">#define GPIO_STATBIT_IRQ 0 </span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#ga5884ed0b09da5f06e9761bf37ffe4441">   23</a></span>&#160;<span class="preprocessor">#define GPIO_CFG0BIT_SIM 0 </span></div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#gaa77acb741ee10070d38f017fd730af9b">   24</a></span>&#160;<span class="preprocessor">#define GPIO_CFG0BIT_TIMER 1 </span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#ga834b92f0cf885f8dd994a2705144379a">   25</a></span>&#160;<span class="preprocessor">#define GPIO_CFG0BIT_UART 2 </span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#gafb3521a76c9840138876692ea3c940ea">   26</a></span>&#160;<span class="preprocessor">#define GPIO_CFG0BIT_PWM 3 </span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#ga961553d8125d468faeeac007595a5d4d">   27</a></span>&#160;<span class="preprocessor">#define GPIO_CFG0BIT_I2C 4 </span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#gafc53bd76569d13486a9adb865e3bf56e">   28</a></span>&#160;<span class="preprocessor">#define GPIO_CFG0BIT_SPI 5 </span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#gae2ac0fe87ae16504d52a4c067c9be4c5">   29</a></span>&#160;<span class="preprocessor">#define GPIO_CFG0BIT_SDRAM 6 </span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="group___g_p_i_o.html#ga9c7f8261e67e8c282334aba7d046c024">   30</a></span>&#160;<span class="preprocessor">#define GPIO_CFG2BIT_VGA 0 </span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define TMR_BASE 0x90 </span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="group___t_i_m_e_r.html#gab509a679cffac47740a4834f9c95312c">   36</a></span>&#160;<span class="preprocessor">#define TMR_SET_BASE (TMR_BASE + 0) </span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="group___t_i_m_e_r.html#gaaa490a4186e360b4c8e29b455071125b">   37</a></span>&#160;<span class="preprocessor">#define TMR_GET_BASE (TMR_BASE + 0) </span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group___t_i_m_e_r.html#ga4dc15c71123455a8b97daab0afbebb14">   38</a></span>&#160;<span class="preprocessor">#define TMR_RUN_ADDR (TMR_BASE + 4) </span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="group___t_i_m_e_r.html#gaf1125ad583346b5e202c79f805869fd4">   39</a></span>&#160;<span class="preprocessor">#define TMR_REP_ADDR (TMR_BASE + 5) </span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="group___t_i_m_e_r.html#gaef55d2996faaf9ae951bb9ee0c1bae25">   40</a></span>&#160;<span class="preprocessor">#define TMR_IEN_ADDR (TMR_BASE + 6) </span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="group___t_i_m_e_r.html#gac7e7872a4ba705e00a5558daf684a3dc">   41</a></span>&#160;<span class="preprocessor">#define TMR_CLR_ADDR (TMR_BASE + 7) </span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group___t_i_m_e_r.html#ga418c6ba497ff2d97bb264adf8e141c17">   42</a></span>&#160;<span class="preprocessor">#define TMR_STAT_ADDR (TMR_BASE + 4) </span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group___t_i_m_e_r.html#ga0dbf5fd838a9b1369281db50d41a82fa">   43</a></span>&#160;<span class="preprocessor">#define TMR_STATBIT_IRQ 0 </span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define UART_BASE 0xa0 </span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group___u_a_r_t.html#ga0330c9699ffcec8024f35f5c0c135842">   49</a></span>&#160;<span class="preprocessor">#define UART_DATA_ADDR (UART_BASE + 0) </span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___u_a_r_t.html#ga6c17a8ef034e667bff3b4dd4bcfae1e4">   50</a></span>&#160;<span class="preprocessor">#define UART_IEN_ADDR (UART_BASE + 1) </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___u_a_r_t.html#ga6a55723b35d3bed66d22ab51dca1fa99">   51</a></span>&#160;<span class="preprocessor">#define UART_STAT_ADDR (UART_BASE + 1) </span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___u_a_r_t.html#ga0302db51d74987cf952dc6fb923e9ae9">   52</a></span>&#160;<span class="preprocessor">#define UART_IRQEN_RXD_BIT 0 </span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___u_a_r_t.html#gad17a66d4265f2872ce86607b66a84e65">   53</a></span>&#160;<span class="preprocessor">#define UART_IRQEN_RXF_BIT 1 </span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___u_a_r_t.html#ga3c79b9551fcecd243d6514823ce97cbf">   54</a></span>&#160;<span class="preprocessor">#define UART_IRQEN_TXE_BIT 2 </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___u_a_r_t.html#ga25b4825c009cc3a62ac10972f4559949">   55</a></span>&#160;<span class="preprocessor">#define UART_STATBIT_IRQ 0 </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___u_a_r_t.html#ga94db0c79e29c50e2af35764d649ea8ed">   56</a></span>&#160;<span class="preprocessor">#define UART_STATBIT_RXE 1 </span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___u_a_r_t.html#ga90352eb8bb91a4f5a87999987bc016a3">   57</a></span>&#160;<span class="preprocessor">#define UART_STATBIT_RXF 2 </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___u_a_r_t.html#gafe824294a3ee1f31a6efcc92b7bc9459">   58</a></span>&#160;<span class="preprocessor">#define UART_STATBIT_TXE 3 </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___u_a_r_t.html#gae7b87ff0cc27d9926d42d07b16fdfdec">   59</a></span>&#160;<span class="preprocessor">#define UART_STATBIT_TXF 4 </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define PWM_BASE 0xb0 </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___p_w_m.html#ga698331b60e4ac971e3ae7d19c4e71b91">   65</a></span>&#160;<span class="preprocessor">#define PWM_CHAN_ADDR (PWM_BASE + 0) </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___p_w_m.html#gaf074bc3077bc59cac42ceb8046b3bb90">   66</a></span>&#160;<span class="preprocessor">#define PWM_IEN_ADDR (PWM_BASE + 1) </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___p_w_m.html#ga5f6542808e379cf11328cd181f4007a6">   67</a></span>&#160;<span class="preprocessor">#define PWM_RST_ADDR (PWM_BASE + 2) </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___p_w_m.html#gad1d5d36d3d19cfaed43cd50cafd0d7a3">   68</a></span>&#160;<span class="preprocessor">#define PWM_CLR_ADDR (PWM_BASE + 3) </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___p_w_m.html#ga6c0cc32b1d8cfc2f1d51aca234a34cdf">   69</a></span>&#160;<span class="preprocessor">#define PWM_STEPLO_ADDR (PWM_BASE + 4) </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___p_w_m.html#gacc6f4ee745f1289e30a3dfec3a147995">   70</a></span>&#160;<span class="preprocessor">#define PWM_STEPHI_ADDR (PWM_BASE + 5) </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___p_w_m.html#gaff58ee8b4d1d4c1c765d444363d18447">   71</a></span>&#160;<span class="preprocessor">#define PWM_VALLO_ADDR (PWM_BASE + 6) </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___p_w_m.html#gae768c4eb1ad96814db5662639cc36d20">   72</a></span>&#160;<span class="preprocessor">#define PWM_VALHI_ADDR (PWM_BASE + 7) </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___p_w_m.html#gafe2c9c85ca6d988cadd466bd8538b7d7">   73</a></span>&#160;<span class="preprocessor">#define PWM_IRQ_ADDR (PWM_BASE + 0) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___p_w_m.html#ga20295954622897db9e5be5990b15c655">   74</a></span>&#160;<span class="preprocessor">#define PWM_DONE_ADDR (PWM_BASE + 1) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___p_w_m.html#ga5a0f3b424eccbdbae27b31a4089141e6">   75</a></span>&#160;<span class="preprocessor">#define PWM_CFG_ADDR (PWM_BASE + 2) </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define I2C_BASE 0xc0 </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___i2_c.html#ga910714e87caf586a9ba317406577776f">   81</a></span>&#160;<span class="preprocessor">#define I2C_DATA_ADDR (I2C_BASE + 0) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___i2_c.html#ga57397052b19bed3ec47e6b54617d26bb">   82</a></span>&#160;<span class="preprocessor">#define I2C_ADDR_ADDR (I2C_BASE + 1) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___i2_c.html#ga69d0c7385260365f3ca8b314d9e8bd91">   83</a></span>&#160;<span class="preprocessor">#define I2C_CTL_ADDR (I2C_BASE + 2) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___i2_c.html#ga514f7471f159d76230f12ad18d43622d">   84</a></span>&#160;<span class="preprocessor">#define I2C_STAT_ADDR (I2C_BASE + 1) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___i2_c.html#ga452c5c80ecd185164aeae6907c53a591">   85</a></span>&#160;<span class="preprocessor">#define I2C_CTLBIT_IEN 0</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___i2_c.html#ga4647615f157a0c65ba3efb3284039e6e">   86</a></span>&#160;<span class="preprocessor">#define I2C_CTLBIT_RW 1</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___i2_c.html#ga2afe0328b2504b3e93ce413897696435">   87</a></span>&#160;<span class="preprocessor">#define I2C_CTLBIT_MORE 2</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___i2_c.html#ga02920b3ec7d38d6d74d9fa99d17fa7db">   88</a></span>&#160;<span class="preprocessor">#define I2C_STATBIT_IRQ 0</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___i2_c.html#gafd6d15a5122db44a1db926d54a0249d3">   89</a></span>&#160;<span class="preprocessor">#define I2C_STATBIT_ACK 1</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___i2_c.html#ga87ad07e1d83e3ee1c7af789f7cfd1d0b">   90</a></span>&#160;<span class="preprocessor">#define I2C_STATBIT_BUSY 2</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_d_r_a_m.html#gaff627861c307ea5417c4d162fec771a2">   95</a></span>&#160;<span class="preprocessor">#define SDR_BASE 0xe0 </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_d_r_a_m.html#ga42a58e63ec9c0fca5553aef4baaa3aaf">   96</a></span>&#160;<span class="preprocessor">#define SDR_DATA_ADDR (SDR_BASE + 0) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_d_r_a_m.html#ga41c0cb6fd4bda567348ab4ee90d2dca8">   97</a></span>&#160;<span class="preprocessor">#define SDR_DATAINC_ADDR (SDR_BASE + 1) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_d_r_a_m.html#gaa45ec2c8f7fbd073a56f74fee14757f5">   98</a></span>&#160;<span class="preprocessor">#define SDR_CAPT_ADDR (SDR_BASE + 2) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_d_r_a_m.html#gafb9c08a5ff1c78f1519fab4fd1942314">   99</a></span>&#160;<span class="preprocessor">#define SDR_STAT_ADDR (SDR_BASE + 3) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_d_r_a_m.html#ga913474bb3a2c46039037487bfcfb4e56">  100</a></span>&#160;<span class="preprocessor">#define SDR_A0_ADDR (SDR_BASE + 4) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_d_r_a_m.html#ga2cc0f6de124535bea7f45975608c9519">  101</a></span>&#160;<span class="preprocessor">#define SDR_A1_ADDR (SDR_BASE + 5) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_d_r_a_m.html#ga52941c2390b63bd0038e3407ad9d34ad">  102</a></span>&#160;<span class="preprocessor">#define SDR_A2_ADDR (SDR_BASE + 6) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_d_r_a_m.html#ga711c20447b82a3c5e79afc58bbb8c2f1">  103</a></span>&#160;<span class="preprocessor">#define SDR_CTL_ADDR (SDR_BASE + 7) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_d_r_a_m.html#gadecce755cdd16a253c21461c22854ef1">  104</a></span>&#160;<span class="preprocessor">#define SDR_STATBIT_WAIT 0</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_d_r_a_m.html#gad4937710af0cbd7a187e041513a9e72f">  105</a></span>&#160;<span class="preprocessor">#define SDR_STATBIT_VALID 1</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_d_r_a_m.html#ga54f777364c6e31c4561106ed200e1557">  106</a></span>&#160;<span class="preprocessor">#define SDR_STATBIT_INIT 2</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_d_r_a_m.html#gade965a8e5382da3c3d291c65bf94683b">  107</a></span>&#160;<span class="preprocessor">#define SDR_CTLBIT_RST 0</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_d_r_a_m.html#ga28ccdf387326f3f16d6524a40512c78f">  108</a></span>&#160;<span class="preprocessor">#define SDR_CTLBIT_INV 1</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#endif // PERIPHERALS_H</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
