#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Mar 20 14:50:31 2024
# Process ID: 11560
# Current directory: C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/impl_1
# Command line: vivado.exe -log tristan_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source tristan_top.tcl -notrace
# Log file: C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/impl_1/tristan_top.vdi
# Journal file: C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/impl_1\vivado.jou
# Running On: Chris-Semify, OS: Windows, CPU Frequency: 1896 MHz, CPU Physical cores: 4, Host memory: 16916 MB
#-----------------------------------------------------------
source tristan_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 472.523 ; gain = 182.320
Command: link_design -top tristan_top -part xc7a15tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a15tftg256-1
INFO: [Project 1-454] Reading design checkpoint 'c:/git/tristan/risc_v_subsystem/risc_v_subsystem.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'osc_50MHz'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/tristan/risc_v_subsystem/risc_v_subsystem.gen/sources_1/ip/vio_reset_1/vio_reset.dcp' for cell 'vio_reset'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 925.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 496 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: vio_reset UUID: b229d9a2-3b02-5a6f-9ac4-c4ab006ce709 
Parsing XDC File [c:/git/tristan/risc_v_subsystem/risc_v_subsystem.gen/sources_1/ip/vio_reset_1/vio_reset.xdc] for cell 'vio_reset'
Finished Parsing XDC File [c:/git/tristan/risc_v_subsystem/risc_v_subsystem.gen/sources_1/ip/vio_reset_1/vio_reset.xdc] for cell 'vio_reset'
Parsing XDC File [c:/git/tristan/risc_v_subsystem/risc_v_subsystem.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'osc_50MHz/inst'
Finished Parsing XDC File [c:/git/tristan/risc_v_subsystem/risc_v_subsystem.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'osc_50MHz/inst'
Parsing XDC File [c:/git/tristan/risc_v_subsystem/risc_v_subsystem.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'osc_50MHz/inst'
Finished Parsing XDC File [c:/git/tristan/risc_v_subsystem/risc_v_subsystem.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'osc_50MHz/inst'
Parsing XDC File [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/constrs_1/new/smartwave_v2.xdc]
Finished Parsing XDC File [C:/git/tristan/risc_v_subsystem/risc_v_subsystem.srcs/constrs_1/new/smartwave_v2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1060.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1060.746 ; gain = 567.973
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1081.746 ; gain = 21.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: f2a318c7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1586.758 ; gain = 505.012

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1976.617 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1976.617 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: bd8b4d58

Time (s): cpu = 00:00:02 ; elapsed = 00:01:59 . Memory (MB): peak = 1976.617 ; gain = 19.848
Phase 1.1 Core Generation And Design Setup | Checksum: bd8b4d58

Time (s): cpu = 00:00:02 ; elapsed = 00:01:59 . Memory (MB): peak = 1976.617 ; gain = 19.848

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: bd8b4d58

Time (s): cpu = 00:00:02 ; elapsed = 00:01:59 . Memory (MB): peak = 1976.617 ; gain = 19.848
Phase 1 Initialization | Checksum: bd8b4d58

Time (s): cpu = 00:00:02 ; elapsed = 00:01:59 . Memory (MB): peak = 1976.617 ; gain = 19.848

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: bd8b4d58

Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 1976.617 ; gain = 19.848

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: bd8b4d58

Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 1976.617 ; gain = 19.848
Phase 2 Timer Update And Timing Data Collection | Checksum: bd8b4d58

Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 1976.617 ; gain = 19.848

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 11 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: d4b9d0b0

Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 1976.617 ; gain = 19.848
Retarget | Checksum: d4b9d0b0
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 9 cells
INFO: [Opt 31-1021] In phase Retarget, 46 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 144997f15

Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 1976.617 ; gain = 19.848
Constant propagation | Checksum: 144997f15
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 46 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: a73f42df

Time (s): cpu = 00:00:03 ; elapsed = 00:02:00 . Memory (MB): peak = 1976.617 ; gain = 19.848
Sweep | Checksum: a73f42df
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 818 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: a73f42df

Time (s): cpu = 00:00:03 ; elapsed = 00:02:00 . Memory (MB): peak = 1976.617 ; gain = 19.848
BUFG optimization | Checksum: a73f42df
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: a73f42df

Time (s): cpu = 00:00:03 ; elapsed = 00:02:00 . Memory (MB): peak = 1976.617 ; gain = 19.848
Shift Register Optimization | Checksum: a73f42df
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: a73f42df

Time (s): cpu = 00:00:03 ; elapsed = 00:02:00 . Memory (MB): peak = 1976.617 ; gain = 19.848
Post Processing Netlist | Checksum: a73f42df
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ccba8406

Time (s): cpu = 00:00:03 ; elapsed = 00:02:01 . Memory (MB): peak = 1976.617 ; gain = 19.848

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1976.617 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ccba8406

Time (s): cpu = 00:00:03 ; elapsed = 00:02:01 . Memory (MB): peak = 1976.617 ; gain = 19.848
Phase 9 Finalization | Checksum: 1ccba8406

Time (s): cpu = 00:00:03 ; elapsed = 00:02:01 . Memory (MB): peak = 1976.617 ; gain = 19.848
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               9  |                                             46  |
|  Constant propagation         |               0  |               0  |                                             46  |
|  Sweep                        |               0  |               1  |                                            818  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             54  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ccba8406

Time (s): cpu = 00:00:03 ; elapsed = 00:02:01 . Memory (MB): peak = 1976.617 ; gain = 19.848
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1976.617 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 12ab1f5d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2084.711 ; gain = 0.000
Ending Power Optimization Task | Checksum: 12ab1f5d8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2084.711 ; gain = 108.094

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12ab1f5d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2084.711 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2084.711 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1554c6718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2084.711 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:02:23 . Memory (MB): peak = 2084.711 ; gain = 1023.965
INFO: [runtcl-4] Executing : report_drc -file tristan_top_drc_opted.rpt -pb tristan_top_drc_opted.pb -rpx tristan_top_drc_opted.rpx
Command: report_drc -file tristan_top_drc_opted.rpt -pb tristan_top_drc_opted.pb -rpx tristan_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/impl_1/tristan_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2084.711 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2084.711 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2084.711 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2084.711 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2084.711 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2084.711 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2084.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/impl_1/tristan_top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2084.711 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 123e6d733

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2084.711 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 156e0322c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1705b3549

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1705b3549

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2084.711 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1705b3549

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 248799d2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1eeaef6b8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1eeaef6b8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1b3fb3c9c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 186 LUTNM shape to break, 333 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 60, two critical 126, total 186, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 332 nets or LUTs. Breaked 186 LUTs, combined 146 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2084.711 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          186  |            146  |                   332  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          186  |            146  |                   332  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1fe61cfbe

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2084.711 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1a22db203

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2084.711 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a22db203

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c2d2ae19

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18048adcc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 235f52f59

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b9229da6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 258d252e7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 22de24c33

Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 25e3995ed

Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ccaaa301

Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b0a2b322

Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 2084.711 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b0a2b322

Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 136d6f601

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.731 | TNS=-339.853 |
Phase 1 Physical Synthesis Initialization | Checksum: d8338832

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.658 . Memory (MB): peak = 2084.711 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: d8338832

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.811 . Memory (MB): peak = 2084.711 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 136d6f601

Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 2084.711 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.936. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19546c6eb

Time (s): cpu = 00:00:50 ; elapsed = 00:01:09 . Memory (MB): peak = 2132.199 ; gain = 47.488

Time (s): cpu = 00:00:50 ; elapsed = 00:01:09 . Memory (MB): peak = 2132.199 ; gain = 47.488
Phase 4.1 Post Commit Optimization | Checksum: 19546c6eb

Time (s): cpu = 00:00:50 ; elapsed = 00:01:09 . Memory (MB): peak = 2132.199 ; gain = 47.488

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19546c6eb

Time (s): cpu = 00:00:50 ; elapsed = 00:01:09 . Memory (MB): peak = 2132.199 ; gain = 47.488

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19546c6eb

Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 2132.199 ; gain = 47.488
Phase 4.3 Placer Reporting | Checksum: 19546c6eb

Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 2132.199 ; gain = 47.488

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2132.199 ; gain = 0.000

Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 2132.199 ; gain = 47.488
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17191024a

Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 2132.199 ; gain = 47.488
Ending Placer Task | Checksum: 925b0b64

Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 2132.199 ; gain = 47.488
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 2132.199 ; gain = 47.488
INFO: [runtcl-4] Executing : report_io -file tristan_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2133.801 ; gain = 1.602
INFO: [runtcl-4] Executing : report_utilization -file tristan_top_utilization_placed.rpt -pb tristan_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file tristan_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2133.801 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2163.625 ; gain = 11.941
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2163.625 ; gain = 8.969
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.625 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2163.625 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2163.625 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2163.625 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2163.625 ; gain = 11.941
INFO: [Common 17-1381] The checkpoint 'C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/impl_1/tristan_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2163.625 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 2.34s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2163.625 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.134 | TNS=-60.858 |
Phase 1 Physical Synthesis Initialization | Checksum: 132445743

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2163.625 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.134 | TNS=-60.858 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 132445743

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2163.625 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.134 | TNS=-60.858 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][27].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][27]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.936 | TNS=-60.319 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_addr_o[2].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q_reg[2]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_addr_o[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.936 | TNS=-60.225 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/instr_addr_o[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net osc_50MHz/inst/clk_25MHz_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[2]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.771 | TNS=-54.977 |
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[2]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[31]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_ready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.736 | TNS=-38.337 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][22].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][22]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.695 | TNS=-38.197 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/p_0_in__0[27]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][27]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][27]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.680 | TNS=-37.518 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/p_0_in__0[31]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][31]_i_2_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][31]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.671 | TNS=-36.860 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][27].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_a][27]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.655 | TNS=-36.695 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[31].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0_reg[31]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.647 | TNS=-36.344 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_a][27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][27].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][27]_INST_0
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.635 | TNS=-36.587 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][29]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][29]_INST_0_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.635 | TNS=-34.937 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][30]_i_1_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][30]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][30]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.633 | TNS=-34.368 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][25].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_a][25]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.615 | TNS=-34.135 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][30].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][30]_INST_0
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.613 | TNS=-33.528 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[27].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0_reg[27]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.611 | TNS=-33.498 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][26]_i_1_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][26]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][26]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.605 | TNS=-32.914 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[30].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0_reg[30]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.601 | TNS=-32.896 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][31]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][31]_INST_0_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.596 | TNS=-31.323 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][22].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][22]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.594 | TNS=-31.287 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][27]_i_1_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][27]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.590 | TNS=-30.134 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][27].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_a][27]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.589 | TNS=-29.961 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/p_0_in__0[26]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][26]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][26]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.587 | TNS=-29.434 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[30].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[30]_INST_0
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.583 | TNS=-28.814 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[27].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0_reg[27]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.582 | TNS=-28.791 |
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/operand_a[27]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_a][27]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.574 | TNS=-28.207 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/p_0_in__0[25]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][25]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][25]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.560 | TNS=-27.656 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][22]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][22]_INST_0_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][22]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.559 | TNS=-27.646 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][27]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][27]_INST_0_comp_2.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.550 | TNS=-26.672 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][28].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][28]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.544 | TNS=-26.399 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][22]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][22]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][22]_INST_0_i_2_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][23]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.538 | TNS=-26.337 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][24].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_a][24]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.537 | TNS=-26.199 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/p_0_in__0[29]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][29]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][29]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.511 | TNS=-25.802 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][29].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][29]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.503 | TNS=-25.787 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[21].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0_reg[21]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.498 | TNS=-25.454 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_wdata][25].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o_reg[rf_wdata][25]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_wdata][25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.496 | TNS=-24.956 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][29]_i_1_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][29]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.490 | TNS=-24.233 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_wdata][29].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o_reg[rf_wdata][29]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_wdata][29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.486 | TNS=-23.846 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][22]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][22]_INST_0_i_4_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][22]_INST_0_i_4_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][22]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.483 | TNS=-23.800 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_wdata][31].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o_reg[rf_wdata][31]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_wdata][31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.483 | TNS=-23.317 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[25].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[25]_INST_0
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.480 | TNS=-22.962 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][26].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_a][26]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.473 | TNS=-22.712 |
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][30]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][30]_INST_0_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.455 | TNS=-21.408 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/p_0_in__0[24]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][24]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][24]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.451 | TNS=-20.969 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_a][28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][28].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][28]_INST_0
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.445 | TNS=-20.214 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][24]_i_1_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][24]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][24]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.440 | TNS=-19.774 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][23]_INST_0_i_6_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][23]_INST_0_i_6_n_0_repN. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][23]_INST_0_i_6_comp_1.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][18]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.426 | TNS=-19.651 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[24].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0_reg[24]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.425 | TNS=-19.633 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][22]_i_1_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][22]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][22]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.420 | TNS=-19.224 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/p_0_in__0[28]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][28]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][28]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.412 | TNS=-18.817 |
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][25]_i_1_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][25]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.410 | TNS=-17.998 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[24].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[24]_INST_0
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.402 | TNS=-17.766 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][20].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][20]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.395 | TNS=-17.648 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[22].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0_reg[22]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.389 | TNS=-17.628 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/p_0_in__0[23]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][23]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][23]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.388 | TNS=-17.256 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/single_step_halt_if_q. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/single_step_halt_if_q_i_1_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/single_step_halt_if_q_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/single_step_halt_if_q0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.378 | TNS=-16.909 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][15].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][15]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.376 | TNS=-16.895 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][22]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.375 | TNS=-16.412 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[22].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[22]_INST_0
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.363 | TNS=-16.118 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][15].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][15]_INST_0
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-15.925 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.336 | TNS=-15.033 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][25]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][25]_INST_0_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.331 | TNS=-14.470 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][23].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_a][23]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.322 | TNS=-14.460 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/p_0_in__0[30]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][30]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][30]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.322 | TNS=-14.134 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][19].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_a][19]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.321 | TNS=-13.812 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][23]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][23]_INST_0_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.316 | TNS=-13.064 |
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][22]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][22]_INST_0_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.312 | TNS=-12.257 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][28]_i_1_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][28]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][28]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.312 | TNS=-11.950 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][30]_i_1_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][30]_i_1_comp_3.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.285 | TNS=-11.639 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][21].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][21]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.284 | TNS=-11.515 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][20].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][20]_INST_0
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.276 | TNS=-11.402 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][31].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][31]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.269 | TNS=-11.372 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][28]_i_1_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][28]_i_1_comp_3.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.257 | TNS=-11.109 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_a][26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][26].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][26]_INST_0
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.254 | TNS=-10.389 |
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[2]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.246 | TNS=-9.037 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][31]_i_1_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][31]_i_1_comp_2.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.235 | TNS=-8.637 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_wdata][21].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o_reg[rf_wdata][21]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_wdata][21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.229 | TNS=-8.402 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.227 | TNS=-8.174 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][23]_i_1_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][23]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][23]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.223 | TNS=-7.942 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][28].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][28]_INST_0
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.214 | TNS=-7.719 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][16].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.213 | TNS=-7.580 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.199 | TNS=-6.425 |
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/operand_a[28]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_a][28]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.196 | TNS=-6.221 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.181 | TNS=-6.130 |
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][23]_INST_0_i_6_n_0_repN. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][23]_INST_0_i_6_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/seq_tbljmp_o. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.178 | TNS=-6.069 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.175 | TNS=-5.486 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[20].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0_reg[20]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.171 | TNS=-5.471 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][15]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][15]_INST_0_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][19]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.171 | TNS=-5.301 |
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/p_0_in[20]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][20]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.170 | TNS=-5.131 |
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[21].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0_reg[21]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.162 | TNS=-4.961 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/valid_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/valid_q[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/valid_q[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.161 | TNS=-4.820 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.160 | TNS=-4.254 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.160 | TNS=-2.923 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][20]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][20]_INST_0_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.144 | TNS=-2.720 |
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][28]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][28]_INST_0_comp_2.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.130 | TNS=-2.571 |
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/p_0_in__0[29]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][29]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.129 | TNS=-2.434 |
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][24]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][24]_INST_0_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.121 | TNS=-2.176 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][26]_INST_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-1.593 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_wdata][29].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o_reg[rf_wdata][29]
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_wdata][29]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[23] was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[23]. Optimization improves timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/ready_o_INST_0_i_4_comp.
INFO: [Physopt 32-735] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/seq_tbljmp_o. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][19].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][19]
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr][bus_resp][rdata][16].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][16]
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/p_0_in__0[22]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][22]_i_1_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][22].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][22]
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][24].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o_reg[muldiv_operand_b][24]
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/p_0_in__0[20]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][20]_i_1_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/p_0_in__0[19]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][19]_i_1_comp.
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0[19].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/rs0_reg[19]
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[26].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/rf_wdata_o[26]_INST_0
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][24]_i_1_n_0. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_b][24]_i_1_comp_3.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_a][19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][19].  Re-placed instance cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/xif_issue_if\\.issue_req[rs][0][19]_INST_0
INFO: [Physopt 32-702] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][30]. Critical path length was reduced through logic transformation on cell cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_o[bus_resp][rdata][30]_INST_0_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2163.625 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 132445743

Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 2163.625 ; gain = 0.000

Phase 4 Critical Path Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2163.625 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 132445743

Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 2163.625 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2163.625 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.002 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.136  |         60.858  |            0  |              0  |                   117  |           0  |           2  |  00:00:40  |
|  Total          |          1.136  |         60.858  |            0  |              0  |                   117  |           0  |           3  |  00:00:40  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2163.625 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 2516323b6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2163.625 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
480 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2163.625 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2163.625 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2163.625 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.625 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2163.625 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2163.625 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2163.625 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2163.625 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/impl_1/tristan_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7cfcaf7b ConstDB: 0 ShapeSum: fc149f22 RouteDB: 0
Post Restoration Checksum: NetGraph: a5d20854 | NumContArr: 31be5d29 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 25ce25ab7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 2175.832 ; gain = 12.207

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25ce25ab7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 2175.832 ; gain = 12.207

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25ce25ab7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 2175.832 ; gain = 12.207
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 211cf1ea9

Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 2187.184 ; gain = 23.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.430  | TNS=0.000  | WHS=-0.157 | THS=-54.816|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1fe950796

Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 2201.059 ; gain = 37.434
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.430  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 276a675b6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 2213.316 ; gain = 49.691

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9378
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9378
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20e2cf1db

Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2231.148 ; gain = 67.523

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20e2cf1db

Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2231.148 ; gain = 67.523

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1ec65c258

Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 2231.148 ; gain = 67.523
Phase 3 Initial Routing | Checksum: 1ec65c258

Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 2231.148 ; gain = 67.523

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3762
 Number of Nodes with overlaps = 1414
 Number of Nodes with overlaps = 671
 Number of Nodes with overlaps = 279
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.375 | TNS=-69.287| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1afa9c4d1

Time (s): cpu = 00:01:38 ; elapsed = 00:01:31 . Memory (MB): peak = 2231.148 ; gain = 67.523

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 788
 Number of Nodes with overlaps = 296
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.600 | TNS=-21.607| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11d8e4cba

Time (s): cpu = 00:02:04 ; elapsed = 00:01:58 . Memory (MB): peak = 2231.148 ; gain = 67.523

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 790
 Number of Nodes with overlaps = 340
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.364 | TNS=-10.422| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 257781d45

Time (s): cpu = 00:02:31 ; elapsed = 00:02:27 . Memory (MB): peak = 2231.148 ; gain = 67.523

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 905
 Number of Nodes with overlaps = 306
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.985 | TNS=-26.687| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 33d1ee55b

Time (s): cpu = 00:02:59 ; elapsed = 00:02:55 . Memory (MB): peak = 2231.148 ; gain = 67.523
Phase 4 Rip-up And Reroute | Checksum: 33d1ee55b

Time (s): cpu = 00:02:59 ; elapsed = 00:02:55 . Memory (MB): peak = 2231.148 ; gain = 67.523

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 365b30436

Time (s): cpu = 00:03:00 ; elapsed = 00:02:56 . Memory (MB): peak = 2231.148 ; gain = 67.523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.315 | TNS=-9.146 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 21daad19f

Time (s): cpu = 00:03:01 ; elapsed = 00:02:57 . Memory (MB): peak = 2231.148 ; gain = 67.523

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21daad19f

Time (s): cpu = 00:03:01 ; elapsed = 00:02:57 . Memory (MB): peak = 2231.148 ; gain = 67.523
Phase 5 Delay and Skew Optimization | Checksum: 21daad19f

Time (s): cpu = 00:03:01 ; elapsed = 00:02:57 . Memory (MB): peak = 2231.148 ; gain = 67.523

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18be791d1

Time (s): cpu = 00:03:01 ; elapsed = 00:02:58 . Memory (MB): peak = 2231.148 ; gain = 67.523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.152 | TNS=-2.990 | WHS=0.048  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bd5e0f9a

Time (s): cpu = 00:03:01 ; elapsed = 00:02:58 . Memory (MB): peak = 2231.148 ; gain = 67.523
Phase 6 Post Hold Fix | Checksum: 1bd5e0f9a

Time (s): cpu = 00:03:01 ; elapsed = 00:02:58 . Memory (MB): peak = 2231.148 ; gain = 67.523

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.29315 %
  Global Horizontal Routing Utilization  = 5.67556 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y22 -> INT_L_X28Y22
   INT_R_X25Y18 -> INT_R_X25Y18
   INT_L_X26Y17 -> INT_L_X26Y17
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X29Y12 -> INT_R_X29Y12

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1bd5e0f9a

Time (s): cpu = 00:03:01 ; elapsed = 00:02:58 . Memory (MB): peak = 2231.148 ; gain = 67.523

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bd5e0f9a

Time (s): cpu = 00:03:01 ; elapsed = 00:02:58 . Memory (MB): peak = 2231.148 ; gain = 67.523

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20ab2723f

Time (s): cpu = 00:03:03 ; elapsed = 00:02:59 . Memory (MB): peak = 2231.148 ; gain = 67.523

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.152 | TNS=-2.990 | WHS=0.048  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 20ab2723f

Time (s): cpu = 00:03:03 ; elapsed = 00:03:00 . Memory (MB): peak = 2231.148 ; gain = 67.523
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 12c634e3e

Time (s): cpu = 00:03:04 ; elapsed = 00:03:01 . Memory (MB): peak = 2231.148 ; gain = 67.523
Ending Routing Task | Checksum: 12c634e3e

Time (s): cpu = 00:03:04 ; elapsed = 00:03:01 . Memory (MB): peak = 2231.148 ; gain = 67.523

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
501 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:07 ; elapsed = 00:03:04 . Memory (MB): peak = 2231.148 ; gain = 67.523
INFO: [runtcl-4] Executing : report_drc -file tristan_top_drc_routed.rpt -pb tristan_top_drc_routed.pb -rpx tristan_top_drc_routed.rpx
Command: report_drc -file tristan_top_drc_routed.rpt -pb tristan_top_drc_routed.pb -rpx tristan_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-804] Only the first 20 REQP-1839 messages were issued by report_drc. An additional 1 messages have not been issued. Use 'set_property MAX_MESSAGES <number> [get_drc_check REQP-1839]' to change the number of messages that should be reported.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/impl_1/tristan_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file tristan_top_methodology_drc_routed.rpt -pb tristan_top_methodology_drc_routed.pb -rpx tristan_top_methodology_drc_routed.rpx
Command: report_methodology -file tristan_top_methodology_drc_routed.rpt -pb tristan_top_methodology_drc_routed.pb -rpx tristan_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/impl_1/tristan_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2232.461 ; gain = 1.312
INFO: [runtcl-4] Executing : report_power -file tristan_top_power_routed.rpt -pb tristan_top_power_summary_routed.pb -rpx tristan_top_power_routed.rpx
Command: report_power -file tristan_top_power_routed.rpt -pb tristan_top_power_summary_routed.pb -rpx tristan_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
511 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.621 ; gain = 0.160
INFO: [runtcl-4] Executing : report_route_status -file tristan_top_route_status.rpt -pb tristan_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file tristan_top_timing_summary_routed.rpt -pb tristan_top_timing_summary_routed.pb -rpx tristan_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file tristan_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file tristan_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file tristan_top_bus_skew_routed.rpt -pb tristan_top_bus_skew_routed.pb -rpx tristan_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2259.289 ; gain = 15.535
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2259.289 ; gain = 15.535
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2259.289 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.261 . Memory (MB): peak = 2259.289 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2259.289 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2259.289 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2259.289 ; gain = 15.535
INFO: [Common 17-1381] The checkpoint 'C:/git/tristan/risc_v_subsystem/risc_v_subsystem.runs/impl_1/tristan_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 14:58:53 2024...
