{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1696555058216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696555058216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 06 10:17:38 2023 " "Processing started: Fri Oct 06 10:17:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1696555058216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1696555058216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPB_CPLD -c SPB_CPLD " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPB_CPLD -c SPB_CPLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1696555058216 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1696555058478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spb_cpld.bdf 1 1 " "Found 1 design units, including 1 entities, in source file spb_cpld.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SPB_CPLD " "Found entity 1: SPB_CPLD" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696555058508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696555058508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPB_CPLD " "Elaborating entity \"SPB_CPLD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1696555058552 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "BF_A\[0..19\] " "Not all bits in bus \"BF_A\[0..19\]\" are used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1696555058552 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "BF_A " "Converted elements in bus name \"BF_A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BF_A\[0..4\] BF_A0..4 " "Converted element name(s) from \"BF_A\[0..4\]\" to \"BF_A0..4\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696555058552 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BF_A\[17..19\] BF_A17..19 " "Converted element name(s) from \"BF_A\[17..19\]\" to \"BF_A17..19\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696555058552 ""}  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1696555058552 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_JOY_FAST " "Pin \"LED_JOY_FAST\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 504 352 571 520 "LED_JOY_FAST" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058558 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_JOY_SLOW " "Pin \"LED_JOY_SLOW\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 520 352 577 536 "LED_JOY_SLOW" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058559 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_DCU_POWER " "Pin \"LED_DCU_POWER\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 488 352 594 504 "LED_DCU_POWER" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058559 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_DAC_/CLR " "Pin \"SIG_DAC_/CLR\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 920 344 558 936 "SIG_DAC_/CLR" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058559 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_RDC1_/CS " "Pin \"SIG_RDC1_/CS\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 696 352 566 712 "SIG_RDC1_/CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058559 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_RDC2_/CS " "Pin \"SIG_RDC2_/CS\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 712 352 566 728 "SIG_RDC2_/CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058559 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_ADC1_/CS " "Pin \"SIG_ADC1_/CS\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 832 344 556 848 "SIG_ADC1_/CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058559 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_ADC2_/CS " "Pin \"SIG_ADC2_/CS\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 848 344 556 864 "SIG_ADC2_/CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058559 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_ADC3_/CS " "Pin \"SIG_ADC3_/CS\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 864 344 556 880 "SIG_ADC3_/CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058559 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_ADC4_/CS " "Pin \"SIG_ADC4_/CS\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 880 344 556 896 "SIG_ADC4_/CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058559 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_DAC1_/CS " "Pin \"SIG_DAC1_/CS\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 936 344 556 952 "SIG_DAC1_/CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058559 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_DAC2_/CS " "Pin \"SIG_DAC2_/CS\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 952 344 556 968 "SIG_DAC2_/CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058559 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_DAC1_/LDAC " "Pin \"SIG_DAC1_/LDAC\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 968 344 578 984 "SIG_DAC1_/LDAC" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058559 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_DAC2_/LDAC " "Pin \"SIG_DAC2_/LDAC\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 984 344 578 1000 "SIG_DAC2_/LDAC" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_X_/RD " "Pin \"SIG_X_/RD\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1024 344 523 1040 "SIG_X_/RD" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_X_/WR " "Pin \"SIG_X_/WR\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1040 344 527 1056 "SIG_X_/WR" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BUF_DATA_DIR " "Pin \"BUF_DATA_DIR\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1072 344 561 1088 "BUF_DATA_DIR" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BUF_DATA_/OE " "Pin \"BUF_DATA_/OE\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1088 344 562 1104 "BUF_DATA_/OE" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SPI_CLK_TX " "Pin \"SPI_CLK_TX\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1264 344 535 1280 "SPI_CLK_TX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SPI_CLK_RX " "Pin \"SPI_CLK_RX\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1280 344 536 1296 "SPI_CLK_RX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_MDU_CABLE_LOOP " "Pin \"/SIG_MDU_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 24 0 288 40 "/SIG_MDU_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_PCU_CABLE_LOOP " "Pin \"/SIG_PCU_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 40 0 288 56 "/SIG_PCU_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_OCU_CABLE_LOOP " "Pin \"/SIG_OCU_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 56 0 288 72 "/SIG_OCU_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_VMS_CABLE_LOOP " "Pin \"/SIG_VMS_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 72 0 288 88 "/SIG_VMS_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_VEH_CABLE_LOOP " "Pin \"/SIG_VEH_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 88 0 288 104 "/SIG_VEH_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_DCU_CABLE_LOOP " "Pin \"/SIG_DCU_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 104 0 288 120 "/SIG_DCU_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_PCU_STATE " "Pin \"/SIG_PCU_STATE\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 120 48 288 136 "/SIG_PCU_STATE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_MT_CABLE_LOOP " "Pin \"/SIG_AZ_MT_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 136 -24 288 152 "/SIG_AZ_MT_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_MT_CABLE_LOOP " "Pin \"/SIG_EL_MT_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 152 -32 288 168 "/SIG_EL_MT_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_SENSOR_CABLE_LOOP " "Pin \"/SIG_SENSOR_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 168 -40 288 184 "/SIG_SENSOR_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_INS_CABLE_LOOP " "Pin \"/SIG_INS_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 184 0 288 200 "/SIG_INS_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_ENC_CABLE_LOOP " "Pin \"/SIG_AZ_ENC_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 200 -32 288 216 "/SIG_AZ_ENC_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_ENC_CABLE_LOOP " "Pin \"/SIG_EL_ENC_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 216 -32 288 232 "/SIG_EL_ENC_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_SIG_CABLE_LOOP " "Pin \"/SIG_EL_SIG_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 248 -24 288 264 "/SIG_EL_SIG_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_SIG_CABLE_LOOP " "Pin \"/SIG_AZ_SIG_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 232 -32 288 248 "/SIG_AZ_SIG_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_SENSOR_OUT1 " "Pin \"/SIG_SENSOR_OUT1\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 312 24 288 328 "/SIG_SENSOR_OUT1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_SENSOR_OUT2 " "Pin \"/SIG_SENSOR_OUT2\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 328 24 288 344 "/SIG_SENSOR_OUT2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_SENSOR_OUT3 " "Pin \"/SIG_SENSOR_OUT3\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 344 24 288 360 "/SIG_SENSOR_OUT3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_IGBT_ERR_U " "Pin \"/SIG_AZ_IGBT_ERR_U\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 568 16 288 584 "/SIG_AZ_IGBT_ERR_U" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_IGBT_ERR_V " "Pin \"/SIG_AZ_IGBT_ERR_V\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 584 8 288 600 "/SIG_AZ_IGBT_ERR_V" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_IGBT_ERR_W " "Pin \"/SIG_AZ_IGBT_ERR_W\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 600 8 288 616 "/SIG_AZ_IGBT_ERR_W" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_IGBT_ERR_U " "Pin \"/SIG_EL_IGBT_ERR_U\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 616 16 288 632 "/SIG_EL_IGBT_ERR_U" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_IGBT_ERR_V " "Pin \"/SIG_EL_IGBT_ERR_V\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 632 8 288 648 "/SIG_EL_IGBT_ERR_V" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_IGBT_ERR_W " "Pin \"/SIG_EL_IGBT_ERR_W\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 648 8 288 664 "/SIG_EL_IGBT_ERR_W" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_LOCKING_SW " "Pin \"/SIG_AZ_LOCKING_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 360 8 288 376 "/SIG_AZ_LOCKING_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EMER_SIG " "Pin \"/SIG_EMER_SIG\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 424 64 288 440 "/SIG_EMER_SIG" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_DCU_MODE1_SW " "Pin \"/SIG_DCU_MODE1_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 440 16 288 456 "/SIG_DCU_MODE1_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_DCU_MODE2_SW " "Pin \"/SIG_DCU_MODE2_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 456 16 288 472 "/SIG_DCU_MODE2_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_DCU_PC_ON_SIG " "Pin \"/SIG_DCU_PC_ON_SIG\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 472 8 288 488 "/SIG_DCU_PC_ON_SIG" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_JOY_SLOW_SW " "Pin \"/SIG_JOY_SLOW_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 488 16 288 504 "/SIG_JOY_SLOW_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_JOY_FAST_SW " "Pin \"/SIG_JOY_FAST_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 504 24 288 520 "/SIG_JOY_FAST_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_JOY_OPER_SW " "Pin \"/SIG_JOY_OPER_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 520 24 288 536 "/SIG_JOY_OPER_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC1_DIR " "Pin \"SIG_RDC1_DIR\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 696 64 288 712 "SIG_RDC1_DIR" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC1_LOT " "Pin \"SIG_RDC1_LOT\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 712 64 288 728 "SIG_RDC1_LOT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC1_DOS " "Pin \"SIG_RDC1_DOS\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 728 56 288 744 "SIG_RDC1_DOS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC2_DIR " "Pin \"SIG_RDC2_DIR\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 744 64 288 760 "SIG_RDC2_DIR" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC2_LOT " "Pin \"SIG_RDC2_LOT\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 760 64 288 776 "SIG_RDC2_LOT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC2_DOS " "Pin \"SIG_RDC2_DOS\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 776 56 288 792 "SIG_RDC2_DOS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC1_/ELOC " "Pin \"SIG_ADC1_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 832 48 288 848 "SIG_ADC1_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC2_/ELOC " "Pin \"SIG_ADC2_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 848 48 288 864 "SIG_ADC2_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC3_/ELOC " "Pin \"SIG_ADC3_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 864 48 288 880 "SIG_ADC3_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC4_/ELOC " "Pin \"SIG_ADC4_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 880 48 288 896 "SIG_ADC4_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_CLK_START " "Pin \"SPI_CLK_START\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1264 48 280 1280 "SPI_CLK_START" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/EM1OE " "Pin \"/EM1OE\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1136 112 280 1152 "/EM1OE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/EM1WE " "Pin \"/EM1WE\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1152 112 280 1168 "/EM1WE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "EM1WAIT " "Pin \"EM1WAIT\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1168 104 280 1184 "EM1WAIT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/EM1CS2 " "Pin \"/EM1CS2\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1184 104 280 1200 "/EM1CS2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/EM1CS3 " "Pin \"/EM1CS3\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1200 104 280 1216 "/EM1CS3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/EM1CS4 " "Pin \"/EM1CS4\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1216 104 280 1232 "/EM1CS4" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_LOCKING_SW " "Pin \"/SIG_EL_LOCKING_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 376 8 288 392 "/SIG_EL_LOCKING_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A0 " "Pin \"BF_A0\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A1 " "Pin \"BF_A1\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A2 " "Pin \"BF_A2\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A3 " "Pin \"BF_A3\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A4 " "Pin \"BF_A4\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A17 " "Pin \"BF_A17\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A18 " "Pin \"BF_A18\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A19 " "Pin \"BF_A19\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1696555058560 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT0 " "Bidir \"/INT0\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1416 560 736 1432 "/INT0" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT1 " "Bidir \"/INT1\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1432 560 736 1448 "/INT1" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT2 " "Bidir \"/INT2\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1448 560 736 1464 "/INT2" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT3 " "Bidir \"/INT3\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1464 560 736 1480 "/INT3" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT4 " "Bidir \"/INT4\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1480 560 736 1496 "/INT4" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT5 " "Bidir \"/INT5\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1496 560 736 1512 "/INT5" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EGPIO2 " "Bidir \"EGPIO2\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1400 560 736 1416 "EGPIO2" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EGPIO0 " "Bidir \"EGPIO0\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1368 560 736 1384 "EGPIO0" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EGPIO1 " "Bidir \"EGPIO1\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1384 560 736 1400 "EGPIO1" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 344 529 1336 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 344 529 1336 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 344 529 1336 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 344 529 1336 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 344 529 1336 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 344 529 1336 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 344 529 1336 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 344 529 1336 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 344 529 1336 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 344 529 1336 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 344 529 1336 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 344 529 1336 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 344 529 1336 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 344 529 1336 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 344 529 1336 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 344 529 1336 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1696555058740 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1696555058740 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_JOY_FAST GND " "Pin \"LED_JOY_FAST\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 504 352 571 520 "LED_JOY_FAST" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|LED_JOY_FAST"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_JOY_SLOW GND " "Pin \"LED_JOY_SLOW\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 520 352 577 536 "LED_JOY_SLOW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|LED_JOY_SLOW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_DCU_POWER GND " "Pin \"LED_DCU_POWER\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 488 352 594 504 "LED_DCU_POWER" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|LED_DCU_POWER"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_DAC_/CLR GND " "Pin \"SIG_DAC_/CLR\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 920 344 558 936 "SIG_DAC_/CLR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|SIG_DAC_/CLR"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_RDC1_/CS GND " "Pin \"SIG_RDC1_/CS\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 696 352 566 712 "SIG_RDC1_/CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|SIG_RDC1_/CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_RDC2_/CS GND " "Pin \"SIG_RDC2_/CS\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 712 352 566 728 "SIG_RDC2_/CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|SIG_RDC2_/CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_ADC1_/CS GND " "Pin \"SIG_ADC1_/CS\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 832 344 556 848 "SIG_ADC1_/CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|SIG_ADC1_/CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_ADC2_/CS GND " "Pin \"SIG_ADC2_/CS\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 848 344 556 864 "SIG_ADC2_/CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|SIG_ADC2_/CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_ADC3_/CS GND " "Pin \"SIG_ADC3_/CS\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 864 344 556 880 "SIG_ADC3_/CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|SIG_ADC3_/CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_ADC4_/CS GND " "Pin \"SIG_ADC4_/CS\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 880 344 556 896 "SIG_ADC4_/CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|SIG_ADC4_/CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_DAC1_/CS GND " "Pin \"SIG_DAC1_/CS\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 936 344 556 952 "SIG_DAC1_/CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|SIG_DAC1_/CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_DAC2_/CS GND " "Pin \"SIG_DAC2_/CS\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 952 344 556 968 "SIG_DAC2_/CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|SIG_DAC2_/CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_DAC1_/LDAC GND " "Pin \"SIG_DAC1_/LDAC\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 968 344 578 984 "SIG_DAC1_/LDAC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|SIG_DAC1_/LDAC"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_DAC2_/LDAC GND " "Pin \"SIG_DAC2_/LDAC\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 984 344 578 1000 "SIG_DAC2_/LDAC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|SIG_DAC2_/LDAC"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_X_/RD GND " "Pin \"SIG_X_/RD\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1024 344 523 1040 "SIG_X_/RD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|SIG_X_/RD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_X_/WR GND " "Pin \"SIG_X_/WR\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1040 344 527 1056 "SIG_X_/WR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|SIG_X_/WR"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUF_DATA_DIR GND " "Pin \"BUF_DATA_DIR\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1072 344 561 1088 "BUF_DATA_DIR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|BUF_DATA_DIR"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUF_DATA_/OE GND " "Pin \"BUF_DATA_/OE\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1088 344 562 1104 "BUF_DATA_/OE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|BUF_DATA_/OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPI_CLK_TX GND " "Pin \"SPI_CLK_TX\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1264 344 535 1280 "SPI_CLK_TX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|SPI_CLK_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPI_CLK_RX GND " "Pin \"SPI_CLK_RX\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1280 344 536 1296 "SPI_CLK_RX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1696555058750 "|SPB_CPLD|SPI_CLK_RX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1696555058750 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "58 " "Design contains 58 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_MDU_CABLE_LOOP " "No output dependent on input pin \"/SIG_MDU_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 24 0 288 40 "/SIG_MDU_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_MDU_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_PCU_CABLE_LOOP " "No output dependent on input pin \"/SIG_PCU_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 40 0 288 56 "/SIG_PCU_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_PCU_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_OCU_CABLE_LOOP " "No output dependent on input pin \"/SIG_OCU_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 56 0 288 72 "/SIG_OCU_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_OCU_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_VMS_CABLE_LOOP " "No output dependent on input pin \"/SIG_VMS_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 72 0 288 88 "/SIG_VMS_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_VMS_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_VEH_CABLE_LOOP " "No output dependent on input pin \"/SIG_VEH_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 88 0 288 104 "/SIG_VEH_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_VEH_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_DCU_CABLE_LOOP " "No output dependent on input pin \"/SIG_DCU_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 104 0 288 120 "/SIG_DCU_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_DCU_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_PCU_STATE " "No output dependent on input pin \"/SIG_PCU_STATE\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 120 48 288 136 "/SIG_PCU_STATE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_PCU_STATE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_MT_CABLE_LOOP " "No output dependent on input pin \"/SIG_AZ_MT_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 136 -24 288 152 "/SIG_AZ_MT_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_AZ_MT_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_MT_CABLE_LOOP " "No output dependent on input pin \"/SIG_EL_MT_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 152 -32 288 168 "/SIG_EL_MT_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_EL_MT_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_SENSOR_CABLE_LOOP " "No output dependent on input pin \"/SIG_SENSOR_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 168 -40 288 184 "/SIG_SENSOR_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_SENSOR_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_INS_CABLE_LOOP " "No output dependent on input pin \"/SIG_INS_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 184 0 288 200 "/SIG_INS_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_INS_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_ENC_CABLE_LOOP " "No output dependent on input pin \"/SIG_AZ_ENC_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 200 -32 288 216 "/SIG_AZ_ENC_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_AZ_ENC_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_ENC_CABLE_LOOP " "No output dependent on input pin \"/SIG_EL_ENC_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 216 -32 288 232 "/SIG_EL_ENC_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_EL_ENC_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_SIG_CABLE_LOOP " "No output dependent on input pin \"/SIG_EL_SIG_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 248 -24 288 264 "/SIG_EL_SIG_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_EL_SIG_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_SIG_CABLE_LOOP " "No output dependent on input pin \"/SIG_AZ_SIG_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 232 -32 288 248 "/SIG_AZ_SIG_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_AZ_SIG_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_SENSOR_OUT1 " "No output dependent on input pin \"/SIG_SENSOR_OUT1\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 312 24 288 328 "/SIG_SENSOR_OUT1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_SENSOR_OUT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_SENSOR_OUT2 " "No output dependent on input pin \"/SIG_SENSOR_OUT2\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 328 24 288 344 "/SIG_SENSOR_OUT2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_SENSOR_OUT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_SENSOR_OUT3 " "No output dependent on input pin \"/SIG_SENSOR_OUT3\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 344 24 288 360 "/SIG_SENSOR_OUT3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_SENSOR_OUT3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_IGBT_ERR_U " "No output dependent on input pin \"/SIG_AZ_IGBT_ERR_U\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 568 16 288 584 "/SIG_AZ_IGBT_ERR_U" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_AZ_IGBT_ERR_U"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_IGBT_ERR_V " "No output dependent on input pin \"/SIG_AZ_IGBT_ERR_V\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 584 8 288 600 "/SIG_AZ_IGBT_ERR_V" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_AZ_IGBT_ERR_V"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_IGBT_ERR_W " "No output dependent on input pin \"/SIG_AZ_IGBT_ERR_W\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 600 8 288 616 "/SIG_AZ_IGBT_ERR_W" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_AZ_IGBT_ERR_W"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_IGBT_ERR_U " "No output dependent on input pin \"/SIG_EL_IGBT_ERR_U\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 616 16 288 632 "/SIG_EL_IGBT_ERR_U" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_EL_IGBT_ERR_U"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_IGBT_ERR_V " "No output dependent on input pin \"/SIG_EL_IGBT_ERR_V\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 632 8 288 648 "/SIG_EL_IGBT_ERR_V" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_EL_IGBT_ERR_V"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_IGBT_ERR_W " "No output dependent on input pin \"/SIG_EL_IGBT_ERR_W\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 648 8 288 664 "/SIG_EL_IGBT_ERR_W" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_EL_IGBT_ERR_W"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_LOCKING_SW " "No output dependent on input pin \"/SIG_AZ_LOCKING_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 360 8 288 376 "/SIG_AZ_LOCKING_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_AZ_LOCKING_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EMER_SIG " "No output dependent on input pin \"/SIG_EMER_SIG\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 424 64 288 440 "/SIG_EMER_SIG" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_EMER_SIG"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_DCU_MODE1_SW " "No output dependent on input pin \"/SIG_DCU_MODE1_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 440 16 288 456 "/SIG_DCU_MODE1_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_DCU_MODE1_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_DCU_MODE2_SW " "No output dependent on input pin \"/SIG_DCU_MODE2_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 456 16 288 472 "/SIG_DCU_MODE2_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_DCU_MODE2_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_DCU_PC_ON_SIG " "No output dependent on input pin \"/SIG_DCU_PC_ON_SIG\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 472 8 288 488 "/SIG_DCU_PC_ON_SIG" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_DCU_PC_ON_SIG"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_JOY_SLOW_SW " "No output dependent on input pin \"/SIG_JOY_SLOW_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 488 16 288 504 "/SIG_JOY_SLOW_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_JOY_SLOW_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_JOY_FAST_SW " "No output dependent on input pin \"/SIG_JOY_FAST_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 504 24 288 520 "/SIG_JOY_FAST_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_JOY_FAST_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_JOY_OPER_SW " "No output dependent on input pin \"/SIG_JOY_OPER_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 520 24 288 536 "/SIG_JOY_OPER_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_JOY_OPER_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC1_DIR " "No output dependent on input pin \"SIG_RDC1_DIR\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 696 64 288 712 "SIG_RDC1_DIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|SIG_RDC1_DIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC1_LOT " "No output dependent on input pin \"SIG_RDC1_LOT\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 712 64 288 728 "SIG_RDC1_LOT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|SIG_RDC1_LOT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC1_DOS " "No output dependent on input pin \"SIG_RDC1_DOS\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 728 56 288 744 "SIG_RDC1_DOS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|SIG_RDC1_DOS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC2_DIR " "No output dependent on input pin \"SIG_RDC2_DIR\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 744 64 288 760 "SIG_RDC2_DIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|SIG_RDC2_DIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC2_LOT " "No output dependent on input pin \"SIG_RDC2_LOT\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 760 64 288 776 "SIG_RDC2_LOT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|SIG_RDC2_LOT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC2_DOS " "No output dependent on input pin \"SIG_RDC2_DOS\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 776 56 288 792 "SIG_RDC2_DOS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|SIG_RDC2_DOS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_ADC1_/ELOC " "No output dependent on input pin \"SIG_ADC1_/ELOC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 832 48 288 848 "SIG_ADC1_/ELOC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|SIG_ADC1_/ELOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_ADC2_/ELOC " "No output dependent on input pin \"SIG_ADC2_/ELOC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 848 48 288 864 "SIG_ADC2_/ELOC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|SIG_ADC2_/ELOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_ADC3_/ELOC " "No output dependent on input pin \"SIG_ADC3_/ELOC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 864 48 288 880 "SIG_ADC3_/ELOC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|SIG_ADC3_/ELOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_ADC4_/ELOC " "No output dependent on input pin \"SIG_ADC4_/ELOC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 880 48 288 896 "SIG_ADC4_/ELOC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|SIG_ADC4_/ELOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_CLK_START " "No output dependent on input pin \"SPI_CLK_START\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1264 48 280 1280 "SPI_CLK_START" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|SPI_CLK_START"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/EM1OE " "No output dependent on input pin \"/EM1OE\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1136 112 280 1152 "/EM1OE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/EM1OE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/EM1WE " "No output dependent on input pin \"/EM1WE\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1152 112 280 1168 "/EM1WE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/EM1WE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EM1WAIT " "No output dependent on input pin \"EM1WAIT\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1168 104 280 1184 "EM1WAIT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|EM1WAIT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/EM1CS2 " "No output dependent on input pin \"/EM1CS2\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1184 104 280 1200 "/EM1CS2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/EM1CS2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/EM1CS3 " "No output dependent on input pin \"/EM1CS3\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1200 104 280 1216 "/EM1CS3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/EM1CS3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/EM1CS4 " "No output dependent on input pin \"/EM1CS4\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1216 104 280 1232 "/EM1CS4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/EM1CS4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_LOCKING_SW " "No output dependent on input pin \"/SIG_EL_LOCKING_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 376 8 288 392 "/SIG_EL_LOCKING_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|/SIG_EL_LOCKING_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A0 " "No output dependent on input pin \"BF_A0\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|BF_A0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A1 " "No output dependent on input pin \"BF_A1\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|BF_A1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A2 " "No output dependent on input pin \"BF_A2\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|BF_A2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A3 " "No output dependent on input pin \"BF_A3\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|BF_A3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A4 " "No output dependent on input pin \"BF_A4\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|BF_A4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A17 " "No output dependent on input pin \"BF_A17\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|BF_A17"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A18 " "No output dependent on input pin \"BF_A18\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|BF_A18"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A19 " "No output dependent on input pin \"BF_A19\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696555058760 "|SPB_CPLD|BF_A19"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1696555058760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "58 " "Implemented 58 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1696555058770 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1696555058770 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1696555058770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1696555058770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 189 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1696555058811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 06 10:17:38 2023 " "Processing ended: Fri Oct 06 10:17:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1696555058811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1696555058811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1696555058811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1696555058811 ""}
