// Seed: 1612765766
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1
);
  inout wand id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign id_1 = 1;
endmodule
module module_2 #(
    parameter id_13 = 32'd81
) (
    input tri id_0,
    output supply0 id_1,
    output tri id_2,
    output tri1 id_3,
    input supply0 id_4,
    output tri0 id_5,
    input wire id_6,
    input wor id_7,
    output wire id_8,
    input tri id_9,
    output tri1 id_10,
    output tri1 id_11,
    output wand id_12,
    output tri _id_13
);
  wire [1 : {  1  { "" }  }] id_15;
  wire id_16;
  wire id_17;
  logic [1 : id_13  ==  1 'b0] id_18;
  module_0 modCall_1 (
      id_15,
      id_18
  );
  assign id_15 = id_0;
endmodule
