# 8-Bit Modified Booth Multiplier
8-Bit by 8-Bit Modified Booth Multiplier With Sklansky Adder and Wallace Tree Using Sleep Transistor and Negative Body Biasing (NBB)
We used Verilog to implement the multiplier
