

================================================================
== Vitis HLS Report for 'final_layer_output_reconstruction'
================================================================
* Date:           Mon Aug 25 03:44:15 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        minkowski_net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  10485782|  10485782|  52.429 ms|  52.429 ms|  10485782|  10485782|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                            |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |                          Loop Name                         |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- INIT_FULL_OUTPUT                                          |  5242880|  5242880|         2|          1|          1|  5242880|       yes|
        |- RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2  |  5242894|  5242894|        35|         20|          1|   262144|       yes|
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 20, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 20, D = 35, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 44 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 9 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.65>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [minkowski_net.cpp:408]   --->   Operation 45 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_read, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 262144, void @empty_28, void @empty_7, void @empty_9, i32 16, i32 16, i32 256, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_output, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 5242880, void @empty_8, void @empty_7, void @empty_9, i32 16, i32 16, i32 16, i32 256, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%num_pruned_voxels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_pruned_voxels" [minkowski_net.cpp:398]   --->   Operation 48 'read' 'num_pruned_voxels_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%full_cubic_output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %full_cubic_output" [minkowski_net.cpp:398]   --->   Operation 49 'read' 'full_cubic_output_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%pruned_dram_output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pruned_dram_output" [minkowski_net.cpp:398]   --->   Operation 50 'read' 'pruned_dram_output_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %full_cubic_output_read, i32 2, i32 63" [minkowski_net.cpp:408]   --->   Operation 51 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln408 = sext i62 %trunc_ln" [minkowski_net.cpp:408]   --->   Operation 52 'sext' 'sext_ln408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%gmem_output_addr = getelementptr i32 %gmem_output, i64 %sext_ln408" [minkowski_net.cpp:408]   --->   Operation 53 'getelementptr' 'gmem_output_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (3.65ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_output_addr, i64 5242880" [minkowski_net.cpp:408]   --->   Operation 54 'writereq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln408 = store i23 0, i23 %i" [minkowski_net.cpp:408]   --->   Operation 55 'store' 'store_ln408' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln408 = br void %for.inc" [minkowski_net.cpp:408]   --->   Operation 56 'br' 'br_ln408' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%i_10 = load i23 %i" [minkowski_net.cpp:408]   --->   Operation 57 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.82ns)   --->   "%icmp_ln408 = icmp_eq  i23 %i_10, i23 5242880" [minkowski_net.cpp:408]   --->   Operation 58 'icmp' 'icmp_ln408' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.82ns)   --->   "%add_ln408 = add i23 %i_10, i23 1" [minkowski_net.cpp:408]   --->   Operation 59 'add' 'add_ln408' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln408 = br i1 %icmp_ln408, void %for.inc.split, void %RECONSTRUCT_FULL_CUBIC" [minkowski_net.cpp:408]   --->   Operation 60 'br' 'br_ln408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln408 = store i23 %add_ln408, i23 %i" [minkowski_net.cpp:408]   --->   Operation 61 'store' 'store_ln408' <Predicate = (!icmp_ln408)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln409 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:409]   --->   Operation 62 'specpipeline' 'specpipeline_ln409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln408 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5242880, i64 5242880, i64 5242880" [minkowski_net.cpp:408]   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln408 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [minkowski_net.cpp:408]   --->   Operation 64 'specloopname' 'specloopname_ln408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.65ns)   --->   "%write_ln410 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr, i32 0, i4 15" [minkowski_net.cpp:410]   --->   Operation 65 'write' 'write_ln410' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln408 = br void %for.inc" [minkowski_net.cpp:408]   --->   Operation 66 'br' 'br_ln408' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.65>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [minkowski_net.cpp:418]   --->   Operation 67 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [minkowski_net.cpp:417]   --->   Operation 68 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 69 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%z = alloca i32 1" [minkowski_net.cpp:416]   --->   Operation 70 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 71 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%pruned_idx = alloca i32 1" [minkowski_net.cpp:414]   --->   Operation 72 'alloca' 'pruned_idx' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [5/5] (3.65ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr" [minkowski_net.cpp:416]   --->   Operation 73 'writeresp' 'empty_86' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln414 = store i32 0, i32 %pruned_idx" [minkowski_net.cpp:414]   --->   Operation 74 'store' 'store_ln414' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten14"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln416 = store i7 0, i7 %z" [minkowski_net.cpp:416]   --->   Operation 76 'store' 'store_ln416' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln417 = store i7 0, i7 %y" [minkowski_net.cpp:417]   --->   Operation 78 'store' 'store_ln417' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln418 = store i7 0, i7 %x" [minkowski_net.cpp:418]   --->   Operation 79 'store' 'store_ln418' <Predicate = true> <Delay = 0.38>

State 5 <SV = 3> <Delay = 3.65>
ST_5 : Operation 80 [4/5] (3.65ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr" [minkowski_net.cpp:416]   --->   Operation 80 'writeresp' 'empty_86' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 4> <Delay = 3.65>
ST_6 : Operation 81 [3/5] (3.65ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr" [minkowski_net.cpp:416]   --->   Operation 81 'writeresp' 'empty_86' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 3.65>
ST_7 : Operation 82 [2/5] (3.65ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr" [minkowski_net.cpp:416]   --->   Operation 82 'writeresp' 'empty_86' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 3.65>
ST_8 : Operation 83 [1/5] (3.65ns)   --->   "%empty_86 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr" [minkowski_net.cpp:416]   --->   Operation 83 'writeresp' 'empty_86' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln416 = br void %land.lhs.true" [minkowski_net.cpp:416]   --->   Operation 84 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 2.02>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i19 %indvar_flatten14" [minkowski_net.cpp:416]   --->   Operation 85 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%pruned_idx_1 = load i32 %pruned_idx"   --->   Operation 86 'load' 'pruned_idx_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.80ns)   --->   "%icmp_ln416 = icmp_eq  i19 %indvar_flatten14_load, i19 262144" [minkowski_net.cpp:416]   --->   Operation 87 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.80ns)   --->   "%add_ln416_1 = add i19 %indvar_flatten14_load, i19 1" [minkowski_net.cpp:416]   --->   Operation 88 'add' 'add_ln416_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln416 = br i1 %icmp_ln416, void %for.inc40, void %for.end42" [minkowski_net.cpp:416]   --->   Operation 89 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.88ns)   --->   "%icmp_ln427 = icmp_ult  i32 %pruned_idx_1, i32 %num_pruned_voxels_read" [minkowski_net.cpp:427]   --->   Operation 90 'icmp' 'icmp_ln427' <Predicate = (!icmp_ln416)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln427 = br i1 %icmp_ln427, void %for.inc34, void %VITIS_LOOP_429_3" [minkowski_net.cpp:427]   --->   Operation 91 'br' 'br_ln427' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node pruned_addr)   --->   "%empty_87 = shl i32 %pruned_idx_1, i32 4"   --->   Operation 92 'shl' 'empty_87' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node pruned_addr)   --->   "%empty_88 = shl i32 %pruned_idx_1, i32 2"   --->   Operation 93 'shl' 'empty_88' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.88ns) (out node of the LUT)   --->   "%pruned_addr = add i32 %empty_87, i32 %empty_88"   --->   Operation 94 'add' 'pruned_addr' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %pruned_addr, i2 0" [minkowski_net.cpp:433]   --->   Operation 95 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln433 = zext i34 %shl_ln1" [minkowski_net.cpp:433]   --->   Operation 96 'zext' 'zext_ln433' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (1.14ns)   --->   "%add_ln433 = add i64 %zext_ln433, i64 %pruned_dram_output_read" [minkowski_net.cpp:433]   --->   Operation 97 'add' 'add_ln433' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln433, i32 2, i32 63" [minkowski_net.cpp:433]   --->   Operation 98 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln433 = sext i62 %trunc_ln4" [minkowski_net.cpp:433]   --->   Operation 99 'sext' 'sext_ln433' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%gmem_read_addr = getelementptr i32 %gmem_read, i64 %sext_ln433" [minkowski_net.cpp:433]   --->   Operation 100 'getelementptr' 'gmem_read_addr' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.88ns)   --->   "%pruned_idx_2 = add i32 %pruned_idx_1, i32 1" [minkowski_net.cpp:435]   --->   Operation 101 'add' 'pruned_idx_2' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.38ns)   --->   "%store_ln414 = store i32 %pruned_idx_2, i32 %pruned_idx" [minkowski_net.cpp:414]   --->   Operation 102 'store' 'store_ln414' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 0.38>
ST_9 : Operation 103 [1/1] (0.38ns)   --->   "%store_ln416 = store i19 %add_ln416_1, i19 %indvar_flatten14" [minkowski_net.cpp:416]   --->   Operation 103 'store' 'store_ln416' <Predicate = (!icmp_ln416)> <Delay = 0.38>

State 10 <SV = 8> <Delay = 3.65>
ST_10 : Operation 104 [8/8] (3.65ns)   --->   "%empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 20" [minkowski_net.cpp:433]   --->   Operation 104 'readreq' 'empty_89' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 3.65>
ST_11 : Operation 105 [7/8] (3.65ns)   --->   "%empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 20" [minkowski_net.cpp:433]   --->   Operation 105 'readreq' 'empty_89' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 3.65>
ST_12 : Operation 106 [6/8] (3.65ns)   --->   "%empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 20" [minkowski_net.cpp:433]   --->   Operation 106 'readreq' 'empty_89' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 3.65>
ST_13 : Operation 107 [5/8] (3.65ns)   --->   "%empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 20" [minkowski_net.cpp:433]   --->   Operation 107 'readreq' 'empty_89' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 3.65>
ST_14 : Operation 108 [4/8] (3.65ns)   --->   "%empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 20" [minkowski_net.cpp:433]   --->   Operation 108 'readreq' 'empty_89' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 3.65>
ST_15 : Operation 109 [3/8] (3.65ns)   --->   "%empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 20" [minkowski_net.cpp:433]   --->   Operation 109 'readreq' 'empty_89' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 3.65>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%x_load = load i7 %x" [minkowski_net.cpp:418]   --->   Operation 110 'load' 'x_load' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%y_load = load i7 %y" [minkowski_net.cpp:414]   --->   Operation 111 'load' 'y_load' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i14 %indvar_flatten" [minkowski_net.cpp:417]   --->   Operation 112 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%z_load = load i7 %z" [minkowski_net.cpp:416]   --->   Operation 113 'load' 'z_load' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.70ns)   --->   "%add_ln416 = add i7 %z_load, i7 1" [minkowski_net.cpp:416]   --->   Operation 114 'add' 'add_ln416' <Predicate = (!icmp_ln416)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [1/1] (0.76ns)   --->   "%icmp_ln417 = icmp_eq  i14 %indvar_flatten_load_1, i14 4096" [minkowski_net.cpp:417]   --->   Operation 115 'icmp' 'icmp_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.30ns)   --->   "%select_ln414 = select i1 %icmp_ln417, i7 0, i7 %y_load" [minkowski_net.cpp:414]   --->   Operation 116 'select' 'select_ln414' <Predicate = (!icmp_ln416)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%xor_ln414 = xor i1 %icmp_ln417, i1 1" [minkowski_net.cpp:414]   --->   Operation 117 'xor' 'xor_ln414' <Predicate = (!icmp_ln416)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (0.70ns)   --->   "%icmp_ln418 = icmp_eq  i7 %x_load, i7 64" [minkowski_net.cpp:418]   --->   Operation 118 'icmp' 'icmp_ln418' <Predicate = (!icmp_ln416)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 119 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln414 = and i1 %icmp_ln418, i1 %xor_ln414" [minkowski_net.cpp:414]   --->   Operation 119 'and' 'and_ln414' <Predicate = (!icmp_ln416)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/1] (0.30ns)   --->   "%select_ln416 = select i1 %icmp_ln417, i7 %add_ln416, i7 %z_load" [minkowski_net.cpp:416]   --->   Operation 120 'select' 'select_ln416' <Predicate = (!icmp_ln416)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.70ns)   --->   "%add_ln417 = add i7 %select_ln414, i7 1" [minkowski_net.cpp:417]   --->   Operation 121 'add' 'add_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node x_mid2)   --->   "%empty_92 = or i1 %and_ln414, i1 %icmp_ln417" [minkowski_net.cpp:414]   --->   Operation 122 'or' 'empty_92' <Predicate = (!icmp_ln416)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [1/1] (0.30ns) (out node of the LUT)   --->   "%x_mid2 = select i1 %empty_92, i7 0, i7 %x_load" [minkowski_net.cpp:414]   --->   Operation 123 'select' 'x_mid2' <Predicate = (!icmp_ln416)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 124 [1/1] (0.30ns)   --->   "%select_ln417 = select i1 %and_ln414, i7 %add_ln417, i7 %select_ln414" [minkowski_net.cpp:417]   --->   Operation 124 'select' 'select_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 125 [2/8] (3.65ns)   --->   "%empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 20" [minkowski_net.cpp:433]   --->   Operation 125 'readreq' 'empty_89' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [minkowski_net.cpp:417]   --->   Operation 126 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.70ns)   --->   "%add_ln418 = add i7 %x_mid2, i7 1" [minkowski_net.cpp:418]   --->   Operation 127 'add' 'add_ln418' <Predicate = (!icmp_ln416)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (0.76ns)   --->   "%add_ln417_1 = add i14 %indvar_flatten_load, i14 1" [minkowski_net.cpp:417]   --->   Operation 128 'add' 'add_ln417_1' <Predicate = (!icmp_ln416)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (0.34ns)   --->   "%select_ln417_1 = select i1 %icmp_ln417, i14 1, i14 %add_ln417_1" [minkowski_net.cpp:417]   --->   Operation 129 'select' 'select_ln417_1' <Predicate = (!icmp_ln416)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (0.38ns)   --->   "%store_ln416 = store i7 %select_ln416, i7 %z" [minkowski_net.cpp:416]   --->   Operation 130 'store' 'store_ln416' <Predicate = (!icmp_ln416)> <Delay = 0.38>
ST_16 : Operation 131 [1/1] (0.38ns)   --->   "%store_ln417 = store i14 %select_ln417_1, i14 %indvar_flatten" [minkowski_net.cpp:417]   --->   Operation 131 'store' 'store_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.38>
ST_16 : Operation 132 [1/1] (0.38ns)   --->   "%store_ln417 = store i7 %select_ln417, i7 %y" [minkowski_net.cpp:417]   --->   Operation 132 'store' 'store_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.38>
ST_16 : Operation 133 [1/1] (0.38ns)   --->   "%store_ln418 = store i7 %add_ln418, i7 %x" [minkowski_net.cpp:418]   --->   Operation 133 'store' 'store_ln418' <Predicate = (!icmp_ln416)> <Delay = 0.38>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln418 = br void %land.lhs.true" [minkowski_net.cpp:418]   --->   Operation 134 'br' 'br_ln418' <Predicate = (!icmp_ln416)> <Delay = 0.00>

State 17 <SV = 15> <Delay = 3.65>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2_str"   --->   Operation 135 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 136 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i16, i7 %select_ln416, i16 0" [minkowski_net.cpp:417]   --->   Operation 137 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i7.i14, i7 %select_ln416, i14 0" [minkowski_net.cpp:417]   --->   Operation 138 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i21 %tmp_66" [minkowski_net.cpp:417]   --->   Operation 139 'zext' 'zext_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.82ns)   --->   "%add_ln417_2 = add i23 %p_shl1, i23 %zext_ln417" [minkowski_net.cpp:417]   --->   Operation 140 'add' 'add_ln417_2' <Predicate = (!icmp_ln416)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %select_ln417, i10 0" [minkowski_net.cpp:417]   --->   Operation 141 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%p_shl33 = zext i17 %tmp_67" [minkowski_net.cpp:417]   --->   Operation 142 'zext' 'p_shl33' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %select_ln417, i8 0" [minkowski_net.cpp:417]   --->   Operation 143 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%p_shl34 = zext i15 %tmp_68" [minkowski_net.cpp:417]   --->   Operation 144 'zext' 'p_shl34' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.79ns)   --->   "%empty_93 = add i18 %p_shl33, i18 %p_shl34" [minkowski_net.cpp:417]   --->   Operation 145 'add' 'empty_93' <Predicate = (!icmp_ln416)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln418 = zext i18 %empty_93" [minkowski_net.cpp:418]   --->   Operation 146 'zext' 'zext_ln418' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%specpipeline_ln419 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:419]   --->   Operation 147 'specpipeline' 'specpipeline_ln419' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %x_mid2, i4 0" [minkowski_net.cpp:427]   --->   Operation 148 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln427_1 = zext i11 %tmp_69" [minkowski_net.cpp:427]   --->   Operation 149 'zext' 'zext_ln427_1' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %x_mid2, i2 0" [minkowski_net.cpp:427]   --->   Operation 150 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln427_2 = zext i9 %tmp_70" [minkowski_net.cpp:427]   --->   Operation 151 'zext' 'zext_ln427_2' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (0.73ns)   --->   "%add_ln427_2 = add i12 %zext_ln427_1, i12 %zext_ln427_2" [minkowski_net.cpp:427]   --->   Operation 152 'add' 'add_ln427_2' <Predicate = (!icmp_ln416)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %add_ln417_2, i32 12, i32 22" [minkowski_net.cpp:427]   --->   Operation 153 'partselect' 'tmp_s' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i11.i12, i11 %tmp_s, i12 %add_ln427_2" [minkowski_net.cpp:427]   --->   Operation 154 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.82ns)   --->   "%add_ln427 = add i23 %tmp, i23 %zext_ln418" [minkowski_net.cpp:427]   --->   Operation 155 'add' 'add_ln427' <Predicate = (!icmp_ln416)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %add_ln427, i2 0" [minkowski_net.cpp:427]   --->   Operation 156 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln427 = zext i25 %shl_ln" [minkowski_net.cpp:427]   --->   Operation 157 'zext' 'zext_ln427' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (1.14ns)   --->   "%add_ln427_1 = add i64 %zext_ln427, i64 %full_cubic_output_read" [minkowski_net.cpp:427]   --->   Operation 158 'add' 'add_ln427_1' <Predicate = (!icmp_ln416)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [1/8] (3.65ns)   --->   "%empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_read_addr, i64 20" [minkowski_net.cpp:433]   --->   Operation 159 'readreq' 'empty_89' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln427_1, i32 2, i32 63" [minkowski_net.cpp:435]   --->   Operation 160 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln435 = sext i62 %trunc_ln5" [minkowski_net.cpp:435]   --->   Operation 161 'sext' 'sext_ln435' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%gmem_output_addr_1 = getelementptr i32 %gmem_output, i64 %sext_ln435" [minkowski_net.cpp:435]   --->   Operation 162 'getelementptr' 'gmem_output_addr_1' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 0.00>

State 18 <SV = 16> <Delay = 3.65>
ST_18 : Operation 163 [1/1] (3.65ns)   --->   "%gmem_read_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 163 'read' 'gmem_read_addr_read' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 164 [1/1] (3.65ns)   --->   "%empty_90 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_output_addr_1, i64 20" [minkowski_net.cpp:435]   --->   Operation 164 'writereq' 'empty_90' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 3.65>
ST_19 : Operation 165 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 165 'read' 'gmem_read_addr_read_1' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 166 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read, i4 15" [minkowski_net.cpp:435]   --->   Operation 166 'write' 'write_ln435' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 3.65>
ST_20 : Operation 167 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 167 'read' 'gmem_read_addr_read_2' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 168 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_1, i4 15" [minkowski_net.cpp:435]   --->   Operation 168 'write' 'write_ln435' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 3.65>
ST_21 : Operation 169 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 169 'read' 'gmem_read_addr_read_3' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 170 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_2, i4 15" [minkowski_net.cpp:435]   --->   Operation 170 'write' 'write_ln435' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 3.65>
ST_22 : Operation 171 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 171 'read' 'gmem_read_addr_read_4' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 172 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_3, i4 15" [minkowski_net.cpp:435]   --->   Operation 172 'write' 'write_ln435' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 21> <Delay = 3.65>
ST_23 : Operation 173 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 173 'read' 'gmem_read_addr_read_5' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 174 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_4, i4 15" [minkowski_net.cpp:435]   --->   Operation 174 'write' 'write_ln435' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 22> <Delay = 3.65>
ST_24 : Operation 175 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 175 'read' 'gmem_read_addr_read_6' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 176 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_5, i4 15" [minkowski_net.cpp:435]   --->   Operation 176 'write' 'write_ln435' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 23> <Delay = 3.65>
ST_25 : Operation 177 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 177 'read' 'gmem_read_addr_read_7' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 178 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_6, i4 15" [minkowski_net.cpp:435]   --->   Operation 178 'write' 'write_ln435' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 24> <Delay = 3.65>
ST_26 : Operation 179 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 179 'read' 'gmem_read_addr_read_8' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 180 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_7, i4 15" [minkowski_net.cpp:435]   --->   Operation 180 'write' 'write_ln435' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 25> <Delay = 3.65>
ST_27 : Operation 181 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 181 'read' 'gmem_read_addr_read_9' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 182 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_8, i4 15" [minkowski_net.cpp:435]   --->   Operation 182 'write' 'write_ln435' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 26> <Delay = 3.65>
ST_28 : Operation 183 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 183 'read' 'gmem_read_addr_read_10' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 184 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_9, i4 15" [minkowski_net.cpp:435]   --->   Operation 184 'write' 'write_ln435' <Predicate = (!icmp_ln416 & icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 27> <Delay = 3.65>
ST_29 : Operation 185 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 185 'read' 'gmem_read_addr_read_11' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 186 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_10, i4 15" [minkowski_net.cpp:435]   --->   Operation 186 'write' 'write_ln435' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 28> <Delay = 3.65>
ST_30 : Operation 187 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 187 'read' 'gmem_read_addr_read_12' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 188 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_11, i4 15" [minkowski_net.cpp:435]   --->   Operation 188 'write' 'write_ln435' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 29> <Delay = 3.65>
ST_31 : Operation 189 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 189 'read' 'gmem_read_addr_read_13' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 190 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_12, i4 15" [minkowski_net.cpp:435]   --->   Operation 190 'write' 'write_ln435' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 30> <Delay = 3.65>
ST_32 : Operation 191 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 191 'read' 'gmem_read_addr_read_14' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 192 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_13, i4 15" [minkowski_net.cpp:435]   --->   Operation 192 'write' 'write_ln435' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 31> <Delay = 3.65>
ST_33 : Operation 193 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 193 'read' 'gmem_read_addr_read_15' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 194 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_14, i4 15" [minkowski_net.cpp:435]   --->   Operation 194 'write' 'write_ln435' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 32> <Delay = 3.65>
ST_34 : Operation 195 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 195 'read' 'gmem_read_addr_read_16' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 196 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_15, i4 15" [minkowski_net.cpp:435]   --->   Operation 196 'write' 'write_ln435' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 33> <Delay = 3.65>
ST_35 : Operation 197 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 197 'read' 'gmem_read_addr_read_17' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 198 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_16, i4 15" [minkowski_net.cpp:435]   --->   Operation 198 'write' 'write_ln435' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 34> <Delay = 3.65>
ST_36 : Operation 199 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 199 'read' 'gmem_read_addr_read_18' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 200 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_17, i4 15" [minkowski_net.cpp:435]   --->   Operation 200 'write' 'write_ln435' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 35> <Delay = 3.65>
ST_37 : Operation 201 [1/1] (3.65ns)   --->   "%gmem_read_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:433]   --->   Operation 201 'read' 'gmem_read_addr_read_19' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 202 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_18, i4 15" [minkowski_net.cpp:435]   --->   Operation 202 'write' 'write_ln435' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 36> <Delay = 3.65>
ST_38 : Operation 203 [1/1] (3.65ns)   --->   "%write_ln435 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_output_addr_1, i32 %gmem_read_addr_read_19, i4 15" [minkowski_net.cpp:435]   --->   Operation 203 'write' 'write_ln435' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 37> <Delay = 3.65>
ST_39 : Operation 204 [5/5] (3.65ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1" [minkowski_net.cpp:435]   --->   Operation 204 'writeresp' 'empty_91' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 38> <Delay = 3.65>
ST_40 : Operation 205 [4/5] (3.65ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1" [minkowski_net.cpp:435]   --->   Operation 205 'writeresp' 'empty_91' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 39> <Delay = 3.65>
ST_41 : Operation 206 [3/5] (3.65ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1" [minkowski_net.cpp:435]   --->   Operation 206 'writeresp' 'empty_91' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 40> <Delay = 3.65>
ST_42 : Operation 207 [2/5] (3.65ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1" [minkowski_net.cpp:435]   --->   Operation 207 'writeresp' 'empty_91' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 41> <Delay = 3.65>
ST_43 : Operation 208 [1/5] (3.65ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_output_addr_1" [minkowski_net.cpp:435]   --->   Operation 208 'writeresp' 'empty_91' <Predicate = (icmp_ln427)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln436 = br void %for.inc34" [minkowski_net.cpp:436]   --->   Operation 209 'br' 'br_ln436' <Predicate = (icmp_ln427)> <Delay = 0.00>

State 44 <SV = 8> <Delay = 0.00>
ST_44 : Operation 210 [1/1] (0.00ns)   --->   "%ret_ln445 = ret" [minkowski_net.cpp:445]   --->   Operation 210 'ret' 'ret_ln445' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.650ns
The critical path consists of the following:
	wire read operation ('full_cubic_output_read', minkowski_net.cpp:398) on port 'full_cubic_output' (minkowski_net.cpp:398) [10]  (0.000 ns)
	'getelementptr' operation 32 bit ('gmem_output_addr', minkowski_net.cpp:408) [14]  (0.000 ns)
	bus request operation ('empty', minkowski_net.cpp:408) on port 'gmem_output' (minkowski_net.cpp:408) [15]  (3.650 ns)

 <State 2>: 1.214ns
The critical path consists of the following:
	'load' operation 23 bit ('i', minkowski_net.cpp:408) on local variable 'i', minkowski_net.cpp:408 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln408', minkowski_net.cpp:408) [20]  (0.827 ns)
	'store' operation 0 bit ('store_ln408', minkowski_net.cpp:408) of variable 'add_ln408', minkowski_net.cpp:408 on local variable 'i', minkowski_net.cpp:408 [28]  (0.387 ns)

 <State 3>: 3.650ns
The critical path consists of the following:
	bus write operation ('write_ln410', minkowski_net.cpp:410) on port 'gmem_output' (minkowski_net.cpp:410) [27]  (3.650 ns)

 <State 4>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_86', minkowski_net.cpp:416) on port 'gmem_output' (minkowski_net.cpp:416) [37]  (3.650 ns)

 <State 5>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_86', minkowski_net.cpp:416) on port 'gmem_output' (minkowski_net.cpp:416) [37]  (3.650 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_86', minkowski_net.cpp:416) on port 'gmem_output' (minkowski_net.cpp:416) [37]  (3.650 ns)

 <State 7>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_86', minkowski_net.cpp:416) on port 'gmem_output' (minkowski_net.cpp:416) [37]  (3.650 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_86', minkowski_net.cpp:416) on port 'gmem_output' (minkowski_net.cpp:416) [37]  (3.650 ns)

 <State 9>: 2.027ns
The critical path consists of the following:
	'load' operation 32 bit ('pruned_idx') on local variable 'pruned_idx', minkowski_net.cpp:414 [47]  (0.000 ns)
	'shl' operation 32 bit ('empty_88') [95]  (0.000 ns)
	'add' operation 32 bit ('pruned_addr') [96]  (0.880 ns)
	'add' operation 64 bit ('add_ln433', minkowski_net.cpp:433) [99]  (1.147 ns)

 <State 10>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_89', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [103]  (3.650 ns)

 <State 11>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_89', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [103]  (3.650 ns)

 <State 12>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_89', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [103]  (3.650 ns)

 <State 13>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_89', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [103]  (3.650 ns)

 <State 14>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_89', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [103]  (3.650 ns)

 <State 15>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_89', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [103]  (3.650 ns)

 <State 16>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_89', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [103]  (3.650 ns)

 <State 17>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_89', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [103]  (3.650 ns)

 <State 18>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [104]  (3.650 ns)

 <State 19>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_1', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [105]  (3.650 ns)

 <State 20>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_2', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [106]  (3.650 ns)

 <State 21>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_3', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [107]  (3.650 ns)

 <State 22>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_4', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [108]  (3.650 ns)

 <State 23>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_5', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [109]  (3.650 ns)

 <State 24>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_6', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [110]  (3.650 ns)

 <State 25>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_7', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [111]  (3.650 ns)

 <State 26>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_8', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [112]  (3.650 ns)

 <State 27>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_9', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [113]  (3.650 ns)

 <State 28>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_10', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [114]  (3.650 ns)

 <State 29>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_11', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [115]  (3.650 ns)

 <State 30>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_12', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [116]  (3.650 ns)

 <State 31>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_13', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [117]  (3.650 ns)

 <State 32>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_14', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [118]  (3.650 ns)

 <State 33>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_15', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [119]  (3.650 ns)

 <State 34>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_16', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [120]  (3.650 ns)

 <State 35>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_17', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [121]  (3.650 ns)

 <State 36>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_18', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [122]  (3.650 ns)

 <State 37>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_read_addr_read_19', minkowski_net.cpp:433) on port 'gmem_read' (minkowski_net.cpp:433) [123]  (3.650 ns)

 <State 38>: 3.650ns
The critical path consists of the following:
	bus write operation ('write_ln435', minkowski_net.cpp:435) on port 'gmem_output' (minkowski_net.cpp:435) [147]  (3.650 ns)

 <State 39>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_91', minkowski_net.cpp:435) on port 'gmem_output' (minkowski_net.cpp:435) [148]  (3.650 ns)

 <State 40>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_91', minkowski_net.cpp:435) on port 'gmem_output' (minkowski_net.cpp:435) [148]  (3.650 ns)

 <State 41>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_91', minkowski_net.cpp:435) on port 'gmem_output' (minkowski_net.cpp:435) [148]  (3.650 ns)

 <State 42>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_91', minkowski_net.cpp:435) on port 'gmem_output' (minkowski_net.cpp:435) [148]  (3.650 ns)

 <State 43>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_91', minkowski_net.cpp:435) on port 'gmem_output' (minkowski_net.cpp:435) [148]  (3.650 ns)

 <State 44>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
