#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Dec 31 09:31:56 2025
# Process ID         : 4064
# Current directory  : C:/Users/PC/Desktop/fps/EnDec/project_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent12300 C:\Users\PC\Desktop\fps\EnDec\project_1\project_1.xpr
# Log file           : C:/Users/PC/Desktop/fps/EnDec/project_1/vivado.log
# Journal file       : C:/Users/PC/Desktop/fps/EnDec/project_1\vivado.jou
# Running On         : FSO-A
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 68263 MB
# Swap memory        : 10200 MB
# Total Virtual      : 78464 MB
# Available Virtual  : 67791 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 u_ila_3 u_ila_4 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
create_debug_core u_ila_3 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_3]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_3]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
create_debug_core u_ila_4 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_4]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_4]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_4]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_4]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_4]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_4]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_4]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_4]
connect_debug_port u_ila_0/clk [get_nets [list u_gth_raw/o_rx_clk ]]
connect_debug_port u_ila_1/clk [get_nets [list u_clk_wiz/inst/clk_out2 ]]
connect_debug_port u_ila_2/clk [get_nets [list u_gth_raw/o_tx_clk ]]
connect_debug_port u_ila_3/clk [get_nets [list u_clk_wiz/inst/clk_out3 ]]
connect_debug_port u_ila_4/clk [get_nets [list u_clk_wiz/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_fec_rx/rx32_fifo_drop_cnt[0]} {u_fec_rx/rx32_fifo_drop_cnt[1]} {u_fec_rx/rx32_fifo_drop_cnt[2]} {u_fec_rx/rx32_fifo_drop_cnt[3]} {u_fec_rx/rx32_fifo_drop_cnt[4]} {u_fec_rx/rx32_fifo_drop_cnt[5]} {u_fec_rx/rx32_fifo_drop_cnt[6]} {u_fec_rx/rx32_fifo_drop_cnt[7]} {u_fec_rx/rx32_fifo_drop_cnt[8]} {u_fec_rx/rx32_fifo_drop_cnt[9]} {u_fec_rx/rx32_fifo_drop_cnt[10]} {u_fec_rx/rx32_fifo_drop_cnt[11]} {u_fec_rx/rx32_fifo_drop_cnt[12]} {u_fec_rx/rx32_fifo_drop_cnt[13]} {u_fec_rx/rx32_fifo_drop_cnt[14]} {u_fec_rx/rx32_fifo_drop_cnt[15]} {u_fec_rx/rx32_fifo_drop_cnt[16]} {u_fec_rx/rx32_fifo_drop_cnt[17]} {u_fec_rx/rx32_fifo_drop_cnt[18]} {u_fec_rx/rx32_fifo_drop_cnt[19]} {u_fec_rx/rx32_fifo_drop_cnt[20]} {u_fec_rx/rx32_fifo_drop_cnt[21]} {u_fec_rx/rx32_fifo_drop_cnt[22]} {u_fec_rx/rx32_fifo_drop_cnt[23]} {u_fec_rx/rx32_fifo_drop_cnt[24]} {u_fec_rx/rx32_fifo_drop_cnt[25]} {u_fec_rx/rx32_fifo_drop_cnt[26]} {u_fec_rx/rx32_fifo_drop_cnt[27]} {u_fec_rx/rx32_fifo_drop_cnt[28]} {u_fec_rx/rx32_fifo_drop_cnt[29]} {u_fec_rx/rx32_fifo_drop_cnt[30]} {u_fec_rx/rx32_fifo_drop_cnt[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_fec_rx/aligned_data[0]} {u_fec_rx/aligned_data[1]} {u_fec_rx/aligned_data[2]} {u_fec_rx/aligned_data[3]} {u_fec_rx/aligned_data[4]} {u_fec_rx/aligned_data[5]} {u_fec_rx/aligned_data[6]} {u_fec_rx/aligned_data[7]} {u_fec_rx/aligned_data[8]} {u_fec_rx/aligned_data[9]} {u_fec_rx/aligned_data[10]} {u_fec_rx/aligned_data[11]} {u_fec_rx/aligned_data[12]} {u_fec_rx/aligned_data[13]} {u_fec_rx/aligned_data[14]} {u_fec_rx/aligned_data[15]} {u_fec_rx/aligned_data[16]} {u_fec_rx/aligned_data[17]} {u_fec_rx/aligned_data[18]} {u_fec_rx/aligned_data[19]} {u_fec_rx/aligned_data[20]} {u_fec_rx/aligned_data[21]} {u_fec_rx/aligned_data[22]} {u_fec_rx/aligned_data[23]} {u_fec_rx/aligned_data[24]} {u_fec_rx/aligned_data[25]} {u_fec_rx/aligned_data[26]} {u_fec_rx/aligned_data[27]} {u_fec_rx/aligned_data[28]} {u_fec_rx/aligned_data[29]} {u_fec_rx/aligned_data[30]} {u_fec_rx/aligned_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {rx_data_from_gth[0]} {rx_data_from_gth[1]} {rx_data_from_gth[2]} {rx_data_from_gth[3]} {rx_data_from_gth[4]} {rx_data_from_gth[5]} {rx_data_from_gth[6]} {rx_data_from_gth[7]} {rx_data_from_gth[8]} {rx_data_from_gth[9]} {rx_data_from_gth[10]} {rx_data_from_gth[11]} {rx_data_from_gth[12]} {rx_data_from_gth[13]} {rx_data_from_gth[14]} {rx_data_from_gth[15]} {rx_data_from_gth[16]} {rx_data_from_gth[17]} {rx_data_from_gth[18]} {rx_data_from_gth[19]} {rx_data_from_gth[20]} {rx_data_from_gth[21]} {rx_data_from_gth[22]} {rx_data_from_gth[23]} {rx_data_from_gth[24]} {rx_data_from_gth[25]} {rx_data_from_gth[26]} {rx_data_from_gth[27]} {rx_data_from_gth[28]} {rx_data_from_gth[29]} {rx_data_from_gth[30]} {rx_data_from_gth[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list u_fec_rx/aligned_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list cdr_stable_line ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list have_light_line ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list u_fec_rx/rx32_fifo_full ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list u_fec_rx/rx32_fifo_wr_rst_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list rx_active_line ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list rx_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list rx_slide_req ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list rx_word_valid_line ]]
set_property port_width 33 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {u_fec_rx/u_df_axis_fifo/dout[0]} {u_fec_rx/u_df_axis_fifo/dout[1]} {u_fec_rx/u_df_axis_fifo/dout[2]} {u_fec_rx/u_df_axis_fifo/dout[3]} {u_fec_rx/u_df_axis_fifo/dout[4]} {u_fec_rx/u_df_axis_fifo/dout[5]} {u_fec_rx/u_df_axis_fifo/dout[6]} {u_fec_rx/u_df_axis_fifo/dout[7]} {u_fec_rx/u_df_axis_fifo/dout[8]} {u_fec_rx/u_df_axis_fifo/dout[9]} {u_fec_rx/u_df_axis_fifo/dout[10]} {u_fec_rx/u_df_axis_fifo/dout[11]} {u_fec_rx/u_df_axis_fifo/dout[12]} {u_fec_rx/u_df_axis_fifo/dout[13]} {u_fec_rx/u_df_axis_fifo/dout[14]} {u_fec_rx/u_df_axis_fifo/dout[15]} {u_fec_rx/u_df_axis_fifo/dout[16]} {u_fec_rx/u_df_axis_fifo/dout[17]} {u_fec_rx/u_df_axis_fifo/dout[18]} {u_fec_rx/u_df_axis_fifo/dout[19]} {u_fec_rx/u_df_axis_fifo/dout[20]} {u_fec_rx/u_df_axis_fifo/dout[21]} {u_fec_rx/u_df_axis_fifo/dout[22]} {u_fec_rx/u_df_axis_fifo/dout[23]} {u_fec_rx/u_df_axis_fifo/dout[24]} {u_fec_rx/u_df_axis_fifo/dout[25]} {u_fec_rx/u_df_axis_fifo/dout[26]} {u_fec_rx/u_df_axis_fifo/dout[27]} {u_fec_rx/u_df_axis_fifo/dout[28]} {u_fec_rx/u_df_axis_fifo/dout[29]} {u_fec_rx/u_df_axis_fifo/dout[30]} {u_fec_rx/u_df_axis_fifo/dout[31]} {u_fec_rx/u_df_axis_fifo/dout[32]} ]]
create_debug_port u_ila_1 probe
set_property port_width 6 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {u_fec_rx/u_gb_32to8/count[0]} {u_fec_rx/u_gb_32to8/count[1]} {u_fec_rx/u_gb_32to8/count[2]} {u_fec_rx/u_gb_32to8/count[3]} {u_fec_rx/u_gb_32to8/count[4]} {u_fec_rx/u_gb_32to8/count[5]} ]]
create_debug_port u_ila_1 probe
set_property port_width 33 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {u_fec_rx/fifo_s_tdata[0]} {u_fec_rx/fifo_s_tdata[1]} {u_fec_rx/fifo_s_tdata[2]} {u_fec_rx/fifo_s_tdata[3]} {u_fec_rx/fifo_s_tdata[4]} {u_fec_rx/fifo_s_tdata[5]} {u_fec_rx/fifo_s_tdata[6]} {u_fec_rx/fifo_s_tdata[7]} {u_fec_rx/fifo_s_tdata[8]} {u_fec_rx/fifo_s_tdata[9]} {u_fec_rx/fifo_s_tdata[10]} {u_fec_rx/fifo_s_tdata[11]} {u_fec_rx/fifo_s_tdata[12]} {u_fec_rx/fifo_s_tdata[13]} {u_fec_rx/fifo_s_tdata[14]} {u_fec_rx/fifo_s_tdata[15]} {u_fec_rx/fifo_s_tdata[16]} {u_fec_rx/fifo_s_tdata[17]} {u_fec_rx/fifo_s_tdata[18]} {u_fec_rx/fifo_s_tdata[19]} {u_fec_rx/fifo_s_tdata[20]} {u_fec_rx/fifo_s_tdata[21]} {u_fec_rx/fifo_s_tdata[22]} {u_fec_rx/fifo_s_tdata[23]} {u_fec_rx/fifo_s_tdata[24]} {u_fec_rx/fifo_s_tdata[25]} {u_fec_rx/fifo_s_tdata[26]} {u_fec_rx/fifo_s_tdata[27]} {u_fec_rx/fifo_s_tdata[28]} {u_fec_rx/fifo_s_tdata[29]} {u_fec_rx/fifo_s_tdata[30]} {u_fec_rx/fifo_s_tdata[31]} {u_fec_rx/fifo_s_tdata[32]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {u_fec_rx/gb8_data[0]} {u_fec_rx/gb8_data[1]} {u_fec_rx/gb8_data[2]} {u_fec_rx/gb8_data[3]} {u_fec_rx/gb8_data[4]} {u_fec_rx/gb8_data[5]} {u_fec_rx/gb8_data[6]} {u_fec_rx/gb8_data[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {u_fec_rx/df_s_tdata[0]} {u_fec_rx/df_s_tdata[1]} {u_fec_rx/df_s_tdata[2]} {u_fec_rx/df_s_tdata[3]} {u_fec_rx/df_s_tdata[4]} {u_fec_rx/df_s_tdata[5]} {u_fec_rx/df_s_tdata[6]} {u_fec_rx/df_s_tdata[7]} {u_fec_rx/df_s_tdata[8]} {u_fec_rx/df_s_tdata[9]} {u_fec_rx/df_s_tdata[10]} {u_fec_rx/df_s_tdata[11]} {u_fec_rx/df_s_tdata[12]} {u_fec_rx/df_s_tdata[13]} {u_fec_rx/df_s_tdata[14]} {u_fec_rx/df_s_tdata[15]} {u_fec_rx/df_s_tdata[16]} {u_fec_rx/df_s_tdata[17]} {u_fec_rx/df_s_tdata[18]} {u_fec_rx/df_s_tdata[19]} {u_fec_rx/df_s_tdata[20]} {u_fec_rx/df_s_tdata[21]} {u_fec_rx/df_s_tdata[22]} {u_fec_rx/df_s_tdata[23]} {u_fec_rx/df_s_tdata[24]} {u_fec_rx/df_s_tdata[25]} {u_fec_rx/df_s_tdata[26]} {u_fec_rx/df_s_tdata[27]} {u_fec_rx/df_s_tdata[28]} {u_fec_rx/df_s_tdata[29]} {u_fec_rx/df_s_tdata[30]} {u_fec_rx/df_s_tdata[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 33 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {u_fec_rx/fifo_m_tdata[0]} {u_fec_rx/fifo_m_tdata[1]} {u_fec_rx/fifo_m_tdata[2]} {u_fec_rx/fifo_m_tdata[3]} {u_fec_rx/fifo_m_tdata[4]} {u_fec_rx/fifo_m_tdata[5]} {u_fec_rx/fifo_m_tdata[6]} {u_fec_rx/fifo_m_tdata[7]} {u_fec_rx/fifo_m_tdata[8]} {u_fec_rx/fifo_m_tdata[9]} {u_fec_rx/fifo_m_tdata[10]} {u_fec_rx/fifo_m_tdata[11]} {u_fec_rx/fifo_m_tdata[12]} {u_fec_rx/fifo_m_tdata[13]} {u_fec_rx/fifo_m_tdata[14]} {u_fec_rx/fifo_m_tdata[15]} {u_fec_rx/fifo_m_tdata[16]} {u_fec_rx/fifo_m_tdata[17]} {u_fec_rx/fifo_m_tdata[18]} {u_fec_rx/fifo_m_tdata[19]} {u_fec_rx/fifo_m_tdata[20]} {u_fec_rx/fifo_m_tdata[21]} {u_fec_rx/fifo_m_tdata[22]} {u_fec_rx/fifo_m_tdata[23]} {u_fec_rx/fifo_m_tdata[24]} {u_fec_rx/fifo_m_tdata[25]} {u_fec_rx/fifo_m_tdata[26]} {u_fec_rx/fifo_m_tdata[27]} {u_fec_rx/fifo_m_tdata[28]} {u_fec_rx/fifo_m_tdata[29]} {u_fec_rx/fifo_m_tdata[30]} {u_fec_rx/fifo_m_tdata[31]} {u_fec_rx/fifo_m_tdata[32]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {u_fec_rx/deintlv_data[0]} {u_fec_rx/deintlv_data[1]} {u_fec_rx/deintlv_data[2]} {u_fec_rx/deintlv_data[3]} {u_fec_rx/deintlv_data[4]} {u_fec_rx/deintlv_data[5]} {u_fec_rx/deintlv_data[6]} {u_fec_rx/deintlv_data[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {u_fec_rx/rs_byte_cnt[0]} {u_fec_rx/rs_byte_cnt[1]} {u_fec_rx/rs_byte_cnt[2]} {u_fec_rx/rs_byte_cnt[3]} {u_fec_rx/rs_byte_cnt[4]} {u_fec_rx/rs_byte_cnt[5]} {u_fec_rx/rs_byte_cnt[6]} {u_fec_rx/rs_byte_cnt[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {u_fec_rx/df_m_tdata[0]} {u_fec_rx/df_m_tdata[1]} {u_fec_rx/df_m_tdata[2]} {u_fec_rx/df_m_tdata[3]} {u_fec_rx/df_m_tdata[4]} {u_fec_rx/df_m_tdata[5]} {u_fec_rx/df_m_tdata[6]} {u_fec_rx/df_m_tdata[7]} {u_fec_rx/df_m_tdata[8]} {u_fec_rx/df_m_tdata[9]} {u_fec_rx/df_m_tdata[10]} {u_fec_rx/df_m_tdata[11]} {u_fec_rx/df_m_tdata[12]} {u_fec_rx/df_m_tdata[13]} {u_fec_rx/df_m_tdata[14]} {u_fec_rx/df_m_tdata[15]} {u_fec_rx/df_m_tdata[16]} {u_fec_rx/df_m_tdata[17]} {u_fec_rx/df_m_tdata[18]} {u_fec_rx/df_m_tdata[19]} {u_fec_rx/df_m_tdata[20]} {u_fec_rx/df_m_tdata[21]} {u_fec_rx/df_m_tdata[22]} {u_fec_rx/df_m_tdata[23]} {u_fec_rx/df_m_tdata[24]} {u_fec_rx/df_m_tdata[25]} {u_fec_rx/df_m_tdata[26]} {u_fec_rx/df_m_tdata[27]} {u_fec_rx/df_m_tdata[28]} {u_fec_rx/df_m_tdata[29]} {u_fec_rx/df_m_tdata[30]} {u_fec_rx/df_m_tdata[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 2 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list {u_fec_rx/df_m_tuser[0]} {u_fec_rx/df_m_tuser[1]} ]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list {u_fec_rx/rx32_fifo_dout[0]} {u_fec_rx/rx32_fifo_dout[1]} {u_fec_rx/rx32_fifo_dout[2]} {u_fec_rx/rx32_fifo_dout[3]} {u_fec_rx/rx32_fifo_dout[4]} {u_fec_rx/rx32_fifo_dout[5]} {u_fec_rx/rx32_fifo_dout[6]} {u_fec_rx/rx32_fifo_dout[7]} {u_fec_rx/rx32_fifo_dout[8]} {u_fec_rx/rx32_fifo_dout[9]} {u_fec_rx/rx32_fifo_dout[10]} {u_fec_rx/rx32_fifo_dout[11]} {u_fec_rx/rx32_fifo_dout[12]} {u_fec_rx/rx32_fifo_dout[13]} {u_fec_rx/rx32_fifo_dout[14]} {u_fec_rx/rx32_fifo_dout[15]} {u_fec_rx/rx32_fifo_dout[16]} {u_fec_rx/rx32_fifo_dout[17]} {u_fec_rx/rx32_fifo_dout[18]} {u_fec_rx/rx32_fifo_dout[19]} {u_fec_rx/rx32_fifo_dout[20]} {u_fec_rx/rx32_fifo_dout[21]} {u_fec_rx/rx32_fifo_dout[22]} {u_fec_rx/rx32_fifo_dout[23]} {u_fec_rx/rx32_fifo_dout[24]} {u_fec_rx/rx32_fifo_dout[25]} {u_fec_rx/rx32_fifo_dout[26]} {u_fec_rx/rx32_fifo_dout[27]} {u_fec_rx/rx32_fifo_dout[28]} {u_fec_rx/rx32_fifo_dout[29]} {u_fec_rx/rx32_fifo_dout[30]} {u_fec_rx/rx32_fifo_dout[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 9 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list {u_fec_rx/u_rs_decode_backend/fifo1_dout[0]} {u_fec_rx/u_rs_decode_backend/fifo1_dout[1]} {u_fec_rx/u_rs_decode_backend/fifo1_dout[2]} {u_fec_rx/u_rs_decode_backend/fifo1_dout[3]} {u_fec_rx/u_rs_decode_backend/fifo1_dout[4]} {u_fec_rx/u_rs_decode_backend/fifo1_dout[5]} {u_fec_rx/u_rs_decode_backend/fifo1_dout[6]} {u_fec_rx/u_rs_decode_backend/fifo1_dout[7]} {u_fec_rx/u_rs_decode_backend/fifo1_dout[8]} ]]
create_debug_port u_ila_1 probe
set_property port_width 9 [get_debug_ports u_ila_1/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list {u_fec_rx/u_rs_decode_backend/fifo0_dout[0]} {u_fec_rx/u_rs_decode_backend/fifo0_dout[1]} {u_fec_rx/u_rs_decode_backend/fifo0_dout[2]} {u_fec_rx/u_rs_decode_backend/fifo0_dout[3]} {u_fec_rx/u_rs_decode_backend/fifo0_dout[4]} {u_fec_rx/u_rs_decode_backend/fifo0_dout[5]} {u_fec_rx/u_rs_decode_backend/fifo0_dout[6]} {u_fec_rx/u_rs_decode_backend/fifo0_dout[7]} {u_fec_rx/u_rs_decode_backend/fifo0_dout[8]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list {u_fec_tx/tx_block_id[0]} {u_fec_tx/tx_block_id[1]} {u_fec_tx/tx_block_id[2]} {u_fec_tx/tx_block_id[3]} {u_fec_tx/tx_block_id[4]} {u_fec_tx/tx_block_id[5]} {u_fec_tx/tx_block_id[6]} {u_fec_tx/tx_block_id[7]} {u_fec_tx/tx_block_id[8]} {u_fec_tx/tx_block_id[9]} {u_fec_tx/tx_block_id[10]} {u_fec_tx/tx_block_id[11]} {u_fec_tx/tx_block_id[12]} {u_fec_tx/tx_block_id[13]} {u_fec_tx/tx_block_id[14]} {u_fec_tx/tx_block_id[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list {u_fec_tx/tx_frame_in_block[0]} {u_fec_tx/tx_frame_in_block[1]} {u_fec_tx/tx_frame_in_block[2]} {u_fec_tx/tx_frame_in_block[3]} {u_fec_tx/tx_frame_in_block[4]} {u_fec_tx/tx_frame_in_block[5]} {u_fec_tx/tx_frame_in_block[6]} {u_fec_tx/tx_frame_in_block[7]} {u_fec_tx/tx_frame_in_block[8]} {u_fec_tx/tx_frame_in_block[9]} {u_fec_tx/tx_frame_in_block[10]} {u_fec_tx/tx_frame_in_block[11]} {u_fec_tx/tx_frame_in_block[12]} {u_fec_tx/tx_frame_in_block[13]} {u_fec_tx/tx_frame_in_block[14]} {u_fec_tx/tx_frame_in_block[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 12 [get_debug_ports u_ila_1/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list {u_fec_tx/tx_fifo_wrcnt[0]} {u_fec_tx/tx_fifo_wrcnt[1]} {u_fec_tx/tx_fifo_wrcnt[2]} {u_fec_tx/tx_fifo_wrcnt[3]} {u_fec_tx/tx_fifo_wrcnt[4]} {u_fec_tx/tx_fifo_wrcnt[5]} {u_fec_tx/tx_fifo_wrcnt[6]} {u_fec_tx/tx_fifo_wrcnt[7]} {u_fec_tx/tx_fifo_wrcnt[8]} {u_fec_tx/tx_fifo_wrcnt[9]} {u_fec_tx/tx_fifo_wrcnt[10]} {u_fec_tx/tx_fifo_wrcnt[11]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list {u_fec_tx/enc_data[0]} {u_fec_tx/enc_data[1]} {u_fec_tx/enc_data[2]} {u_fec_tx/enc_data[3]} {u_fec_tx/enc_data[4]} {u_fec_tx/enc_data[5]} {u_fec_tx/enc_data[6]} {u_fec_tx/enc_data[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list {u_fec_tx/intlv_data[0]} {u_fec_tx/intlv_data[1]} {u_fec_tx/intlv_data[2]} {u_fec_tx/intlv_data[3]} {u_fec_tx/intlv_data[4]} {u_fec_tx/intlv_data[5]} {u_fec_tx/intlv_data[6]} {u_fec_tx/intlv_data[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
connect_debug_port u_ila_1/probe18 [get_nets [list {u_fec_tx/o_tx_data[0]} {u_fec_tx/o_tx_data[1]} {u_fec_tx/o_tx_data[2]} {u_fec_tx/o_tx_data[3]} {u_fec_tx/o_tx_data[4]} {u_fec_tx/o_tx_data[5]} {u_fec_tx/o_tx_data[6]} {u_fec_tx/o_tx_data[7]} {u_fec_tx/o_tx_data[8]} {u_fec_tx/o_tx_data[9]} {u_fec_tx/o_tx_data[10]} {u_fec_tx/o_tx_data[11]} {u_fec_tx/o_tx_data[12]} {u_fec_tx/o_tx_data[13]} {u_fec_tx/o_tx_data[14]} {u_fec_tx/o_tx_data[15]} {u_fec_tx/o_tx_data[16]} {u_fec_tx/o_tx_data[17]} {u_fec_tx/o_tx_data[18]} {u_fec_tx/o_tx_data[19]} {u_fec_tx/o_tx_data[20]} {u_fec_tx/o_tx_data[21]} {u_fec_tx/o_tx_data[22]} {u_fec_tx/o_tx_data[23]} {u_fec_tx/o_tx_data[24]} {u_fec_tx/o_tx_data[25]} {u_fec_tx/o_tx_data[26]} {u_fec_tx/o_tx_data[27]} {u_fec_tx/o_tx_data[28]} {u_fec_tx/o_tx_data[29]} {u_fec_tx/o_tx_data[30]} {u_fec_tx/o_tx_data[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe19]
connect_debug_port u_ila_1/probe19 [get_nets [list {u_fec_tx/gb_data[0]} {u_fec_tx/gb_data[1]} {u_fec_tx/gb_data[2]} {u_fec_tx/gb_data[3]} {u_fec_tx/gb_data[4]} {u_fec_tx/gb_data[5]} {u_fec_tx/gb_data[6]} {u_fec_tx/gb_data[7]} {u_fec_tx/gb_data[8]} {u_fec_tx/gb_data[9]} {u_fec_tx/gb_data[10]} {u_fec_tx/gb_data[11]} {u_fec_tx/gb_data[12]} {u_fec_tx/gb_data[13]} {u_fec_tx/gb_data[14]} {u_fec_tx/gb_data[15]} {u_fec_tx/gb_data[16]} {u_fec_tx/gb_data[17]} {u_fec_tx/gb_data[18]} {u_fec_tx/gb_data[19]} {u_fec_tx/gb_data[20]} {u_fec_tx/gb_data[21]} {u_fec_tx/gb_data[22]} {u_fec_tx/gb_data[23]} {u_fec_tx/gb_data[24]} {u_fec_tx/gb_data[25]} {u_fec_tx/gb_data[26]} {u_fec_tx/gb_data[27]} {u_fec_tx/gb_data[28]} {u_fec_tx/gb_data[29]} {u_fec_tx/gb_data[30]} {u_fec_tx/gb_data[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe20]
connect_debug_port u_ila_1/probe20 [get_nets [list {mask_cnt[0]} {mask_cnt[1]} {mask_cnt[2]} {mask_cnt[3]} {mask_cnt[4]} {mask_cnt[5]} {mask_cnt[6]} {mask_cnt[7]} {mask_cnt[8]} {mask_cnt[9]} {mask_cnt[10]} {mask_cnt[11]} {mask_cnt[12]} {mask_cnt[13]} {mask_cnt[14]} {mask_cnt[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe21]
connect_debug_port u_ila_1/probe21 [get_nets [list {good_cnt[0]} {good_cnt[1]} {good_cnt[2]} {good_cnt[3]} {good_cnt[4]} {good_cnt[5]} {good_cnt[6]} {good_cnt[7]} {good_cnt[8]} {good_cnt[9]} {good_cnt[10]} {good_cnt[11]} {good_cnt[12]} {good_cnt[13]} {good_cnt[14]} {good_cnt[15]} {good_cnt[16]} {good_cnt[17]} {good_cnt[18]} {good_cnt[19]} {good_cnt[20]} {good_cnt[21]} {good_cnt[22]} {good_cnt[23]} {good_cnt[24]} {good_cnt[25]} {good_cnt[26]} {good_cnt[27]} {good_cnt[28]} {good_cnt[29]} {good_cnt[30]} {good_cnt[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 96 [get_debug_ports u_ila_1/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe22]
connect_debug_port u_ila_1/probe22 [get_nets [list {m_axis_dout_tdata[0]} {m_axis_dout_tdata[1]} {m_axis_dout_tdata[2]} {m_axis_dout_tdata[3]} {m_axis_dout_tdata[4]} {m_axis_dout_tdata[5]} {m_axis_dout_tdata[6]} {m_axis_dout_tdata[7]} {m_axis_dout_tdata[8]} {m_axis_dout_tdata[9]} {m_axis_dout_tdata[10]} {m_axis_dout_tdata[11]} {m_axis_dout_tdata[12]} {m_axis_dout_tdata[13]} {m_axis_dout_tdata[14]} {m_axis_dout_tdata[15]} {m_axis_dout_tdata[16]} {m_axis_dout_tdata[17]} {m_axis_dout_tdata[18]} {m_axis_dout_tdata[19]} {m_axis_dout_tdata[20]} {m_axis_dout_tdata[21]} {m_axis_dout_tdata[22]} {m_axis_dout_tdata[23]} {m_axis_dout_tdata[24]} {m_axis_dout_tdata[25]} {m_axis_dout_tdata[26]} {m_axis_dout_tdata[27]} {m_axis_dout_tdata[28]} {m_axis_dout_tdata[29]} {m_axis_dout_tdata[30]} {m_axis_dout_tdata[31]} {m_axis_dout_tdata[32]} {m_axis_dout_tdata[33]} {m_axis_dout_tdata[34]} {m_axis_dout_tdata[35]} {m_axis_dout_tdata[36]} {m_axis_dout_tdata[37]} {m_axis_dout_tdata[38]} {m_axis_dout_tdata[39]} {m_axis_dout_tdata[40]} {m_axis_dout_tdata[41]} {m_axis_dout_tdata[42]} {m_axis_dout_tdata[43]} {m_axis_dout_tdata[44]} {m_axis_dout_tdata[45]} {m_axis_dout_tdata[46]} {m_axis_dout_tdata[47]} {m_axis_dout_tdata[48]} {m_axis_dout_tdata[49]} {m_axis_dout_tdata[50]} {m_axis_dout_tdata[51]} {m_axis_dout_tdata[52]} {m_axis_dout_tdata[53]} {m_axis_dout_tdata[54]} {m_axis_dout_tdata[55]} {m_axis_dout_tdata[56]} {m_axis_dout_tdata[57]} {m_axis_dout_tdata[58]} {m_axis_dout_tdata[59]} {m_axis_dout_tdata[60]} {m_axis_dout_tdata[61]} {m_axis_dout_tdata[62]} {m_axis_dout_tdata[63]} {m_axis_dout_tdata[64]} {m_axis_dout_tdata[65]} {m_axis_dout_tdata[66]} {m_axis_dout_tdata[67]} {m_axis_dout_tdata[68]} {m_axis_dout_tdata[69]} {m_axis_dout_tdata[70]} {m_axis_dout_tdata[71]} {m_axis_dout_tdata[72]} {m_axis_dout_tdata[73]} {m_axis_dout_tdata[74]} {m_axis_dout_tdata[75]} {m_axis_dout_tdata[76]} {m_axis_dout_tdata[77]} {m_axis_dout_tdata[78]} {m_axis_dout_tdata[79]} {m_axis_dout_tdata[80]} {m_axis_dout_tdata[81]} {m_axis_dout_tdata[82]} {m_axis_dout_tdata[83]} {m_axis_dout_tdata[84]} {m_axis_dout_tdata[85]} {m_axis_dout_tdata[86]} {m_axis_dout_tdata[87]} {m_axis_dout_tdata[88]} {m_axis_dout_tdata[89]} {m_axis_dout_tdata[90]} {m_axis_dout_tdata[91]} {m_axis_dout_tdata[92]} {m_axis_dout_tdata[93]} {m_axis_dout_tdata[94]} {m_axis_dout_tdata[95]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe23]
connect_debug_port u_ila_1/probe23 [get_nets [list {rx_block_id[0]} {rx_block_id[1]} {rx_block_id[2]} {rx_block_id[3]} {rx_block_id[4]} {rx_block_id[5]} {rx_block_id[6]} {rx_block_id[7]} {rx_block_id[8]} {rx_block_id[9]} {rx_block_id[10]} {rx_block_id[11]} {rx_block_id[12]} {rx_block_id[13]} {rx_block_id[14]} {rx_block_id[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe24]
connect_debug_port u_ila_1/probe24 [get_nets [list {prbs_tx_data[0]} {prbs_tx_data[1]} {prbs_tx_data[2]} {prbs_tx_data[3]} {prbs_tx_data[4]} {prbs_tx_data[5]} {prbs_tx_data[6]} {prbs_tx_data[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe25]
connect_debug_port u_ila_1/probe25 [get_nets [list {rx_frame_in_block[0]} {rx_frame_in_block[1]} {rx_frame_in_block[2]} {rx_frame_in_block[3]} {rx_frame_in_block[4]} {rx_frame_in_block[5]} {rx_frame_in_block[6]} {rx_frame_in_block[7]} {rx_frame_in_block[8]} {rx_frame_in_block[9]} {rx_frame_in_block[10]} {rx_frame_in_block[11]} {rx_frame_in_block[12]} {rx_frame_in_block[13]} {rx_frame_in_block[14]} {rx_frame_in_block[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe26]
connect_debug_port u_ila_1/probe26 [get_nets [list {fec_rx_data[0]} {fec_rx_data[1]} {fec_rx_data[2]} {fec_rx_data[3]} {fec_rx_data[4]} {fec_rx_data[5]} {fec_rx_data[6]} {fec_rx_data[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe27]
connect_debug_port u_ila_1/probe27 [get_nets [list {prbs_err_vec[0]} {prbs_err_vec[1]} {prbs_err_vec[2]} {prbs_err_vec[3]} {prbs_err_vec[4]} {prbs_err_vec[5]} {prbs_err_vec[6]} {prbs_err_vec[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe28]
connect_debug_port u_ila_1/probe28 [get_nets [list {tx_frame_index[0]} {tx_frame_index[1]} {tx_frame_index[2]} {tx_frame_index[3]} {tx_frame_index[4]} {tx_frame_index[5]} {tx_frame_index[6]} {tx_frame_index[7]} {tx_frame_index[8]} {tx_frame_index[9]} {tx_frame_index[10]} {tx_frame_index[11]} {tx_frame_index[12]} {tx_frame_index[13]} {tx_frame_index[14]} {tx_frame_index[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe29]
connect_debug_port u_ila_1/probe29 [get_nets [list {total_err_cnt[0]} {total_err_cnt[1]} {total_err_cnt[2]} {total_err_cnt[3]} {total_err_cnt[4]} {total_err_cnt[5]} {total_err_cnt[6]} {total_err_cnt[7]} {total_err_cnt[8]} {total_err_cnt[9]} {total_err_cnt[10]} {total_err_cnt[11]} {total_err_cnt[12]} {total_err_cnt[13]} {total_err_cnt[14]} {total_err_cnt[15]} {total_err_cnt[16]} {total_err_cnt[17]} {total_err_cnt[18]} {total_err_cnt[19]} {total_err_cnt[20]} {total_err_cnt[21]} {total_err_cnt[22]} {total_err_cnt[23]} {total_err_cnt[24]} {total_err_cnt[25]} {total_err_cnt[26]} {total_err_cnt[27]} {total_err_cnt[28]} {total_err_cnt[29]} {total_err_cnt[30]} {total_err_cnt[31]} {total_err_cnt[32]} {total_err_cnt[33]} {total_err_cnt[34]} {total_err_cnt[35]} {total_err_cnt[36]} {total_err_cnt[37]} {total_err_cnt[38]} {total_err_cnt[39]} {total_err_cnt[40]} {total_err_cnt[41]} {total_err_cnt[42]} {total_err_cnt[43]} {total_err_cnt[44]} {total_err_cnt[45]} {total_err_cnt[46]} {total_err_cnt[47]} {total_err_cnt[48]} {total_err_cnt[49]} {total_err_cnt[50]} {total_err_cnt[51]} {total_err_cnt[52]} {total_err_cnt[53]} {total_err_cnt[54]} {total_err_cnt[55]} {total_err_cnt[56]} {total_err_cnt[57]} {total_err_cnt[58]} {total_err_cnt[59]} {total_err_cnt[60]} {total_err_cnt[61]} {total_err_cnt[62]} {total_err_cnt[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 16 [get_debug_ports u_ila_1/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe30]
connect_debug_port u_ila_1/probe30 [get_nets [list {rx_frame_index[0]} {rx_frame_index[1]} {rx_frame_index[2]} {rx_frame_index[3]} {rx_frame_index[4]} {rx_frame_index[5]} {rx_frame_index[6]} {rx_frame_index[7]} {rx_frame_index[8]} {rx_frame_index[9]} {rx_frame_index[10]} {rx_frame_index[11]} {rx_frame_index[12]} {rx_frame_index[13]} {rx_frame_index[14]} {rx_frame_index[15]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe31]
connect_debug_port u_ila_1/probe31 [get_nets [list {total_bits_cnt[0]} {total_bits_cnt[1]} {total_bits_cnt[2]} {total_bits_cnt[3]} {total_bits_cnt[4]} {total_bits_cnt[5]} {total_bits_cnt[6]} {total_bits_cnt[7]} {total_bits_cnt[8]} {total_bits_cnt[9]} {total_bits_cnt[10]} {total_bits_cnt[11]} {total_bits_cnt[12]} {total_bits_cnt[13]} {total_bits_cnt[14]} {total_bits_cnt[15]} {total_bits_cnt[16]} {total_bits_cnt[17]} {total_bits_cnt[18]} {total_bits_cnt[19]} {total_bits_cnt[20]} {total_bits_cnt[21]} {total_bits_cnt[22]} {total_bits_cnt[23]} {total_bits_cnt[24]} {total_bits_cnt[25]} {total_bits_cnt[26]} {total_bits_cnt[27]} {total_bits_cnt[28]} {total_bits_cnt[29]} {total_bits_cnt[30]} {total_bits_cnt[31]} {total_bits_cnt[32]} {total_bits_cnt[33]} {total_bits_cnt[34]} {total_bits_cnt[35]} {total_bits_cnt[36]} {total_bits_cnt[37]} {total_bits_cnt[38]} {total_bits_cnt[39]} {total_bits_cnt[40]} {total_bits_cnt[41]} {total_bits_cnt[42]} {total_bits_cnt[43]} {total_bits_cnt[44]} {total_bits_cnt[45]} {total_bits_cnt[46]} {total_bits_cnt[47]} {total_bits_cnt[48]} {total_bits_cnt[49]} {total_bits_cnt[50]} {total_bits_cnt[51]} {total_bits_cnt[52]} {total_bits_cnt[53]} {total_bits_cnt[54]} {total_bits_cnt[55]} {total_bits_cnt[56]} {total_bits_cnt[57]} {total_bits_cnt[58]} {total_bits_cnt[59]} {total_bits_cnt[60]} {total_bits_cnt[61]} {total_bits_cnt[62]} {total_bits_cnt[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 8 [get_debug_ports u_ila_1/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe32]
connect_debug_port u_ila_1/probe32 [get_nets [list {src_data[0]} {src_data[1]} {src_data[2]} {src_data[3]} {src_data[4]} {src_data[5]} {src_data[6]} {src_data[7]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe33]
connect_debug_port u_ila_1/probe33 [get_nets [list ber_enable ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe34]
connect_debug_port u_ila_1/probe34 [get_nets [list bit_locked ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe35]
connect_debug_port u_ila_1/probe35 [get_nets [list u_fec_rx/u_rs_decode_backend/decoder_tready0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe36]
connect_debug_port u_ila_1/probe36 [get_nets [list u_fec_rx/u_rs_decode_backend/decoder_tready1 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe37]
connect_debug_port u_ila_1/probe37 [get_nets [list u_fec_rx/deintlv_block_start ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe38]
connect_debug_port u_ila_1/probe38 [get_nets [list u_fec_rx/deintlv_valid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe39]
connect_debug_port u_ila_1/probe39 [get_nets [list u_fec_rx/df_m_tready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe40]
connect_debug_port u_ila_1/probe40 [get_nets [list u_fec_rx/df_m_tvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe41]
connect_debug_port u_ila_1/probe41 [get_nets [list u_fec_rx/df_s_tready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe42]
connect_debug_port u_ila_1/probe42 [get_nets [list u_fec_rx/df_s_tvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe43]
connect_debug_port u_ila_1/probe43 [get_nets [list u_fec_rx/u_gb_32to8/empty ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe44]
connect_debug_port u_ila_1/probe44 [get_nets [list u_fec_rx/u_df_axis_fifo/empty ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe45]
connect_debug_port u_ila_1/probe45 [get_nets [list u_fec_tx/enc_last ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe46]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe46]
connect_debug_port u_ila_1/probe46 [get_nets [list u_fec_tx/enc_valid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe47]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe47]
connect_debug_port u_ila_1/probe47 [get_nets [list u_fec_rx/u_rs_decode_backend/event_s_ctrl_tdata_invalid0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe48]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe48]
connect_debug_port u_ila_1/probe48 [get_nets [list u_fec_rx/u_rs_decode_backend/event_s_ctrl_tdata_invalid1 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe49]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe49]
connect_debug_port u_ila_1/probe49 [get_nets [list u_fec_rx/u_rs_decode_backend/event_s_input_tlast_missing0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe50]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe50]
connect_debug_port u_ila_1/probe50 [get_nets [list u_fec_rx/u_rs_decode_backend/event_s_input_tlast_missing1 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe51]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe51]
connect_debug_port u_ila_1/probe51 [get_nets [list u_fec_rx/u_rs_decode_backend/event_s_input_tlast_unexpected0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe52]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe52]
connect_debug_port u_ila_1/probe52 [get_nets [list u_fec_rx/u_rs_decode_backend/event_s_input_tlast_unexpected1 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe53]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe53]
connect_debug_port u_ila_1/probe53 [get_nets [list u_fec_rx/u_rs_decode_backend/expected_out ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe54]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe54]
connect_debug_port u_ila_1/probe54 [get_nets [list fec_rx_valid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe55]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe55]
connect_debug_port u_ila_1/probe55 [get_nets [list u_fec_rx/u_rs_decode_backend/fifo0_empty ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe56]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe56]
connect_debug_port u_ila_1/probe56 [get_nets [list u_fec_rx/u_rs_decode_backend/fifo0_full ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe57]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe57]
connect_debug_port u_ila_1/probe57 [get_nets [list u_fec_rx/u_rs_decode_backend/fifo1_empty ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe58]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe58]
connect_debug_port u_ila_1/probe58 [get_nets [list u_fec_rx/u_rs_decode_backend/fifo1_full ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe59]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe59]
connect_debug_port u_ila_1/probe59 [get_nets [list u_fec_rx/fifo_m_tready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe60]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe60]
connect_debug_port u_ila_1/probe60 [get_nets [list u_fec_rx/fifo_m_tvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe61]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe61]
connect_debug_port u_ila_1/probe61 [get_nets [list u_fec_rx/fifo_s_tready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe62]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe62]
connect_debug_port u_ila_1/probe62 [get_nets [list u_fec_rx/fifo_s_tvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe63]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe63]
connect_debug_port u_ila_1/probe63 [get_nets [list u_fec_rx/frame_locked ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe64]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe64]
connect_debug_port u_ila_1/probe64 [get_nets [list u_fec_rx/frame_start ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe65]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe65]
connect_debug_port u_ila_1/probe65 [get_nets [list u_fec_rx/u_gb_32to8/full ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe66]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe66]
connect_debug_port u_ila_1/probe66 [get_nets [list u_fec_rx/u_df_axis_fifo/full ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe67]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe67]
connect_debug_port u_ila_1/probe67 [get_nets [list u_fec_rx/gb8_blk_rst_req ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe68]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe68]
connect_debug_port u_ila_1/probe68 [get_nets [list u_fec_rx/gb8_ready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe69]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe69]
connect_debug_port u_ila_1/probe69 [get_nets [list u_fec_rx/gb8_sync_rst ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe70]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe70]
connect_debug_port u_ila_1/probe70 [get_nets [list u_fec_rx/gb8_valid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe71]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe71]
connect_debug_port u_ila_1/probe71 [get_nets [list u_fec_rx/gb32_in_ready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe72]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe72]
connect_debug_port u_ila_1/probe72 [get_nets [list u_fec_tx/gb_block_start ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe73]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe73]
connect_debug_port u_ila_1/probe73 [get_nets [list u_fec_tx/gb_ready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe74]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe74]
connect_debug_port u_ila_1/probe74 [get_nets [list u_fec_tx/gb_valid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe75]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe75]
connect_debug_port u_ila_1/probe75 [get_nets [list have_light_core ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe76]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe76]
connect_debug_port u_ila_1/probe76 [get_nets [list u_fec_tx/intlv_block_start ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe77]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe77]
connect_debug_port u_ila_1/probe77 [get_nets [list u_fec_tx/intlv_out_ready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe78]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe78]
connect_debug_port u_ila_1/probe78 [get_nets [list u_fec_tx/intlv_valid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe79]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe79]
connect_debug_port u_ila_1/probe79 [get_nets [list m_axis_dout_tvalid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe80]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe80]
connect_debug_port u_ila_1/probe80 [get_nets [list u_fec_rx/u_rs_decode_backend/m_axis_stat_tvalid0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe81]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe81]
connect_debug_port u_ila_1/probe81 [get_nets [list u_fec_rx/u_rs_decode_backend/m_axis_stat_tvalid1 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe82]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe82]
connect_debug_port u_ila_1/probe82 [get_nets [list u_fec_tx/o_tx_valid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe83]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe83]
connect_debug_port u_ila_1/probe83 [get_nets [list u_fec_rx/u_rs_decode_backend/pingpang ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe84]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe84]
connect_debug_port u_ila_1/probe84 [get_nets [list prbs_locked_internal ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe85]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe85]
connect_debug_port u_ila_1/probe85 [get_nets [list prbs_match_fail ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe86]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe86]
connect_debug_port u_ila_1/probe86 [get_nets [list prbs_match_raw ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe87]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe87]
connect_debug_port u_ila_1/probe87 [get_nets [list prbs_meas_ok ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe88]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe88]
connect_debug_port u_ila_1/probe88 [get_nets [list prbs_tx_ready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe89]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe89]
connect_debug_port u_ila_1/probe89 [get_nets [list u_fec_rx/u_df_axis_fifo/rd_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe90]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe90]
connect_debug_port u_ila_1/probe90 [get_nets [list u_fec_rx/realign_req ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe91]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe91]
connect_debug_port u_ila_1/probe91 [get_nets [list u_fec_rx/rs_fire ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe92]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe92]
connect_debug_port u_ila_1/probe92 [get_nets [list u_fec_rx/rs_in_ready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe93]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe93]
connect_debug_port u_ila_1/probe93 [get_nets [list u_fec_rx/rs_tlast ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe94]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe94]
connect_debug_port u_ila_1/probe94 [get_nets [list u_fec_rx/rx32_fifo_empty ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe95]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe95]
connect_debug_port u_ila_1/probe95 [get_nets [list u_fec_rx/rx32_fifo_rd_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe96]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe96]
connect_debug_port u_ila_1/probe96 [get_nets [list u_fec_rx/rx32_fifo_rd_rst_busy ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe97]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe97]
connect_debug_port u_ila_1/probe97 [get_nets [list s_axis_dividend_tready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe98]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe98]
connect_debug_port u_ila_1/probe98 [get_nets [list s_axis_divisor_tready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe99]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe99]
connect_debug_port u_ila_1/probe99 [get_nets [list u_fec_rx/u_rs_decode_backend/s_axis_input_tready0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe100]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe100]
connect_debug_port u_ila_1/probe100 [get_nets [list u_fec_rx/u_rs_decode_backend/s_axis_input_tready1 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe101]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe101]
connect_debug_port u_ila_1/probe101 [get_nets [list src_valid ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe102]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe102]
connect_debug_port u_ila_1/probe102 [get_nets [list test_prbs_sel ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe103]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe103]
connect_debug_port u_ila_1/probe103 [get_nets [list u_fec_tx/tx32_wr_ready ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe104]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe104]
connect_debug_port u_ila_1/probe104 [get_nets [list u_fec_tx/tx32_wr_ready_raw ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe105]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe105]
connect_debug_port u_ila_1/probe105 [get_nets [list tx_pat_hold ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe106]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe106]
connect_debug_port u_ila_1/probe106 [get_nets [list tx_pat_sw_pulse ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe107]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe107]
connect_debug_port u_ila_1/probe107 [get_nets [list use_cnt ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe108]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe108]
connect_debug_port u_ila_1/probe108 [get_nets [list use_prbs ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe109]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe109]
connect_debug_port u_ila_1/probe109 [get_nets [list u_fec_rx/u_df_axis_fifo/wr_en ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe110]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe110]
connect_debug_port u_ila_1/probe110 [get_nets [list u_fec_tx/xpm_input_tready ]]
set_property port_width 12 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list {u_fec_tx/tx_fifo_rdcnt[0]} {u_fec_tx/tx_fifo_rdcnt[1]} {u_fec_tx/tx_fifo_rdcnt[2]} {u_fec_tx/tx_fifo_rdcnt[3]} {u_fec_tx/tx_fifo_rdcnt[4]} {u_fec_tx/tx_fifo_rdcnt[5]} {u_fec_tx/tx_fifo_rdcnt[6]} {u_fec_tx/tx_fifo_rdcnt[7]} {u_fec_tx/tx_fifo_rdcnt[8]} {u_fec_tx/tx_fifo_rdcnt[9]} {u_fec_tx/tx_fifo_rdcnt[10]} {u_fec_tx/tx_fifo_rdcnt[11]} ]]
create_debug_port u_ila_2 probe
set_property port_width 32 [get_debug_ports u_ila_2/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list {u_fec_tx/tx32_fifo_dout[0]} {u_fec_tx/tx32_fifo_dout[1]} {u_fec_tx/tx32_fifo_dout[2]} {u_fec_tx/tx32_fifo_dout[3]} {u_fec_tx/tx32_fifo_dout[4]} {u_fec_tx/tx32_fifo_dout[5]} {u_fec_tx/tx32_fifo_dout[6]} {u_fec_tx/tx32_fifo_dout[7]} {u_fec_tx/tx32_fifo_dout[8]} {u_fec_tx/tx32_fifo_dout[9]} {u_fec_tx/tx32_fifo_dout[10]} {u_fec_tx/tx32_fifo_dout[11]} {u_fec_tx/tx32_fifo_dout[12]} {u_fec_tx/tx32_fifo_dout[13]} {u_fec_tx/tx32_fifo_dout[14]} {u_fec_tx/tx32_fifo_dout[15]} {u_fec_tx/tx32_fifo_dout[16]} {u_fec_tx/tx32_fifo_dout[17]} {u_fec_tx/tx32_fifo_dout[18]} {u_fec_tx/tx32_fifo_dout[19]} {u_fec_tx/tx32_fifo_dout[20]} {u_fec_tx/tx32_fifo_dout[21]} {u_fec_tx/tx32_fifo_dout[22]} {u_fec_tx/tx32_fifo_dout[23]} {u_fec_tx/tx32_fifo_dout[24]} {u_fec_tx/tx32_fifo_dout[25]} {u_fec_tx/tx32_fifo_dout[26]} {u_fec_tx/tx32_fifo_dout[27]} {u_fec_tx/tx32_fifo_dout[28]} {u_fec_tx/tx32_fifo_dout[29]} {u_fec_tx/tx32_fifo_dout[30]} {u_fec_tx/tx32_fifo_dout[31]} ]]
create_debug_port u_ila_2 probe
set_property port_width 32 [get_debug_ports u_ila_2/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
connect_debug_port u_ila_2/probe2 [get_nets [list {fec_tx_data_line[0]} {fec_tx_data_line[1]} {fec_tx_data_line[2]} {fec_tx_data_line[3]} {fec_tx_data_line[4]} {fec_tx_data_line[5]} {fec_tx_data_line[6]} {fec_tx_data_line[7]} {fec_tx_data_line[8]} {fec_tx_data_line[9]} {fec_tx_data_line[10]} {fec_tx_data_line[11]} {fec_tx_data_line[12]} {fec_tx_data_line[13]} {fec_tx_data_line[14]} {fec_tx_data_line[15]} {fec_tx_data_line[16]} {fec_tx_data_line[17]} {fec_tx_data_line[18]} {fec_tx_data_line[19]} {fec_tx_data_line[20]} {fec_tx_data_line[21]} {fec_tx_data_line[22]} {fec_tx_data_line[23]} {fec_tx_data_line[24]} {fec_tx_data_line[25]} {fec_tx_data_line[26]} {fec_tx_data_line[27]} {fec_tx_data_line[28]} {fec_tx_data_line[29]} {fec_tx_data_line[30]} {fec_tx_data_line[31]} ]]
create_debug_port u_ila_2 probe
set_property port_width 32 [get_debug_ports u_ila_2/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
connect_debug_port u_ila_2/probe3 [get_nets [list {tx_data_to_gth[0]} {tx_data_to_gth[1]} {tx_data_to_gth[2]} {tx_data_to_gth[3]} {tx_data_to_gth[4]} {tx_data_to_gth[5]} {tx_data_to_gth[6]} {tx_data_to_gth[7]} {tx_data_to_gth[8]} {tx_data_to_gth[9]} {tx_data_to_gth[10]} {tx_data_to_gth[11]} {tx_data_to_gth[12]} {tx_data_to_gth[13]} {tx_data_to_gth[14]} {tx_data_to_gth[15]} {tx_data_to_gth[16]} {tx_data_to_gth[17]} {tx_data_to_gth[18]} {tx_data_to_gth[19]} {tx_data_to_gth[20]} {tx_data_to_gth[21]} {tx_data_to_gth[22]} {tx_data_to_gth[23]} {tx_data_to_gth[24]} {tx_data_to_gth[25]} {tx_data_to_gth[26]} {tx_data_to_gth[27]} {tx_data_to_gth[28]} {tx_data_to_gth[29]} {tx_data_to_gth[30]} {tx_data_to_gth[31]} ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe4]
connect_debug_port u_ila_2/probe4 [get_nets [list fec_tx_valid_line ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe5]
connect_debug_port u_ila_2/probe5 [get_nets [list u_fec_tx/tx32_fifo_rd_en ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe6]
connect_debug_port u_ila_2/probe6 [get_nets [list tx_done ]]
set_property port_width 8 [get_debug_ports u_ila_3/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe0]
connect_debug_port u_ila_3/probe0 [get_nets [list {u_fec_rx/u_rs_decode_backend/m_axis_stat_tdata0[0]} {u_fec_rx/u_rs_decode_backend/m_axis_stat_tdata0[1]} {u_fec_rx/u_rs_decode_backend/m_axis_stat_tdata0[2]} {u_fec_rx/u_rs_decode_backend/m_axis_stat_tdata0[3]} {u_fec_rx/u_rs_decode_backend/m_axis_stat_tdata0[4]} {u_fec_rx/u_rs_decode_backend/m_axis_stat_tdata0[5]} {u_fec_rx/u_rs_decode_backend/m_axis_stat_tdata0[6]} {u_fec_rx/u_rs_decode_backend/m_axis_stat_tdata0[7]} ]]
create_debug_port u_ila_3 probe
set_property port_width 8 [get_debug_ports u_ila_3/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe1]
connect_debug_port u_ila_3/probe1 [get_nets [list {u_fec_rx/u_rs_decode_backend/m_axis_stat_tdata1[0]} {u_fec_rx/u_rs_decode_backend/m_axis_stat_tdata1[1]} {u_fec_rx/u_rs_decode_backend/m_axis_stat_tdata1[2]} {u_fec_rx/u_rs_decode_backend/m_axis_stat_tdata1[3]} {u_fec_rx/u_rs_decode_backend/m_axis_stat_tdata1[4]} {u_fec_rx/u_rs_decode_backend/m_axis_stat_tdata1[5]} {u_fec_rx/u_rs_decode_backend/m_axis_stat_tdata1[6]} {u_fec_rx/u_rs_decode_backend/m_axis_stat_tdata1[7]} ]]
set_property port_width 1 [get_debug_ports u_ila_4/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe0]
connect_debug_port u_ila_4/probe0 [get_nets [list cdr_stable ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe1]
connect_debug_port u_ila_4/probe1 [get_nets [list rx_active ]]
create_debug_port u_ila_4 probe
set_property port_width 1 [get_debug_ports u_ila_4/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe2]
connect_debug_port u_ila_4/probe2 [get_nets [list tx_active ]]
save_constraints
close_design
reset_run impl_1
launch_runs impl_1 -jobs 32
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top.bit} [get_hw_devices xczu15_0]
set_property PROBES.FILE {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top.ltx} [get_hw_devices xczu15_0]
set_property FULL_PROBES.FILE {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top.ltx} [get_hw_devices xczu15_0]
current_hw_device [get_hw_devices xczu15_0]
refresh_hw_device [lindex [get_hw_devices xczu15_0] 0]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu15_0]
set_property PROBES.FILE {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top.ltx} [get_hw_devices xczu15_0]
set_property FULL_PROBES.FILE {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top.ltx} [get_hw_devices xczu15_0]
set_property PROGRAM.FILE {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top.bit} [get_hw_devices xczu15_0]
program_hw_devices [get_hw_devices xczu15_0]
refresh_hw_device [lindex [get_hw_devices xczu15_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_2"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_3"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_5 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_4"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {u_fec_rx/u_rs_decode_backend/event_s_input_tlast_unexpected1} {u_fec_rx/u_rs_decode_backend/event_s_input_tlast_unexpected0} {u_fec_rx/u_rs_decode_backend/event_s_input_tlast_missing1} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {fec_rx_data} {fec_rx_valid} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
save_wave_config {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
save_wave_config {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.hw/hw_1/wave/hw_ila_data_4/hw_ila_data_4.wcfg}
save_wave_config {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.hw/hw_1/wave/hw_ila_data_5/hw_ila_data_5.wcfg}
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top.bit} [get_hw_devices xczu15_0]
set_property PROBES.FILE {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top.ltx} [get_hw_devices xczu15_0]
set_property FULL_PROBES.FILE {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top.ltx} [get_hw_devices xczu15_0]
current_hw_device [get_hw_devices xczu15_0]
refresh_hw_device [lindex [get_hw_devices xczu15_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_2"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_3"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_5 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_4"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu15_0]
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {prbs_match_raw} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes tx_pattern_prbs_vio -of_objects [get_hw_vios -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_vio_ctrl"}]]
commit_hw_vio [get_hw_probes {tx_pattern_prbs_vio} -of_objects [get_hw_vios -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_vio_ctrl"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes ber_clr -of_objects [get_hw_vios -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_vio_ctrl"}]]
commit_hw_vio [get_hw_probes {ber_clr} -of_objects [get_hw_vios -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_vio_ctrl"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes ber_clr -of_objects [get_hw_vios -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_vio_ctrl"}]]
commit_hw_vio [get_hw_probes {ber_clr} -of_objects [get_hw_vios -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_vio_ctrl"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes ber_clr -of_objects [get_hw_vios -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_vio_ctrl"}]]
commit_hw_vio [get_hw_probes {ber_clr} -of_objects [get_hw_vios -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_vio_ctrl"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes ber_clr -of_objects [get_hw_vios -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_vio_ctrl"}]]
commit_hw_vio [get_hw_probes {ber_clr} -of_objects [get_hw_vios -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_vio_ctrl"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
write_hw_ila_data -csv_file {C:\Users\PC\prbs_chk.csv} hw_ila_data_2
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {u_fec_rx/deintlv_valid} {u_fec_rx/deintlv_data} {u_fec_rx/deintlv_block_start} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
write_hw_ila_data -csv_file -force {C:\Users\PC\prbs_chk.csv} hw_ila_data_2
write_hw_ila_data {C:\Users\PC\Desktop\iladata.ila} hw_ila_data_2
write_hw_ila_data -csv_file {C:\Users\PC\Desktop\iladata.csv} hw_ila_data_2
save_wave_config {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
save_wave_config {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.hw/hw_1/wave/hw_ila_data_4/hw_ila_data_4.wcfg}
save_wave_config {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.hw/hw_1/wave/hw_ila_data_5/hw_ila_data_5.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top.bit} [get_hw_devices xczu15_0]
set_property PROBES.FILE {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top.ltx} [get_hw_devices xczu15_0]
set_property FULL_PROBES.FILE {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top.ltx} [get_hw_devices xczu15_0]
current_hw_device [get_hw_devices xczu15_0]
refresh_hw_device [lindex [get_hw_devices xczu15_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_2"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_3"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_5 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_4"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu15_0]
set_property PROBES.FILE {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top.ltx} [get_hw_devices xczu15_0]
set_property FULL_PROBES.FILE {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top.ltx} [get_hw_devices xczu15_0]
set_property PROGRAM.FILE {C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/impl_1/fec_gth_loopback_top.bit} [get_hw_devices xczu15_0]
program_hw_devices [get_hw_devices xczu15_0]
refresh_hw_device [lindex [get_hw_devices xczu15_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu15_0] -filter {CELL_NAME=~"u_ila_1"}]]
write_hw_ila_data -csv_file {C:\Users\PC\Desktop\rx_cntdata.csv} hw_ila_data_2
close_hw_manager
launch_simulation
