C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:32:29 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src/InitDevice.OBJ
COMPILER INVOKED BY: Z:\home\onachman\SimplicityStudio5\SimplicityStudio_v5\developer\toolchains\keil_8051\9.60\BIN\C51 
                    -/home/onachman/SimplicityStudio/v5_workspace/myProject_3_2/src/InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WAR
                    -NINGLEVEL(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) DEFINE(DEBUG=1) INTVECTOR(0X0000) INTPROMOTE INCDIR(/home/onachman/Simplici
                    -tyStudio/v5_workspace/myProject_3_2/inc;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1/
                    -/Device/shared/si8051Base;/home/onachman/SimplicityStudio5/SimplicityStudio_v5/developer/sdks/8051/v4.3.1//Device/EFM8UB
                    -2/inc) PRINT(.\src/InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src/InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8UB2_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void
  23          enter_DefaultMode_from_RESET (void)
  24          {
  25   1        // $[Config Calls]
  26   1        // Save the SFRPAGE
  27   1        uint8_t SFRPAGE_save = SFRPAGE;
  28   1        PCA_0_enter_DefaultMode_from_RESET ();
  29   1        PCACH_4_enter_DefaultMode_from_RESET ();
  30   1        PORTS_1_enter_DefaultMode_from_RESET ();
  31   1        PORTS_2_enter_DefaultMode_from_RESET ();
  32   1        PBCFG_0_enter_DefaultMode_from_RESET ();
  33   1        CLOCK_0_enter_DefaultMode_from_RESET ();
  34   1        TIMER_SETUP_0_enter_DefaultMode_from_RESET ();
  35   1        INTERRUPT_0_enter_DefaultMode_from_RESET ();
  36   1        // Restore the SFRPAGE
  37   1        SFRPAGE = SFRPAGE_save;
  38   1        // [Config Calls]$
  39   1      
  40   1      }
  41          
  42          extern void
  43          PCA_0_enter_DefaultMode_from_RESET (void)
  44          {
  45   1        // $[PCA0MD - PCA Mode]
  46   1        /***********************************************************************
  47   1         - Disable Watchdog Timer
  48   1         - System clock divided by 12
  49   1         - PCA continues to function normally while the system controller is in
  50   1         Idle Mode
  51   1         - Disable the CF interrupt
C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:32:29 PAGE 2   

  52   1         - Disable Watchdog Timer
  53   1         - Watchdog Timer Enable unlocked
  54   1         ***********************************************************************/
  55   1        SFRPAGE = 0x00;
  56   1        PCA0MD &= ~PCA0MD_WDTE__BMASK;
  57   1        PCA0MD = PCA0MD_CPS__SYSCLK_DIV_12 | PCA0MD_CIDL__NORMAL
  58   1            | PCA0MD_ECF__OVF_INT_DISABLED | PCA0MD_WDTE__DISABLED
  59   1            | PCA0MD_WDLCK__UNLOCKED;
  60   1        // [PCA0MD - PCA Mode]$
  61   1      
  62   1        // $[PCA0H - PCA Counter/Timer High Byte]
  63   1        // [PCA0H - PCA Counter/Timer High Byte]$
  64   1      
  65   1        // $[PCA0L - PCA Counter/Timer Low Byte]
  66   1        // [PCA0L - PCA Counter/Timer Low Byte]$
  67   1      
  68   1        // $[PCA0CN0 - PCA Control 0]
  69   1        // [PCA0CN0 - PCA Control 0]$
  70   1      
  71   1      }
  72          
  73          extern void
  74          PCACH_4_enter_DefaultMode_from_RESET (void)
  75          {
  76   1        // $[PCA0CPM4 - PCA Channel 4 Capture/Compare Mode]
  77   1        /***********************************************************************
  78   1         - Disable negative edge capture
  79   1         - Disable CCF4 interrupts
  80   1         - Enable match function
  81   1         - 8-bit PWM selected
  82   1         - Disable positive edge capture
  83   1         - Disable comparator function
  84   1         - Disable PWM function
  85   1         - Disable toggle function
  86   1         ***********************************************************************/
  87   1        PCA0CPM4 = PCA0CPM4_CAPN__DISABLED | PCA0CPM4_ECCF__DISABLED
  88   1            | PCA0CPM4_MAT__ENABLED | PCA0CPM4_PWM16__8_BIT | PCA0CPM4_CAPP__DISABLED
  89   1            | PCA0CPM4_ECOM__DISABLED | PCA0CPM4_PWM__DISABLED
  90   1            | PCA0CPM4_TOG__DISABLED;
  91   1        // [PCA0CPM4 - PCA Channel 4 Capture/Compare Mode]$
  92   1      
  93   1        // $[PCA0CPL4 - PCA Channel 4 Capture Module Low Byte]
  94   1        // [PCA0CPL4 - PCA Channel 4 Capture Module Low Byte]$
  95   1      
  96   1        // $[PCA0CPH4 - PCA Channel 4 Capture Module High Byte]
  97   1        PCA0CPH4 = 0x00;
  98   1        // [PCA0CPH4 - PCA Channel 4 Capture Module High Byte]$
  99   1      
 100   1        // $[PCA0 Start/Run restore]
 101   1        // [PCA0 Start/Run restore]$
 102   1      
 103   1      }
 104          
 105          extern void
 106          PORTS_1_enter_DefaultMode_from_RESET (void)
 107          {
 108   1        // $[P1 - Port 1 Pin Latch]
 109   1        // [P1 - Port 1 Pin Latch]$
 110   1      
 111   1        // $[P1MDOUT - Port 1 Output Mode]
 112   1        // [P1MDOUT - Port 1 Output Mode]$
 113   1      
 114   1        // $[P1MDIN - Port 1 Input Mode]
C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:32:29 PAGE 3   

 115   1        /***********************************************************************
 116   1         - P1.0 pin is configured for digital mode
 117   1         - P1.1 pin is configured for digital mode
 118   1         - P1.2 pin is configured for digital mode
 119   1         - P1.3 pin is configured for digital mode
 120   1         - P1.4 pin is configured for digital mode
 121   1         - P1.5 pin is configured for analog mode
 122   1         - P1.6 pin is configured for digital mode
 123   1         - P1.7 pin is configured for digital mode
 124   1         ***********************************************************************/
 125   1        P1MDIN = P1MDIN_B0__DIGITAL | P1MDIN_B1__DIGITAL | P1MDIN_B2__DIGITAL
 126   1            | P1MDIN_B3__DIGITAL | P1MDIN_B4__DIGITAL | P1MDIN_B5__ANALOG
 127   1            | P1MDIN_B6__DIGITAL | P1MDIN_B7__DIGITAL;
 128   1        // [P1MDIN - Port 1 Input Mode]$
 129   1      
 130   1        // $[P1SKIP - Port 1 Skip]
 131   1        /***********************************************************************
 132   1         - P1.0 pin is not skipped by the crossbar
 133   1         - P1.1 pin is not skipped by the crossbar
 134   1         - P1.2 pin is not skipped by the crossbar
 135   1         - P1.3 pin is not skipped by the crossbar
 136   1         - P1.4 pin is not skipped by the crossbar
 137   1         - P1.5 pin is skipped by the crossbar
 138   1         - P1.6 pin is not skipped by the crossbar
 139   1         - P1.7 pin is not skipped by the crossbar
 140   1         ***********************************************************************/
 141   1        P1SKIP = P1SKIP_B0__NOT_SKIPPED | P1SKIP_B1__NOT_SKIPPED
 142   1            | P1SKIP_B2__NOT_SKIPPED | P1SKIP_B3__NOT_SKIPPED | P1SKIP_B4__NOT_SKIPPED
 143   1            | P1SKIP_B5__SKIPPED | P1SKIP_B6__NOT_SKIPPED | P1SKIP_B7__NOT_SKIPPED;
 144   1        // [P1SKIP - Port 1 Skip]$
 145   1      
 146   1      }
 147          
 148          extern void
 149          PORTS_2_enter_DefaultMode_from_RESET (void)
 150          {
 151   1        // $[P2 - Port 2 Pin Latch]
 152   1        // [P2 - Port 2 Pin Latch]$
 153   1      
 154   1        // $[P2MDOUT - Port 2 Output Mode]
 155   1        /***********************************************************************
 156   1         - P2.0 output is open-drain
 157   1         - P2.1 output is open-drain
 158   1         - P2.2 output is open-drain
 159   1         - P2.3 output is open-drain
 160   1         - P2.4 output is open-drain
 161   1         - P2.5 output is open-drain
 162   1         - P2.6 output is push-pull
 163   1         - P2.7 output is push-pull
 164   1         ***********************************************************************/
 165   1        P2MDOUT = P2MDOUT_B0__OPEN_DRAIN | P2MDOUT_B1__OPEN_DRAIN
 166   1            | P2MDOUT_B2__OPEN_DRAIN | P2MDOUT_B3__OPEN_DRAIN | P2MDOUT_B4__OPEN_DRAIN
 167   1            | P2MDOUT_B5__OPEN_DRAIN | P2MDOUT_B6__PUSH_PULL | P2MDOUT_B7__PUSH_PULL;
 168   1        // [P2MDOUT - Port 2 Output Mode]$
 169   1      
 170   1        // $[P2MDIN - Port 2 Input Mode]
 171   1        // [P2MDIN - Port 2 Input Mode]$
 172   1      
 173   1        // $[P2SKIP - Port 2 Skip]
 174   1        // [P2SKIP - Port 2 Skip]$
 175   1      
 176   1      }
 177          
C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:32:29 PAGE 4   

 178          extern void
 179          PBCFG_0_enter_DefaultMode_from_RESET (void)
 180          {
 181   1        // $[XBR1 - Port I/O Crossbar 1]
 182   1        /***********************************************************************
 183   1         - Weak Pullups enabled 
 184   1         - Crossbar enabled
 185   1         - All PCA I/O unavailable at Port pins
 186   1         - ECI unavailable at Port pin
 187   1         - T0 unavailable at Port pin
 188   1         - T1 unavailable at Port pin
 189   1         ***********************************************************************/
 190   1        XBR1 = XBR1_WEAKPUD__PULL_UPS_ENABLED | XBR1_XBARE__ENABLED
 191   1            | XBR1_PCA0ME__DISABLED | XBR1_ECIE__DISABLED | XBR1_T0E__DISABLED
 192   1            | XBR1_T1E__DISABLED;
 193   1        // [XBR1 - Port I/O Crossbar 1]$
 194   1      
 195   1        // $[XBR0 - Port I/O Crossbar 0]
 196   1        // [XBR0 - Port I/O Crossbar 0]$
 197   1      
 198   1        // $[XBR2 - Port I/O Crossbar 2]
 199   1        // [XBR2 - Port I/O Crossbar 2]$
 200   1      
 201   1      }
 202          
 203          extern void
 204          CLOCK_0_enter_DefaultMode_from_RESET (void)
 205          {
 206   1        // $[CLKSEL - Clock Select]
 207   1        /***********************************************************************
 208   1         - Clock 
 209   1         - USB clock 
 210   1         - Enabling the Crossbar SYSCLK signal outputs SYSCLK synchronized with
 211   1         the Port I/O
 212   1         ***********************************************************************/
 213   1        CLKSEL = CLKSEL_CLKSL__DIVIDED_HFOSC_DIV_4 | CLKSEL_USBCLK__HFOSC
 214   1            | CLKSEL_OUTCLK__SYSCLK_SYNC_IO;
 215   1        // [CLKSEL - Clock Select]$
 216   1      
 217   1      }
 218          
 219          extern void
 220          TIMER_SETUP_0_enter_DefaultMode_from_RESET (void)
 221          {
 222   1        // $[CKCON0 - Clock Control 0]
 223   1        /***********************************************************************
 224   1         - System clock divided by 12
 225   1         - Counter/Timer 0 uses the system clock
 226   1         - Timer 2 high byte uses the clock defined by T2XCLK in TMR2CN0
 227   1         - Timer 2 low byte uses the clock defined by T2XCLK in TMR2CN0
 228   1         - Timer 3 high byte uses the clock defined by T3XCLK in TMR3CN0
 229   1         - Timer 3 low byte uses the clock defined by T3XCLK in TMR3CN0
 230   1         - Timer 1 uses the clock defined by the prescale field, SCA
 231   1         ***********************************************************************/
 232   1        CKCON0 = CKCON0_SCA__SYSCLK_DIV_12 | CKCON0_T0M__SYSCLK
 233   1            | CKCON0_T2MH__EXTERNAL_CLOCK | CKCON0_T2ML__EXTERNAL_CLOCK
 234   1            | CKCON0_T3MH__EXTERNAL_CLOCK | CKCON0_T3ML__EXTERNAL_CLOCK
 235   1            | CKCON0_T1M__PRESCALE;
 236   1        // [CKCON0 - Clock Control 0]$
 237   1      
 238   1        // $[CKCON1 - Clock Control 1]
 239   1        // [CKCON1 - Clock Control 1]$
 240   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:32:29 PAGE 5   

 241   1        // $[TMOD - Timer 0/1 Mode]
 242   1        /***********************************************************************
 243   1         - Mode 2, 8-bit Counter/Timer with Auto-Reload
 244   1         - Mode 1, 16-bit Counter/Timer
 245   1         - Timer Mode
 246   1         - Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
 247   1         - Timer Mode
 248   1         - Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
 249   1         ***********************************************************************/
 250   1        TMOD = TMOD_T0M__MODE2 | TMOD_T1M__MODE1 | TMOD_CT0__TIMER
 251   1            | TMOD_GATE0__DISABLED | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
 252   1        // [TMOD - Timer 0/1 Mode]$
 253   1      
 254   1        // $[TCON - Timer 0/1 Control]
 255   1        // [TCON - Timer 0/1 Control]$
 256   1      
 257   1      }
 258          
 259          extern void
 260          INTERRUPT_0_enter_DefaultMode_from_RESET (void)
 261          {
 262   1        // $[EIE1 - Extended Interrupt Enable 1]
 263   1        /***********************************************************************
 264   1         - Enable interrupt requests generated by the ADINT flag
 265   1         - Enable interrupt requests generated by ADC0 Window Compare flag 
 266   1         - Enable interrupt requests generated by the comparator 0 CPRIF or CPFIF
 267   1         flags
 268   1         - Enable interrupt requests generated by the comparator 1 CPRIF or CPFIF
 269   1         flags
 270   1         - Disable all PCA0 interrupts
 271   1         - Enable interrupt requests generated by SMB0
 272   1         - Disable Timer 3 interrupts
 273   1         - Disable all USB0 interrupts
 274   1         ***********************************************************************/
 275   1        EIE1 = EIE1_EADC0__ENABLED | EIE1_EWADC0__ENABLED | EIE1_ECP0__ENABLED
 276   1            | EIE1_ECP1__ENABLED | EIE1_EPCA0__DISABLED | EIE1_ESMB0__ENABLED
 277   1            | EIE1_ET3__DISABLED | EIE1_EUSB0__DISABLED;
 278   1        // [EIE1 - Extended Interrupt Enable 1]$
 279   1      
 280   1        // $[EIP1 - Extended Interrupt Priority 1]
 281   1        // [EIP1 - Extended Interrupt Priority 1]$
 282   1      
 283   1        // $[IE - Interrupt Enable]
 284   1        /***********************************************************************
 285   1         - Enable each interrupt according to its individual mask setting
 286   1         - Disable external interrupt 0
 287   1         - Disable external interrupt 1
 288   1         - Disable all SPI0 interrupts
 289   1         - Enable interrupt requests generated by the TF0 flag
 290   1         - Enable interrupt requests generated by the TF1 flag
 291   1         - Disable Timer 2 interrupt
 292   1         - Disable UART0 interrupt
 293   1         ***********************************************************************/
 294   1        IE = IE_EA__ENABLED | IE_EX0__DISABLED | IE_EX1__DISABLED | IE_ESPI0__DISABLED
 295   1            | IE_ET0__ENABLED | IE_ET1__ENABLED | IE_ET2__DISABLED | IE_ES0__DISABLED;
 296   1        // [IE - Interrupt Enable]$
 297   1      
 298   1        // $[IP - Interrupt Priority]
 299   1        // [IP - Interrupt Priority]$
 300   1      
 301   1        // $[EIE2 - Extended Interrupt Enable 2]
 302   1        // [EIE2 - Extended Interrupt Enable 2]$
 303   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        12/05/2025 11:32:29 PAGE 6   

 304   1        // $[EIP2 - Extended Interrupt Priority 2]
 305   1        // [EIP2 - Extended Interrupt Priority 2]$
 306   1      
 307   1      }
 308          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =     80    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       1
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
