// Ported from exllamav3 exllamav3_ext/gdn.cu: the decode-side GDN / KDA kernels. Kernel
// bodies are unchanged; launchers take raw pointers + explicit dimensions + an explicit
// stream. The CUDA-graph variants (_gr / record_param) and the mamba2_* paths were dropped.
#include "gdn.cuh"
#include "helios_shim.cuh"
#include <cmath>
#include <vector>

namespace helios { namespace aux {

using bfloat16 = __nv_bfloat16;

#define SUBK 4

#define FUSED_OP_2_THREADS 512
#define FUSED_OP_3_THREADS 256

// _sigmoid_fast_exp comes from helios_shim.cuh (single shared definition).

__device__ __forceinline__ bfloat16 trunc_bf16(float x)
{
    return __float2bfloat16_rn(x);
}

__device__ __forceinline__ float untrunc_bf16(bfloat16 x)
{
    return __bfloat162float(x);
}

__device__ __forceinline__ float as_float(bfloat16 x)
{
    return __bfloat162float(x);
}

__device__ __forceinline__ float as_float(float x)
{
    return x;
}

__device__ __forceinline__ float softplus(float x)  // beta=1.0, linear threshold=20.0
{
    if (x > 20.0f) return x;
    return log1pf(__expf(x));
}

template<int MAX_HEAD_DIM>
__global__ __launch_bounds__(MAX_HEAD_DIM)
void gated_delta_net_fused_op_kernel
(
    const float* __restrict__ in_qkvz,          // [B,S,Nk, Fseg], float32
    const float* __restrict__ in_ba,            // [B,S,Nk, 2*Ng], float32
    const bfloat16* __restrict__ dt_bias,       // [Nv], bfloat16
    const bfloat16* __restrict__ a_log,         // [Nv], bfloat16
    bfloat16* __restrict__ out_qkv,             // [B, 2*Nk*Hk + Nv*Hv, S], bfloat16
    bfloat16* __restrict__ out_z,               // [B, S, Nv, Hv], bfloat16
    bfloat16* __restrict__ out_beta,            // [B, S, Nv], bfloat16
    float* __restrict__ out_g,                  // [B, S, Nv], float32
    const size_t B,
    const size_t S,
    const size_t Nk,
    const size_t Ng,
    const size_t Hk,
    const size_t Hv,
    const float beta_scale
)
{
    const size_t Nv   = Nk * Ng;
    const size_t Fseg = 2 * Hk + 2 * Ng * Hv;   // per-khead segment in mixed_qkvz
    const size_t Fba  = 2 * Ng;                 // per-khead segment in mixed_ba
    const size_t Nlin = B * S * Nk;
    const size_t Fout = 2 * Nk * Hk + Nv * Hv;  // feature dim in mixed_qkv

    int t = threadIdx.x;

    for (size_t linear = blockIdx.x; linear < Nlin; linear += (size_t) gridDim.x)
    {
        size_t kh = linear % Nk;
        size_t s = (linear / Nk) % S;
        size_t b = (linear / Nk) / S;

        // Base offsets into inputs for this (b,s,kh)
        const size_t base_qkvz = (((b * S) + s) * Nk + kh) * Fseg;
        const size_t base_ba   = (((b * S) + s) * Nk + kh) * Fba;

        // q block: length Hk, source offset 0..Hk-1
        // feature range in out_qkv: [kh*Hk, kh*Hk + Hk)
        const size_t q_feat0 = kh * Hk;
        if (t < Hk)
        {
            const float vq = in_qkvz[base_qkvz + t];
            const size_t f = q_feat0 + t;               // feature index in [0 .. Nk*Hk)
            const size_t out_off = ((b * Fout) + f) * S + s;
            out_qkv[out_off] = trunc_bf16(vq);
        }

        // k block: length Hk, source offset [Hk .. 2*Hk)
        // feature range in out_qkv: [Nk*Hk + kh*Hk, Nk*Hk + kh*Hk + Hk)
        const size_t k_in0 = Hk;
        const size_t k_feat0 = Nk*Hk + kh*Hk;
        if (t < Hk)
        {
            const float vk = in_qkvz[base_qkvz + k_in0 + t];
            const size_t f = k_feat0 + t;
            const size_t out_off = ((b * Fout) + f) * S + s;
            out_qkv[out_off] = trunc_bf16(vk);
        }

        // v and z blocks: each length Ng*Hv
        // v source offset: [2*Hk .. 2*Hk + Ng*Hv)
        // z source offset: [2*Hk + Ng*Hv .. 2*Hk + 2*Ng*Hv)
        const size_t v_in0 = 2*Hk;
        const size_t z_in0 = 2*Hk + Ng*Hv;
        const size_t v_feat_base = 2*Nk*Hk; // start of v block in feature dim

        if (t < Hv)
        {
            for (size_t g = 0; g < Ng; ++g)
            {
                const size_t vhead = kh * Ng + g; // global v-head index in [0..Nv)

                // v -> out_qkv (feature block)
                const float vv = in_qkvz[base_qkvz + v_in0 + g*Hv + t];
                const size_t f = v_feat_base + vhead*Hv + t;
                const size_t out_v_off = ((b * (size_t)Fout) + f) * S + s;
                out_qkv[out_v_off] = trunc_bf16(vv);

                // z -> out_z
                const float vz = in_qkvz[base_qkvz + z_in0 + g*Hv + t];
                const size_t out_z_off = ((((b * S) + s) * Nv) + vhead) * Hv + t;
                out_z[out_z_off] = trunc_bf16(vz);
            }
        }

        // b and a from mixed_ba (each Ng long) -> [B,S,Nv]
        if (t < Ng)
        {
            const size_t vhead = kh * Ng + t;
            const size_t out_va_off = ((b * S) + s) * Nv + vhead;

            // beta = sigmoid(b).bfloat16()
            float b = in_ba[base_ba + t];
            out_beta[out_va_off] = trunc_bf16(_sigmoid_fast_exp(b) * beta_scale);

            // g = -self.a_log.float().exp() * F.softplus(a + self.dt_bias.float())
            float g = in_ba[base_ba + Ng + t];
            float bi = untrunc_bf16(dt_bias[out_va_off % Nv]);
            float al = untrunc_bf16(a_log[out_va_off % Nv]);
            out_g[out_va_off] = -softplus(g + bi) * __expf(al);
        }
    }
}

/*
Single kernel for splitting projected qkvz + ba GDN inputs and producing gate + beta tensors
Also downcasts from float32 to bfloat16
*/

// Fused decode prologue for the gated delta net: splits the packed in_proj outputs into the
// transposed bf16 qkv, the z gate, beta = sigmoid(b) * beta_scale and the per-head log decay
// g = -exp(a_log) * softplus(a + dt_bias).
// Layouts: mixed_qkvz [B,S,Nk*(2*Hk + 2*Ng*Hv)] fp32, mixed_ba [B,S,Nk*2*Ng] fp32,
// dt_bias/a_log [Nv] bf16, mixed_qkv out [B, 2*Nk*Hk + Nv*Hv, S] bf16, z out [B,S,Nv,Hv] bf16,
// beta/g out [B,S,Nv] (bf16 / fp32). Ng = Nv / Nk.
void gated_delta_net_fused_op
(
    const float* mixed_qkvz,
    const float* mixed_ba,
    const bfloat16* dt_bias,
    const bfloat16* a_log,
    bfloat16* mixed_qkv,
    bfloat16* z,
    bfloat16* beta,
    float* g,
    int B, int S,
    size_t num_k_heads,
    size_t num_v_heads,
    size_t k_head_dim,
    size_t v_head_dim,
    const float beta_scale,
    Stream stream
)
{
    const int Nk = (int) num_k_heads;
    const int Hk = (int) k_head_dim;
    const int Hv = (int) v_head_dim;
    const int Nv = (int) num_v_heads;

    HELIOS_AUX_CHECK(Nk > 0 && Nv > 0 && Hk > 0 && Hv > 0, "invalid sizes");
    HELIOS_AUX_CHECK(Nv % Nk == 0, "num_v_heads must be divisible by num_k_heads");
    const int Ng = Nv / Nk;

    const int blocks = B * S * Nk;
    const int threads = MAX(Hk, Hv);

    #define KERNEL_ARGS                         \
        mixed_qkvz,                             \
        mixed_ba,                               \
        dt_bias,                                \
        a_log,                                  \
        mixed_qkv,                              \
        z,                                      \
        beta,                                   \
        g,                                      \
        B, S, Nk, Ng, Hk, Hv,                   \
        beta_scale

    if (threads <= 128)
        gated_delta_net_fused_op_kernel<128><<<blocks, threads, 0, stream>>>(KERNEL_ARGS);
    else if (threads <= 256)
        gated_delta_net_fused_op_kernel<256><<<blocks, threads, 0, stream>>>(KERNEL_ARGS);
    else HELIOS_AUX_CHECK(false, "Max head dim exceeded");

    #undef KERNEL_ARGS

    HELIOS_CUDA_CHECK(cudaPeekAtLastError());
}

template <typename a_log_T>
__global__ void gated_delta_net_fused_op_2_kernel
(
    const float* __restrict__ in_b,             // [B,S,H]
    const float* __restrict__ in_a,             // [B,S,H]
    const bfloat16* __restrict__ in_dt_bias,    // [H]
    const a_log_T* __restrict__ in_a_log,       // [H]
    bfloat16* __restrict__ out_beta,            // [B,S,H]
    float* __restrict__ out_g,                  // [B,S,H]
    int B,
    int S,
    int H,
    int rows_per_block,
    const float beta_scale
)
{
    int t = threadIdx.x % H;
    int row = blockIdx.x * rows_per_block + threadIdx.x / H;
    if (row >= B * S) return;

    in_b += row * H + t;
    in_a += row * H + t;
    in_dt_bias += t;
    in_a_log += t;
    out_beta += row * H + t;
    out_g += row * H + t;

    float beta = _sigmoid_fast_exp(*in_b) * beta_scale;
    float dt_bias = as_float(*in_dt_bias);
    float g = -softplus(*in_a + dt_bias) * __expf(as_float(*in_a_log));

    *out_beta = trunc_bf16(beta);
    *out_g = g;
}

/*
For Qwen3.5, producing gate + beta tensors, downcast to bfloat16
Transpose and qkv/z cast handled by Torch
*/

void gated_delta_net_fused_op_2
(
    const float* b,             // [B,S,H] float
    const float* a,             // [B,S,H] float
    const bfloat16* dt_bias,    // [H] bfloat16
    const void* a_log,          // [H] float (a_log_fp32) or bfloat16
    bool a_log_fp32,
    bfloat16* beta,             // out [B,S,H] bfloat16
    float* g,                   // out [B,S,H] float
    int B, int S, int H,
    const float beta_scale,
    Stream stream
)
{
    HELIOS_AUX_CHECK(H <= FUSED_OP_2_THREADS, "gated_delta_net_fused_op_2: too many heads");

    int rows_per_block = FUSED_OP_2_THREADS / H;
    int threads = rows_per_block * H;
    int blocks = CEIL_DIVIDE(B * S, rows_per_block);

    #define ARGS(a_log_T)                       \
        b,                                      \
        a,                                      \
        dt_bias,                                \
        (const a_log_T*) a_log,                 \
        beta,                                   \
        g,                                      \
        B,                                      \
        S,                                      \
        H,                                      \
        rows_per_block,                         \
        beta_scale

    if (a_log_fp32)
        gated_delta_net_fused_op_2_kernel<float><<<blocks, threads, 0, stream>>>(ARGS(float));
    else
        gated_delta_net_fused_op_2_kernel<bfloat16><<<blocks, threads, 0, stream>>>(ARGS(bfloat16));
    #undef ARGS

    HELIOS_CUDA_CHECK(cudaPeekAtLastError());
}




// MAMBA2 mode computes the Mamba2 (SSD) recurrence, which is the gated delta rule minus the
// delta-correction readback: no q/k L2 norm, v used raw (beta = dt scales it in the update),
// output y = q.S + D*v with no 1/sqrt(dk) scale. Input layout is the conv channel order
// [x (v_dim), B (k_dim), C (k_dim)] with x->v, B->k, C->q
template <int MAX_HEAD_DIM, bool save_history, int V_SPLIT, bool MAMBA2 = false>
__global__ __launch_bounds__(MAX_HEAD_DIM * SUBK)
void cuda_recurrent_gated_delta_rule_kernel
(
                                                // k_dim = num_k_heads * k_head_dim
                                                // v_dim = num_v_heads * v_head_dim
    const bfloat16* __restrict__ mixed_qkv,     // [bsz, seqlen, (k_dim + k_dim + v_dim)]
    const float* __restrict__ g,                // [bsz, seqlen, (group * num_k_heads)]
    const bfloat16* __restrict__ beta,          // [bsz, seqlen, (group * num_k_heads)]
    float* __restrict__ recurrent_state,        // [num_slots, max_history + 1, (group * num_k_heads), k_head_dim, v_head_dim]
    bfloat16* __restrict__ core_attn_out,       // [bsz, seqlen, num_v_heads, v_head_dim]
    const int bsz,
    const int seqlen,
    const int num_k_heads,
    const int num_v_heads,
    const int k_head_dim,
    const int v_head_dim,
    const float scale,
    const int* __restrict__ slots,              // [bsz]
    const int history_stride,                   // max_history + 1
    const float* __restrict__ D                 // [num_v_heads], MAMBA2 only, else nullptr
)
{
    int group = num_v_heads / num_k_heads;
    const size_t state_size = group * num_k_heads * k_head_dim * v_head_dim;
    const size_t slot_size = (size_t) history_stride * state_size;

    // Advance to batch item
    int bi = blockIdx.x;
    mixed_qkv +=        bi * seqlen * (2 * k_head_dim * num_k_heads + v_head_dim * num_v_heads);
    g +=                bi * seqlen * (group * num_k_heads);
    beta +=             bi * seqlen * (group * num_k_heads);
    int state_slot = slots ? slots[bi] : bi;
    float* slot_state = recurrent_state + (size_t) state_slot * slot_size;
    float* final_state = slot_state;
    core_attn_out +=    bi * seqlen * num_v_heads * v_head_dim;

    // Indexing
    int t = threadIdx.x;
    int bt = threadIdx.y;
    int bts = k_head_dim / SUBK;
    int lane = t % 32;
    int warp = t / 32;
    int head = blockIdx.y;
    int k_head = head / group;
    int v_chunk = blockIdx.z;
    int v_chunk_dim = v_head_dim / V_SPLIT;
    int v_start = v_chunk * v_chunk_dim;

    // Shared buffers
    __shared__ float sh_red[2][MAX_HEAD_DIM / 32];
    __shared__ float sh_k[MAX_HEAD_DIM];
    __shared__ float sh_q[MAX_HEAD_DIM];
    // sh_dot1/sh_dot2 are [SUBK][MAX_HEAD_DIM], not [MAX_HEAD_DIM]. They were reduced with
    // atomicAdd across threadIdx.y, whose arrival order varies per launch, so the reduced value -
    // and therefore the RECURRENT STATE written below - differed run to run on identical input.
    // Each y now writes a private slot and y == 0 sums them in fixed index order. See RESULTS.md:
    // the exllamav3 reference is byte-reproducible on this prompt and helios was not.
    __shared__ float sh_dot1[SUBK][MAX_HEAD_DIM];
    __shared__ float sh_dot2[SUBK][MAX_HEAD_DIM];
    __shared__ float sh_dot1r[MAX_HEAD_DIM];
    __shared__ float sh_dot2r[MAX_HEAD_DIM];
    // Iterate over sequence dim
    for (int s = 0; s < seqlen; ++s)
    {
        // Advance to q/k head
        const bfloat16* gl_q;
        const bfloat16* gl_k;
        const bfloat16* gl_v;
        if constexpr (MAMBA2)
        {
            gl_v = mixed_qkv + head * v_head_dim + v_start;
            gl_k = mixed_qkv + num_v_heads * v_head_dim + k_head * k_head_dim;
            gl_q = mixed_qkv + num_v_heads * v_head_dim + num_k_heads * k_head_dim + k_head * k_head_dim;
        }
        else
        {
            gl_q = mixed_qkv + k_head * k_head_dim;
            gl_k = mixed_qkv + (num_k_heads + k_head) * k_head_dim;
            gl_v = mixed_qkv + (2 * num_k_heads * k_head_dim) + head * v_head_dim + v_start;
        }
        bfloat16* out = core_attn_out + head * v_head_dim + v_start;

        float* gl_rs_r;
        float* gl_rs_w;
        if constexpr (save_history)
        {
            bool first = (s == 0);
            bool last = (s == seqlen - 1);
            float* history_r = first ? nullptr : slot_state + (size_t) s * state_size;
            float* history_w = last  ? final_state : slot_state + (size_t) (s + 1) * state_size;
            gl_rs_r = first ? final_state + head * (k_head_dim * v_head_dim)
                            : history_r   + head * (k_head_dim * v_head_dim);
            gl_rs_w = history_w           + head * (k_head_dim * v_head_dim);
        }
        else
        {
            gl_rs_r = final_state + head * (k_head_dim * v_head_dim);
            gl_rs_w = gl_rs_r;
        }

        // Read q/k heads and apply L2 norm
        float q, k;
        if (t < k_head_dim && bt == 0)
        {
            q = __bfloat162float(gl_q[t]);
            k = __bfloat162float(gl_k[t]);

            if constexpr (MAMBA2)
            {
                sh_k[t] = k;
                sh_q[t] = q;
            }
            else
            {
                float sumq = q * q;
                float sumk = k * k;
                #pragma unroll
                for(int offset = 16; offset > 0; offset /= 2)
                {
                    sumq += __shfl_xor_sync(0xffffffff, sumq, offset);
                    sumk += __shfl_xor_sync(0xffffffff, sumk, offset);
                }
                if (lane == 0)
                {
                    sh_red[0][warp] = sumq;
                    sh_red[1][warp] = sumk;
                }
            }
        }

        if constexpr (!MAMBA2)
        {
            __syncthreads();

            if (t < k_head_dim && bt == 0)
            {
                float sumq = lane < k_head_dim / 32 ? sh_red[0][lane] : 0.0f;
                float sumk = lane < k_head_dim / 32 ? sh_red[1][lane] : 0.0f;
                #pragma unroll
                for(int offset = 16; offset > 0; offset /= 2)
                {
                    sumq += __shfl_xor_sync(0xffffffff, sumq, offset);
                    sumk += __shfl_xor_sync(0xffffffff, sumk, offset);
                }

                q = q * rsqrtf(sumq + 1e-6f);
                k = k * rsqrtf(sumk + 1e-6f);

                // Write q, k to shmem
                sh_k[t] = k;
                sh_q[t] = q;
            }
        }

        if constexpr (!MAMBA2)
        {
            if (t < v_chunk_dim)
            {
                // Dot products with last state. Each threadIdx.y writes a private slot; the
                // reduction below is a fixed-order loop, not an atomicAdd whose arrival order
                // varies per launch. This value feeds the recurrent-state update, so a varying
                // order here made the whole decode path irreproducible.
                float sum = 0.0f;
                float* sh_k_rd = sh_k + bt * bts;
                float* rs_rd = gl_rs_r + v_start + t + bt * bts * v_head_dim;

                for (int i = 0; i < k_head_dim / 8 / SUBK; ++i)
                {
                    #pragma unroll
                    for (int j = 0; j < 8; ++j, rs_rd += v_head_dim, sh_k_rd++)
                        sum = sum + *sh_k_rd * *rs_rd;
                }
                sh_dot1[bt][t] = sum;
            }
            __syncthreads();
            if (t < v_chunk_dim && bt == 0)
            {
                float acc = 0.0f;
                for (int b = 0; b < SUBK; ++b) acc += sh_dot1[b][t];
                sh_dot1r[t] = acc;
            }
            __syncthreads();
        }

        if (t < v_chunk_dim)
        {
            if (t < v_chunk_dim && bt == 0) sh_dot2r[t] = 0.0f;
        }
        __syncthreads();

        if (t < v_chunk_dim)
        {
            float g_h = __expf(g[head]);
            float beta_h = __bfloat162float(beta[head]);

            // Read v head; delta rule subtracts the decayed state readback, Mamba2 injects raw v
            float v = __bfloat162float(gl_v[t]);
            if constexpr (!MAMBA2)
                v -= sh_dot1r[t] * g_h;

            // Update step
            float v_out = 0.0f;
            float* sh_k_rd = sh_k + bt * bts;
            float* sh_q_rd = sh_q + bt * bts;
            float* rs_r = gl_rs_r + v_start + t + bt * bts * v_head_dim;
            float* rs_w = gl_rs_w + v_start + t + bt * bts * v_head_dim;

            for (int i = 0; i < k_head_dim / 8 / SUBK; ++i)
            {
                #pragma unroll
                for (int j = 0; j < 8; ++j, rs_r += v_head_dim, rs_w += v_head_dim, sh_k_rd++, sh_q_rd++)
                {
                    // State update step, k x v
                    float state = *rs_r;
                    state = state * g_h + *sh_k_rd * v * beta_h;
                    *rs_w = state;

                    // Accumulate attn output
                    v_out = v_out + *sh_q_rd * state;
                }
            }
            sh_dot2[bt][t] = v_out;
        }
        __syncthreads();

        if (t < v_chunk_dim && bt == 0)
        {
            // Fixed-order reduction over threadIdx.y, replacing the atomicAdd this used to use.
            float v_out = 0.0f;
            for (int b = 0; b < SUBK; ++b) v_out += sh_dot2[b][t];

            // Store attn output
            if constexpr (MAMBA2)
                out[t] = __float2bfloat16_rz(v_out + D[head] * __bfloat162float(gl_v[t]));
            else
                out[t] = __float2bfloat16_rz(v_out * scale);
        }

        // Next seq index
        mixed_qkv +=        2 * k_head_dim * num_k_heads + v_head_dim * num_v_heads;
        g +=                num_v_heads;
        beta +=             num_v_heads;
        core_attn_out +=    num_v_heads * v_head_dim;
    }
}

template <bool save_history, int V_SPLIT, bool CHANNELWISE = false>
__global__ __launch_bounds__(128 * SUBK)
void cuda_recurrent_gated_delta_rule_kernel_128
(
                                                // k_head_dim = v_head_dim = 128
    const bfloat16* __restrict__ mixed_qkv,     // [bsz, seqlen, (k_dim + k_dim + v_dim)]
    const float* __restrict__ g,                // [bsz, seqlen, (group * num_k_heads)], or
                                                // [bsz, seqlen, heads, 128] log-decay per
                                                // k-channel when CHANNELWISE (KDA)
    const bfloat16* __restrict__ beta,          // [bsz, seqlen, (group * num_k_heads)]
    float* __restrict__ recurrent_state,        // [num_slots, max_history + 1, (group * num_k_heads), 128, 128]
    bfloat16* __restrict__ core_attn_out,       // [bsz, seqlen, num_v_heads, 128]
    const int bsz,
    const int seqlen,
    const int num_k_heads,
    const int num_v_heads,
    const int k_head_dim,
    const int v_head_dim,
    const float scale,
    const int* __restrict__ slots,              // [bsz]
    const int history_stride,                   // max_history + 1
    const float* __restrict__ D                 // unused, matches the generic kernel signature
)
{
    constexpr int HEAD_DIM = 128;
    constexpr int V_CHUNK_DIM = HEAD_DIM / V_SPLIT;
    constexpr int BTS = HEAD_DIM / SUBK;

    int group = num_v_heads / num_k_heads;
    constexpr size_t HEAD_STATE_SIZE = HEAD_DIM * HEAD_DIM;
    const size_t state_size = group * num_k_heads * HEAD_STATE_SIZE;
    const size_t slot_size = (size_t) history_stride * state_size;

    int bi = blockIdx.x;
    mixed_qkv +=        bi * seqlen * (3 * HEAD_DIM * num_k_heads + HEAD_DIM * (num_v_heads - num_k_heads));
    g +=                (size_t) bi * seqlen * (group * num_k_heads) * (CHANNELWISE ? HEAD_DIM : 1);
    beta +=             bi * seqlen * (group * num_k_heads);
    int state_slot = slots ? slots[bi] : bi;
    float* slot_state = recurrent_state + (size_t) state_slot * slot_size;
    float* final_state = slot_state;
    core_attn_out +=    bi * seqlen * num_v_heads * HEAD_DIM;

    int t = threadIdx.x;
    int bt = threadIdx.y;
    int lane = t % 32;
    int warp = t / 32;
    int head = blockIdx.y;
    int k_head = head / group;
    int v_chunk = blockIdx.z;
    int v_start = v_chunk * V_CHUNK_DIM;

    __shared__ float sh_red[2][HEAD_DIM / 32];
    __shared__ float sh_k[HEAD_DIM];
    __shared__ float sh_q[HEAD_DIM];
    // [SUBK][...] with a fixed-order reduction over threadIdx.y, matching the non-128 variant.
    // This kernel is the one that actually runs for 128-dim heads - the dispatcher selects it by
    // HEAD_DIM, NOT by the `channelwise` flag, so `channelwise=false` does not avoid it. An earlier
    // audit note here claimed the remaining atomics were unreachable on that basis; that was wrong,
    // and these two atomicAdds were the defect all along. sh_dot1 feeds the recurrent-state update,
    // so an unspecified summation order wrote a different state every run.
    __shared__ float sh_dot1[SUBK][HEAD_DIM];
    __shared__ float sh_dot2[SUBK][HEAD_DIM];
    __shared__ float sh_dot1r[HEAD_DIM];
    __shared__ float sh_dot2r[HEAD_DIM];
    __shared__ float sh_g[CHANNELWISE ? HEAD_DIM : 1];

    for (int s = 0; s < seqlen; ++s)
    {
        const bfloat16* gl_q = mixed_qkv + k_head * HEAD_DIM;
        const bfloat16* gl_k = mixed_qkv + (num_k_heads + k_head) * HEAD_DIM;
        const bfloat16* gl_v = mixed_qkv + (2 * num_k_heads * HEAD_DIM) + head * HEAD_DIM + v_start;
        bfloat16* out = core_attn_out + head * HEAD_DIM + v_start;

        float* gl_rs_r;
        float* gl_rs_w;
        if constexpr (save_history)
        {
            bool first = (s == 0);
            bool last = (s == seqlen - 1);
            float* history_r = first ? nullptr : slot_state + (size_t) s * state_size;
            float* history_w = last  ? final_state : slot_state + (size_t) (s + 1) * state_size;
            gl_rs_r = first ? final_state + head * HEAD_STATE_SIZE
                            : history_r   + head * HEAD_STATE_SIZE;
            gl_rs_w = history_w           + head * HEAD_STATE_SIZE;
        }
        else
        {
            gl_rs_r = final_state + head * HEAD_STATE_SIZE;
            gl_rs_w = gl_rs_r;
        }

        float q = __bfloat162float(gl_q[t]);
        float k = __bfloat162float(gl_k[t]);

        float sumq = q * q;
        float sumk = k * k;
        #pragma unroll
        for(int offset = 16; offset > 0; offset /= 2)
        {
            sumq += __shfl_xor_sync(0xffffffff, sumq, offset);
            sumk += __shfl_xor_sync(0xffffffff, sumk, offset);
        }
        if (lane == 0)
        {
            sh_red[0][warp] = sumq;
            sh_red[1][warp] = sumk;
        }
        __syncthreads();

        sumq = lane < HEAD_DIM / 32 ? sh_red[0][lane] : 0.0f;
        sumk = lane < HEAD_DIM / 32 ? sh_red[1][lane] : 0.0f;
        #pragma unroll
        for(int offset = 16; offset > 0; offset /= 2)
        {
            sumq += __shfl_xor_sync(0xffffffff, sumq, offset);
            sumk += __shfl_xor_sync(0xffffffff, sumk, offset);
        }

        q = q * rsqrtf(sumq + 1e-6f);
        k = k * rsqrtf(sumk + 1e-6f);
        sh_k[t] = k;
        sh_q[t] = q;
        if constexpr (CHANNELWISE)
            sh_g[t] = __expf(g[head * HEAD_DIM + t]);

        // No zeroing needed: every (bt, t) slot is written before it is read, and sh_dot1r /
        // sh_dot2r are produced by the bt == 0 reduction below under a barrier.
        __syncthreads();

        if (t < V_CHUNK_DIM)
        {
            float sum = 0.0f;
            float* sh_k_rd = sh_k + bt * BTS;
            float* sh_g_rd = sh_g + bt * BTS;
            float* rs_rd = gl_rs_r + v_start + t + bt * BTS * HEAD_DIM;

            #pragma unroll
            for (int i = 0; i < HEAD_DIM / 8 / SUBK; ++i)
            {
                #pragma unroll
                for (int j = 0; j < 8; ++j, rs_rd += HEAD_DIM, sh_k_rd++, sh_g_rd++)
                {
                    if constexpr (CHANNELWISE)
                        // Decay folded per k-channel: kv_mem reads the decayed state
                        sum = sum + *sh_k_rd * *sh_g_rd * *rs_rd;
                    else
                        sum = sum + *sh_k_rd * *rs_rd;
                }
            }
            sh_dot1[bt][t] = sum;
        }
        __syncthreads();
        if (t < V_CHUNK_DIM && bt == 0)
        {
            float acc = 0.0f;
            for (int b = 0; b < SUBK; ++b) acc += sh_dot1[b][t];
            sh_dot1r[t] = acc;
        }
        __syncthreads();

        if (t < V_CHUNK_DIM)
        {
            float g_h = CHANNELWISE ? 1.0f : __expf(g[head]);
            float beta_h = __bfloat162float(beta[head]);
            // CHANNELWISE: sh_dot1 already read the decayed state, no head-wide factor
            float v = __bfloat162float(gl_v[t]) - sh_dot1r[t] * g_h;
            float v_out = 0.0f;
            float* sh_k_rd = sh_k + bt * BTS;
            float* sh_g_rd = sh_g + bt * BTS;
            float* sh_q_rd = sh_q + bt * BTS;
            float* rs_r = gl_rs_r + v_start + t + bt * BTS * HEAD_DIM;
            float* rs_w = gl_rs_w + v_start + t + bt * BTS * HEAD_DIM;

            #pragma unroll
            for (int i = 0; i < HEAD_DIM / 8 / SUBK; ++i)
            {
                #pragma unroll
                for (int j = 0; j < 8; ++j, rs_r += HEAD_DIM, rs_w += HEAD_DIM, sh_k_rd++, sh_g_rd++, sh_q_rd++)
                {
                    float state = *rs_r;
                    state = state * (CHANNELWISE ? *sh_g_rd : g_h) + *sh_k_rd * v * beta_h;
                    *rs_w = state;
                    v_out = v_out + *sh_q_rd * state;
                }
            }
            sh_dot2[bt][t] = v_out;
        }
        __syncthreads();

        if (t < V_CHUNK_DIM && bt == 0)
        {
            float v_out = 0.0f;
            for (int b = 0; b < SUBK; ++b) v_out += sh_dot2[b][t];
            out[t] = __float2bfloat16_rz(v_out * scale);
        }

        mixed_qkv +=        2 * HEAD_DIM * num_k_heads + HEAD_DIM * num_v_heads;
        g +=                num_v_heads * (CHANNELWISE ? HEAD_DIM : 1);
        beta +=             num_v_heads;
        core_attn_out +=    num_v_heads * HEAD_DIM;
    }
}

// Gated delta rule recurrence (and KDA channelwise decay), decode steps.
// mixed_qkv is [bsz, seqlen, 2*num_k_heads*k_head_dim + num_v_heads*v_head_dim] bf16 laid out
// as [q (Nk*Hk), k (Nk*Hk), v (Nv*Hv)]; g is [bsz, seqlen, num_v_heads] fp32, or per-k-channel
// [bsz, seqlen, num_v_heads, k_head_dim] when channelwise; beta [bsz, seqlen, num_v_heads] bf16;
// recurrent_state fp32 [num_slots, history_stride, num_v_heads, k_head_dim, v_head_dim];
// core_attn_out bf16 [bsz, seqlen, num_v_heads, v_head_dim].
// slots (nullable, [bsz] int) selects the state slot per batch item; history_stride is
// recurrent_state.size(1) (max_history + 1). With history the kernel writes each step's state
// to slot s+1 (last step to the final slot), enabling rewind.
void cuda_recurrent_gated_delta_rule
(
    const bfloat16* mixed_qkv,
    const float* g,
    const bfloat16* beta,
    float* recurrent_state,
    bfloat16* core_attn_out,
    int bsz,
    int seqlen,
    int num_k_heads,
    int num_v_heads,
    int k_head_dim,
    int v_head_dim,
    int history_stride,
    const int* slots,
    bool channelwise,
    bool history,
    Stream stream
)
{
    HELIOS_AUX_CHECK(num_v_heads % num_k_heads == 0, "num_v_heads must be divisible by num_k_heads");
    HELIOS_AUX_CHECK(k_head_dim >= 32 && k_head_dim % (8 * SUBK) == 0, "k_head_dim must be a multiple of 32");
    HELIOS_AUX_CHECK(MAX(k_head_dim, v_head_dim) <= 256, "Max head dim exceeded");
    if (channelwise)
        HELIOS_AUX_CHECK(k_head_dim == 128 && v_head_dim == 128,
                         "channelwise decay (KDA) requires 128x128 head dims");

    int v_split = (bsz == 1 && k_head_dim <= 128 && v_head_dim == 128 && num_v_heads <= 64) ? 4 : 1;
    HELIOS_AUX_CHECK(v_head_dim % v_split == 0, "v_head_dim must be divisible by v_split");

    dim3 blocks(bsz, num_v_heads, v_split);  // group * num_k_heads
    dim3 threads(MAX(k_head_dim, v_head_dim / v_split), SUBK);

    float scale = 1.0f / sqrtf(k_head_dim);

    #define KERNEL_ARGS                         \
        mixed_qkv,                              \
        g,                                      \
        beta,                                   \
        recurrent_state,                        \
        core_attn_out,                          \
        bsz,                                    \
        seqlen,                                 \
        num_k_heads,                            \
        num_v_heads,                            \
        k_head_dim,                             \
        v_head_dim,                             \
        scale,                                  \
        slots,                                  \
        history_stride,                         \
        nullptr

    #define LAUNCH_RULE(...)                                                                    \
    {                                                                                           \
        __VA_ARGS__<<<blocks, threads, 0, stream>>>(KERNEL_ARGS);                               \
    }

    if (channelwise)
    {
        if (!history)
        {
            if (v_split == 4) LAUNCH_RULE(cuda_recurrent_gated_delta_rule_kernel_128<false, 4, true>)
            else              LAUNCH_RULE(cuda_recurrent_gated_delta_rule_kernel_128<false, 1, true>)
        }
        else
        {
            if (v_split == 4) LAUNCH_RULE(cuda_recurrent_gated_delta_rule_kernel_128<true, 4, true>)
            else              LAUNCH_RULE(cuda_recurrent_gated_delta_rule_kernel_128<true, 1, true>)
        }
    }
    else if (!history)
    {
        if (k_head_dim == 128 && v_head_dim == 128)
        {
            if (v_split == 4) LAUNCH_RULE(cuda_recurrent_gated_delta_rule_kernel_128<false, 4>)
            else              LAUNCH_RULE(cuda_recurrent_gated_delta_rule_kernel_128<false, 1>)
        }
        else if (threads.x <= 128)
        {
            if (v_split == 4) LAUNCH_RULE(cuda_recurrent_gated_delta_rule_kernel<128, false, 4>)
            else              LAUNCH_RULE(cuda_recurrent_gated_delta_rule_kernel<128, false, 1>)
        }
        else if (threads.x <= 256)
                              LAUNCH_RULE(cuda_recurrent_gated_delta_rule_kernel<256, false, 1>)
        else HELIOS_AUX_CHECK(false, "Max head dim exceeded");
    }
    else
    {
        if (k_head_dim == 128 && v_head_dim == 128)
        {
            if (v_split == 4) LAUNCH_RULE(cuda_recurrent_gated_delta_rule_kernel_128<true, 4>)
            else              LAUNCH_RULE(cuda_recurrent_gated_delta_rule_kernel_128<true, 1>)
        }
        else if (threads.x <= 128)
        {
            if (v_split == 4) LAUNCH_RULE(cuda_recurrent_gated_delta_rule_kernel<128, true, 4>)
            else              LAUNCH_RULE(cuda_recurrent_gated_delta_rule_kernel<128, true, 1>)
        }
        else if (threads.x <= 256)
                              LAUNCH_RULE(cuda_recurrent_gated_delta_rule_kernel<256, true, 1>)
        else HELIOS_AUX_CHECK(false, "Max head dim exceeded");
    }
    #undef LAUNCH_RULE
    #undef KERNEL_ARGS

    HELIOS_CUDA_CHECK(cudaPeekAtLastError());
}

// Chunked (WY) gated delta rule: the three-stage parallel-scan form of the same recurrence
// (kernels + launchers in gdn_chunked.cu), for the token counts where it beats the serial walk.
//
// Dispatch, mirroring ninfer's gated_delta_net dispatcher:
//   * unsupported shape / no workspace -> return false, caller runs the serial path unchanged;
//   * the leading (T/64)*64 tokens go through the chunked stages;
//   * the T%64 tail goes through cuda_recurrent_gated_delta_rule with every pointer advanced by
//     T_full rows, reading the state the chunked part just wrote (in place on recurrent_state).
//
// The tail deliberately gets the RAW conv rows, not the normalized panels: the serial kernel
// L2-normalizes q and k itself, so feeding it normalized input would normalize twice.
//
// The 128-token floor is a measured choice, not a correctness one: below two chunks the four extra
// launches (two l2norm + three stages) and ~60 MB of workspace traffic outweigh the parallel scan,
// and decode (n = 1) never reaches the floor at all - it stays entirely on the serial kernel.
bool cuda_chunked_gated_delta_rule
(
    const bfloat16* mixed_qkv,
    const float* g,
    const bfloat16* beta,
    float* recurrent_state,
    bfloat16* core_attn_out,
    int bsz,
    int seqlen,
    int num_k_heads,
    int num_v_heads,
    int k_head_dim,
    int v_head_dim,
    void* workspace,
    int workspace_tokens,
    Stream stream
)
{
    // Fixed geometry only: 128x128 heads, one sequence, head-wise (not channelwise) decay.
    if (bsz != 1 || k_head_dim != 128 || v_head_dim != 128) return false;
    if (num_k_heads <= 0 || num_v_heads <= 0 || num_v_heads % num_k_heads != 0) return false;
    if (!workspace || seqlen < 2 * 64) return false;

    const int cap = workspace_tokens < seqlen ? workspace_tokens : seqlen;
    const int t_full = (cap / 64) * 64;
    if (t_full < 2 * 64) return false;

    gdn_chunked_stages(mixed_qkv, g, beta, recurrent_state, core_attn_out, t_full, num_k_heads, num_v_heads,
                       workspace, stream);

    const int tail = seqlen - t_full;
    if (tail > 0)
    {
        const int64_t qkv_row = 2 * num_k_heads * 128 + num_v_heads * 128;
        cuda_recurrent_gated_delta_rule(mixed_qkv + (int64_t)t_full * qkv_row, g + (int64_t)t_full * num_v_heads,
                                        beta + (int64_t)t_full * num_v_heads, recurrent_state,
                                        core_attn_out + (int64_t)t_full * num_v_heads * 128, 1, tail, num_k_heads,
                                        num_v_heads, k_head_dim, v_head_dim, /*history_stride=*/0, nullptr,
                                        /*channelwise=*/false, /*history=*/false, stream);
    }
    return true;
}


#define CONV1D_MAX_K 16
#define CONV1D_NUM_THREADS 256

// Tile shape. A block owns CONV1D_TD channels and CONV1D_TS consecutive sequence positions, and
// the (d, s) grid is 2-D so that no block ever waits on another: the K-1 positions the tile's first
// output needs are re-read by whichever tile owns them (K-1 extra rows is 6% of the traffic at
// K=4, against a serial s-walk that would serialise all 1024 steps inside every channel block).
// dim = 10240 and seqlen = 1024 at the engine's geometry, so this is 160 x 16 = 2560 blocks.
#define CONV1D_TD 64
#define CONV1D_TS 64
// The shared tile is [d][t] with t covering sequence positions [s0-(K-1), s0+TS). Its pitch is
// forced odd: the compute pass reads tile[d][t] with consecutive lanes on consecutive d, so an odd
// pitch puts a warp's 32 lanes on 32 distinct banks, and an even one collides 2-way.
#define CONV1D_PITCH(K) (CONV1D_TS + (K) - 1 + ((K) & 1))

// Causal conv1d update. Equivalent to the triton kernel in
// modules/gated_delta_net_fn/conv1d.py but launchable in ~4us instead of ~50us of host time.
//
// out[b,s,d] = act(bias[d] + sum_k w[d,k] * in(b,d,s+k+1)) where the input sequence is the
// concatenation of conv_state[slot,d,0:K] and x[b,d,0:seqlen]. Without history, the last K
// inputs are written back to conv_state[slot,d,0:K]; with history, the last
// min(state_size, K+seqlen) inputs are written to the tail of the state buffer (rewindable).
//
// The access pattern is the whole reason for the tiling. x is channel-major, x[d][s], while out
// is sequence-major, out[s][d]. The obvious mapping - one thread per channel, walking s - reads
// x[(b*dim+d)*seqlen + s], a 2-byte load a whole 2 KB away from the previous lane's, so every
// load took its own 32 B sector for 2 of its bytes: 16x read amplification, and the kernel
// measured 87 GB/s against a 936 GB/s peak. Staging a [channel][position] tile through shared
// memory inverts the load map (consecutive lanes on consecutive s) and leaves the store map alone
// (consecutive lanes on consecutive d), which makes both sides of the copy contiguous.
//
// The arithmetic per output element is untouched - the same K-term fmaf chain, the same
// _sigmoid_fast_exp, the same __float2bfloat16_rn - so this is bit-identical to the per-channel
// form it replaces.
template <bool ACT, bool HISTORY>
__global__ __launch_bounds__(CONV1D_NUM_THREADS)
void conv1d_update_kernel
(
    const bfloat16* __restrict__ x,           // (bsz, dim, seqlen)
    bfloat16* __restrict__ conv_state,        // (num_slots, dim, state_size)
    const int* __restrict__ slots,            // (bsz) or null (identity)
    const bfloat16* __restrict__ weight,      // (dim, K)
    const bfloat16* __restrict__ bias,        // (dim) or null
    bfloat16* __restrict__ out,               // (bsz, seqlen, dim)
    const int dim,
    const int seqlen,
    const int state_size,
    const int K
)
{
    extern __shared__ __align__(16) bfloat16 xs[];        // [CONV1D_TD][CONV1D_PITCH(K)]
    const int d0 = blockIdx.x * CONV1D_TD;
    const int dl = threadIdx.x & (CONV1D_TD - 1);   // this thread's row inside the shared tile
    const int d = d0 + dl;
    const int j0 = threadIdx.x / CONV1D_TD;              // this thread's first s inside the tile
    const int JSTEP = CONV1D_NUM_THREADS / CONV1D_TD;
    const int b = blockIdx.z;
    const int slot = slots ? slots[b] : b;
    const int s0 = blockIdx.y * CONV1D_TS;
    const int P = CONV1D_PITCH(K);
    const int TW = CONV1D_TS + K - 1;
    // dim need not be a multiple of CONV1D_TD, so the tail channels of a block sit out. They must
    // still reach __syncthreads, so this is a mask and not an early return.
    const bool live = (d < dim) && (s0 < seqlen);
    // conv_state is read only for sequence positions below zero, which only the first s-tile has,
    // and it is written back exactly once. Left to every tile it is a race: the first tile reads
    // the old state while the other tiles overwrite it, so the read would see either value.
    const bool head = (blockIdx.y == 0);

    // Stage the tile. Row ld holds sequence positions [s0-(K-1), s0+TS) of channel d0+ld; a
    // position below zero is the conv state (state[j] is input position j-K), the rest is x.
    // Consecutive threads take consecutive lt, i.e. consecutive s, i.e. contiguous halves of one
    // channel's row - which is the whole point, x is channel-major and out is not.
    for (int i = threadIdx.x; i < CONV1D_TD * TW; i += CONV1D_NUM_THREADS) {
        const int ld = i / TW, lt = i % TW;
        const int dr = d0 + ld;
        const int s = s0 - (K - 1) + lt;
        bfloat16 v = __float2bfloat16_rn(0.f);
        if (dr < dim) {
            if (s < 0) {
                if (head && -s < K)
                    v = conv_state[((size_t) slot * dim + dr) * state_size + s + K];
            } else if (s < seqlen) {
                v = x[((size_t)b * dim + dr) * seqlen + s];
            }
        }
        xs[ld * P + lt] = v;
    }
    __syncthreads();
    if (!live) return;

    float w[CONV1D_MAX_K];
    #pragma unroll
    for (int k = 0; k < CONV1D_MAX_K; ++k)
        if (k < K) w[k] = __bfloat162float(weight[(size_t) d * K + k]);

    // The pre-step window, read once because the writeback below overwrites state[0:K].
    float old_state[CONV1D_MAX_K];
    bfloat16* state_d = conv_state + ((size_t) slot * dim + d) * state_size;
    if (head) {
        #pragma unroll
        for (int k = 0; k < CONV1D_MAX_K; ++k)
            if (k < K) old_state[k] = __bfloat162float(state_d[k]);
    }

    const float bias_d = bias ? __bfloat162float(bias[d]) : 0.0f;
    const bfloat16* x_d = x + ((size_t) b * dim + d) * seqlen;

    // The K window values at step s are the inputs at steps s-(K-1) .. s, which are tile rows
    // j .. j+(K-1) for this thread's j. Read straight out of the tile each step rather than
    // shifted through a register: a thread owns every JSTEP-th j, so a one-position shift would
    // only ever be right on the first step.
    for (int j = j0; j < CONV1D_TS; j += JSTEP) {
        const int s = s0 + j;
        if (s >= seqlen) break;

        // Same chain, same order, as the per-channel form: bias then k = 0..K-1.
        float acc = bias_d;
        #pragma unroll
        for (int k = 0; k < CONV1D_MAX_K; ++k)
            if (k < K) acc = fmaf(w[k], __bfloat162float(xs[dl * P + j + k]), acc);

        if constexpr (ACT)
            acc *= _sigmoid_fast_exp(acc);

        out[((size_t) b * seqlen + s) * dim + d] = __float2bfloat16_rn(acc);
    }
    // The writeback, once, from the first s-tile: it depends only on x and on the old state, not
    // on which tile is doing it.
    if (!head) return;

    if constexpr (!HISTORY)
    {
        #pragma unroll
        for (int k = 0; k < CONV1D_MAX_K; ++k)
        {
            if (k < K)
            {
                int src_t = seqlen + k;
                float v = (src_t < K) ? old_state[src_t] : __bfloat162float(x_d[src_t - K]);
                state_d[k] = __float2bfloat16_rn(v);
            }
        }
    }
    else
    {
        int total = K + seqlen;
        int write_size = state_size < total ? state_size : total;
        int dst_start = state_size - write_size;
        int src_start = total - write_size;
        for (int j = 0; j < write_size; ++j)
        {
            int src_t = src_start + j;
            float v = (src_t < K) ? old_state[src_t] : __bfloat162float(x_d[src_t - K]);
            state_d[dst_start + j] = __float2bfloat16_rn(v);
        }
    }
}

// Causal conv1d update for short decode steps.
// x [bsz, dim, seqlen] bf16, conv_state [num_slots, dim, state_size] bf16, weight [dim, K] bf16,
// bias [dim] bf16 or null, out [bsz, seqlen, dim] bf16, slots [bsz] int or null (identity).
// activation != 0 applies the swish-style gate; history != 0 writes the state tail (rewindable).
void cuda_causal_conv1d_update
(
    const bfloat16* x,
    bfloat16* conv_state,
    const int* slots,
    const bfloat16* weight,
    const bfloat16* bias,
    bfloat16* out,
    int bsz,
    int dim,
    int seqlen,
    int state_size,
    int K,
    bool activation,
    bool history,
    Stream stream
)
{
    HELIOS_AUX_CHECK(K <= CONV1D_MAX_K, "conv kernel size exceeds CONV1D_MAX_K");
    HELIOS_AUX_CHECK(state_size >= K, "conv_state must have at least K entries");

    dim3 blocks(CEIL_DIVIDE(dim, CONV1D_TD), CEIL_DIVIDE(seqlen, CONV1D_TS), bsz);
    const size_t smem = (size_t)CONV1D_TD * CONV1D_PITCH(K) * sizeof(bfloat16);

    #define KERNEL_ARGS                             \
        x,                                          \
        conv_state,                                 \
        slots,                                      \
        weight,                                     \
        bias,                                       \
        out,                                        \
        dim, seqlen, state_size, K

    #define LAUNCH_CONV(...)                                                                    \
    {                                                                                           \
        __VA_ARGS__<<<blocks, CONV1D_NUM_THREADS, smem, stream>>>(KERNEL_ARGS);                  \
    }

    if (activation)
    {
        if (history) LAUNCH_CONV(conv1d_update_kernel<true, true>)
        else         LAUNCH_CONV(conv1d_update_kernel<true, false>)
    }
    else
    {
        if (history) LAUNCH_CONV(conv1d_update_kernel<false, true>)
        else         LAUNCH_CONV(conv1d_update_kernel<false, false>)
    }
    #undef LAUNCH_CONV
    #undef KERNEL_ARGS

    HELIOS_CUDA_CHECK(cudaPeekAtLastError());
}

// Split-projection (Qwen3.5) decode helper. Replaces the qkv transpose/cast done in Torch plus
// gated_delta_net_fused_op_2: mixed_qkv[b,f,s] = bf16(qkv[b,s,f]), and beta/g computed from the
// packed ba projection (b = ba[..,:H], a = ba[..,H:])

template <typename a_log_T>
__global__ void gated_delta_net_fused_op_3_kernel
(
    const float* __restrict__ in_qkv,           // [B,S,F]
    const float* __restrict__ in_ba,            // [B,S,2H]
    const bfloat16* __restrict__ in_dt_bias,    // [H]
    const a_log_T* __restrict__ in_a_log,       // [H]
    bfloat16* __restrict__ out_mixed_qkv,       // [B,F,S]
    bfloat16* __restrict__ out_beta,            // [B,S,H]
    float* __restrict__ out_g,                  // [B,S,H]
    const int BS,                               // B * S
    const int S,
    const int F,
    const int H,
    const float beta_scale
)
{
    int idx = blockIdx.x * blockDim.x + threadIdx.x;
    int cast_elems = BS * F;

    if (idx < cast_elems)
    {
        int f = idx % F;
        int row = idx / F;                      // b * S + s
        int b = row / S;
        int s = row % S;
        out_mixed_qkv[((size_t) b * F + f) * S + s] = trunc_bf16(in_qkv[idx]);
    }
    else
    {
        idx -= cast_elems;
        if (idx >= BS * H) return;
        int h = idx % H;
        int row = idx / H;

        float bv = in_ba[(size_t) row * 2 * H + h];
        float av = in_ba[(size_t) row * 2 * H + H + h];
        float beta = _sigmoid_fast_exp(bv) * beta_scale;
        float dt_bias = as_float(in_dt_bias[h]);
        float gv = -softplus(av + dt_bias) * __expf(as_float(in_a_log[h]));

        out_beta[(size_t) row * H + h] = trunc_bf16(beta);
        out_g[(size_t) row * H + h] = gv;
    }
}

void gated_delta_net_fused_op_3
(
    const float* qkv,           // [B,S,F] float
    const float* ba,            // [B,S,2H] float (b = ba[..., :H], a = ba[..., H:])
    const bfloat16* dt_bias,    // [H] bfloat16
    const void* a_log,          // [H] float (a_log_fp32) or bfloat16
    bool a_log_fp32,
    bfloat16* mixed_qkv,        // out [B,F,S] bfloat16
    bfloat16* beta,             // out [B,S,H] bfloat16
    float* g,                   // out [B,S,H] float
    int B, int S, int F, int H,
    const float beta_scale,
    Stream stream
)
{
    int BS = B * S;

    int total = BS * (F + H);
    int blocks = CEIL_DIVIDE(total, FUSED_OP_3_THREADS);

    #define ARGS(a_log_T)                       \
        qkv,                                    \
        ba,                                     \
        dt_bias,                                \
        (const a_log_T*) a_log,                 \
        mixed_qkv,                              \
        beta,                                   \
        g,                                      \
        BS, S, F, H,                            \
        beta_scale

    if (a_log_fp32)
        gated_delta_net_fused_op_3_kernel<float><<<blocks, FUSED_OP_3_THREADS, 0, stream>>>(ARGS(float));
    else
        gated_delta_net_fused_op_3_kernel<bfloat16><<<blocks, FUSED_OP_3_THREADS, 0, stream>>>(ARGS(bfloat16));
    #undef ARGS

    HELIOS_CUDA_CHECK(cudaPeekAtLastError());
}

// Small fp16 GEMV with fp32 accumulation/output for the merged b/a projections. One warp per
// output feature; n is tiny (2 * num_v_heads) so this is launch-bound anyway. Kept out of cublas
// so the x pointer is patchable in captured graphs

#define BA_GEMV_WARPS 8

__global__ __launch_bounds__(BA_GEMV_WARPS * 32)
void gdn_ba_gemv_kernel
(
    const half* __restrict__ x,                 // [rows, k]
    const half* __restrict__ w_t,               // [n, k]
    const half* __restrict__ bias,              // [n] or null
    float* __restrict__ y,                      // [rows, n]
    const int k,
    const int n
)
{
    int warp = threadIdx.x / 32;
    int lane = threadIdx.x % 32;
    int row = blockIdx.x * BA_GEMV_WARPS + warp;
    if (row >= n) return;
    int r = blockIdx.y;

    const half2* x2 = (const half2*) (x + (size_t) r * k);
    const half2* w2 = (const half2*) (w_t + (size_t) row * k);

    float sum = 0.0f;
    for (int j = lane; j < k / 2; j += 32)
    {
        float2 xf = __half22float2(x2[j]);
        float2 wf = __half22float2(w2[j]);
        sum = fmaf(xf.x, wf.x, sum);
        sum = fmaf(xf.y, wf.y, sum);
    }

    for (int offset = 16; offset > 0; offset >>= 1)
        sum += __shfl_down_sync(0xffffffff, sum, offset);

    if (lane == 0)
    {
        if (bias) sum += __half2float(bias[row]);
        y[(size_t) r * n + row] = sum;
    }
}

// Small fp16 GEMV with fp32 accumulation/output for the merged b/a projections:
// y[rows, n] = x[rows, k] @ w_t[n, k].T (+ bias[n], nullable). k must be even.
void gdn_ba_gemv
(
    const half* x,              // [rows, k] half
    const half* w_t,            // [n, k] half
    const half* bias,           // [n] half or null
    float* y,                   // [rows, n] float
    int rows,
    int k,
    int n,
    Stream stream
)
{
    HELIOS_AUX_CHECK(k % 2 == 0, "k must be even");

    dim3 blocks(CEIL_DIVIDE(n, BA_GEMV_WARPS), rows);

    gdn_ba_gemv_kernel<<<blocks, BA_GEMV_WARPS * 32, 0, stream>>>
    (
        x,
        w_t,
        bias,
        y,
        k, n
    );

    HELIOS_CUDA_CHECK(cudaPeekAtLastError());
}

#define LR_GEMV_WARPS 8

// Float-input fp16-weight GEMV for the KDA low-rank second stages (f_b/g_b): x is a graph
// static (a first-stage output), so no parameter recording is needed
__global__ __launch_bounds__(LR_GEMV_WARPS * 32)
void gdn_lowrank_gemv_f_kernel
(
    const float* __restrict__ x,                // [rows, k]
    const half* __restrict__ w_t,               // [n, k]
    float* __restrict__ y,                      // [rows, n]
    const int k,
    const int n
)
{
    int warp = threadIdx.x / 32;
    int lane = threadIdx.x % 32;
    int row = blockIdx.x * LR_GEMV_WARPS + warp;
    if (row >= n) return;
    int r = blockIdx.y;

    const float* xr = x + (size_t) r * k;
    const half* wr = w_t + (size_t) row * k;

    float sum = 0.0f;
    for (int j = lane; j < k; j += 32)
        sum = fmaf(xr[j], __half2float(wr[j]), sum);

    for (int offset = 16; offset > 0; offset >>= 1)
        sum += __shfl_down_sync(0xffffffff, sum, offset);

    if (lane == 0)
        y[(size_t) r * n + row] = sum;
}

// Float-input fp16-weight GEMV for the KDA low-rank second stages (f_b/g_b):
// y[rows, n] = x[rows, k] @ w_t[n, k].T, fp32 accumulation.
void gdn_lowrank_gemv_f
(
    const float* x,             // [rows, k] float
    const half* w_t,            // [n, k] half
    float* y,                   // [rows, n] float
    int rows,
    int k,
    int n,
    Stream stream
)
{
    dim3 blocks(CEIL_DIVIDE(n, LR_GEMV_WARPS), rows);
    gdn_lowrank_gemv_f_kernel<<<blocks, LR_GEMV_WARPS * 32, 0, stream>>>
    (
        x,
        w_t,
        y,
        k, n
    );
    HELIOS_CUDA_CHECK(cudaPeekAtLastError());
}


// KDA gate op: transpose/cast qkv to the conv layout, beta = sigmoid(b), per-channel log
// decay from the low-rank forget path. All inputs/outputs are graph statics
template <typename a_log_T>
__global__ void kda_gate_op_kernel
(
    const float* __restrict__ in_qkv,           // [B,S,F]
    const float* __restrict__ in_b,             // [B,S,H]
    const float* __restrict__ in_f,             // [B,S,H*Dk]
    const bfloat16* __restrict__ in_dt_bias,    // [H*Dk]
    const a_log_T* __restrict__ in_a_log,       // [H]
    bfloat16* __restrict__ out_mixed_qkv,       // [B,F,S]
    bfloat16* __restrict__ out_beta,            // [B,S,H]
    float* __restrict__ out_g,                  // [B,S,H,Dk]
    const int BS,
    const int S,
    const int F,
    const int H,
    const int Dk,
    const float lower_bound,                    // "safe gate" bound; softplus form if 0
    const float beta_scale
)
{
    int idx = blockIdx.x * blockDim.x + threadIdx.x;
    int cast_elems = BS * F;

    if (idx < cast_elems)
    {
        int f = idx % F;
        int row = idx / F;
        int b = row / S;
        int s = row % S;
        out_mixed_qkv[((size_t) b * F + f) * S + s] = trunc_bf16(in_qkv[idx]);
        return;
    }
    idx -= cast_elems;

    if (idx < BS * H)
    {
        out_beta[idx] = trunc_bf16(_sigmoid_fast_exp(in_b[idx]) * beta_scale);
        return;
    }
    idx -= BS * H;

    if (idx >= BS * H * Dk) return;
    int c = idx % (H * Dk);
    int h = c / Dk;
    float fv = in_f[idx] + as_float(in_dt_bias[c]);
    float decay = __expf(as_float(in_a_log[h]));
    float gv;
    if (lower_bound != 0.0f)
        gv = lower_bound * _sigmoid_fast_exp(decay * fv);
    else
        gv = -decay * softplus(fv);
    out_g[idx] = gv;
}

// KDA gate op: transpose/cast qkv to the conv layout, beta = sigmoid(b) * beta_scale,
// per-k-channel log decay from the low-rank forget path.
// qkv [B,S,F] float, b [B,S,H] float, f [B,S,H*Dk] float, dt_bias [H*Dk] bfloat16,
// a_log [H] float (a_log_fp32) or bfloat16; out mixed_qkv [B,F,S] bf16, beta [B,S,H] bf16,
// g [B,S,H,Dk] float. lower_bound != 0 selects the safe gate
// g = lower_bound * sigmoid(exp(a_log) * (f + dt_bias)); otherwise
// g = -exp(a_log) * softplus(f + dt_bias).
void kda_gate_op
(
    const float* qkv,
    const float* b,
    const float* f,
    const bfloat16* dt_bias,
    const void* a_log,
    bool a_log_fp32,
    bfloat16* mixed_qkv,
    bfloat16* beta,
    float* g,
    int B, int S, int F, int H, int Dk,
    const float lower_bound,
    const float beta_scale,
    Stream stream
)
{
    int BS = B * S;

    int total = BS * F + BS * H + BS * H * Dk;
    int threads = 256;
    int blocks = CEIL_DIVIDE(total, threads);

    #define LAUNCH_KGO(T)                                                       \
        kda_gate_op_kernel<T><<<blocks, threads, 0, stream>>>                   \
        (                                                                       \
            qkv,                                                                \
            b,                                                                  \
            f,                                                                  \
            dt_bias,                                                            \
            (const T*) a_log,                                                   \
            mixed_qkv,                                                          \
            beta,                                                               \
            g,                                                                  \
            BS, S, F, H, Dk, lower_bound, beta_scale                            \
        );
    if (a_log_fp32) { LAUNCH_KGO(float) }
    else            { LAUNCH_KGO(bfloat16) }
    #undef LAUNCH_KGO
    HELIOS_CUDA_CHECK(cudaPeekAtLastError());
}


// Batched rewind kernels: collapse the per-recurrent-layer rewind loop (speculative decoding
// draft rejection/commit) into a couple of launches instead of one launch per layer

#define REWIND_MAX_JOBS 64
#define REWIND_CONV_THREADS 256
#define REWIND_STATE_THREADS 256

struct ConvRewindJobBatch { ConvRewindJob jobs[REWIND_MAX_JOBS]; int num_jobs; };
struct StateRewindJobBatch { StateRewindJob jobs[REWIND_MAX_JOBS]; int num_jobs; };

// conv_state[slot, :, :cdim] <- conv_state[slot, :, p-cdim:p], one thread per channel. Reads its
// (up to CONV1D_MAX_K) elements into registers before writing any of them back, so the copy is
// safe even when src/dst windows overlap (num_tokens < conv_kernel_size) -- no synchronization
// needed since channels are independent and a single thread's read-then-write is self-ordered.
__global__ __launch_bounds__(REWIND_CONV_THREADS)
void batched_conv_rewind_kernel(ConvRewindJobBatch batch)
{
    int job_idx = blockIdx.y;
    if (job_idx >= batch.num_jobs) return;
    ConvRewindJob j = batch.jobs[job_idx];

    int d = blockIdx.x * REWIND_CONV_THREADS + threadIdx.x;
    if (d >= j.dim) return;

    const bfloat16* s = (const bfloat16*) j.src + (size_t) d * j.stride;
    bfloat16* t = (bfloat16*) j.dst + (size_t) d * j.stride;

    bfloat16 reg[CONV1D_MAX_K];
    #pragma unroll
    for (int k = 0; k < CONV1D_MAX_K; ++k)
        if (k < j.cdim) reg[k] = s[k];
    #pragma unroll
    for (int k = 0; k < CONV1D_MAX_K; ++k)
        if (k < j.cdim) t[k] = reg[k];
}

// recurrent_state[slot, 0] <- recurrent_state[slot, last_history+1-num_tokens], flat fp32 copy,
// vectorized as float4. Source and destination never overlap for this one (see ConvRewindJob
// comment in gdn.cuh), so no read-before-write ordering concern here at all.
__global__ __launch_bounds__(REWIND_STATE_THREADS)
void batched_state_rewind_kernel(StateRewindJobBatch batch)
{
    int job_idx = blockIdx.y;
    if (job_idx >= batch.num_jobs) return;
    StateRewindJob j = batch.jobs[job_idx];

    int64_t i4 = (int64_t) blockIdx.x * REWIND_STATE_THREADS + threadIdx.x;
    int64_t n4 = j.num_elements / 4;
    if (i4 >= n4) return;

    ((float4*) j.dst)[i4] = ((const float4*) j.src)[i4];
}

void batched_conv_rewind(std::vector<ConvRewindJob> const& jobs, Stream stream)
{
    if (jobs.empty()) return;

    for (size_t base = 0; base < jobs.size(); base += REWIND_MAX_JOBS)
    {
        int n = (int) MIN(jobs.size() - base, (size_t) REWIND_MAX_JOBS);
        ConvRewindJobBatch batch;
        batch.num_jobs = n;
        int max_dim = 0;
        for (int i = 0; i < n; ++i)
        {
            batch.jobs[i] = jobs[base + i];
            HELIOS_AUX_CHECK(batch.jobs[i].cdim <= CONV1D_MAX_K, "batched_conv_rewind: cdim exceeds CONV1D_MAX_K");
            max_dim = MAX(max_dim, batch.jobs[i].dim);
        }

        dim3 blocks(CEIL_DIVIDE(max_dim, REWIND_CONV_THREADS), n);
        batched_conv_rewind_kernel<<<blocks, REWIND_CONV_THREADS, 0, stream>>>(batch);
        HELIOS_CUDA_CHECK(cudaPeekAtLastError());
    }
}

void batched_state_rewind(std::vector<StateRewindJob> const& jobs, Stream stream)
{
    if (jobs.empty()) return;

    for (size_t base = 0; base < jobs.size(); base += REWIND_MAX_JOBS)
    {
        int n = (int) MIN(jobs.size() - base, (size_t) REWIND_MAX_JOBS);
        StateRewindJobBatch batch;
        batch.num_jobs = n;
        int64_t max_elems = 0;
        for (int i = 0; i < n; ++i)
        {
            batch.jobs[i] = jobs[base + i];
            HELIOS_AUX_CHECK(batch.jobs[i].num_elements % 4 == 0, "batched_state_rewind: num_elements must be a multiple of 4");
            max_elems = MAX(max_elems, batch.jobs[i].num_elements);
        }

        dim3 blocks(CEIL_DIVIDE((int)(max_elems / 4), REWIND_STATE_THREADS), n);
        batched_state_rewind_kernel<<<blocks, REWIND_STATE_THREADS, 0, stream>>>(batch);
        HELIOS_CUDA_CHECK(cudaPeekAtLastError());
    }
}

}} // namespace helios::aux
