# Accuracy-Adaptive Spintronic Adder for Image Processing

This VLSI major project presents a low-power, scalable spintronic adder architecture using Magnetic Tunnel Junctions (MTJ), designed for image processing applications where energy efficiency is key.

## ðŸ“Œ Overview
- Designed a scalable adder with error-tunable logic for Gaussian filtering
- Implemented with Verilog HDL and simulated using Xilinx ISE
- Achieved reduced area, power consumption, and delay in VLSI layout

## ðŸ§ª Key Components
- MTJ-based approximate computing
- CMOS/Spintronic hybrid logic design
- Adaptive precision circuit modeling

## ðŸ§° Tools Used
- Verilog HDL
- Xilinx ISE
- Simulation & Logic Analyzer Tools

## ðŸ“„ Report
- `JOHN MAJOR GROUP-john.pdf`
