{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678921907681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678921907683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 19:11:47 2023 " "Processing started: Wed Mar 15 19:11:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678921907683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678921907683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chipInterface -c chipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off chipInterface -c chipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678921907683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678921907820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678921907820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipInterface " "Found entity 1: chipInterface" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678921912225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678921912225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/05_theBigGame.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/05_theBigGame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task5 " "Found entity 1: task5" {  } { { "../../../18240_lab_3/05_theBigGame.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/05_theBigGame.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678921912226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678921912226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/05_HexDisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file /afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/05_HexDisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay " "Found entity 1: SevenSegmentDisplay" {  } { { "../../../18240_lab_3/05_HexDisplay.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/05_HexDisplay.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678921912226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678921912226 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "chipInterface.sv(27) " "Verilog HDL Instantiation warning at chipInterface.sv(27): instance has no name" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678921912227 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "chipInterface.sv(33) " "Verilog HDL Instantiation warning at chipInterface.sv(33): instance has no name" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678921912228 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "chipInterface.sv(34) " "Verilog HDL Instantiation warning at chipInterface.sv(34): instance has no name" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678921912228 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "chipInterface.sv(35) " "Verilog HDL Instantiation warning at chipInterface.sv(35): instance has no name" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678921912228 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "chipInterface.sv(36) " "Verilog HDL Instantiation warning at chipInterface.sv(36): instance has no name" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678921912228 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "chipInterface.sv(37) " "Verilog HDL Instantiation warning at chipInterface.sv(37): instance has no name" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678921912228 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "chipInterface.sv(38) " "Verilog HDL Instantiation warning at chipInterface.sv(38): instance has no name" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678921912228 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "chipInterface.sv(39) " "Verilog HDL Instantiation warning at chipInterface.sv(39): instance has no name" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678921912228 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "chipInterface.sv(40) " "Verilog HDL Instantiation warning at chipInterface.sv(40): instance has no name" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678921912228 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chipInterface " "Elaborating entity \"chipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678921912275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task5 task5:comb_3 " "Elaborating entity \"task5\" for hierarchy \"task5:comb_3\"" {  } { { "../../../18240_lab_3/chipInterface.sv" "comb_3" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678921912277 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "05_theBigGame.sv(70) " "SystemVerilog warning at 05_theBigGame.sv(70): unique or priority keyword makes case statement complete" {  } { { "../../../18240_lab_3/05_theBigGame.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/05_theBigGame.sv" 70 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1678921912278 "|chipInterface|task5:comb_3"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "05_theBigGame.sv(86) " "SystemVerilog warning at 05_theBigGame.sv(86): unique or priority keyword makes case statement complete" {  } { { "../../../18240_lab_3/05_theBigGame.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/05_theBigGame.sv" 86 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1678921912278 "|chipInterface|task5:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplay SevenSegmentDisplay:comb_20 " "Elaborating entity \"SevenSegmentDisplay\" for hierarchy \"SevenSegmentDisplay:comb_20\"" {  } { { "../../../18240_lab_3/chipInterface.sv" "comb_20" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678921912306 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678921912645 "|chipInterface|HEX6[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678921912645 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678921912677 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678921912856 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678921912964 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678921912964 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678921913027 "|chipInterface|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678921913027 "|chipInterface|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678921913027 "|chipInterface|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678921913027 "|chipInterface|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678921913027 "|chipInterface|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678921913027 "|chipInterface|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678921913027 "|chipInterface|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678921913027 "|chipInterface|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678921913027 "|chipInterface|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678921913027 "|chipInterface|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678921913027 "|chipInterface|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678921913027 "|chipInterface|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678921913027 "|chipInterface|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678921913027 "|chipInterface|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../../../18240_lab_3/chipInterface.sv" "" { Text "/afs/andrew.cmu.edu/usr24/xinyew/private/18240/18240_lab_3/chipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678921913027 "|chipInterface|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678921913027 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678921913027 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678921913027 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678921913027 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678921913027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1150 " "Peak virtual memory: 1150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678921913051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 19:11:53 2023 " "Processing ended: Wed Mar 15 19:11:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678921913051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678921913051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678921913051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678921913051 ""}
