

================================================================
== Vitis HLS Report for 'bicg'
================================================================
* Date:           Wed Apr 26 11:19:12 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        bicg
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      919|      919|  4.595 us|  4.595 us|  920|  920|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add17_lcssa_phi_loc = alloca i64 1"   --->   Operation 19 'alloca' 'add17_lcssa_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i32 %p, i64 0, i64 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 20 'getelementptr' 'p_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.42ns)   --->   "%p_load = load i5 %p_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 21 'load' 'p_load' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr i32 %p, i64 0, i64 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 22 'getelementptr' 'p_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.42ns)   --->   "%p_load_1 = load i5 %p_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 23 'load' 'p_load_1' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 24 [1/2] (1.42ns)   --->   "%p_load = load i5 %p_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 24 'load' 'p_load' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 25 [1/2] (1.42ns)   --->   "%p_load_1 = load i5 %p_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 25 'load' 'p_load_1' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_addr_2 = getelementptr i32 %p, i64 0, i64 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 26 'getelementptr' 'p_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.42ns)   --->   "%p_load_2 = load i5 %p_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 27 'load' 'p_load_2' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_addr_3 = getelementptr i32 %p, i64 0, i64 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 28 'getelementptr' 'p_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.42ns)   --->   "%p_load_3 = load i5 %p_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 29 'load' 'p_load_3' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 30 [1/2] (1.42ns)   --->   "%p_load_2 = load i5 %p_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 30 'load' 'p_load_2' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 31 [1/2] (1.42ns)   --->   "%p_load_3 = load i5 %p_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 31 'load' 'p_load_3' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_addr_4 = getelementptr i32 %p, i64 0, i64 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 32 'getelementptr' 'p_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (1.42ns)   --->   "%p_load_4 = load i5 %p_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 33 'load' 'p_load_4' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_addr_5 = getelementptr i32 %p, i64 0, i64 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 34 'getelementptr' 'p_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.42ns)   --->   "%p_load_5 = load i5 %p_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 35 'load' 'p_load_5' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 36 [1/2] (1.42ns)   --->   "%p_load_4 = load i5 %p_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 36 'load' 'p_load_4' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 37 [1/2] (1.42ns)   --->   "%p_load_5 = load i5 %p_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 37 'load' 'p_load_5' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_addr_6 = getelementptr i32 %p, i64 0, i64 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 38 'getelementptr' 'p_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (1.42ns)   --->   "%p_load_6 = load i5 %p_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 39 'load' 'p_load_6' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_addr_7 = getelementptr i32 %p, i64 0, i64 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 40 'getelementptr' 'p_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (1.42ns)   --->   "%p_load_7 = load i5 %p_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 41 'load' 'p_load_7' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 42 [1/2] (1.42ns)   --->   "%p_load_6 = load i5 %p_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 42 'load' 'p_load_6' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 43 [1/2] (1.42ns)   --->   "%p_load_7 = load i5 %p_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 43 'load' 'p_load_7' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%p_addr_8 = getelementptr i32 %p, i64 0, i64 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 44 'getelementptr' 'p_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (1.42ns)   --->   "%p_load_8 = load i5 %p_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 45 'load' 'p_load_8' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%p_addr_9 = getelementptr i32 %p, i64 0, i64 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 46 'getelementptr' 'p_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (1.42ns)   --->   "%p_load_9 = load i5 %p_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 47 'load' 'p_load_9' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 6 <SV = 5> <Delay = 1.42>
ST_6 : Operation 48 [1/2] (1.42ns)   --->   "%p_load_8 = load i5 %p_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 48 'load' 'p_load_8' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 49 [1/2] (1.42ns)   --->   "%p_load_9 = load i5 %p_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 49 'load' 'p_load_9' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%p_addr_10 = getelementptr i32 %p, i64 0, i64 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 50 'getelementptr' 'p_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [2/2] (1.42ns)   --->   "%p_load_10 = load i5 %p_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 51 'load' 'p_load_10' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%p_addr_11 = getelementptr i32 %p, i64 0, i64 11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 52 'getelementptr' 'p_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [2/2] (1.42ns)   --->   "%p_load_11 = load i5 %p_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 53 'load' 'p_load_11' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 7 <SV = 6> <Delay = 1.42>
ST_7 : Operation 54 [1/2] (1.42ns)   --->   "%p_load_10 = load i5 %p_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 54 'load' 'p_load_10' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 55 [1/2] (1.42ns)   --->   "%p_load_11 = load i5 %p_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 55 'load' 'p_load_11' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%p_addr_12 = getelementptr i32 %p, i64 0, i64 12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 56 'getelementptr' 'p_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [2/2] (1.42ns)   --->   "%p_load_12 = load i5 %p_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 57 'load' 'p_load_12' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%p_addr_13 = getelementptr i32 %p, i64 0, i64 13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 58 'getelementptr' 'p_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [2/2] (1.42ns)   --->   "%p_load_13 = load i5 %p_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 59 'load' 'p_load_13' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 8 <SV = 7> <Delay = 1.42>
ST_8 : Operation 60 [1/2] (1.42ns)   --->   "%p_load_12 = load i5 %p_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 60 'load' 'p_load_12' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 61 [1/2] (1.42ns)   --->   "%p_load_13 = load i5 %p_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 61 'load' 'p_load_13' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%p_addr_14 = getelementptr i32 %p, i64 0, i64 14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 62 'getelementptr' 'p_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [2/2] (1.42ns)   --->   "%p_load_14 = load i5 %p_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 63 'load' 'p_load_14' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%p_addr_15 = getelementptr i32 %p, i64 0, i64 15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 64 'getelementptr' 'p_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [2/2] (1.42ns)   --->   "%p_load_15 = load i5 %p_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 65 'load' 'p_load_15' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 9 <SV = 8> <Delay = 1.42>
ST_9 : Operation 66 [1/2] (1.42ns)   --->   "%p_load_14 = load i5 %p_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 66 'load' 'p_load_14' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 67 [1/2] (1.42ns)   --->   "%p_load_15 = load i5 %p_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 67 'load' 'p_load_15' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%p_addr_16 = getelementptr i32 %p, i64 0, i64 16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 68 'getelementptr' 'p_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [2/2] (1.42ns)   --->   "%p_load_16 = load i5 %p_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 69 'load' 'p_load_16' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%p_addr_17 = getelementptr i32 %p, i64 0, i64 17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 70 'getelementptr' 'p_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [2/2] (1.42ns)   --->   "%p_load_17 = load i5 %p_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 71 'load' 'p_load_17' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 72 [1/2] (1.42ns)   --->   "%p_load_16 = load i5 %p_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 72 'load' 'p_load_16' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_10 : Operation 73 [1/2] (1.42ns)   --->   "%p_load_17 = load i5 %p_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 73 'load' 'p_load_17' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%p_addr_18 = getelementptr i32 %p, i64 0, i64 18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 74 'getelementptr' 'p_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [2/2] (1.42ns)   --->   "%p_load_18 = load i5 %p_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 75 'load' 'p_load_18' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%p_addr_19 = getelementptr i32 %p, i64 0, i64 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 76 'getelementptr' 'p_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [2/2] (1.42ns)   --->   "%p_load_19 = load i5 %p_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 77 'load' 'p_load_19' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 11 <SV = 10> <Delay = 1.42>
ST_11 : Operation 78 [1/2] (1.42ns)   --->   "%p_load_18 = load i5 %p_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 78 'load' 'p_load_18' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_11 : Operation 79 [1/2] (1.42ns)   --->   "%p_load_19 = load i5 %p_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 79 'load' 'p_load_19' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%p_addr_20 = getelementptr i32 %p, i64 0, i64 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 80 'getelementptr' 'p_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [2/2] (1.42ns)   --->   "%p_load_20 = load i5 %p_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 81 'load' 'p_load_20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%p_addr_21 = getelementptr i32 %p, i64 0, i64 21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 82 'getelementptr' 'p_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [2/2] (1.42ns)   --->   "%p_load_21 = load i5 %p_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 83 'load' 'p_load_21' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 12 <SV = 11> <Delay = 1.42>
ST_12 : Operation 84 [1/2] (1.42ns)   --->   "%p_load_20 = load i5 %p_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 84 'load' 'p_load_20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_12 : Operation 85 [1/2] (1.42ns)   --->   "%p_load_21 = load i5 %p_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 85 'load' 'p_load_21' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%p_addr_22 = getelementptr i32 %p, i64 0, i64 22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 86 'getelementptr' 'p_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [2/2] (1.42ns)   --->   "%p_load_22 = load i5 %p_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 87 'load' 'p_load_22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%p_addr_23 = getelementptr i32 %p, i64 0, i64 23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 88 'getelementptr' 'p_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [2/2] (1.42ns)   --->   "%p_load_23 = load i5 %p_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 89 'load' 'p_load_23' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 13 <SV = 12> <Delay = 1.42>
ST_13 : Operation 90 [1/2] (1.42ns)   --->   "%p_load_22 = load i5 %p_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 90 'load' 'p_load_22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 91 [1/2] (1.42ns)   --->   "%p_load_23 = load i5 %p_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 91 'load' 'p_load_23' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%p_addr_24 = getelementptr i32 %p, i64 0, i64 24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 92 'getelementptr' 'p_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [2/2] (1.42ns)   --->   "%p_load_24 = load i5 %p_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 93 'load' 'p_load_24' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%p_addr_25 = getelementptr i32 %p, i64 0, i64 25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 94 'getelementptr' 'p_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [2/2] (1.42ns)   --->   "%p_load_25 = load i5 %p_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 95 'load' 'p_load_25' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 14 <SV = 13> <Delay = 1.42>
ST_14 : Operation 96 [1/2] (1.42ns)   --->   "%p_load_24 = load i5 %p_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 96 'load' 'p_load_24' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 97 [1/2] (1.42ns)   --->   "%p_load_25 = load i5 %p_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 97 'load' 'p_load_25' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%p_addr_26 = getelementptr i32 %p, i64 0, i64 26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 98 'getelementptr' 'p_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [2/2] (1.42ns)   --->   "%p_load_26 = load i5 %p_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 99 'load' 'p_load_26' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%p_addr_27 = getelementptr i32 %p, i64 0, i64 27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 100 'getelementptr' 'p_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [2/2] (1.42ns)   --->   "%p_load_27 = load i5 %p_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 101 'load' 'p_load_27' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 15 <SV = 14> <Delay = 1.42>
ST_15 : Operation 102 [1/2] (1.42ns)   --->   "%p_load_26 = load i5 %p_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 102 'load' 'p_load_26' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 103 [1/2] (1.42ns)   --->   "%p_load_27 = load i5 %p_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 103 'load' 'p_load_27' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%p_addr_28 = getelementptr i32 %p, i64 0, i64 28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 104 'getelementptr' 'p_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [2/2] (1.42ns)   --->   "%p_load_28 = load i5 %p_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 105 'load' 'p_load_28' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%p_addr_29 = getelementptr i32 %p, i64 0, i64 29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 106 'getelementptr' 'p_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [2/2] (1.42ns)   --->   "%p_load_29 = load i5 %p_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 107 'load' 'p_load_29' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 16 <SV = 15> <Delay = 1.42>
ST_16 : Operation 108 [1/2] (1.42ns)   --->   "%p_load_28 = load i5 %p_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 108 'load' 'p_load_28' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_16 : Operation 109 [1/2] (1.42ns)   --->   "%p_load_29 = load i5 %p_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 109 'load' 'p_load_29' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_16 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln23 = call void @bicg_Pipeline_VITIS_LOOP_16_1, i32 %s, i32 %A, i32 %q, i32 %r, i32 %p_load, i32 %p_load_1, i32 %p_load_2, i32 %p_load_3, i32 %p_load_4, i32 %p_load_5, i32 %p_load_6, i32 %p_load_7, i32 %p_load_8, i32 %p_load_9, i32 %p_load_10, i32 %p_load_11, i32 %p_load_12, i32 %p_load_13, i32 %p_load_14, i32 %p_load_15, i32 %p_load_16, i32 %p_load_17, i32 %p_load_18, i32 %p_load_19, i32 %p_load_20, i32 %p_load_21, i32 %p_load_22, i32 %p_load_23, i32 %p_load_24, i32 %p_load_25, i32 %p_load_26, i32 %p_load_27, i32 %p_load_28, i32 %p_load_29, i32 %add17_lcssa_phi_loc" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 110 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.14>
ST_17 : Operation 111 [1/2] (2.14ns)   --->   "%call_ln23 = call void @bicg_Pipeline_VITIS_LOOP_16_1, i32 %s, i32 %A, i32 %q, i32 %r, i32 %p_load, i32 %p_load_1, i32 %p_load_2, i32 %p_load_3, i32 %p_load_4, i32 %p_load_5, i32 %p_load_6, i32 %p_load_7, i32 %p_load_8, i32 %p_load_9, i32 %p_load_10, i32 %p_load_11, i32 %p_load_12, i32 %p_load_13, i32 %p_load_14, i32 %p_load_15, i32 %p_load_16, i32 %p_load_17, i32 %p_load_18, i32 %p_load_19, i32 %p_load_20, i32 %p_load_21, i32 %p_load_22, i32 %p_load_23, i32 %p_load_24, i32 %p_load_25, i32 %p_load_26, i32 %p_load_27, i32 %p_load_28, i32 %p_load_29, i32 %add17_lcssa_phi_loc" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 111 'call' 'call_ln23' <Predicate = true> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:10]   --->   Operation 113 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %q"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%add17_lcssa_phi_loc_load = load i32 %add17_lcssa_phi_loc"   --->   Operation 124 'load' 'add17_lcssa_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln27 = ret i32 %add17_lcssa_phi_loc_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:27]   --->   Operation 125 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('p_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) [19]  (0 ns)
	'load' operation ('p_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) on array 'p' [20]  (1.43 ns)

 <State 2>: 1.43ns
The critical path consists of the following:
	'load' operation ('p_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) on array 'p' [20]  (1.43 ns)

 <State 3>: 1.43ns
The critical path consists of the following:
	'load' operation ('p_load_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) on array 'p' [24]  (1.43 ns)

 <State 4>: 1.43ns
The critical path consists of the following:
	'load' operation ('p_load_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) on array 'p' [28]  (1.43 ns)

 <State 5>: 1.43ns
The critical path consists of the following:
	'load' operation ('p_load_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) on array 'p' [32]  (1.43 ns)

 <State 6>: 1.43ns
The critical path consists of the following:
	'load' operation ('p_load_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) on array 'p' [36]  (1.43 ns)

 <State 7>: 1.43ns
The critical path consists of the following:
	'load' operation ('p_load_10', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) on array 'p' [40]  (1.43 ns)

 <State 8>: 1.43ns
The critical path consists of the following:
	'load' operation ('p_load_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) on array 'p' [44]  (1.43 ns)

 <State 9>: 1.43ns
The critical path consists of the following:
	'load' operation ('p_load_14', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) on array 'p' [48]  (1.43 ns)

 <State 10>: 1.43ns
The critical path consists of the following:
	'load' operation ('p_load_16', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) on array 'p' [52]  (1.43 ns)

 <State 11>: 1.43ns
The critical path consists of the following:
	'load' operation ('p_load_18', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) on array 'p' [56]  (1.43 ns)

 <State 12>: 1.43ns
The critical path consists of the following:
	'load' operation ('p_load_20', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) on array 'p' [60]  (1.43 ns)

 <State 13>: 1.43ns
The critical path consists of the following:
	'load' operation ('p_load_22', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) on array 'p' [64]  (1.43 ns)

 <State 14>: 1.43ns
The critical path consists of the following:
	'load' operation ('p_load_24', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) on array 'p' [68]  (1.43 ns)

 <State 15>: 1.43ns
The critical path consists of the following:
	'load' operation ('p_load_26', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) on array 'p' [72]  (1.43 ns)

 <State 16>: 1.43ns
The critical path consists of the following:
	'load' operation ('p_load_28', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) on array 'p' [76]  (1.43 ns)

 <State 17>: 2.15ns
The critical path consists of the following:
	'call' operation ('call_ln23', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) to 'bicg_Pipeline_VITIS_LOOP_16_1' [79]  (2.15 ns)

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
