{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574863056913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574863057185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 10:57:33 2019 " "Processing started: Wed Nov 27 10:57:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574863057185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863057185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trabalho3 -c trabalho3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off trabalho3 -c trabalho3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863057186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574863073370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574863073370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorwbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadorwbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadorwbits-behavior " "Found design unit 1: comparadorwbits-behavior" {  } { { "comparadorwbits.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/comparadorwbits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170310 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorwbits " "Found entity 1: comparadorwbits" {  } { { "comparadorwbits.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/comparadorwbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863170310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-behavior " "Found design unit 1: subtrator-behavior" {  } { { "subtrator.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/subtrator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170375 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863170375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arch1 " "Found design unit 1: somador-arch1" {  } { { "somador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/somador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170442 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863170442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trabalho3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trabalho3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trabalho3-arch " "Found design unit 1: trabalho3-arch" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170488 ""} { "Info" "ISGN_ENTITY_NAME" "1 trabalho3 " "Found entity 1: trabalho3" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863170488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-structural " "Found design unit 1: demux-structural" {  } { { "demux.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/demux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170517 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/demux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863170517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-structural " "Found design unit 1: pc-structural" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170543 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863170543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadormaisum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadormaisum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadormaisum-behavior1 " "Found design unit 1: somadormaisum-behavior1" {  } { { "somadormaisum.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/somadormaisum.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170576 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadormaisum " "Found entity 1: somadormaisum" {  } { { "somadormaisum.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/somadormaisum.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863170576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-arch_m " "Found design unit 1: memoria-arch_m" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170612 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863170612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trocador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trocador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trocador-arc " "Found design unit 1: trocador-arc" {  } { { "trocador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trocador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170640 ""} { "Info" "ISGN_ENTITY_NAME" "1 trocador " "Found entity 1: trocador" {  } { { "trocador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trocador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863170640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-arch_div " "Found design unit 1: divisor-arch_div" {  } { { "divisor.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/divisor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170665 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863170665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trabalho3blocos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trabalho3blocos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trabalho3blocos " "Found entity 1: trabalho3blocos" {  } { { "trabalho3blocos.bdf" "" { Schematic "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3blocos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863170698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863170698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trabalho3 " "Elaborating entity \"trabalho3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574863171414 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s trabalho3.vhd(15) " "VHDL Signal Declaration warning at trabalho3.vhd(15): used implicit default value for signal \"s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574863171420 "|trabalho3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryout0 trabalho3.vhd(108) " "Verilog HDL or VHDL warning at trabalho3.vhd(108): object \"carryout0\" assigned a value but never read" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574863171421 "|trabalho3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carryin1 trabalho3.vhd(108) " "VHDL Signal Declaration warning at trabalho3.vhd(108): used implicit default value for signal \"carryin1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 108 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574863171421 "|trabalho3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "igual trabalho3.vhd(109) " "Verilog HDL or VHDL warning at trabalho3.vhd(109): object \"igual\" assigned a value but never read" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574863171421 "|trabalho3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "posicaoesp trabalho3.vhd(110) " "Verilog HDL or VHDL warning at trabalho3.vhd(110): object \"posicaoesp\" assigned a value but never read" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574863171421 "|trabalho3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resto trabalho3.vhd(111) " "Verilog HDL or VHDL warning at trabalho3.vhd(111): object \"resto\" assigned a value but never read" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574863171421 "|trabalho3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s6 trabalho3.vhd(112) " "Verilog HDL or VHDL warning at trabalho3.vhd(112): object \"s6\" assigned a value but never read" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574863171421 "|trabalho3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:p1 " "Elaborating entity \"memoria\" for hierarchy \"memoria:p1\"" {  } { { "trabalho3.vhd" "p1" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574863171433 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem memoria.vhd(33) " "VHDL Process Statement warning at memoria.vhd(33): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574863171441 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicao memoria.vhd(33) " "VHDL Process Statement warning at memoria.vhd(33): signal \"posicao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574863171441 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor memoria.vhd(34) " "VHDL Process Statement warning at memoria.vhd(34): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574863171442 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicao memoria.vhd(34) " "VHDL Process Statement warning at memoria.vhd(34): signal \"posicao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574863171442 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem memoria.vhd(40) " "VHDL Process Statement warning at memoria.vhd(40): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574863171442 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicao memoria.vhd(40) " "VHDL Process Statement warning at memoria.vhd(40): signal \"posicao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574863171442 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor_manual memoria.vhd(41) " "VHDL Process Statement warning at memoria.vhd(41): signal \"valor_manual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574863171442 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicao_manual memoria.vhd(41) " "VHDL Process Statement warning at memoria.vhd(41): signal \"posicao_manual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574863171443 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem memoria.vhd(30) " "VHDL Process Statement warning at memoria.vhd(30): inferring latch(es) for signal or variable \"mem\", which holds its previous value in one or more paths through the process" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574863171443 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[9\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171445 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[9\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171445 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[9\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171445 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[9\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171445 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[8\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171449 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[8\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171449 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[8\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171449 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[8\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171450 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[7\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171450 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[7\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171455 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[7\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171455 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[7\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171456 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[6\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171456 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[6\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171456 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[6\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171456 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[6\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171456 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[5\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171457 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[5\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171457 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[5\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171457 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[5\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171458 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[4\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171458 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[4\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171458 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[4\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171458 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[4\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171459 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[3\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171459 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[3\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171459 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[3\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171459 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[3\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171460 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[2\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171460 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[2\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171461 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[2\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171461 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[2\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171461 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[1\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171464 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[1\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171464 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[1\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171469 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[1\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171469 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[0\] memoria.vhd(30) " "Inferred latch for \"mem\[0\]\[0\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171470 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[1\] memoria.vhd(30) " "Inferred latch for \"mem\[0\]\[1\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171470 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[2\] memoria.vhd(30) " "Inferred latch for \"mem\[0\]\[2\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171470 "|trabalho3|memoria:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[3\] memoria.vhd(30) " "Inferred latch for \"mem\[0\]\[3\]\" at memoria.vhd(30)" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171470 "|trabalho3|memoria:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:p2 " "Elaborating entity \"somador\" for hierarchy \"somador:p2\"" {  } { { "trabalho3.vhd" "p2" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574863171480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorwbits comparadorwbits:p3 " "Elaborating entity \"comparadorwbits\" for hierarchy \"comparadorwbits:p3\"" {  } { { "trabalho3.vhd" "p3" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574863171492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadormaisum somadormaisum:p4 " "Elaborating entity \"somadormaisum\" for hierarchy \"somadormaisum:p4\"" {  } { { "trabalho3.vhd" "p4" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574863171506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trocador trocador:p6 " "Elaborating entity \"trocador\" for hierarchy \"trocador:p6\"" {  } { { "trabalho3.vhd" "p6" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574863171520 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "numero2 trocador.vhd(15) " "VHDL Process Statement warning at trocador.vhd(15): inferring latch(es) for signal or variable \"numero2\", which holds its previous value in one or more paths through the process" {  } { { "trocador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trocador.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574863171523 "|trabalho3|trocador:p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero2\[0\] trocador.vhd(15) " "Inferred latch for \"numero2\[0\]\" at trocador.vhd(15)" {  } { { "trocador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trocador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171524 "|trabalho3|trocador:p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero2\[1\] trocador.vhd(15) " "Inferred latch for \"numero2\[1\]\" at trocador.vhd(15)" {  } { { "trocador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trocador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171524 "|trabalho3|trocador:p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero2\[2\] trocador.vhd(15) " "Inferred latch for \"numero2\[2\]\" at trocador.vhd(15)" {  } { { "trocador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trocador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171524 "|trabalho3|trocador:p6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero2\[3\] trocador.vhd(15) " "Inferred latch for \"numero2\[3\]\" at trocador.vhd(15)" {  } { { "trocador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trocador.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171524 "|trabalho3|trocador:p6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:p7 " "Elaborating entity \"demux\" for hierarchy \"demux:p7\"" {  } { { "trabalho3.vhd" "p7" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574863171532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:p8 " "Elaborating entity \"pc\" for hierarchy \"pc:p8\"" {  } { { "trabalho3.vhd" "p8" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574863171595 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicao1 pc.vhd(49) " "VHDL Process Statement warning at pc.vhd(49): signal \"posicao1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574863171635 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicao1 pc.vhd(94) " "VHDL Process Statement warning at pc.vhd(94): signal \"posicao1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574863171635 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicaoesp pc.vhd(99) " "VHDL Process Statement warning at pc.vhd(99): signal \"posicaoesp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574863171635 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_m pc.vhd(25) " "VHDL Process Statement warning at pc.vhd(25): inferring latch(es) for signal or variable \"sel_m\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574863171635 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pe pc.vhd(25) " "VHDL Process Statement warning at pc.vhd(25): inferring latch(es) for signal or variable \"pe\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574863171636 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posicao1 pc.vhd(25) " "VHDL Process Statement warning at pc.vhd(25): inferring latch(es) for signal or variable \"posicao1\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574863171637 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_c pc.vhd(25) " "VHDL Process Statement warning at pc.vhd(25): inferring latch(es) for signal or variable \"sel_c\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574863171637 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posicaoesp pc.vhd(25) " "VHDL Process Statement warning at pc.vhd(25): inferring latch(es) for signal or variable \"posicaoesp\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574863171638 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "troca pc.vhd(25) " "VHDL Process Statement warning at pc.vhd(25): inferring latch(es) for signal or variable \"troca\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574863171638 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s pc.vhd(25) " "VHDL Process Statement warning at pc.vhd(25): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574863171648 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] pc.vhd(25) " "Inferred latch for \"s\[0\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171648 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] pc.vhd(25) " "Inferred latch for \"s\[1\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171718 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] pc.vhd(25) " "Inferred latch for \"s\[2\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171718 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] pc.vhd(25) " "Inferred latch for \"s\[3\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171718 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "troca pc.vhd(25) " "Inferred latch for \"troca\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171726 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[0\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[0\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171727 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[1\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[1\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171727 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[2\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[2\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171727 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[3\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[3\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171727 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[4\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[4\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171727 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[5\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[5\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171728 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[6\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[6\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171728 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[7\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[7\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171737 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[8\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[8\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171738 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[9\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[9\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171738 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[10\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[10\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171742 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[11\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[11\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171742 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[12\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[12\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171750 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[13\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[13\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171750 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[14\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[14\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171750 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[15\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[15\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171751 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[16\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[16\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171751 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[17\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[17\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171751 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[18\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[18\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171753 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[19\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[19\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171753 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[20\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[20\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171766 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[21\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[21\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171766 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[22\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[22\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171766 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[23\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[23\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171776 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[24\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[24\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171776 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[25\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[25\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171776 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[26\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[26\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171791 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[27\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[27\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171791 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[28\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[28\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171824 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[29\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[29\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171825 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[30\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[30\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171825 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicaoesp\[31\] pc.vhd(25) " "Inferred latch for \"posicaoesp\[31\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171847 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_c pc.vhd(25) " "Inferred latch for \"sel_c\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171848 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[0\] pc.vhd(25) " "Inferred latch for \"posicao1\[0\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171856 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[1\] pc.vhd(25) " "Inferred latch for \"posicao1\[1\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171856 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[2\] pc.vhd(25) " "Inferred latch for \"posicao1\[2\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171857 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[3\] pc.vhd(25) " "Inferred latch for \"posicao1\[3\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171860 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[4\] pc.vhd(25) " "Inferred latch for \"posicao1\[4\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171860 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[5\] pc.vhd(25) " "Inferred latch for \"posicao1\[5\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171860 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[6\] pc.vhd(25) " "Inferred latch for \"posicao1\[6\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171867 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[7\] pc.vhd(25) " "Inferred latch for \"posicao1\[7\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171867 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[8\] pc.vhd(25) " "Inferred latch for \"posicao1\[8\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171870 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[9\] pc.vhd(25) " "Inferred latch for \"posicao1\[9\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171870 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[10\] pc.vhd(25) " "Inferred latch for \"posicao1\[10\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171870 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[11\] pc.vhd(25) " "Inferred latch for \"posicao1\[11\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171875 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[12\] pc.vhd(25) " "Inferred latch for \"posicao1\[12\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171876 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[13\] pc.vhd(25) " "Inferred latch for \"posicao1\[13\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171876 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[14\] pc.vhd(25) " "Inferred latch for \"posicao1\[14\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171920 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[15\] pc.vhd(25) " "Inferred latch for \"posicao1\[15\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171920 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[16\] pc.vhd(25) " "Inferred latch for \"posicao1\[16\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171921 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[17\] pc.vhd(25) " "Inferred latch for \"posicao1\[17\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171922 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[18\] pc.vhd(25) " "Inferred latch for \"posicao1\[18\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171922 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[19\] pc.vhd(25) " "Inferred latch for \"posicao1\[19\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171922 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[20\] pc.vhd(25) " "Inferred latch for \"posicao1\[20\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171922 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[21\] pc.vhd(25) " "Inferred latch for \"posicao1\[21\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171922 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[22\] pc.vhd(25) " "Inferred latch for \"posicao1\[22\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171923 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[23\] pc.vhd(25) " "Inferred latch for \"posicao1\[23\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171923 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[24\] pc.vhd(25) " "Inferred latch for \"posicao1\[24\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171925 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[25\] pc.vhd(25) " "Inferred latch for \"posicao1\[25\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171926 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[26\] pc.vhd(25) " "Inferred latch for \"posicao1\[26\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171926 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[27\] pc.vhd(25) " "Inferred latch for \"posicao1\[27\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171928 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[28\] pc.vhd(25) " "Inferred latch for \"posicao1\[28\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171928 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[29\] pc.vhd(25) " "Inferred latch for \"posicao1\[29\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171929 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[30\] pc.vhd(25) " "Inferred latch for \"posicao1\[30\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171929 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[31\] pc.vhd(25) " "Inferred latch for \"posicao1\[31\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171929 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pe\[0\] pc.vhd(25) " "Inferred latch for \"pe\[0\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171929 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pe\[1\] pc.vhd(25) " "Inferred latch for \"pe\[1\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171929 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pe\[2\] pc.vhd(25) " "Inferred latch for \"pe\[2\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171929 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pe\[3\] pc.vhd(25) " "Inferred latch for \"pe\[3\]\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171934 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_m pc.vhd(25) " "Inferred latch for \"sel_m\" at pc.vhd(25)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863171934 "|trabalho3|pc:p7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:p9 " "Elaborating entity \"divisor\" for hierarchy \"divisor:p9\"" {  } { { "trabalho3.vhd" "p9" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574863171943 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "divisor:p9\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"divisor:p9\|Div0\"" {  } { { "divisor.vhd" "Div0" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/divisor.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863174904 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574863174904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divisor:p9\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"divisor:p9\|lpm_divide:Div0\"" {  } { { "divisor.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/divisor.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574863175346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divisor:p9\|lpm_divide:Div0 " "Instantiated megafunction \"divisor:p9\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574863175347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574863175347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574863175347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574863175347 ""}  } { { "divisor.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/divisor.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574863175347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1am " "Found entity 1: lpm_divide_1am" {  } { { "db/lpm_divide_1am.tdf" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/db/lpm_divide_1am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863175711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863175711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863176207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863176207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/db/alt_u_div_kse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574863176492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863176492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[0\]\[0\] " "Latch memoria:p1\|mem\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177331 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[0\]\[1\] " "Latch memoria:p1\|mem\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177331 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[0\]\[2\] " "Latch memoria:p1\|mem\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177332 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[0\]\[3\] " "Latch memoria:p1\|mem\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177332 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[1\]\[0\] " "Latch memoria:p1\|mem\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177333 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[1\]\[1\] " "Latch memoria:p1\|mem\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177333 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[1\]\[2\] " "Latch memoria:p1\|mem\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177333 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[1\]\[3\] " "Latch memoria:p1\|mem\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177334 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[3\]\[0\] " "Latch memoria:p1\|mem\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177334 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[3\]\[1\] " "Latch memoria:p1\|mem\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177335 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[3\]\[2\] " "Latch memoria:p1\|mem\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177335 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[3\]\[3\] " "Latch memoria:p1\|mem\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177335 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[0\] " "Latch pc:p8\|posicao1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[2\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[2\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177336 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[1\] " "Latch pc:p8\|posicao1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[3\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[3\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177336 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[2\] " "Latch pc:p8\|posicao1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[2\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[2\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177336 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[3\] " "Latch pc:p8\|posicao1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177337 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|sel_m " "Latch pc:p8\|sel_m has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[0\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177337 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|pe\[0\] " "Latch pc:p8\|pe\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[0\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177337 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|pe\[1\] " "Latch pc:p8\|pe\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[2\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[2\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177338 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|pe\[2\] " "Latch pc:p8\|pe\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[0\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177338 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|pe\[3\] " "Latch pc:p8\|pe\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[0\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177339 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[2\]\[0\] " "Latch memoria:p1\|mem\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177339 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[4\]\[0\] " "Latch memoria:p1\|mem\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177340 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[5\]\[0\] " "Latch memoria:p1\|mem\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177340 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[6\]\[0\] " "Latch memoria:p1\|mem\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177340 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[7\]\[0\] " "Latch memoria:p1\|mem\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177341 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[9\]\[0\] " "Latch memoria:p1\|mem\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177343 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[8\]\[0\] " "Latch memoria:p1\|mem\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177343 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[2\]\[1\] " "Latch memoria:p1\|mem\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177344 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[4\]\[1\] " "Latch memoria:p1\|mem\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177344 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[5\]\[1\] " "Latch memoria:p1\|mem\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177344 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[6\]\[1\] " "Latch memoria:p1\|mem\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177345 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[7\]\[1\] " "Latch memoria:p1\|mem\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177346 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[9\]\[1\] " "Latch memoria:p1\|mem\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177346 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[8\]\[1\] " "Latch memoria:p1\|mem\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177347 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[2\]\[2\] " "Latch memoria:p1\|mem\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177348 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[4\]\[2\] " "Latch memoria:p1\|mem\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177348 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[5\]\[2\] " "Latch memoria:p1\|mem\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177349 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[6\]\[2\] " "Latch memoria:p1\|mem\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177350 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[7\]\[2\] " "Latch memoria:p1\|mem\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177350 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[9\]\[2\] " "Latch memoria:p1\|mem\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177351 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[8\]\[2\] " "Latch memoria:p1\|mem\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177352 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[2\]\[3\] " "Latch memoria:p1\|mem\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177352 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[4\]\[3\] " "Latch memoria:p1\|mem\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177353 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[5\]\[3\] " "Latch memoria:p1\|mem\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177354 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[6\]\[3\] " "Latch memoria:p1\|mem\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177354 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[7\]\[3\] " "Latch memoria:p1\|mem\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177355 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[9\]\[3\] " "Latch memoria:p1\|mem\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177356 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria:p1\|mem\[8\]\[3\] " "Latch memoria:p1\|mem\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel_manual " "Ports D and ENA on the latch are fed by the same signal sel_manual" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177357 ""}  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[4\] " "Latch pc:p8\|posicao1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177357 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[5\] " "Latch pc:p8\|posicao1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177357 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[6\] " "Latch pc:p8\|posicao1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177358 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[7\] " "Latch pc:p8\|posicao1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177358 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[8\] " "Latch pc:p8\|posicao1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177359 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[9\] " "Latch pc:p8\|posicao1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177359 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[10\] " "Latch pc:p8\|posicao1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177360 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[11\] " "Latch pc:p8\|posicao1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177360 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[12\] " "Latch pc:p8\|posicao1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177360 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[13\] " "Latch pc:p8\|posicao1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177361 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[14\] " "Latch pc:p8\|posicao1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177361 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[15\] " "Latch pc:p8\|posicao1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177362 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[16\] " "Latch pc:p8\|posicao1\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177363 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[17\] " "Latch pc:p8\|posicao1\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177364 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[18\] " "Latch pc:p8\|posicao1\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177364 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[19\] " "Latch pc:p8\|posicao1\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177365 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[20\] " "Latch pc:p8\|posicao1\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177365 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[21\] " "Latch pc:p8\|posicao1\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177366 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[22\] " "Latch pc:p8\|posicao1\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177366 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[23\] " "Latch pc:p8\|posicao1\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177367 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[24\] " "Latch pc:p8\|posicao1\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177367 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[25\] " "Latch pc:p8\|posicao1\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177368 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[26\] " "Latch pc:p8\|posicao1\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177369 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[27\] " "Latch pc:p8\|posicao1\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177370 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[28\] " "Latch pc:p8\|posicao1\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177370 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[29\] " "Latch pc:p8\|posicao1\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177371 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[30\] " "Latch pc:p8\|posicao1\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177371 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177371 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|posicao1\[31\] " "Latch pc:p8\|posicao1\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177372 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:p8\|troca " "Latch pc:p8\|troca has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p8\|pe\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p8\|pe\[1\]" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574863177373 ""}  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574863177373 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s\[0\] GND " "Pin \"s\[0\]\" is stuck at GND" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574863178181 "|trabalho3|s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[1\] GND " "Pin \"s\[1\]\" is stuck at GND" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574863178181 "|trabalho3|s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[2\] GND " "Pin \"s\[2\]\" is stuck at GND" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574863178181 "|trabalho3|s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[3\] GND " "Pin \"s\[3\]\" is stuck at GND" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574863178181 "|trabalho3|s[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574863178181 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574863178635 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574863180375 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574863180375 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "36 " "Design contains 36 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controle\[0\] " "No output dependent on input pin \"controle\[0\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|controle[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controle\[1\] " "No output dependent on input pin \"controle\[1\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|controle[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controle\[2\] " "No output dependent on input pin \"controle\[2\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|controle[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controle\[3\] " "No output dependent on input pin \"controle\[3\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|controle[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[0\] " "No output dependent on input pin \"sel\[0\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|sel[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[1\] " "No output dependent on input pin \"sel\[1\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|sel[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[2\] " "No output dependent on input pin \"sel\[2\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|sel[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[3\] " "No output dependent on input pin \"sel\[3\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|sel[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[4\] " "No output dependent on input pin \"posicao_manual\[4\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[5\] " "No output dependent on input pin \"posicao_manual\[5\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[6\] " "No output dependent on input pin \"posicao_manual\[6\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[7\] " "No output dependent on input pin \"posicao_manual\[7\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[8\] " "No output dependent on input pin \"posicao_manual\[8\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[9\] " "No output dependent on input pin \"posicao_manual\[9\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[10\] " "No output dependent on input pin \"posicao_manual\[10\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[11\] " "No output dependent on input pin \"posicao_manual\[11\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[12\] " "No output dependent on input pin \"posicao_manual\[12\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[13\] " "No output dependent on input pin \"posicao_manual\[13\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[14\] " "No output dependent on input pin \"posicao_manual\[14\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[15\] " "No output dependent on input pin \"posicao_manual\[15\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[16\] " "No output dependent on input pin \"posicao_manual\[16\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[17\] " "No output dependent on input pin \"posicao_manual\[17\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[18\] " "No output dependent on input pin \"posicao_manual\[18\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[19\] " "No output dependent on input pin \"posicao_manual\[19\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[20\] " "No output dependent on input pin \"posicao_manual\[20\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[21\] " "No output dependent on input pin \"posicao_manual\[21\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[22\] " "No output dependent on input pin \"posicao_manual\[22\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[23\] " "No output dependent on input pin \"posicao_manual\[23\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[24\] " "No output dependent on input pin \"posicao_manual\[24\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[25\] " "No output dependent on input pin \"posicao_manual\[25\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[26\] " "No output dependent on input pin \"posicao_manual\[26\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[27\] " "No output dependent on input pin \"posicao_manual\[27\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[28\] " "No output dependent on input pin \"posicao_manual\[28\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[29\] " "No output dependent on input pin \"posicao_manual\[29\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[30\] " "No output dependent on input pin \"posicao_manual\[30\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posicao_manual\[31\] " "No output dependent on input pin \"posicao_manual\[31\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863180815 "|trabalho3|posicao_manual[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574863180815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "353 " "Implemented 353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574863180838 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574863180838 ""} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Implemented 292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574863180838 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574863180838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 226 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 226 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574863180955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 10:59:40 2019 " "Processing ended: Wed Nov 27 10:59:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574863180955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:07 " "Elapsed time: 00:02:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574863180955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574863180955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574863180955 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574863187281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574863187383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 10:59:44 2019 " "Processing started: Wed Nov 27 10:59:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574863187383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574863187383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off trabalho3 -c trabalho3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off trabalho3 -c trabalho3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574863187384 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574863188827 ""}
{ "Info" "0" "" "Project  = trabalho3" {  } {  } 0 0 "Project  = trabalho3" 0 0 "Fitter" 0 0 1574863188830 ""}
{ "Info" "0" "" "Revision = trabalho3" {  } {  } 0 0 "Revision = trabalho3" 0 0 "Fitter" 0 0 1574863188830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574863189853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574863189855 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trabalho3 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"trabalho3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574863189961 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1574863190807 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1574863190807 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574863193812 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574863193985 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574863196171 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "61 61 " "No exact pin location assignment(s) for 61 pins of 61 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1574863200202 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1574863269084 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:04 " "Fitter periphery placement operations ending: elapsed time is 00:00:04" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574863273509 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574863273819 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574863273832 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574863273835 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574863273837 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574863273839 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574863273840 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574863273840 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574863273842 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574863273842 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:19 " "Fitter preparation operations ending: elapsed time is 00:01:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574863274213 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "114 " "The Timing Analyzer is analyzing 114 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1574863333287 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "trabalho3.sdc " "Synopsys Design Constraints File file not found: 'trabalho3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574863333320 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574863333339 ""}
{ "Warning" "WSTA_SCC_LOOP" "121 " "Found combinational loop of 121 nodes" { { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~1\|cin " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~1\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[0\]~5\|dataa " "Node \"p7\|s\[0\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[0\]~5\|combout " "Node \"p7\|s\[0\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[0\]~29\|datab " "Node \"p7\|s\[0\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[0\]~29\|combout " "Node \"p7\|s\[0\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~18\|datad " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~18\|cout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|cin " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|cout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|cin " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|cout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|cin " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|cout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[2\]~14\|dataa " "Node \"p7\|s\[2\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[2\]~14\|combout " "Node \"p7\|s\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[2\]~17\|datae " "Node \"p7\|s\[2\]~17\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[2\]~17\|combout " "Node \"p7\|s\[2\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[4\]~3\|dataa " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[4\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[4\]~3\|combout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[4\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|datad " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p3\|LessThan1~0\|dataa " "Node \"p3\|LessThan1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p3\|LessThan1~0\|combout " "Node \"p3\|LessThan1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[2\]~14\|dataf " "Node \"p7\|s\[2\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|cout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|cin " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|cout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]~1\|cin " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]~1\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|selnose\[10\]\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|selnose\[10\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|selnose\[10\]\|combout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|selnose\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|dataa " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[1\]~13\|datad " "Node \"p7\|s\[1\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[1\]~13\|combout " "Node \"p7\|s\[1\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|datad " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[2\]~14\|datad " "Node \"p7\|s\[2\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p3\|LessThan1~1\|dataa " "Node \"p3\|LessThan1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p3\|LessThan1~1\|combout " "Node \"p3\|LessThan1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[1\]~12\|dataf " "Node \"p7\|s\[1\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[1\]~12\|combout " "Node \"p7\|s\[1\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[1\]~13\|datae " "Node \"p7\|s\[1\]~13\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]~13\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]~13\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]~13\|shareout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]~13\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|sharein " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~24\|datac " "Node \"p7\|s\[3\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~24\|combout " "Node \"p7\|s\[3\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~28\|datad " "Node \"p7\|s\[3\]~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~28\|combout " "Node \"p7\|s\[3\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~0\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~0\|combout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|dataa " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|shareout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]~1\|sharein " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]~1\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|cout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1\|cin " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~0\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~2\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~2\|combout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|datad " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[4\]~3\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[4\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[2\]~17\|datad " "Node \"p7\|s\[2\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|selnose\[5\]\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|selnose\[5\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|selnose\[5\]\|combout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|selnose\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|shareout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|sharein " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|shareout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1\|sharein " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[0\]~1\|dataa " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[0\]~1\|combout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~2\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5\|datad " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|dataa " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[0\]~1\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5\|shareout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[1\]~1\|sharein " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[1\]~1\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[1\]~1\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[1\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[0\]~1\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|selnose\[0\]\|dataa " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|selnose\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|selnose\[0\]\|combout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|selnose\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~18\|datad " "Node \"p7\|s\[3\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~18\|combout " "Node \"p7\|s\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~28\|datab " "Node \"p7\|s\[3\]~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~19\|datac " "Node \"p7\|s\[3\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~19\|combout " "Node \"p7\|s\[3\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~20\|datae " "Node \"p7\|s\[3\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~20\|combout " "Node \"p7\|s\[3\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~28\|datac " "Node \"p7\|s\[3\]~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~22\|datac " "Node \"p7\|s\[3\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~22\|combout " "Node \"p7\|s\[3\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~24\|datae " "Node \"p7\|s\[3\]~24\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~23\|datac " "Node \"p7\|s\[3\]~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~23\|combout " "Node \"p7\|s\[3\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~24\|dataf " "Node \"p7\|s\[3\]~24\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[0\]~9\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[0\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[0\]~9\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[0\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[4\]~3\|datad " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[4\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|dataa " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[0\]~9\|shareout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[0\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|sharein " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~19\|datab " "Node \"p7\|s\[3\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~22\|datab " "Node \"p7\|s\[3\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~23\|datab " "Node \"p7\|s\[3\]~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~24\|dataa " "Node \"p7\|s\[3\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863333361 ""}  } { { "demux.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/demux.vhd" 10 -1 0 } } { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/db/alt_u_div_kse.tdf" 62 10 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } } { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/db/alt_u_div_kse.tdf" 40 22 0 } } { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/db/alt_u_div_kse.tdf" 59 9 0 } } { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/db/alt_u_div_kse.tdf" 35 22 0 } } { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/db/alt_u_div_kse.tdf" 30 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1574863333361 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "121 " "Design contains combinational loop of 121 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1574863333405 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "pc:p8\|pe\[0\] pc:p8\|pe\[0\] " "Clock target pc:p8\|pe\[0\] of clock pc:p8\|pe\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1574863333418 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p7\|s\[0\]~10  from: datac  to: combout " "Cell: p7\|s\[0\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[0\]~29\|datad  to: p3\|LessThan1~1\|combout " "From: p7\|s\[0\]~29\|datad  to: p3\|LessThan1~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[0\]~5\|datab  to: p3\|LessThan1~1\|combout " "From: p7\|s\[0\]~5\|datab  to: p3\|LessThan1~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~12\|datac  to: p3\|LessThan1~1\|combout " "From: p7\|s\[1\]~12\|datac  to: p3\|LessThan1~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~12\|datad  to: p3\|LessThan1~1\|combout " "From: p7\|s\[1\]~12\|datad  to: p3\|LessThan1~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~13\|dataa  to: p3\|LessThan1~1\|combout " "From: p7\|s\[1\]~13\|dataa  to: p3\|LessThan1~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~13\|datab  to: p3\|LessThan1~1\|combout " "From: p7\|s\[1\]~13\|datab  to: p3\|LessThan1~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p7\|s\[1\]~6  from: datad  to: combout " "Cell: p7\|s\[1\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[2\]~14\|datab  to: p3\|LessThan1~1\|combout " "From: p7\|s\[2\]~14\|datab  to: p3\|LessThan1~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[2\]~17\|datab  to: p3\|LessThan1~1\|combout " "From: p7\|s\[2\]~17\|datab  to: p3\|LessThan1~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[2\]~17\|dataf  to: p3\|LessThan1~1\|combout " "From: p7\|s\[2\]~17\|dataf  to: p3\|LessThan1~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~18\|datab  to: p3\|LessThan1~1\|combout " "From: p7\|s\[3\]~18\|datab  to: p3\|LessThan1~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~24\|datab  to: p3\|LessThan1~1\|combout " "From: p7\|s\[3\]~24\|datab  to: p3\|LessThan1~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~28\|datae  to: p3\|LessThan1~1\|combout " "From: p7\|s\[3\]~28\|datae  to: p3\|LessThan1~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~28\|dataf  to: p3\|LessThan1~1\|combout " "From: p7\|s\[3\]~28\|dataf  to: p3\|LessThan1~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux3~0  from: datac  to: combout " "Cell: p8\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux71~0  from: dataa  to: combout " "Cell: p8\|Mux71~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux71~3  from: datac  to: combout " "Cell: p8\|Mux71~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux78~0  from: datac  to: combout " "Cell: p8\|Mux78~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863333420 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1574863333420 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574863333431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1574863333433 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574863333482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574863333550 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1574863334267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:52 " "Fitter placement preparation operations ending: elapsed time is 00:00:52" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574863386017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574863426013 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574863439460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574863439460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574863452529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574863512022 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574863512022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574863617255 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574863617255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:01 " "Fitter routing operations ending: elapsed time is 00:02:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574863617261 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.62 " "Total time spent on timing analysis during the Fitter is 6.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574863634925 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574863635685 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574863642083 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574863642083 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574863650507 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:42 " "Fitter post-fit operations ending: elapsed time is 00:00:42" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574863677493 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.fit.smsg " "Generated suppressed messages file C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574863680492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 130 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6386 " "Peak virtual memory: 6386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574863683582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 11:08:03 2019 " "Processing ended: Wed Nov 27 11:08:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574863683582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:19 " "Elapsed time: 00:08:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574863683582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:19 " "Total CPU time (on all processors): 00:06:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574863683582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574863683582 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574863693820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574863693833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 11:08:13 2019 " "Processing started: Wed Nov 27 11:08:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574863693833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574863693833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off trabalho3 -c trabalho3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off trabalho3 -c trabalho3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574863693834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1574863696612 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574863739824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574863742812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 11:09:02 2019 " "Processing ended: Wed Nov 27 11:09:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574863742812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574863742812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574863742812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574863742812 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574863744924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574863751695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574863751708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 11:09:10 2019 " "Processing started: Wed Nov 27 11:09:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574863751708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574863751708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta trabalho3 -c trabalho3 " "Command: quartus_sta trabalho3 -c trabalho3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574863751708 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574863752462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574863755677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574863755678 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1574863755786 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1574863755786 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "114 " "The Timing Analyzer is analyzing 114 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1574863757419 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "trabalho3.sdc " "Synopsys Design Constraints File file not found: 'trabalho3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574863757815 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574863757817 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pc:p8\|troca pc:p8\|troca " "create_clock -period 1.000 -name pc:p8\|troca pc:p8\|troca" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574863757826 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pc:p8\|pe\[0\] pc:p8\|pe\[0\] " "create_clock -period 1.000 -name pc:p8\|pe\[0\] pc:p8\|pe\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574863757826 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name posicao_manual\[0\] posicao_manual\[0\] " "create_clock -period 1.000 -name posicao_manual\[0\] posicao_manual\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574863757826 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574863757826 ""}
{ "Warning" "WSTA_SCC_LOOP" "121 " "Found combinational loop of 121 nodes" { { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~1\|cin " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~1\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[0\]~5\|datad " "Node \"p7\|s\[0\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[0\]~5\|combout " "Node \"p7\|s\[0\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[2\]~14\|dataa " "Node \"p7\|s\[2\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[2\]~14\|combout " "Node \"p7\|s\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[2\]~17\|dataa " "Node \"p7\|s\[2\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[2\]~17\|combout " "Node \"p7\|s\[2\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[4\]~3\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[4\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[4\]~3\|combout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[4\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|dataf " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|cout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|cin " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|cout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|cout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|cin " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|cout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]~1\|cin " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]~1\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|cout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|cin " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|selnose\[10\]\|datae " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|selnose\[10\]\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|selnose\[10\]\|combout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|selnose\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[1\]~13\|dataa " "Node \"p7\|s\[1\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[1\]~13\|combout " "Node \"p7\|s\[1\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|dataf " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]~13\|datad " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]~13\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]~13\|shareout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]~13\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|sharein " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p3\|LessThan1~1\|datac " "Node \"p3\|LessThan1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p3\|LessThan1~1\|combout " "Node \"p3\|LessThan1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[1\]~12\|dataa " "Node \"p7\|s\[1\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[1\]~12\|combout " "Node \"p7\|s\[1\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[1\]~13\|datab " "Node \"p7\|s\[1\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[2\]~14\|datad " "Node \"p7\|s\[2\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~24\|datab " "Node \"p7\|s\[3\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~24\|combout " "Node \"p7\|s\[3\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~28\|datab " "Node \"p7\|s\[3\]~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~28\|combout " "Node \"p7\|s\[3\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[0\]~1\|dataa " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[0\]~1\|combout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|dataa " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|shareout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]~1\|sharein " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]~1\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~2\|dataf " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~2\|combout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|dataf " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~0\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~0\|combout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|datad " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|cout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1\|cin " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[4\]~3\|dataa " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[4\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~0\|dataf " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~2\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[5\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|selnose\[5\]\|dataf " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|selnose\[5\]\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|selnose\[5\]\|combout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|selnose\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|dataa " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|shareout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|sharein " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[2\]~17\|datac " "Node \"p7\|s\[2\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|shareout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1\|sharein " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~22\|datab " "Node \"p7\|s\[3\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~22\|combout " "Node \"p7\|s\[3\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~24\|dataa " "Node \"p7\|s\[3\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~23\|dataa " "Node \"p7\|s\[3\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~23\|combout " "Node \"p7\|s\[3\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~24\|datad " "Node \"p7\|s\[3\]~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~19\|dataa " "Node \"p7\|s\[3\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~19\|combout " "Node \"p7\|s\[3\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~20\|dataa " "Node \"p7\|s\[3\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~20\|combout " "Node \"p7\|s\[3\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~28\|datac " "Node \"p7\|s\[3\]~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[0\]~1\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|dataa " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5\|shareout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[1\]~1\|sharein " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[1\]~1\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[1\]~1\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[1\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[0\]~1\|datab " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|selnose\[0\]\|dataf " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|selnose\[0\]\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|selnose\[0\]\|combout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|selnose\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~18\|datab " "Node \"p7\|s\[3\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~18\|combout " "Node \"p7\|s\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~28\|dataa " "Node \"p7\|s\[3\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[0\]~9\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[0\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[0\]~9\|sumout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[0\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[4\]~3\|dataf " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|StageOut\[4\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|datac " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[0\]~9\|shareout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[0\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|sharein " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~22\|dataa " "Node \"p7\|s\[3\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~23\|datab " "Node \"p7\|s\[3\]~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~19\|datac " "Node \"p7\|s\[3\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p3\|LessThan1~0\|datab " "Node \"p3\|LessThan1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p3\|LessThan1~0\|combout " "Node \"p3\|LessThan1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[2\]~14\|datab " "Node \"p7\|s\[2\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[0\]~29\|datad " "Node \"p7\|s\[0\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[0\]~29\|combout " "Node \"p7\|s\[0\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~18\|dataa " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~18\|cout " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|cin " "Node \"p9\|Div0\|auto_generated\|divider\|divider\|op_4~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""} { "Warning" "WSTA_SCC_NODE" "p7\|s\[3\]~24\|datac " "Node \"p7\|s\[3\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574863757850 ""}  } { { "demux.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/demux.vhd" 10 -1 0 } } { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/db/alt_u_div_kse.tdf" 62 10 0 } } { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/db/alt_u_div_kse.tdf" 40 22 0 } } { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/db/alt_u_div_kse.tdf" 59 9 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } } { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/db/alt_u_div_kse.tdf" 35 22 0 } } { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/db/alt_u_div_kse.tdf" 30 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1574863757850 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "121 " "Design contains combinational loop of 121 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1574863757861 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "pc:p8\|pe\[0\] pc:p8\|pe\[0\] " "Clock target pc:p8\|pe\[0\] of clock pc:p8\|pe\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1574863757867 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p7\|s\[0\]~10  from: dataf  to: combout " "Cell: p7\|s\[0\]~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[0\]~29\|dataa  to: p3\|LessThan1~0\|combout " "From: p7\|s\[0\]~29\|dataa  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[0\]~5\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[0\]~5\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~12\|datad  to: p3\|LessThan1~0\|combout " "From: p7\|s\[1\]~12\|datad  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~12\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[1\]~12\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~13\|datac  to: p3\|LessThan1~0\|combout " "From: p7\|s\[1\]~13\|datac  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~13\|datad  to: p3\|LessThan1~0\|combout " "From: p7\|s\[1\]~13\|datad  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p7\|s\[1\]~6  from: datac  to: combout " "Cell: p7\|s\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[2\]~14\|datac  to: p3\|LessThan1~0\|combout " "From: p7\|s\[2\]~14\|datac  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[2\]~17\|datae  to: p3\|LessThan1~0\|combout " "From: p7\|s\[2\]~17\|datae  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[2\]~17\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[2\]~17\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~18\|datac  to: p3\|LessThan1~0\|combout " "From: p7\|s\[3\]~18\|datac  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~24\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[3\]~24\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~28\|datae  to: p3\|LessThan1~0\|combout " "From: p7\|s\[3\]~28\|datae  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~28\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[3\]~28\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux3~0  from: datad  to: combout " "Cell: p8\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux71~0  from: dataa  to: combout " "Cell: p8\|Mux71~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux71~3  from: datad  to: combout " "Cell: p8\|Mux71~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux78~0  from: datae  to: combout " "Cell: p8\|Mux78~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863757869 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574863757869 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1574863757888 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574863757889 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574863758025 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574863758301 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574863758674 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574863758674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.854 " "Worst-case setup slack is -29.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863758684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863758684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.854           -1032.788 posicao_manual\[0\]  " "  -29.854           -1032.788 posicao_manual\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863758684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.560             -82.071 pc:p8\|troca  " "  -24.560             -82.071 pc:p8\|troca " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863758684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.499           -1079.214 pc:p8\|pe\[0\]  " "  -21.499           -1079.214 pc:p8\|pe\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863758684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574863758684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.022 " "Worst-case hold slack is -4.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863758797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863758797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.022            -112.231 pc:p8\|pe\[0\]  " "   -4.022            -112.231 pc:p8\|pe\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863758797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.514               0.000 posicao_manual\[0\]  " "    1.514               0.000 posicao_manual\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863758797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.713               0.000 pc:p8\|troca  " "    1.713               0.000 pc:p8\|troca " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863758797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574863758797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574863758857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574863758864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -11.994 " "Worst-case minimum pulse width slack is -11.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863758886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863758886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.994           -3153.680 pc:p8\|pe\[0\]  " "  -11.994           -3153.680 pc:p8\|pe\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863758886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 posicao_manual\[0\]  " "    0.085               0.000 posicao_manual\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863758886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 pc:p8\|troca  " "    0.222               0.000 pc:p8\|troca " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863758886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574863758886 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574863759079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574863759544 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574863766576 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "pc:p8\|pe\[0\] pc:p8\|pe\[0\] " "Clock target pc:p8\|pe\[0\] of clock pc:p8\|pe\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1574863766903 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p7\|s\[0\]~10  from: dataf  to: combout " "Cell: p7\|s\[0\]~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[0\]~29\|dataa  to: p3\|LessThan1~0\|combout " "From: p7\|s\[0\]~29\|dataa  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[0\]~5\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[0\]~5\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~12\|datad  to: p3\|LessThan1~0\|combout " "From: p7\|s\[1\]~12\|datad  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~12\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[1\]~12\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~13\|datac  to: p3\|LessThan1~0\|combout " "From: p7\|s\[1\]~13\|datac  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~13\|datad  to: p3\|LessThan1~0\|combout " "From: p7\|s\[1\]~13\|datad  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p7\|s\[1\]~6  from: datac  to: combout " "Cell: p7\|s\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[2\]~14\|datac  to: p3\|LessThan1~0\|combout " "From: p7\|s\[2\]~14\|datac  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[2\]~17\|datae  to: p3\|LessThan1~0\|combout " "From: p7\|s\[2\]~17\|datae  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[2\]~17\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[2\]~17\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~18\|datac  to: p3\|LessThan1~0\|combout " "From: p7\|s\[3\]~18\|datac  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~24\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[3\]~24\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~28\|datae  to: p3\|LessThan1~0\|combout " "From: p7\|s\[3\]~28\|datae  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~28\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[3\]~28\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux3~0  from: datad  to: combout " "Cell: p8\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux71~0  from: dataa  to: combout " "Cell: p8\|Mux71~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux71~3  from: datad  to: combout " "Cell: p8\|Mux71~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux78~0  from: datae  to: combout " "Cell: p8\|Mux78~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863766904 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574863766904 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574863766905 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574863766968 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574863766968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.720 " "Worst-case setup slack is -29.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863767020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863767020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.720           -1027.189 posicao_manual\[0\]  " "  -29.720           -1027.189 posicao_manual\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863767020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.652             -81.907 pc:p8\|troca  " "  -24.652             -81.907 pc:p8\|troca " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863767020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.881           -1057.291 pc:p8\|pe\[0\]  " "  -20.881           -1057.291 pc:p8\|pe\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863767020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574863767020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.614 " "Worst-case hold slack is -4.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863767083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863767083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.614            -127.892 pc:p8\|pe\[0\]  " "   -4.614            -127.892 pc:p8\|pe\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863767083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.210               0.000 posicao_manual\[0\]  " "    1.210               0.000 posicao_manual\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863767083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.703               0.000 pc:p8\|troca  " "    1.703               0.000 pc:p8\|troca " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863767083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574863767083 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574863767088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574863767094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -12.330 " "Worst-case minimum pulse width slack is -12.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863767099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863767099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.330           -3170.828 pc:p8\|pe\[0\]  " "  -12.330           -3170.828 pc:p8\|pe\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863767099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 posicao_manual\[0\]  " "    0.030               0.000 posicao_manual\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863767099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 pc:p8\|troca  " "    0.247               0.000 pc:p8\|troca " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863767099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574863767099 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574863767135 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574863768168 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574863774704 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "pc:p8\|pe\[0\] pc:p8\|pe\[0\] " "Clock target pc:p8\|pe\[0\] of clock pc:p8\|pe\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1574863774968 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p7\|s\[0\]~10  from: dataf  to: combout " "Cell: p7\|s\[0\]~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[0\]~29\|dataa  to: p3\|LessThan1~0\|combout " "From: p7\|s\[0\]~29\|dataa  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[0\]~5\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[0\]~5\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~12\|datad  to: p3\|LessThan1~0\|combout " "From: p7\|s\[1\]~12\|datad  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~12\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[1\]~12\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~13\|datac  to: p3\|LessThan1~0\|combout " "From: p7\|s\[1\]~13\|datac  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~13\|datad  to: p3\|LessThan1~0\|combout " "From: p7\|s\[1\]~13\|datad  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p7\|s\[1\]~6  from: datac  to: combout " "Cell: p7\|s\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[2\]~14\|datac  to: p3\|LessThan1~0\|combout " "From: p7\|s\[2\]~14\|datac  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[2\]~17\|datae  to: p3\|LessThan1~0\|combout " "From: p7\|s\[2\]~17\|datae  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[2\]~17\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[2\]~17\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~18\|datac  to: p3\|LessThan1~0\|combout " "From: p7\|s\[3\]~18\|datac  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~24\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[3\]~24\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~28\|datae  to: p3\|LessThan1~0\|combout " "From: p7\|s\[3\]~28\|datae  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~28\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[3\]~28\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux3~0  from: datad  to: combout " "Cell: p8\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux71~0  from: dataa  to: combout " "Cell: p8\|Mux71~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux71~3  from: datad  to: combout " "Cell: p8\|Mux71~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux78~0  from: datae  to: combout " "Cell: p8\|Mux78~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863774969 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574863774969 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574863774970 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574863774979 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574863774979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.630 " "Worst-case setup slack is -13.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863774984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863774984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.630            -483.562 posicao_manual\[0\]  " "  -13.630            -483.562 posicao_manual\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863774984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.466            -528.964 pc:p8\|pe\[0\]  " "  -11.466            -528.964 pc:p8\|pe\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863774984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.530             -35.142 pc:p8\|troca  " "  -10.530             -35.142 pc:p8\|troca " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863774984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574863774984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.825 " "Worst-case hold slack is -1.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.825             -43.354 pc:p8\|pe\[0\]  " "   -1.825             -43.354 pc:p8\|pe\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 pc:p8\|troca  " "    0.652               0.000 pc:p8\|troca " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 posicao_manual\[0\]  " "    0.819               0.000 posicao_manual\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574863775019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574863775026 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574863775032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.208 " "Worst-case minimum pulse width slack is -5.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.208           -1300.472 pc:p8\|pe\[0\]  " "   -5.208           -1300.472 pc:p8\|pe\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -4.879 posicao_manual\[0\]  " "   -0.301              -4.879 posicao_manual\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 pc:p8\|troca  " "    0.336               0.000 pc:p8\|troca " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574863775064 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574863775132 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "pc:p8\|pe\[0\] pc:p8\|pe\[0\] " "Clock target pc:p8\|pe\[0\] of clock pc:p8\|pe\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1574863775565 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p7\|s\[0\]~10  from: dataf  to: combout " "Cell: p7\|s\[0\]~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[0\]~29\|dataa  to: p3\|LessThan1~0\|combout " "From: p7\|s\[0\]~29\|dataa  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[0\]~5\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[0\]~5\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~12\|datad  to: p3\|LessThan1~0\|combout " "From: p7\|s\[1\]~12\|datad  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~12\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[1\]~12\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~13\|datac  to: p3\|LessThan1~0\|combout " "From: p7\|s\[1\]~13\|datac  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[1\]~13\|datad  to: p3\|LessThan1~0\|combout " "From: p7\|s\[1\]~13\|datad  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p7\|s\[1\]~6  from: datac  to: combout " "Cell: p7\|s\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[2\]~14\|datac  to: p3\|LessThan1~0\|combout " "From: p7\|s\[2\]~14\|datac  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[2\]~17\|datae  to: p3\|LessThan1~0\|combout " "From: p7\|s\[2\]~17\|datae  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[2\]~17\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[2\]~17\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~18\|datac  to: p3\|LessThan1~0\|combout " "From: p7\|s\[3\]~18\|datac  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~24\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[3\]~24\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~28\|datae  to: p3\|LessThan1~0\|combout " "From: p7\|s\[3\]~28\|datae  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: p7\|s\[3\]~28\|dataf  to: p3\|LessThan1~0\|combout " "From: p7\|s\[3\]~28\|dataf  to: p3\|LessThan1~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux3~0  from: datad  to: combout " "Cell: p8\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux71~0  from: dataa  to: combout " "Cell: p8\|Mux71~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux71~3  from: datad  to: combout " "Cell: p8\|Mux71~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: p8\|Mux78~0  from: datae  to: combout " "Cell: p8\|Mux78~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574863775566 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574863775566 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574863775568 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574863775582 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574863775582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.017 " "Worst-case setup slack is -12.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.017            -425.192 posicao_manual\[0\]  " "  -12.017            -425.192 posicao_manual\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.848            -461.769 pc:p8\|pe\[0\]  " "   -9.848            -461.769 pc:p8\|pe\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.482             -31.538 pc:p8\|troca  " "   -9.482             -31.538 pc:p8\|troca " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574863775588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.728 " "Worst-case hold slack is -1.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.728             -40.673 pc:p8\|pe\[0\]  " "   -1.728             -40.673 pc:p8\|pe\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617               0.000 pc:p8\|troca  " "    0.617               0.000 pc:p8\|troca " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 posicao_manual\[0\]  " "    0.667               0.000 posicao_manual\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574863775641 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574863775672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574863775719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.660 " "Worst-case minimum pulse width slack is -4.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.660           -1158.785 pc:p8\|pe\[0\]  " "   -4.660           -1158.785 pc:p8\|pe\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.232              -3.862 posicao_manual\[0\]  " "   -0.232              -3.862 posicao_manual\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 pc:p8\|troca  " "    0.374               0.000 pc:p8\|troca " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574863775726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574863775726 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574863779945 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574863779948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 134 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5160 " "Peak virtual memory: 5160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574863780342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 11:09:40 2019 " "Processing ended: Wed Nov 27 11:09:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574863780342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574863780342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574863780342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574863780342 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 491 s " "Quartus Prime Full Compilation was successful. 0 errors, 491 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574863781441 ""}
