{"vcs1":{"timestamp_begin":1729353346.954736616, "rt":2.06, "ut":0.29, "st":0.24}}
{"vcselab":{"timestamp_begin":1729353349.107558694, "rt":1.36, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1729353350.541620667, "rt":0.37, "ut":0.20, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729353346.272751219}
{"VCS_COMP_START_TIME": 1729353346.272751219}
{"VCS_COMP_END_TIME": 1729353354.279252801}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330124}}
{"stitch_vcselab": {"peak_mem": 215124}}
