Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:12:14 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a/post_route_timing.rpt
| Design       : SizedFIFO_a
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
D_IN[0]                        fifo_1/ram1/ram_reg_0/DIADI[0] inf           
D_IN[10]                       fifo_1/ram1/ram_reg_0/DIADI[10]
                                                              inf           
D_IN[11]                       fifo_1/ram1/ram_reg_0/DIADI[11]
                                                              inf           
D_IN[12]                       fifo_1/ram1/ram_reg_0/DIADI[12]
                                                              inf           
D_IN[13]                       fifo_1/ram1/ram_reg_0/DIADI[13]
                                                              inf           
D_IN[14]                       fifo_1/ram1/ram_reg_0/DIADI[14]
                                                              inf           
D_IN[15]                       fifo_1/ram1/ram_reg_0/DIADI[15]
                                                              inf           
D_IN[16]                       fifo_1/ram1/ram_reg_0/DIADI[16]
                                                              inf           
D_IN[17]                       fifo_1/ram1/ram_reg_0/DIADI[17]
                                                              inf           
D_IN[18]                       fifo_1/ram1/ram_reg_0/DIADI[18]
                                                              inf           
D_IN[19]                       fifo_1/ram1/ram_reg_0/DIADI[19]
                                                              inf           
D_IN[1]                        fifo_1/ram1/ram_reg_0/DIADI[1] inf           
D_IN[20]                       fifo_1/ram1/ram_reg_0/DIADI[20]
                                                              inf           
D_IN[21]                       fifo_1/ram1/ram_reg_0/DIADI[21]
                                                              inf           
D_IN[22]                       fifo_1/ram1/ram_reg_0/DIADI[22]
                                                              inf           
D_IN[23]                       fifo_1/ram1/ram_reg_0/DIADI[23]
                                                              inf           
D_IN[24]                       fifo_1/ram1/ram_reg_0/DIADI[24]
                                                              inf           
D_IN[25]                       fifo_1/ram1/ram_reg_0/DIADI[25]
                                                              inf           
D_IN[26]                       fifo_1/ram1/ram_reg_0/DIADI[26]
                                                              inf           
D_IN[27]                       fifo_1/ram1/ram_reg_0/DIADI[27]
                                                              inf           
D_IN[28]                       fifo_1/ram1/ram_reg_0/DIADI[28]
                                                              inf           
D_IN[29]                       fifo_1/ram1/ram_reg_0/DIADI[29]
                                                              inf           
D_IN[2]                        fifo_1/ram1/ram_reg_0/DIADI[2] inf           
D_IN[30]                       fifo_1/ram1/ram_reg_0/DIADI[30]
                                                              inf           
D_IN[31]                       fifo_1/ram1/ram_reg_0/DIADI[31]
                                                              inf           
D_IN[3]                        fifo_1/ram1/ram_reg_0/DIADI[3] inf           
D_IN[4]                        fifo_1/ram1/ram_reg_0/DIADI[4] inf           
D_IN[5]                        fifo_1/ram1/ram_reg_0/DIADI[5] inf           
D_IN[6]                        fifo_1/ram1/ram_reg_0/DIADI[6] inf           
D_IN[7]                        fifo_1/ram1/ram_reg_0/DIADI[7] inf           
D_IN[8]                        fifo_1/ram1/ram_reg_0/DIADI[8] inf           
D_IN[9]                        fifo_1/ram1/ram_reg_0/DIADI[9] inf           
D_IN[32]                       fifo_1/ram1/ram_reg_0/DIPADIP[0]
                                                              inf           
D_IN[33]                       fifo_1/ram1/ram_reg_0/DIPADIP[1]
                                                              inf           
D_IN[34]                       fifo_1/ram1/ram_reg_0/DIPADIP[2]
                                                              inf           
D_IN[35]                       fifo_1/ram1/ram_reg_0/DIPADIP[3]
                                                              inf           
ENQ                            fifo_1/ram1/ram_reg_0/WEA[0]   inf           
ENQ                            fifo_1/ram1/ram_reg_0/WEA[1]   inf           
ENQ                            fifo_1/ram1/ram_reg_0/WEA[2]   inf           
ENQ                            fifo_1/ram1/ram_reg_0/WEA[3]   inf           
D_IN[36]                       fifo_1/ram1/ram_reg_1/DIADI[0] inf           
D_IN[46]                       fifo_1/ram1/ram_reg_1/DIADI[10]
                                                              inf           
D_IN[47]                       fifo_1/ram1/ram_reg_1/DIADI[11]
                                                              inf           
D_IN[48]                       fifo_1/ram1/ram_reg_1/DIADI[12]
                                                              inf           
D_IN[49]                       fifo_1/ram1/ram_reg_1/DIADI[13]
                                                              inf           
D_IN[50]                       fifo_1/ram1/ram_reg_1/DIADI[14]
                                                              inf           
D_IN[51]                       fifo_1/ram1/ram_reg_1/DIADI[15]
                                                              inf           
D_IN[52]                       fifo_1/ram1/ram_reg_1/DIADI[16]
                                                              inf           
D_IN[53]                       fifo_1/ram1/ram_reg_1/DIADI[17]
                                                              inf           
D_IN[54]                       fifo_1/ram1/ram_reg_1/DIADI[18]
                                                              inf           
D_IN[55]                       fifo_1/ram1/ram_reg_1/DIADI[19]
                                                              inf           
D_IN[37]                       fifo_1/ram1/ram_reg_1/DIADI[1] inf           
D_IN[56]                       fifo_1/ram1/ram_reg_1/DIADI[20]
                                                              inf           
D_IN[57]                       fifo_1/ram1/ram_reg_1/DIADI[21]
                                                              inf           
D_IN[58]                       fifo_1/ram1/ram_reg_1/DIADI[22]
                                                              inf           
D_IN[59]                       fifo_1/ram1/ram_reg_1/DIADI[23]
                                                              inf           
D_IN[38]                       fifo_1/ram1/ram_reg_1/DIADI[2] inf           
D_IN[39]                       fifo_1/ram1/ram_reg_1/DIADI[3] inf           
D_IN[40]                       fifo_1/ram1/ram_reg_1/DIADI[4] inf           
D_IN[41]                       fifo_1/ram1/ram_reg_1/DIADI[5] inf           
D_IN[42]                       fifo_1/ram1/ram_reg_1/DIADI[6] inf           
D_IN[43]                       fifo_1/ram1/ram_reg_1/DIADI[7] inf           
D_IN[44]                       fifo_1/ram1/ram_reg_1/DIADI[8] inf           
D_IN[45]                       fifo_1/ram1/ram_reg_1/DIADI[9] inf           
ENQ                            fifo_1/ram1/ram_reg_1/WEA[0]   inf           
ENQ                            fifo_1/ram1/ram_reg_1/WEA[1]   inf           
ENQ                            fifo_1/ram1/ram_reg_1/WEA[2]   inf           
ENQ                            fifo_1/ram1/ram_reg_1/WEA[3]   inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[0]                       inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[10]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[11]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[12]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[13]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[14]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[15]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[16]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[17]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[18]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[19]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[1]                       inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[20]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[21]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[22]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[23]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[24]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[25]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[26]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[27]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[28]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[29]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[2]                       inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[30]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[31]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[32]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[33]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[34]                      inf           
fifo_1/ram1/ram_reg_0/CLKARDCLK
                               D_OUT[35]                      inf           
fifo_1/ram1/ram_reg_1/CLKARDCLK
                               D_OUT[36]                      inf           
fifo_1/ram1/ram_reg_1/CLKARDCLK
                               D_OUT[37]                      inf           
fifo_1/ram1/ram_reg_1/CLKARDCLK
                               D_OUT[38]                      inf           



