<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="trabSD.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/trabSD_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/trabSD_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/trabSD_timesim.vhd"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/trabSD_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/trabSD_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="new_test_bench_stx_par.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_trabSD_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_trabSD_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_trabSD_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_trabSD_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_trabSD_stx_par.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="trabSD.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="trabSD.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="trabSD.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="trabSD.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="trabSD.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="trabSD.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="trabSD.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="trabSD.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="trabSD.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="trabSD.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="trabSD.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="trabSD.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="trabSD.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="trabSD.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="trabSD.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="trabSD.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="trabSD.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="trabSD.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="trabSD.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="trabSD.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="trabSD_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="trabSD_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="trabSD_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="trabSD_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="trabSD_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="trabSD_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="trabSD_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="trabSD_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="trabSD_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="trabSD_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="trabSD_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="trabSD_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="trabSD_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="trabSD_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="trabSD_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="trabSD_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="trabsd.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="trabsd.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="trabsd.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1576725618" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1576725618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576725940" xil_pn:in_ck="8845532272187165525" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1576725940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="tb_trabSD.vhd"/>
      <outfile xil_pn:name="trabSD.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1576725618" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="172766128816878443" xil_pn:start_ts="1576725618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576725618" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6798002216991727149" xil_pn:start_ts="1576725618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576725618" xil_pn:in_ck="-5020391327572016508" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8484670707403886078" xil_pn:start_ts="1576725618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576725940" xil_pn:in_ck="8845532272187165525" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1576725940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="tb_trabSD.vhd"/>
      <outfile xil_pn:name="trabSD.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1576725945" xil_pn:in_ck="-5329582226796962375" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6089352176800444536" xil_pn:start_ts="1576725940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_trabSD_beh.prj"/>
      <outfile xil_pn:name="tb_trabSD_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1576725946" xil_pn:in_ck="3654732046147294052" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2399988859817509499" xil_pn:start_ts="1576725945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_trabSD_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1576701040" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1576701039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576701040" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1717880374736636219" xil_pn:start_ts="1576701040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576702018" xil_pn:in_ck="-5020391327572016508" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8484670707403886078" xil_pn:start_ts="1576702018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576701040" xil_pn:in_ck="5068574827913915968" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1576701040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576701040" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2063185505941361533" xil_pn:start_ts="1576701040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576701040" xil_pn:in_ck="5068574827913915968" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1576701040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576701040" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7238975181077907976" xil_pn:start_ts="1576701040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576725053" xil_pn:in_ck="1386147846714625044" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6941112286027657211" xil_pn:start_ts="1576725048">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="trabSD.lso"/>
      <outfile xil_pn:name="trabSD.ngc"/>
      <outfile xil_pn:name="trabSD.ngr"/>
      <outfile xil_pn:name="trabSD.prj"/>
      <outfile xil_pn:name="trabSD.stx"/>
      <outfile xil_pn:name="trabSD.syr"/>
      <outfile xil_pn:name="trabSD.xst"/>
      <outfile xil_pn:name="trabSD_vhdl.prj"/>
      <outfile xil_pn:name="trabSD_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1576701050" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7296907364081942360" xil_pn:start_ts="1576701050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576725566" xil_pn:in_ck="-1777945776976080062" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3306143223393279147" xil_pn:start_ts="1576725555">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="trabSD.bld"/>
      <outfile xil_pn:name="trabSD.ngd"/>
      <outfile xil_pn:name="trabSD_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1576725584" xil_pn:in_ck="5548326656592391" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-873285459045022562" xil_pn:start_ts="1576725566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="trabSD.pcf"/>
      <outfile xil_pn:name="trabSD_map.map"/>
      <outfile xil_pn:name="trabSD_map.mrp"/>
      <outfile xil_pn:name="trabSD_map.ncd"/>
      <outfile xil_pn:name="trabSD_map.ngm"/>
      <outfile xil_pn:name="trabSD_map.xrpt"/>
      <outfile xil_pn:name="trabSD_summary.xml"/>
      <outfile xil_pn:name="trabSD_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1576725600" xil_pn:in_ck="-5610535314811566944" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1576725584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="trabSD.ncd"/>
      <outfile xil_pn:name="trabSD.pad"/>
      <outfile xil_pn:name="trabSD.par"/>
      <outfile xil_pn:name="trabSD.ptwx"/>
      <outfile xil_pn:name="trabSD.unroutes"/>
      <outfile xil_pn:name="trabSD.xpi"/>
      <outfile xil_pn:name="trabSD_pad.csv"/>
      <outfile xil_pn:name="trabSD_pad.txt"/>
      <outfile xil_pn:name="trabSD_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1576725606" xil_pn:in_ck="5548326656592259" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1576725602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="trabSD.ut"/>
      <outfile xil_pn:name="trabsd.bgn"/>
      <outfile xil_pn:name="trabsd.bit"/>
      <outfile xil_pn:name="trabsd.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1576702104" xil_pn:in_ck="5548326656592259" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-3942664578824686717" xil_pn:start_ts="1576702099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/trabSD_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/trabSD_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/trabSD_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1576702104" xil_pn:in_ck="-7297118017055142102" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1576702104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1576702107" xil_pn:in_ck="613341051267673862" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-8150718726811356322" xil_pn:start_ts="1576702104">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1576725600" xil_pn:in_ck="5548326656592259" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1576725597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="trabSD.twr"/>
      <outfile xil_pn:name="trabSD.twx"/>
    </transform>
    <transform xil_pn:end_ts="1576725045" xil_pn:in_ck="-1777945776976080062" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-2104518144400066276" xil_pn:start_ts="1576725042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/trabSD_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/trabSD_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
