library ieee;
use ieee.std_logic_1164.all;
package Gates is
  component INVERTER is
   port (A: in std_logic; Y: out std_logic);
  end component INVERTER;

  component AND_2 is
   port (A, B: in std_logic; Y: out std_logic);
  end component AND_2;
  component AND_1 is
   port (A, B: in std_logic; Y: out std_logic);
  end component AND_1;

  component OR_1 is
   port (A, B: in std_logic; Y: out std_logic);
  end component OR_1;


end package Gates;


library ieee;
use ieee.std_logic_1164.all;
entity INVERTER is
   port (A: in std_logic; Y: out std_logic);
end entity INVERTER;

architecture Equations of INVERTER is
begin
   Y <= not A;
end Equations;
  

library ieee;
use ieee.std_logic_1164.all;
entity AND_2 is
   port (A, B: in std_logic; Y: out std_logic);
end entity AND_2;

architecture Equations of AND_2 is
begin
   Y <= A and B;
end Equations;

library ieee;
use ieee.std_logic_1164.all;
entity AND_1 is
   port (A, B: in std_logic; Y: out std_logic);
end entity AND_1;

architecture Equations of AND_1 is
begin
   Y <= A and B;
end Equations;
  

  
library ieee;
use ieee.std_logic_1164.all;
entity OR_1 is
   port (A, B: in std_logic; Y: out std_logic);
end entity OR_1;

architecture Equations of OR_1 is
begin
   Y <= A or B;
end Equations;
  
