EDA Netlist Writer report for ucu_gpu
Fri May 14 17:47:07 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; EDA Netlist Writer Summary                                    ;
+---------------------------+-----------------------------------+
; EDA Netlist Writer Status ; Failed - Fri May 14 17:47:07 2021 ;
; Revision Name             ; ucu_gpu                           ;
; Top-level Entity Name     ; ucu_gpu_top                       ;
; Family                    ; Cyclone V                         ;
+---------------------------+-----------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri May 14 17:46:57 2021
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off ucu_gpu -c ucu_gpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" is not available
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" is not available
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204012): Can't generate netlist output files because the file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" is not available
Error (204009): Can't generate netlist output files because the license for encrypted file "/home/pasha/Documents/poc_acs/project/PureFPGA/combined/MCCP_combined/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" is not available
Error: Quartus Prime EDA Netlist Writer was unsuccessful. 48 errors, 1 warning
    Error: Peak virtual memory: 927 megabytes
    Error: Processing ended: Fri May 14 17:47:07 2021
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:10


