<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element acl_iface
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element acl_iface.kernel_mem0
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element acl_iface.kernel_mem1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element ext_clk_50
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="FIFO" />
 <parameter name="device" value="5CSXFC6D6F31C8ES" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="8_H6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="0" />
 <parameter name="projectName" value="top.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk_50" internal="ext_clk_50.clk_in" type="clock" dir="end" />
 <interface
   name="fpga_memory"
   internal="acl_iface.fpga_memory"
   type="conduit"
   dir="end" />
 <interface
   name="fpga_memory_oct"
   internal="acl_iface.fpga_memory_oct"
   type="conduit"
   dir="end" />
 <interface
   name="fpga_sdram_status"
   internal="acl_iface.fpga_sdram_status"
   type="conduit"
   dir="end" />
 <interface
   name="kernel_clk"
   internal="acl_iface.kernel_clk_snoop"
   type="clock"
   dir="start" />
 <interface name="memory" internal="acl_iface.memory" type="conduit" dir="end" />
 <interface
   name="peripheral"
   internal="acl_iface.peripheral"
   type="conduit"
   dir="end" />
 <interface
   name="reset_50"
   internal="ext_clk_50.clk_in_reset"
   type="reset"
   dir="end" />
 <module name="acl_iface" kind="acl_iface_system" version="1.0" enabled="1">
  <parameter name="AUTO_CONFIG_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CONFIG_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_CONFIG_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C8ES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8_H6" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_KERNEL_CRA_ADDRESS_MAP" value="" />
  <parameter name="AUTO_KERNEL_CRA_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="AUTO_KERNEL_IRQ_INTERRUPTS_USED" value="0" />
  <parameter name="AUTO_KERNEL_PLL_REFCLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_KERNEL_PLL_REFCLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_KERNEL_PLL_REFCLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_UNIQUE_ID">$${FILENAME}_acl_iface</parameter>
 </module>
 <module name="ext_clk_50" kind="clock_source" version="17.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <connection
   kind="clock"
   version="17.1"
   start="ext_clk_50.clk"
   end="acl_iface.config_clk" />
 <connection
   kind="clock"
   version="17.1"
   start="ext_clk_50.clk"
   end="acl_iface.kernel_pll_refclk" />
 <connection
   kind="reset"
   version="17.1"
   start="ext_clk_50.clk_reset"
   end="acl_iface.global_reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="FIFO" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="0" />
</system>
