// Seed: 3223028466
module module_0;
  bit  id_2;
  tri0 id_3;
  initial begin : LABEL_0
    @(posedge 1'h0 or posedge id_3)
    if (id_3 < 1) id_2 = id_1;
    else wait (id_2) id_2 <= 1;
  end : SymbolIdentifier
  bit id_4, id_5;
  assign id_2 = id_4.id_5;
  assign id_3 = -1;
  wire id_6;
  assign id_1 = -1;
  wire id_7, id_8, id_9, id_10, id_11;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  final $display;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
