// Seed: 1052661188
module module_0;
  wire id_1, id_2;
  always @(posedge -1) begin : LABEL_0
    assert (-1);
  end
endmodule
module module_1 (
    input uwire id_0
    , id_22,
    output uwire id_1,
    input wor id_2,
    input tri id_3,
    input wand id_4,
    input wire id_5,
    input wor id_6,
    input supply0 id_7,
    input wor id_8,
    output logic id_9,
    input uwire id_10,
    input uwire id_11,
    input uwire id_12,
    input supply0 id_13,
    input tri id_14,
    input tri id_15,
    input supply1 id_16,
    output wire id_17,
    input supply1 id_18,
    output wand id_19,
    output supply1 id_20
);
  module_0 modCall_1 ();
  initial repeat (1) id_9 = id_14;
endmodule
