weight_mem_gen_5.v,verilog,xil_defaultlib,../../../../ECG_acc9.srcs/sources_1/ip/weight_mem_gen_5/sim/weight_mem_gen_5.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
