Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 14:47:14 2020
| Host         : LAPTOP-CVUIJIL5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_Demo_control_sets_placed.rpt
| Design       : UART_Demo
| Device       : xc7s15
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      2 |            1 |
|      3 |            1 |
|      4 |            1 |
|      6 |            1 |
|      7 |            1 |
|      8 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           20 |
| No           | No                    | Yes                    |              18 |            6 |
| No           | Yes                   | No                     |              83 |           24 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------------------------+----------------------------------+------------------+----------------+
|            Clock Signal           |             Enable Signal             |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------------------------------+----------------------------------+------------------+----------------+
|  clk_10/inst/clk_out2             |                                       | UART_Send0/Tx_En_reg_LDC_i_2_n_0 |                1 |              1 |
|  clk_10/inst/clk_out2             |                                       | UART_Send0/Tx_En_reg_LDC_i_1_n_0 |                1 |              1 |
|  EncoderA_i_IBUF_BUFG             |                                       |                                  |                1 |              1 |
|  UART0/UART_Clk/clk_UART          | UART0/UART_Tx0/Tx_i_1_n_0             |                                  |                1 |              1 |
|  UART_Send0/Tx_En_reg_LDC_i_1_n_0 |                                       | UART_Send0/Tx_En_reg_LDC_i_2_n_0 |                1 |              1 |
| ~clk_10/inst/clk_out1             |                                       |                                  |                1 |              2 |
|  director0/clk_100Hz              |                                       |                                  |                1 |              3 |
|  clk_10/inst/clk_out2             | UART_Send0/Pulse_Init_Flag            | UART0/UART_Tx0/CLK               |                1 |              4 |
|  UART0/UART_Clk/clk_UART          |                                       |                                  |                2 |              6 |
|  UART0/UART_Clk/clk_UART          | UART0/UART_Tx0/Send_Buffer[6]_i_1_n_0 |                                  |                2 |              7 |
|  clk_10/inst/clk_out1             |                                       |                                  |                5 |              8 |
|  test0/speed                      |                                       |                                  |                4 |             16 |
|  EncoderA_i_IBUF_BUFG             |                                       | test0/A_cnt[0]_i_2_n_0           |                4 |             16 |
|  clk_10/inst/clk_out1             |                                       | test0/clk_cnt[18]_i_1_n_0        |                7 |             19 |
|  UART0/UART_Tx0/CLK               |                                       |                                  |                6 |             23 |
|  clk_10/inst/clk_out1             |                                       | director0/clk_100Hz_0            |                8 |             31 |
|  clk_10/inst/clk_out1             |                                       | UART0/UART_Clk/Count[0]_i_1_n_0  |                8 |             32 |
+-----------------------------------+---------------------------------------+----------------------------------+------------------+----------------+


