

================================================================
== Vitis HLS Report for 'conv2_Pipeline_VITIS_LOOP_118_4'
================================================================
* Date:           Mon Oct 30 23:01:50 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      267|      267|  2.670 us|  2.670 us|  267|  267|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_118_4  |      265|      265|        18|          8|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     165|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     130|    -|
|Register         |        -|     -|     135|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     135|     295|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln118_fu_236_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln119_1_fu_264_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln119_fu_258_p2        |         +|   0|  0|  64|          64|          64|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln118_fu_230_p2       |      icmp|   0|  0|  14|           6|           7|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 165|         145|         142|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_nout_1           |   9|          2|    6|         12|
    |gmem_blk_n_AR                     |   9|          2|    1|          2|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |nout_fu_82                        |   9|          2|    6|         12|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 130|         27|   20|         47|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   8|   0|    8|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem_addr_16_reg_355              |  64|   0|   64|          0|
    |icmp_ln118_reg_351                |   1|   0|    1|          0|
    |icmp_ln118_reg_351_pp0_iter1_reg  |   1|   0|    1|          0|
    |nout_1_cast32_reg_361             |   6|   0|   64|         58|
    |nout_1_reg_346                    |   6|   0|    6|          0|
    |nout_1_reg_346_pp0_iter1_reg      |   6|   0|    6|          0|
    |nout_fu_82                        |   6|   0|    6|          0|
    |reg_214                           |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 135|   0|  193|         58|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_118_4|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_118_4|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_118_4|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_118_4|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_118_4|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_118_4|  return value|
|m_axi_gmem_AWVALID             |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWREADY             |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWADDR              |  out|   64|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWID                |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWLEN               |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWSIZE              |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWBURST             |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWLOCK              |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWCACHE             |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWPROT              |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWQOS               |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWREGION            |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWUSER              |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WVALID              |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WREADY              |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WDATA               |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WSTRB               |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WLAST               |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WID                 |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WUSER               |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARVALID             |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARREADY             |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARADDR              |  out|   64|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARID                |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARLEN               |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARSIZE              |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARBURST             |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARLOCK              |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARCACHE             |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARPROT              |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARQOS               |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARREGION            |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARUSER              |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RVALID              |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RREADY              |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RDATA               |   in|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RLAST               |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RID                 |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RFIFONUM            |   in|    9|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RUSER               |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RRESP               |   in|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BVALID              |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BREADY              |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BRESP               |   in|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BID                 |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BUSER               |   in|    1|       m_axi|                             gmem|       pointer|
|conv2_weights                  |   in|   64|     ap_none|                    conv2_weights|        scalar|
|zext_ln118                     |   in|    8|     ap_none|                       zext_ln118|        scalar|
|weights_buffer_0_0_0_address0  |  out|    5|   ap_memory|             weights_buffer_0_0_0|         array|
|weights_buffer_0_0_0_ce0       |  out|    1|   ap_memory|             weights_buffer_0_0_0|         array|
|weights_buffer_0_0_0_we0       |  out|    1|   ap_memory|             weights_buffer_0_0_0|         array|
|weights_buffer_0_0_0_d0        |  out|   32|   ap_memory|             weights_buffer_0_0_0|         array|
|weights_buffer_0_0_1_address0  |  out|    5|   ap_memory|             weights_buffer_0_0_1|         array|
|weights_buffer_0_0_1_ce0       |  out|    1|   ap_memory|             weights_buffer_0_0_1|         array|
|weights_buffer_0_0_1_we0       |  out|    1|   ap_memory|             weights_buffer_0_0_1|         array|
|weights_buffer_0_0_1_d0        |  out|   32|   ap_memory|             weights_buffer_0_0_1|         array|
|weights_buffer_0_0_2_address0  |  out|    5|   ap_memory|             weights_buffer_0_0_2|         array|
|weights_buffer_0_0_2_ce0       |  out|    1|   ap_memory|             weights_buffer_0_0_2|         array|
|weights_buffer_0_0_2_we0       |  out|    1|   ap_memory|             weights_buffer_0_0_2|         array|
|weights_buffer_0_0_2_d0        |  out|   32|   ap_memory|             weights_buffer_0_0_2|         array|
|weights_buffer_0_0_3_address0  |  out|    5|   ap_memory|             weights_buffer_0_0_3|         array|
|weights_buffer_0_0_3_ce0       |  out|    1|   ap_memory|             weights_buffer_0_0_3|         array|
|weights_buffer_0_0_3_we0       |  out|    1|   ap_memory|             weights_buffer_0_0_3|         array|
|weights_buffer_0_0_3_d0        |  out|   32|   ap_memory|             weights_buffer_0_0_3|         array|
|weights_buffer_0_0_4_address0  |  out|    5|   ap_memory|             weights_buffer_0_0_4|         array|
|weights_buffer_0_0_4_ce0       |  out|    1|   ap_memory|             weights_buffer_0_0_4|         array|
|weights_buffer_0_0_4_we0       |  out|    1|   ap_memory|             weights_buffer_0_0_4|         array|
|weights_buffer_0_0_4_d0        |  out|   32|   ap_memory|             weights_buffer_0_0_4|         array|
|weights_buffer_0_0_5_address0  |  out|    5|   ap_memory|             weights_buffer_0_0_5|         array|
|weights_buffer_0_0_5_ce0       |  out|    1|   ap_memory|             weights_buffer_0_0_5|         array|
|weights_buffer_0_0_5_we0       |  out|    1|   ap_memory|             weights_buffer_0_0_5|         array|
|weights_buffer_0_0_5_d0        |  out|   32|   ap_memory|             weights_buffer_0_0_5|         array|
|weights_buffer_0_0_6_address0  |  out|    5|   ap_memory|             weights_buffer_0_0_6|         array|
|weights_buffer_0_0_6_ce0       |  out|    1|   ap_memory|             weights_buffer_0_0_6|         array|
|weights_buffer_0_0_6_we0       |  out|    1|   ap_memory|             weights_buffer_0_0_6|         array|
|weights_buffer_0_0_6_d0        |  out|   32|   ap_memory|             weights_buffer_0_0_6|         array|
|weights_buffer_0_0_7_address0  |  out|    5|   ap_memory|             weights_buffer_0_0_7|         array|
|weights_buffer_0_0_7_ce0       |  out|    1|   ap_memory|             weights_buffer_0_0_7|         array|
|weights_buffer_0_0_7_we0       |  out|    1|   ap_memory|             weights_buffer_0_0_7|         array|
|weights_buffer_0_0_7_d0        |  out|   32|   ap_memory|             weights_buffer_0_0_7|         array|
+-------------------------------+-----+-----+------------+---------------------------------+--------------+

