#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Feb 20 14:58:29 2022
# Process ID: 7872
# Current directory: C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1504 C:\Users\Leon\Documents\Universidad\3_GIERM\Sist_Electronicos\ENTREGA_Proyecto_FPGA\Proyecto_FPGA_Sokoban\Proyecto_Sokoban\Proyecto_Sokoban.xpr
# Log file: C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/vivado.log
# Journal file: C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban'
INFO: [Project 1-313] Project file moved from 'C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/Proyecto_Sokoban_Definitivo/Proyecto_FPGA_Sokoban/Proyecto_Sokoban' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1010.633 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Memoria_Numeros'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Memoria_Letras'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Memoria_Mensajes'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Memoria_Soluciones'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Memoria_Fases'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Memoria_Sprites'...
[Sun Feb 20 14:59:24 2022] Launched synth_1...
Run output will be captured here: C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.runs/synth_1/runme.log
[Sun Feb 20 14:59:25 2022] Launched impl_1...
Run output will be captured here: C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1010.633 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1052.086 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1720.023 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1720.023 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1720.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1819.176 ; gain = 808.543
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1832.156 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B163FAA
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3194.973 ; gain = 1362.816
set_property PROGRAM.FILE {C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.runs/impl_1/Top_proyecto.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Leon/Documents/Universidad/3_GIERM/Sist_Electronicos/ENTREGA_Proyecto_FPGA/Proyecto_FPGA_Sokoban/Proyecto_Sokoban/Proyecto_Sokoban.runs/impl_1/Top_proyecto.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B163FAA
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 20 16:55:34 2022...
