Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Mon Dec  9 17:42:53 2024
| Host         : antigamer-pc running 64-bit Nobara Linux 40 (KDE Plasma)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   9           
TIMING-20  Warning   Non-clocked latch               48          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (384)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (114)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (384)
--------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[12] (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[13] (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[14] (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[15] (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: mem/ram_2k_generate.akv7.kcpsm6_rom/DOPADOP[0] (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: mem/ram_2k_generate.akv7.kcpsm6_rom/DOPADOP[1] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: processzor/PFC_inst/phasenum_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: processzor/PFC_inst/phasenum_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: processzor/PFC_inst/phasenum_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (114)
--------------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.272       -2.559                     24                 3556        0.199        0.000                      0                 3556        3.500        0.000                       0                  1789  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.272       -2.559                     24                 3556        0.199        0.000                      0                 3556        3.500        0.000                       0                  1789  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           24  Failing Endpoints,  Worst Slack       -0.272ns,  Total Violation       -2.559ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.272ns  (required time - arrival time)
  Source:                 processzor/PFC_inst/RETURNstatus_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/PFC_inst/programflowcontrol.programcounter_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.014ns (23.409%)  route 3.318ns (76.591%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 9.548 - 4.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.784     5.858    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X98Y91         FDCE                                         r  processzor/PFC_inst/RETURNstatus_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDCE (Prop_fdce_C_Q)         0.518     6.376 r  processzor/PFC_inst/RETURNstatus_reg/Q
                         net (fo=52, routed)          0.915     7.291    processzor/PFC_inst/RETURNstatus_reg_n_0
    SLICE_X98Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.415 r  processzor/PFC_inst/programflowcontrol.programcounter[11]_i_28/O
                         net (fo=12, routed)          0.854     8.269    processzor/PFC_inst/programflowcontrol.programcounter[11]_i_28_n_0
    SLICE_X93Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.393 r  processzor/PFC_inst/programflowcontrol.programcounter[5]_i_8/O
                         net (fo=1, routed)           0.893     9.285    processzor/PFC_inst/programflowcontrol.programcounter[5]_i_8_n_0
    SLICE_X99Y100        LUT6 (Prop_lut6_I1_O)        0.124     9.409 r  processzor/PFC_inst/programflowcontrol.programcounter[5]_i_3/O
                         net (fo=1, routed)           0.656    10.065    processzor/PFC_inst/programflowcontrol.programcounter[5]_i_3_n_0
    SLICE_X100Y100       LUT5 (Prop_lut5_I1_O)        0.124    10.189 r  processzor/PFC_inst/programflowcontrol.programcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    10.189    processzor/PFC_inst/programflowcontrol.programcounter[5]_i_1_n_0
    SLICE_X100Y100       FDCE                                         r  processzor/PFC_inst/programflowcontrol.programcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.783     9.548    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X100Y100       FDCE                                         r  processzor/PFC_inst/programflowcontrol.programcounter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.323     9.871    
                         clock uncertainty           -0.035     9.835    
    SLICE_X100Y100       FDCE (Setup_fdce_C_D)        0.082     9.917    processzor/PFC_inst/programflowcontrol.programcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                 -0.272    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 processzor/PFC_inst/RETURNstatus_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/PFC_inst/programflowcontrol.programcounter_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.014ns (23.778%)  route 3.250ns (76.222%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 9.548 - 4.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.784     5.858    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X98Y91         FDCE                                         r  processzor/PFC_inst/RETURNstatus_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDCE (Prop_fdce_C_Q)         0.518     6.376 r  processzor/PFC_inst/RETURNstatus_reg/Q
                         net (fo=52, routed)          1.104     7.480    processzor/PFC_inst/RETURNstatus_reg_n_0
    SLICE_X95Y83         LUT6 (Prop_lut6_I3_O)        0.124     7.604 r  processzor/PFC_inst/programflowcontrol.programcounter[11]_i_27/O
                         net (fo=12, routed)          0.705     8.309    processzor/PFC_inst/programflowcontrol.programcounter[11]_i_27_n_0
    SLICE_X97Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.433 r  processzor/PFC_inst/programflowcontrol.programcounter[10]_i_7/O
                         net (fo=1, routed)           0.797     9.230    processzor/PFC_inst/programflowcontrol.programcounter[10]_i_7_n_0
    SLICE_X97Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.354 r  processzor/PFC_inst/programflowcontrol.programcounter[10]_i_3/O
                         net (fo=1, routed)           0.644     9.998    processzor/PFC_inst/programflowcontrol.programcounter[10]_i_3_n_0
    SLICE_X99Y101        LUT5 (Prop_lut5_I1_O)        0.124    10.122 r  processzor/PFC_inst/programflowcontrol.programcounter[10]_i_1/O
                         net (fo=1, routed)           0.000    10.122    processzor/PFC_inst/programflowcontrol.programcounter[10]_i_1_n_0
    SLICE_X99Y101        FDCE                                         r  processzor/PFC_inst/programflowcontrol.programcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.783     9.548    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X99Y101        FDCE                                         r  processzor/PFC_inst/programflowcontrol.programcounter_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.323     9.871    
                         clock uncertainty           -0.035     9.835    
    SLICE_X99Y101        FDCE (Setup_fdce_C_D)        0.034     9.869    processzor/PFC_inst/programflowcontrol.programcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.869    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 processzor/RegisterBlock_inst/DataoutY_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/ALU_inst/ZeroFlag_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.226ns  (logic 3.192ns (38.806%)  route 5.034ns (61.194%))
  Logic Levels:           12  (CARRY4=3 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.530ns = ( 17.530 - 12.000 ) 
    Source Clock Delay      (SCD):    6.042ns = ( 10.042 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     7.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.074 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.968    10.042    processzor/RegisterBlock_inst/clk_IBUF_BUFG
    SLICE_X99Y117        FDRE                                         r  processzor/RegisterBlock_inst/DataoutY_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_fdre_C_Q)         0.459    10.501 r  processzor/RegisterBlock_inst/DataoutY_reg[5]/Q
                         net (fo=32, routed)          1.372    11.873    processzor/RegisterBlock_inst/DataoutY_reg[15]_0[5]
    SLICE_X100Y120       LUT6 (Prop_lut6_I1_O)        0.124    11.997 r  processzor/RegisterBlock_inst/multOp__30_carry__0_i_4/O
                         net (fo=2, routed)           0.755    12.752    processzor/RegisterBlock_inst/DataoutX_reg[4]_1[0]
    SLICE_X98Y122        LUT6 (Prop_lut6_I0_O)        0.124    12.876 r  processzor/RegisterBlock_inst/multOp__30_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.876    processzor/ALU_inst/multOp__60_carry__0_i_4_0[0]
    SLICE_X98Y122        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    13.420 r  processzor/ALU_inst/multOp__30_carry__0/O[2]
                         net (fo=2, routed)           0.667    14.087    processzor/RegisterBlock_inst/multOp__60_carry__1_i_8_0[2]
    SLICE_X94Y123        LUT4 (Prop_lut4_I3_O)        0.301    14.388 r  processzor/RegisterBlock_inst/multOp__60_carry__0_i_10/O
                         net (fo=2, routed)           0.505    14.893    processzor/RegisterBlock_inst/multOp__60_carry__0_i_10_n_0
    SLICE_X94Y123        LUT4 (Prop_lut4_I3_O)        0.124    15.017 r  processzor/RegisterBlock_inst/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.451    15.468    processzor/RegisterBlock_inst/DataoutX_reg[3]_4[3]
    SLICE_X97Y123        LUT5 (Prop_lut5_I0_O)        0.124    15.592 r  processzor/RegisterBlock_inst/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    15.592    processzor/ALU_inst/Result_reg[10]_1[3]
    SLICE_X97Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.993 r  processzor/ALU_inst/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.993    processzor/ALU_inst/multOp__60_carry__0_n_0
    SLICE_X97Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.306 f  processzor/ALU_inst/multOp__60_carry__1/O[3]
                         net (fo=2, routed)           0.663    16.969    processzor/ALU_inst/DataoutY_reg[7][3]
    SLICE_X99Y124        LUT4 (Prop_lut4_I0_O)        0.306    17.275 f  processzor/ALU_inst/ZeroFlag_i_45/O
                         net (fo=1, routed)           0.154    17.429    processzor/ALU_inst/ZeroFlag_i_45_n_0
    SLICE_X99Y124        LUT4 (Prop_lut4_I0_O)        0.124    17.553 f  processzor/ALU_inst/ZeroFlag_i_20/O
                         net (fo=1, routed)           0.295    17.848    processzor/IfAndDec_inst/ZeroFlag_reg_4
    SLICE_X100Y124       LUT6 (Prop_lut6_I4_O)        0.124    17.972 f  processzor/IfAndDec_inst/ZeroFlag_i_5/O
                         net (fo=1, routed)           0.171    18.143    processzor/IfAndDec_inst/ZeroFlag_i_5_n_0
    SLICE_X100Y124       LUT6 (Prop_lut6_I3_O)        0.124    18.267 r  processzor/IfAndDec_inst/ZeroFlag_i_1/O
                         net (fo=1, routed)           0.000    18.267    processzor/ALU_inst/ZeroFlag_reg_1
    SLICE_X100Y124       FDRE                                         r  processzor/ALU_inst/ZeroFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    H16                                               0.000    12.000 f  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    13.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    15.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.765    17.530    processzor/ALU_inst/clk_IBUF_BUFG
    SLICE_X100Y124       FDRE                                         r  processzor/ALU_inst/ZeroFlag_reg/C  (IS_INVERTED)
                         clock pessimism              0.479    18.009    
                         clock uncertainty           -0.035    17.973    
    SLICE_X100Y124       FDRE (Setup_fdre_C_D)        0.084    18.057    processzor/ALU_inst/ZeroFlag_reg
  -------------------------------------------------------------------
                         required time                         18.057    
                         arrival time                         -18.267    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 processzor/PFC_inst/RETURNstatus_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/PFC_inst/programflowcontrol.programcounter_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 1.014ns (24.524%)  route 3.121ns (75.476%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 9.369 - 4.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.784     5.858    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X98Y91         FDCE                                         r  processzor/PFC_inst/RETURNstatus_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDCE (Prop_fdce_C_Q)         0.518     6.376 r  processzor/PFC_inst/RETURNstatus_reg/Q
                         net (fo=52, routed)          1.081     7.457    processzor/PFC_inst/RETURNstatus_reg_n_0
    SLICE_X105Y91        LUT6 (Prop_lut6_I2_O)        0.124     7.581 r  processzor/PFC_inst/programflowcontrol.programcounter[11]_i_45/O
                         net (fo=12, routed)          0.840     8.420    processzor/PFC_inst/programflowcontrol.programcounter[11]_i_45_n_0
    SLICE_X102Y93        LUT6 (Prop_lut6_I2_O)        0.124     8.544 r  processzor/PFC_inst/programflowcontrol.programcounter[8]_i_13/O
                         net (fo=1, routed)           0.908     9.452    processzor/PFC_inst/programflowcontrol.programcounter[8]_i_13_n_0
    SLICE_X97Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.576 r  processzor/PFC_inst/programflowcontrol.programcounter[8]_i_6/O
                         net (fo=1, routed)           0.293     9.868    processzor/PFC_inst/programflowcontrol.programcounter[8]_i_6_n_0
    SLICE_X97Y88         LUT5 (Prop_lut5_I4_O)        0.124     9.992 r  processzor/PFC_inst/programflowcontrol.programcounter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.992    processzor/PFC_inst/programflowcontrol.programcounter[8]_i_1_n_0
    SLICE_X97Y88         FDCE                                         r  processzor/PFC_inst/programflowcontrol.programcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.605     9.369    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X97Y88         FDCE                                         r  processzor/PFC_inst/programflowcontrol.programcounter_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.423     9.793    
                         clock uncertainty           -0.035     9.757    
    SLICE_X97Y88         FDCE (Setup_fdce_C_D)        0.034     9.791    processzor/PFC_inst/programflowcontrol.programcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.187ns  (required time - arrival time)
  Source:                 processzor/PFC_inst/RETURNstatus_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/PFC_inst/programflowcontrol.programcounter_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.014ns (24.631%)  route 3.103ns (75.369%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 9.367 - 4.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.784     5.858    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X98Y91         FDCE                                         r  processzor/PFC_inst/RETURNstatus_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDCE (Prop_fdce_C_Q)         0.518     6.376 r  processzor/PFC_inst/RETURNstatus_reg/Q
                         net (fo=52, routed)          0.727     7.103    processzor/PFC_inst/RETURNstatus_reg_n_0
    SLICE_X100Y91        LUT6 (Prop_lut6_I3_O)        0.124     7.227 r  processzor/PFC_inst/programflowcontrol.programcounter[11]_i_41/O
                         net (fo=12, routed)          0.806     8.032    processzor/PFC_inst/programflowcontrol.programcounter[11]_i_41_n_0
    SLICE_X102Y92        LUT6 (Prop_lut6_I0_O)        0.124     8.156 r  processzor/PFC_inst/programflowcontrol.programcounter[3]_i_12/O
                         net (fo=1, routed)           1.134     9.290    processzor/PFC_inst/programflowcontrol.programcounter[3]_i_12_n_0
    SLICE_X97Y89         LUT6 (Prop_lut6_I3_O)        0.124     9.414 r  processzor/PFC_inst/programflowcontrol.programcounter[3]_i_6/O
                         net (fo=1, routed)           0.437     9.850    processzor/PFC_inst/programflowcontrol.programcounter[3]_i_6_n_0
    SLICE_X97Y86         LUT5 (Prop_lut5_I4_O)        0.124     9.974 r  processzor/PFC_inst/programflowcontrol.programcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.974    processzor/PFC_inst/programflowcontrol.programcounter[3]_i_1_n_0
    SLICE_X97Y86         FDCE                                         r  processzor/PFC_inst/programflowcontrol.programcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.603     9.367    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X97Y86         FDCE                                         r  processzor/PFC_inst/programflowcontrol.programcounter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.423     9.791    
                         clock uncertainty           -0.035     9.755    
    SLICE_X97Y86         FDCE (Setup_fdce_C_D)        0.032     9.787    processzor/PFC_inst/programflowcontrol.programcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.787    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                 -0.187    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 processzor/PFC_inst/JUMPstatus_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/PFC_inst/programflowcontrol.programcounter_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.890ns (21.255%)  route 3.297ns (78.745%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 9.548 - 4.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.786     5.860    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X98Y99         FDCE                                         r  processzor/PFC_inst/JUMPstatus_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDCE (Prop_fdce_C_Q)         0.518     6.378 f  processzor/PFC_inst/JUMPstatus_reg_rep__1/Q
                         net (fo=121, routed)         1.212     7.590    processzor/PFC_inst/JUMPstatus_reg_rep__1_n_0
    SLICE_X102Y87        LUT3 (Prop_lut3_I2_O)        0.124     7.714 r  processzor/PFC_inst/programflowcontrol.programcounter[11]_i_9/O
                         net (fo=11, routed)          0.729     8.442    processzor/PFC_inst/programflowcontrol.programcounter[11]_i_9_n_0
    SLICE_X102Y88        LUT6 (Prop_lut6_I5_O)        0.124     8.566 r  processzor/PFC_inst/programflowcontrol.programcounter[1]_i_2/O
                         net (fo=1, routed)           1.357     9.923    processzor/PFC_inst/programflowcontrol.programcounter[1]_i_2_n_0
    SLICE_X101Y101       LUT5 (Prop_lut5_I0_O)        0.124    10.047 r  processzor/PFC_inst/programflowcontrol.programcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.047    processzor/PFC_inst/programflowcontrol.programcounter[1]_i_1_n_0
    SLICE_X101Y101       FDCE                                         r  processzor/PFC_inst/programflowcontrol.programcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.783     9.548    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X101Y101       FDCE                                         r  processzor/PFC_inst/programflowcontrol.programcounter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.323     9.871    
                         clock uncertainty           -0.035     9.835    
    SLICE_X101Y101       FDCE (Setup_fdce_C_D)        0.034     9.869    processzor/PFC_inst/programflowcontrol.programcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.869    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 processzor/PFC_inst/Sel_Addr_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/DataMemory_inst/DataMemOut_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.266ns (31.238%)  route 2.787ns (68.762%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 9.468 - 4.000 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.956     6.030    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X91Y127        FDCE                                         r  processzor/PFC_inst/Sel_Addr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y127        FDCE (Prop_fdce_C_Q)         0.456     6.486 r  processzor/PFC_inst/Sel_Addr_reg/Q
                         net (fo=33, routed)          0.683     7.168    processzor/RegisterBlock_inst/Sel_Addr
    SLICE_X90Y129        LUT3 (Prop_lut3_I1_O)        0.124     7.292 r  processzor/RegisterBlock_inst/Tarolo[19][15]_i_4/O
                         net (fo=114, routed)         1.121     8.413    processzor/DataMemory_inst/DataMemOut_reg[13]_i_2_0
    SLICE_X93Y126        MUXF7 (Prop_muxf7_S_O)       0.276     8.689 f  processzor/DataMemory_inst/DataMemOut_reg[12]_i_11/O
                         net (fo=1, routed)           0.000     8.689    processzor/DataMemory_inst/DataMemOut_reg[12]_i_11_n_0
    SLICE_X93Y126        MUXF8 (Prop_muxf8_I1_O)      0.094     8.783 f  processzor/DataMemory_inst/DataMemOut_reg[12]_i_4/O
                         net (fo=1, routed)           0.983     9.766    processzor/DataMemory_inst/DataMemOut_reg[12]_i_4_n_0
    SLICE_X87Y124        LUT6 (Prop_lut6_I4_O)        0.316    10.082 r  processzor/DataMemory_inst/DataMemOut[12]_i_1/O
                         net (fo=1, routed)           0.000    10.082    processzor/DataMemory_inst/Tarolo[0]_139[12]
    SLICE_X87Y124        FDRE                                         r  processzor/DataMemory_inst/DataMemOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.703     9.468    processzor/DataMemory_inst/clk_IBUF_BUFG
    SLICE_X87Y124        FDRE                                         r  processzor/DataMemory_inst/DataMemOut_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.441     9.909    
                         clock uncertainty           -0.035     9.873    
    SLICE_X87Y124        FDRE (Setup_fdre_C_D)        0.032     9.905    processzor/DataMemory_inst/DataMemOut_reg[12]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.145ns  (required time - arrival time)
  Source:                 processzor/PFC_inst/JUMPstatus_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/PFC_inst/programflowcontrol.programcounter_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.890ns (21.833%)  route 3.186ns (78.167%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 9.368 - 4.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.786     5.860    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X98Y99         FDCE                                         r  processzor/PFC_inst/JUMPstatus_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDCE (Prop_fdce_C_Q)         0.518     6.378 f  processzor/PFC_inst/JUMPstatus_reg_rep__1/Q
                         net (fo=121, routed)         1.212     7.590    processzor/PFC_inst/JUMPstatus_reg_rep__1_n_0
    SLICE_X102Y87        LUT3 (Prop_lut3_I2_O)        0.124     7.714 r  processzor/PFC_inst/programflowcontrol.programcounter[11]_i_9/O
                         net (fo=11, routed)          0.830     8.543    processzor/PFC_inst/programflowcontrol.programcounter[11]_i_9_n_0
    SLICE_X100Y87        LUT6 (Prop_lut6_I5_O)        0.124     8.667 r  processzor/PFC_inst/programflowcontrol.programcounter[4]_i_2/O
                         net (fo=1, routed)           1.145     9.812    processzor/PFC_inst/programflowcontrol.programcounter[4]_i_2_n_0
    SLICE_X93Y89         LUT5 (Prop_lut5_I0_O)        0.124     9.936 r  processzor/PFC_inst/programflowcontrol.programcounter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.936    processzor/PFC_inst/programflowcontrol.programcounter[4]_i_1_n_0
    SLICE_X93Y89         FDCE                                         r  processzor/PFC_inst/programflowcontrol.programcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.604     9.368    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X93Y89         FDCE                                         r  processzor/PFC_inst/programflowcontrol.programcounter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.423     9.792    
                         clock uncertainty           -0.035     9.756    
    SLICE_X93Y89         FDCE (Setup_fdce_C_D)        0.035     9.791    processzor/PFC_inst/programflowcontrol.programcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (VIOLATED) :        -0.142ns  (required time - arrival time)
  Source:                 processzor/PFC_inst/RETURNstatus_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/PFC_inst/programflowcontrol.programcounter_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.890ns (21.163%)  route 3.315ns (78.837%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 9.548 - 4.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.784     5.858    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X98Y91         FDCE                                         r  processzor/PFC_inst/RETURNstatus_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y91         FDCE (Prop_fdce_C_Q)         0.518     6.376 r  processzor/PFC_inst/RETURNstatus_reg/Q
                         net (fo=52, routed)          1.033     7.409    processzor/PFC_inst/RETURNstatus_reg_n_0
    SLICE_X98Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.533 r  processzor/PFC_inst/programflowcontrol.programcounter[11]_i_12/O
                         net (fo=12, routed)          1.439     8.972    processzor/PFC_inst/programflowcontrol.programcounter[11]_i_12_n_0
    SLICE_X96Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.096 r  processzor/PFC_inst/programflowcontrol.programcounter[11]_i_4/O
                         net (fo=1, routed)           0.843     9.939    processzor/PFC_inst/programflowcontrol.programcounter[11]_i_4_n_0
    SLICE_X96Y101        LUT5 (Prop_lut5_I2_O)        0.124    10.063 r  processzor/PFC_inst/programflowcontrol.programcounter[11]_i_1/O
                         net (fo=1, routed)           0.000    10.063    processzor/PFC_inst/programflowcontrol.programcounter[11]_i_1_n_0
    SLICE_X96Y101        FDCE                                         r  processzor/PFC_inst/programflowcontrol.programcounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.783     9.548    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X96Y101        FDCE                                         r  processzor/PFC_inst/programflowcontrol.programcounter_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.323     9.871    
                         clock uncertainty           -0.035     9.835    
    SLICE_X96Y101        FDCE (Setup_fdce_C_D)        0.086     9.921    processzor/PFC_inst/programflowcontrol.programcounter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                 -0.142    

Slack (VIOLATED) :        -0.107ns  (required time - arrival time)
  Source:                 processzor/PFC_inst/Sel_Addr_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/DataMemory_inst/Tarolo_reg[35][3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.854ns (23.330%)  route 2.807ns (76.670%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.544ns = ( 9.544 - 4.000 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.956     6.030    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X91Y127        FDCE                                         r  processzor/PFC_inst/Sel_Addr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y127        FDCE (Prop_fdce_C_Q)         0.456     6.486 r  processzor/PFC_inst/Sel_Addr_reg/Q
                         net (fo=33, routed)          0.683     7.168    processzor/RegisterBlock_inst/Sel_Addr
    SLICE_X90Y129        LUT3 (Prop_lut3_I1_O)        0.124     7.292 f  processzor/RegisterBlock_inst/Tarolo[19][15]_i_4/O
                         net (fo=114, routed)         0.749     8.041    processzor/PFC_inst/Tarolo_reg[43][15]
    SLICE_X94Y130        LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  processzor/PFC_inst/Tarolo[33][15]_i_2/O
                         net (fo=5, routed)           0.648     8.813    processzor/RegisterBlock_inst/Tarolo_reg[43][15]
    SLICE_X95Y131        LUT5 (Prop_lut5_I0_O)        0.150     8.963 r  processzor/RegisterBlock_inst/Tarolo[35][15]_i_1/O
                         net (fo=16, routed)          0.727     9.690    processzor/DataMemory_inst/Tarolo_reg[35][15]_0[0]
    SLICE_X96Y138        FDRE                                         r  processzor/DataMemory_inst/Tarolo_reg[35][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.779     9.544    processzor/DataMemory_inst/clk_IBUF_BUFG
    SLICE_X96Y138        FDRE                                         r  processzor/DataMemory_inst/Tarolo_reg[35][3]/C  (IS_INVERTED)
                         clock pessimism              0.441     9.985    
                         clock uncertainty           -0.035     9.949    
    SLICE_X96Y138        FDRE (Setup_fdre_C_CE)      -0.366     9.583    processzor/DataMemory_inst/Tarolo_reg[35][3]
  -------------------------------------------------------------------
                         required time                          9.583    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                 -0.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 processzor/RegisterBlock_inst/Tarolo_reg[1][13]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/RegisterBlock_inst/DataoutX_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.350ns  (logic 0.286ns (81.659%)  route 0.064ns (18.341%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 6.299 - 4.000 ) 
    Source Clock Delay      (SCD):    1.771ns = ( 5.771 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.684     5.771    processzor/RegisterBlock_inst/clk_IBUF_BUFG
    SLICE_X93Y113        FDRE                                         r  processzor/RegisterBlock_inst/Tarolo_reg[1][13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y113        FDRE (Prop_fdre_C_Q)         0.146     5.917 r  processzor/RegisterBlock_inst/Tarolo_reg[1][13]/Q
                         net (fo=2, routed)           0.064     5.981    processzor/RegisterBlock_inst/Tarolo_reg[1]_12[13]
    SLICE_X92Y113        LUT6 (Prop_lut6_I3_O)        0.045     6.026 r  processzor/RegisterBlock_inst/DataoutX[13]_i_4/O
                         net (fo=1, routed)           0.000     6.026    processzor/RegisterBlock_inst/DataoutX[13]_i_4_n_0
    SLICE_X92Y113        MUXF7 (Prop_muxf7_I0_O)      0.073     6.099 r  processzor/RegisterBlock_inst/DataoutX_reg[13]_i_2/O
                         net (fo=1, routed)           0.000     6.099    processzor/RegisterBlock_inst/DataoutX_reg[13]_i_2_n_0
    SLICE_X92Y113        MUXF8 (Prop_muxf8_I0_O)      0.022     6.121 r  processzor/RegisterBlock_inst/DataoutX_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     6.121    processzor/RegisterBlock_inst/Tarolo[0]_191[13]
    SLICE_X92Y113        FDRE                                         r  processzor/RegisterBlock_inst/DataoutX_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.957     6.299    processzor/RegisterBlock_inst/clk_IBUF_BUFG
    SLICE_X92Y113        FDRE                                         r  processzor/RegisterBlock_inst/DataoutX_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.516     5.784    
    SLICE_X92Y113        FDRE (Hold_fdre_C_D)         0.138     5.922    processzor/RegisterBlock_inst/DataoutX_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.922    
                         arrival time                           6.121    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 processzor/PFC_inst/programflowcontrol.stackmem_reg[26][4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/PFC_inst/programflowcontrol.stackmem_reg[26][4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.305ns  (logic 0.191ns (62.614%)  route 0.114ns (37.386%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 6.220 - 4.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 5.693 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.607     5.693    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X105Y90        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[26][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDCE (Prop_fdce_C_Q)         0.146     5.839 r  processzor/PFC_inst/programflowcontrol.stackmem_reg[26][4]/Q
                         net (fo=2, routed)           0.114     5.953    processzor/PFC_inst/programflowcontrol.stackmem_reg[26]_97[4]
    SLICE_X105Y90        LUT5 (Prop_lut5_I0_O)        0.045     5.998 r  processzor/PFC_inst/programflowcontrol.stackmem[26][4]_i_1/O
                         net (fo=1, routed)           0.000     5.998    processzor/PFC_inst/data5[4]
    SLICE_X105Y90        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[26][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.878     6.220    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X105Y90        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[26][4]/C  (IS_INVERTED)
                         clock pessimism             -0.527     5.693    
    SLICE_X105Y90        FDCE (Hold_fdce_C_D)         0.098     5.791    processzor/PFC_inst/programflowcontrol.stackmem_reg[26][4]
  -------------------------------------------------------------------
                         required time                         -5.791    
                         arrival time                           5.998    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 processzor/PFC_inst/programflowcontrol.stackmem_reg[27][3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/PFC_inst/programflowcontrol.stackmem_reg[27][3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.337ns  (logic 0.212ns (62.856%)  route 0.125ns (37.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 6.220 - 4.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 5.693 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.607     5.693    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X104Y90        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[27][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y90        FDCE (Prop_fdce_C_Q)         0.167     5.860 r  processzor/PFC_inst/programflowcontrol.stackmem_reg[27][3]/Q
                         net (fo=2, routed)           0.125     5.985    processzor/PFC_inst/programflowcontrol.stackmem_reg[27]_96[3]
    SLICE_X104Y90        LUT5 (Prop_lut5_I0_O)        0.045     6.030 r  processzor/PFC_inst/programflowcontrol.stackmem[27][3]_i_1/O
                         net (fo=1, routed)           0.000     6.030    processzor/PFC_inst/data4[3]
    SLICE_X104Y90        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[27][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.878     6.220    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X104Y90        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[27][3]/C  (IS_INVERTED)
                         clock pessimism             -0.527     5.693    
    SLICE_X104Y90        FDCE (Hold_fdce_C_D)         0.125     5.818    processzor/PFC_inst/programflowcontrol.stackmem_reg[27][3]
  -------------------------------------------------------------------
                         required time                         -5.818    
                         arrival time                           6.030    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 processzor/PFC_inst/programflowcontrol.stackmem_reg[24][8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/PFC_inst/programflowcontrol.stackmem_reg[24][8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.337ns  (logic 0.212ns (62.856%)  route 0.125ns (37.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 6.220 - 4.000 ) 
    Source Clock Delay      (SCD):    1.694ns = ( 5.694 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.608     5.694    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X102Y93        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[24][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y93        FDCE (Prop_fdce_C_Q)         0.167     5.861 r  processzor/PFC_inst/programflowcontrol.stackmem_reg[24][8]/Q
                         net (fo=2, routed)           0.125     5.986    processzor/PFC_inst/programflowcontrol.stackmem_reg[24]_99[8]
    SLICE_X102Y93        LUT5 (Prop_lut5_I0_O)        0.045     6.031 r  processzor/PFC_inst/programflowcontrol.stackmem[24][8]_i_1/O
                         net (fo=1, routed)           0.000     6.031    processzor/PFC_inst/data7[8]
    SLICE_X102Y93        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[24][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.878     6.220    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X102Y93        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[24][8]/C  (IS_INVERTED)
                         clock pessimism             -0.526     5.694    
    SLICE_X102Y93        FDCE (Hold_fdce_C_D)         0.125     5.819    processzor/PFC_inst/programflowcontrol.stackmem_reg[24][8]
  -------------------------------------------------------------------
                         required time                         -5.819    
                         arrival time                           6.031    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 processzor/PFC_inst/IOrd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/PFC_inst/IOrd_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.689     1.776    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X97Y106        FDCE                                         r  processzor/PFC_inst/IOrd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y106        FDCE (Prop_fdce_C_Q)         0.141     1.917 r  processzor/PFC_inst/IOrd_reg/Q
                         net (fo=7, routed)           0.117     2.034    processzor/IORD
    SLICE_X97Y106        LUT5 (Prop_lut5_I4_O)        0.045     2.079 r  processzor/IOrd_i_1/O
                         net (fo=1, routed)           0.000     2.079    processzor/PFC_inst/IOrd_reg_1
    SLICE_X97Y106        FDCE                                         r  processzor/PFC_inst/IOrd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.963     2.305    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X97Y106        FDCE                                         r  processzor/PFC_inst/IOrd_reg/C
                         clock pessimism             -0.530     1.776    
    SLICE_X97Y106        FDCE (Hold_fdce_C_D)         0.091     1.867    processzor/PFC_inst/IOrd_reg
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 processzor/PortLogic_inst/Wr_strobe_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/PortLogic_inst/Wr_strobe_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.338ns  (logic 0.212ns (62.748%)  route 0.126ns (37.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 6.304 - 4.000 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 5.775 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.688     5.775    processzor/PortLogic_inst/clk_IBUF_BUFG
    SLICE_X96Y107        FDCE                                         r  processzor/PortLogic_inst/Wr_strobe_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y107        FDCE (Prop_fdce_C_Q)         0.167     5.942 r  processzor/PortLogic_inst/Wr_strobe_reg/Q
                         net (fo=2, routed)           0.126     6.067    processzor/PortLogic_inst/WriteStrobe
    SLICE_X96Y107        LUT5 (Prop_lut5_I4_O)        0.045     6.112 r  processzor/PortLogic_inst/Wr_strobe_i_1/O
                         net (fo=1, routed)           0.000     6.112    processzor/PortLogic_inst/Wr_strobe_i_1_n_0
    SLICE_X96Y107        FDCE                                         r  processzor/PortLogic_inst/Wr_strobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.962     6.304    processzor/PortLogic_inst/clk_IBUF_BUFG
    SLICE_X96Y107        FDCE                                         r  processzor/PortLogic_inst/Wr_strobe_reg/C  (IS_INVERTED)
                         clock pessimism             -0.530     5.775    
    SLICE_X96Y107        FDCE (Hold_fdce_C_D)         0.125     5.900    processzor/PortLogic_inst/Wr_strobe_reg
  -------------------------------------------------------------------
                         required time                         -5.900    
                         arrival time                           6.112    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 processzor/PFC_inst/programflowcontrol.stackmem_reg[8][2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/PFC_inst/programflowcontrol.stackmem_reg[8][2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.338ns  (logic 0.212ns (62.748%)  route 0.126ns (37.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 6.215 - 4.000 ) 
    Source Clock Delay      (SCD):    1.690ns = ( 5.690 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.604     5.690    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X102Y85        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[8][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y85        FDCE (Prop_fdce_C_Q)         0.167     5.857 r  processzor/PFC_inst/programflowcontrol.stackmem_reg[8][2]/Q
                         net (fo=2, routed)           0.126     5.983    processzor/PFC_inst/programflowcontrol.stackmem_reg[8]_115[2]
    SLICE_X102Y85        LUT5 (Prop_lut5_I0_O)        0.045     6.028 r  processzor/PFC_inst/programflowcontrol.stackmem[8][2]_i_1/O
                         net (fo=1, routed)           0.000     6.028    processzor/PFC_inst/data23[2]
    SLICE_X102Y85        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.873     6.215    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X102Y85        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[8][2]/C  (IS_INVERTED)
                         clock pessimism             -0.525     5.690    
    SLICE_X102Y85        FDCE (Hold_fdce_C_D)         0.125     5.815    processzor/PFC_inst/programflowcontrol.stackmem_reg[8][2]
  -------------------------------------------------------------------
                         required time                         -5.815    
                         arrival time                           6.028    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 processzor/PFC_inst/programflowcontrol.stackmem_reg[21][9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/PFC_inst/programflowcontrol.stackmem_reg[21][9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.105%)  route 0.122ns (38.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 6.219 - 4.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 5.693 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.607     5.693    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X95Y95         FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[21][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y95         FDCE (Prop_fdce_C_Q)         0.146     5.839 r  processzor/PFC_inst/programflowcontrol.stackmem_reg[21][9]/Q
                         net (fo=2, routed)           0.122     5.961    processzor/PFC_inst/programflowcontrol.stackmem_reg[21]_102[9]
    SLICE_X95Y95         LUT5 (Prop_lut5_I0_O)        0.045     6.006 r  processzor/PFC_inst/programflowcontrol.stackmem[21][9]_i_1/O
                         net (fo=1, routed)           0.000     6.006    processzor/PFC_inst/data10[9]
    SLICE_X95Y95         FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[21][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.877     6.219    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X95Y95         FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[21][9]/C  (IS_INVERTED)
                         clock pessimism             -0.526     5.693    
    SLICE_X95Y95         FDCE (Hold_fdce_C_D)         0.099     5.792    processzor/PFC_inst/programflowcontrol.stackmem_reg[21][9]
  -------------------------------------------------------------------
                         required time                         -5.792    
                         arrival time                           6.006    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 processzor/PFC_inst/programflowcontrol.stackmem_reg[24][4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/PFC_inst/programflowcontrol.stackmem_reg[24][4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.049%)  route 0.122ns (38.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 6.221 - 4.000 ) 
    Source Clock Delay      (SCD):    1.694ns = ( 5.694 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.608     5.694    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X105Y93        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[24][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y93        FDCE (Prop_fdce_C_Q)         0.146     5.840 r  processzor/PFC_inst/programflowcontrol.stackmem_reg[24][4]/Q
                         net (fo=2, routed)           0.122     5.962    processzor/PFC_inst/programflowcontrol.stackmem_reg[24]_99[4]
    SLICE_X105Y93        LUT5 (Prop_lut5_I0_O)        0.045     6.007 r  processzor/PFC_inst/programflowcontrol.stackmem[24][4]_i_1/O
                         net (fo=1, routed)           0.000     6.007    processzor/PFC_inst/data7[4]
    SLICE_X105Y93        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[24][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.879     6.221    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X105Y93        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[24][4]/C  (IS_INVERTED)
                         clock pessimism             -0.527     5.694    
    SLICE_X105Y93        FDCE (Hold_fdce_C_D)         0.099     5.793    processzor/PFC_inst/programflowcontrol.stackmem_reg[24][4]
  -------------------------------------------------------------------
                         required time                         -5.793    
                         arrival time                           6.007    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 processzor/PFC_inst/programflowcontrol.stackmem_reg[27][11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/PFC_inst/programflowcontrol.stackmem_reg[27][11]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.049%)  route 0.122ns (38.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 6.218 - 4.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 5.692 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     4.219 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     5.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.086 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.606     5.692    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X101Y89        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[27][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y89        FDCE (Prop_fdce_C_Q)         0.146     5.838 r  processzor/PFC_inst/programflowcontrol.stackmem_reg[27][11]/Q
                         net (fo=2, routed)           0.122     5.960    processzor/PFC_inst/programflowcontrol.stackmem_reg[27]_96[11]
    SLICE_X101Y89        LUT5 (Prop_lut5_I0_O)        0.045     6.005 r  processzor/PFC_inst/programflowcontrol.stackmem[27][11]_i_1/O
                         net (fo=1, routed)           0.000     6.005    processzor/PFC_inst/data4[11]
    SLICE_X101Y89        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[27][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.876     6.218    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X101Y89        FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[27][11]/C  (IS_INVERTED)
                         clock pessimism             -0.526     5.692    
    SLICE_X101Y89        FDCE (Hold_fdce_C_D)         0.099     5.791    processzor/PFC_inst/programflowcontrol.stackmem_reg[27][11]
  -------------------------------------------------------------------
                         required time                         -5.791    
                         arrival time                           6.005    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y19    mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X98Y110   PortDataIn_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X98Y110   PortDataIn_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X98Y110   PortDataIn_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X98Y110   PortDataIn_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X103Y107  led_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X103Y107  led_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X103Y107  led_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X103Y107  led_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   PortDataIn_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   PortDataIn_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   PortDataIn_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   PortDataIn_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   PortDataIn_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   PortDataIn_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   PortDataIn_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   PortDataIn_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y107  led_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y107  led_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   PortDataIn_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   PortDataIn_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   PortDataIn_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   PortDataIn_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   PortDataIn_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   PortDataIn_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   PortDataIn_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y110   PortDataIn_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y107  led_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y107  led_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.545ns  (logic 1.542ns (20.442%)  route 6.002ns (79.558%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        6.002     7.545    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y95         LDCE                                         f  processzor/IfAndDec_inst/Branch_Addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.545ns  (logic 1.542ns (20.442%)  route 6.002ns (79.558%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        6.002     7.545    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y95         LDCE                                         f  processzor/IfAndDec_inst/Branch_Addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.545ns  (logic 1.542ns (20.442%)  route 6.002ns (79.558%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        6.002     7.545    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y95         LDCE                                         f  processzor/IfAndDec_inst/Branch_Addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.545ns  (logic 1.542ns (20.442%)  route 6.002ns (79.558%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        6.002     7.545    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y95         LDCE                                         f  processzor/IfAndDec_inst/Branch_Addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.380ns  (logic 1.542ns (20.899%)  route 5.837ns (79.101%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        5.837     7.380    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y97         LDCE                                         f  processzor/IfAndDec_inst/Branch_Addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.380ns  (logic 1.542ns (20.899%)  route 5.837ns (79.101%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        5.837     7.380    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y97         LDCE                                         f  processzor/IfAndDec_inst/Branch_Addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.380ns  (logic 1.542ns (20.899%)  route 5.837ns (79.101%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        5.837     7.380    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y97         LDCE                                         f  processzor/IfAndDec_inst/Branch_Addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.380ns  (logic 1.542ns (20.899%)  route 5.837ns (79.101%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        5.837     7.380    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y97         LDCE                                         f  processzor/IfAndDec_inst/Branch_Addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.229ns  (logic 1.542ns (21.335%)  route 5.686ns (78.665%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        5.686     7.229    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y98         LDCE                                         f  processzor/IfAndDec_inst/Branch_Addr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.229ns  (logic 1.542ns (21.335%)  route 5.686ns (78.665%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        5.686     7.229    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y98         LDCE                                         f  processzor/IfAndDec_inst/Branch_Addr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/DMemAddr_dir_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 0.309ns (12.220%)  route 2.223ns (87.780%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        2.223     2.533    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y107        LDCE                                         f  processzor/IfAndDec_inst/DMemAddr_dir_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/DMemAddr_dir_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 0.309ns (12.220%)  route 2.223ns (87.780%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        2.223     2.533    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X91Y107        LDCE                                         f  processzor/IfAndDec_inst/DMemAddr_dir_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/DMemAddr_dir_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 0.309ns (12.220%)  route 2.223ns (87.780%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        2.223     2.533    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y107        LDCE                                         f  processzor/IfAndDec_inst/DMemAddr_dir_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/KK_const_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 0.309ns (12.198%)  route 2.228ns (87.802%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        2.228     2.537    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y108        LDCE                                         f  processzor/IfAndDec_inst/KK_const_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/KK_const_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 0.309ns (12.198%)  route 2.228ns (87.802%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        2.228     2.537    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X93Y108        LDCE                                         f  processzor/IfAndDec_inst/KK_const_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/KK_const_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 0.309ns (12.198%)  route 2.228ns (87.802%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        2.228     2.537    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y108        LDCE                                         f  processzor/IfAndDec_inst/KK_const_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/KK_const_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 0.309ns (12.198%)  route 2.228ns (87.802%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        2.228     2.537    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y108        LDCE                                         f  processzor/IfAndDec_inst/KK_const_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/KK_const_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 0.309ns (12.198%)  route 2.228ns (87.802%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        2.228     2.537    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y108        LDCE                                         f  processzor/IfAndDec_inst/KK_const_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/Sy_Addr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.599ns  (logic 0.309ns (11.908%)  route 2.289ns (88.092%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        2.289     2.599    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y106        LDCE                                         f  processzor/IfAndDec_inst/Sy_Addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/IfAndDec_inst/Sy_Addr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.599ns  (logic 0.309ns (11.908%)  route 2.289ns (88.092%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=1814, routed)        2.289     2.599    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X90Y106        LDCE                                         f  processzor/IfAndDec_inst/Sy_Addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.697ns  (logic 3.986ns (59.515%)  route 2.711ns (40.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.976     6.050    clk_IBUF_BUFG
    SLICE_X103Y107       FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.456     6.506 r  led_reg[0]/Q
                         net (fo=1, routed)           2.711     9.217    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    12.747 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.747    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.569ns  (logic 4.013ns (61.095%)  route 2.556ns (38.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.976     6.050    clk_IBUF_BUFG
    SLICE_X103Y107       FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.456     6.506 r  led_reg[1]/Q
                         net (fo=1, routed)           2.556     9.061    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    12.619 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.619    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.153ns  (logic 4.037ns (65.608%)  route 2.116ns (34.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.976     6.050    clk_IBUF_BUFG
    SLICE_X103Y107       FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.456     6.506 r  led_reg[3]/Q
                         net (fo=1, routed)           2.116     8.622    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.203 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.203    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.972ns  (logic 4.028ns (67.452%)  route 1.944ns (32.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.976     6.050    clk_IBUF_BUFG
    SLICE_X103Y107       FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDRE (Prop_fdre_C_Q)         0.456     6.506 r  led_reg[2]/Q
                         net (fo=1, routed)           1.944     8.450    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    12.022 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.022    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/IfAndDec_inst/DMemAddr_dir_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.844ns  (logic 2.578ns (44.117%)  route 3.266ns (55.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.824     5.898    mem/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     8.352 f  mem/ram_2k_generate.akv7.kcpsm6_rom/DOPADOP[0]
                         net (fo=43, routed)          2.501    10.853    mem/Instruction[16]
    SLICE_X92Y107        LUT5 (Prop_lut5_I0_O)        0.124    10.977 r  mem/DMemAddr_dir_reg[1]_i_1/O
                         net (fo=1, routed)           0.765    11.742    processzor/IfAndDec_inst/Tarolo[19][15]_i_3[1]
    SLICE_X92Y107        LDCE                                         r  processzor/IfAndDec_inst/DMemAddr_dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.745ns  (logic 2.702ns (47.032%)  route 3.043ns (52.968%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.824     5.898    mem/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     8.352 f  mem/ram_2k_generate.akv7.kcpsm6_rom/DOPADOP[0]
                         net (fo=43, routed)          1.477     9.829    mem/Instruction[16]
    SLICE_X92Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.953 r  mem/Branch_Addr_reg[11]_i_3/O
                         net (fo=12, routed)          1.094    11.047    mem/Branch_Addr_reg[11]_i_3_n_0
    SLICE_X92Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.171 r  mem/Branch_Addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.472    11.643    processzor/IfAndDec_inst/programflowcontrol.stackmem_reg[2][11][8]
    SLICE_X92Y95         LDCE                                         r  processzor/IfAndDec_inst/Branch_Addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/IfAndDec_inst/DMemAddr_dir_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.728ns  (logic 2.578ns (45.010%)  route 3.150ns (54.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.824     5.898    mem/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     8.352 f  mem/ram_2k_generate.akv7.kcpsm6_rom/DOPADOP[0]
                         net (fo=43, routed)          2.520    10.872    mem/Instruction[16]
    SLICE_X92Y107        LUT5 (Prop_lut5_I0_O)        0.124    10.996 r  mem/DMemAddr_dir_reg[4]_i_1/O
                         net (fo=1, routed)           0.630    11.626    processzor/IfAndDec_inst/Tarolo[19][15]_i_3[4]
    SLICE_X92Y107        LDCE                                         r  processzor/IfAndDec_inst/DMemAddr_dir_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.627ns  (logic 2.702ns (48.022%)  route 2.925ns (51.978%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.824     5.898    mem/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     8.352 f  mem/ram_2k_generate.akv7.kcpsm6_rom/DOPADOP[0]
                         net (fo=43, routed)          1.477     9.829    mem/Instruction[16]
    SLICE_X92Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.953 r  mem/Branch_Addr_reg[11]_i_3/O
                         net (fo=12, routed)          0.924    10.877    mem/Branch_Addr_reg[11]_i_3_n_0
    SLICE_X92Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  mem/Branch_Addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.523    11.525    processzor/IfAndDec_inst/programflowcontrol.stackmem_reg[2][11][2]
    SLICE_X92Y95         LDCE                                         r  processzor/IfAndDec_inst/Branch_Addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.606ns  (logic 2.728ns (48.659%)  route 2.878ns (51.341%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.824     5.898    mem/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     8.352 f  mem/ram_2k_generate.akv7.kcpsm6_rom/DOPADOP[0]
                         net (fo=43, routed)          1.477     9.829    mem/Instruction[16]
    SLICE_X92Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.953 r  mem/Branch_Addr_reg[11]_i_3/O
                         net (fo=12, routed)          0.924    10.877    mem/Branch_Addr_reg[11]_i_3_n_0
    SLICE_X92Y97         LUT2 (Prop_lut2_I0_O)        0.150    11.027 r  mem/Branch_Addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.477    11.504    processzor/IfAndDec_inst/programflowcontrol.stackmem_reg[2][11][3]
    SLICE_X92Y95         LDCE                                         r  processzor/IfAndDec_inst/Branch_Addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.585ns  (logic 2.702ns (48.378%)  route 2.883ns (51.622%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.824     5.898    mem/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     8.352 f  mem/ram_2k_generate.akv7.kcpsm6_rom/DOPADOP[0]
                         net (fo=43, routed)          1.477     9.829    mem/Instruction[16]
    SLICE_X92Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.953 r  mem/Branch_Addr_reg[11]_i_3/O
                         net (fo=12, routed)          1.075    11.028    mem/Branch_Addr_reg[11]_i_3_n_0
    SLICE_X92Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.152 r  mem/Branch_Addr_reg[4]_i_1/O
                         net (fo=1, routed)           0.331    11.483    processzor/IfAndDec_inst/programflowcontrol.stackmem_reg[2][11][4]
    SLICE_X92Y95         LDCE                                         r  processzor/IfAndDec_inst/Branch_Addr_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.629ns (65.286%)  route 0.334ns (34.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.649     1.736    mem/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.585     2.321 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[9]
                         net (fo=2, routed)           0.334     2.655    mem/Instruction[9]
    SLICE_X92Y97         LUT2 (Prop_lut2_I1_O)        0.044     2.699 r  mem/Branch_Addr_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.699    processzor/IfAndDec_inst/programflowcontrol.stackmem_reg[2][11][9]
    SLICE_X92Y97         LDCE                                         r  processzor/IfAndDec_inst/Branch_Addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.628ns (63.536%)  route 0.360ns (36.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.649     1.736    mem/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.585     2.321 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=5, routed)           0.360     2.681    mem/Instruction[5]
    SLICE_X92Y97         LUT2 (Prop_lut2_I1_O)        0.043     2.724 r  mem/Branch_Addr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.724    processzor/IfAndDec_inst/programflowcontrol.stackmem_reg[2][11][5]
    SLICE_X92Y97         LDCE                                         r  processzor/IfAndDec_inst/Branch_Addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.007ns  (logic 0.628ns (62.393%)  route 0.379ns (37.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.649     1.736    mem/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.321 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[0]
                         net (fo=4, routed)           0.379     2.699    mem/Instruction[0]
    SLICE_X92Y97         LUT2 (Prop_lut2_I1_O)        0.043     2.742 r  mem/Branch_Addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.742    processzor/IfAndDec_inst/programflowcontrol.stackmem_reg[2][11][0]
    SLICE_X92Y97         LDCE                                         r  processzor/IfAndDec_inst/Branch_Addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 0.630ns (61.753%)  route 0.390ns (38.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.649     1.736    mem/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585     2.321 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[10]
                         net (fo=2, routed)           0.390     2.711    mem/Instruction[10]
    SLICE_X92Y98         LUT2 (Prop_lut2_I1_O)        0.045     2.756 r  mem/Branch_Addr_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.756    processzor/IfAndDec_inst/programflowcontrol.stackmem_reg[2][11][10]
    SLICE_X92Y98         LDCE                                         r  processzor/IfAndDec_inst/Branch_Addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/IfAndDec_inst/Instr_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.033ns  (logic 0.630ns (61.000%)  route 0.403ns (39.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.649     1.736    mem/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[1])
                                                      0.585     2.321 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOPADOP[1]
                         net (fo=43, routed)          0.403     2.723    mem/Instruction[17]
    SLICE_X94Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.768 r  mem/Instr_code_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.768    processzor/IfAndDec_inst/Mux_Sel_reg[2]_1[5]
    SLICE_X94Y102        LDCE                                         r  processzor/IfAndDec_inst/Instr_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/IfAndDec_inst/Sy_Addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.630ns (58.395%)  route 0.449ns (41.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.649     1.736    mem/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.585     2.321 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=5, routed)           0.449     2.770    mem/Instruction[5]
    SLICE_X90Y106        LUT6 (Prop_lut6_I5_O)        0.045     2.815 r  mem/Sy_Addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.815    processzor/IfAndDec_inst/DataoutY_reg[15][1]
    SLICE_X90Y106        LDCE                                         r  processzor/IfAndDec_inst/Sy_Addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/IfAndDec_inst/PortID_dir_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.088ns  (logic 0.630ns (57.909%)  route 0.458ns (42.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.649     1.736    mem/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.585     2.321 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[14]
                         net (fo=43, routed)          0.458     2.779    mem/Instruction[14]
    SLICE_X92Y106        LUT6 (Prop_lut6_I4_O)        0.045     2.824 r  mem/PortID_dir_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.824    processzor/IfAndDec_inst/led_reg[0][5]
    SLICE_X92Y106        LDCE                                         r  processzor/IfAndDec_inst/PortID_dir_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.097ns  (logic 0.630ns (57.443%)  route 0.467ns (42.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.649     1.736    mem/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585     2.321 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=5, routed)           0.352     2.672    mem/Instruction[4]
    SLICE_X92Y97         LUT2 (Prop_lut2_I1_O)        0.045     2.717 r  mem/Branch_Addr_reg[4]_i_1/O
                         net (fo=1, routed)           0.115     2.832    processzor/IfAndDec_inst/programflowcontrol.stackmem_reg[2][11][4]
    SLICE_X92Y95         LDCE                                         r  processzor/IfAndDec_inst/Branch_Addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/IfAndDec_inst/Sy_Addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.111ns  (logic 0.630ns (56.709%)  route 0.481ns (43.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.649     1.736    mem/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     2.321 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[7]
                         net (fo=4, routed)           0.481     2.802    mem/Instruction[7]
    SLICE_X90Y106        LUT6 (Prop_lut6_I5_O)        0.045     2.847 r  mem/Sy_Addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.847    processzor/IfAndDec_inst/DataoutY_reg[15][3]
    SLICE_X90Y106        LDCE                                         r  processzor/IfAndDec_inst/Sy_Addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processzor/IfAndDec_inst/Branch_Addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 0.630ns (56.480%)  route 0.485ns (43.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.649     1.736    mem/clk_IBUF_BUFG
    RAMB36_X4Y19         RAMB36E1                                     r  mem/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585     2.321 r  mem/ram_2k_generate.akv7.kcpsm6_rom/DOADO[8]
                         net (fo=2, routed)           0.322     2.642    mem/Instruction[8]
    SLICE_X92Y97         LUT2 (Prop_lut2_I1_O)        0.045     2.687 r  mem/Branch_Addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.164     2.851    processzor/IfAndDec_inst/programflowcontrol.stackmem_reg[2][11][8]
    SLICE_X92Y95         LDCE                                         r  processzor/IfAndDec_inst/Branch_Addr_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          3804 Endpoints
Min Delay          3804 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/ALU_inst/ZeroFlag_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.563ns  (logic 3.047ns (17.351%)  route 14.515ns (82.649%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT6=5)
  Clock Path Skew:        5.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.530ns = ( 9.530 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1814, routed)        5.606     7.148    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X95Y102        LDCE (SetClr_ldce_CLR_Q)     0.885     8.033 f  processzor/IfAndDec_inst/Instr_code_reg[2]/Q
                         net (fo=85, routed)          5.731    13.764    processzor/RegisterBlock_inst/Result[0]_i_9[2]
    SLICE_X94Y123        LUT6 (Prop_lut6_I3_O)        0.124    13.888 r  processzor/RegisterBlock_inst/ZeroFlag_i_51/O
                         net (fo=1, routed)           0.459    14.348    processzor/RegisterBlock_inst/ZeroFlag_i_51_n_0
    SLICE_X93Y122        LUT6 (Prop_lut6_I2_O)        0.124    14.472 r  processzor/RegisterBlock_inst/ZeroFlag_i_23/O
                         net (fo=1, routed)           0.520    14.992    processzor/RegisterBlock_inst/ZeroFlag_i_23_n_0
    SLICE_X92Y122        LUT6 (Prop_lut6_I5_O)        0.124    15.116 f  processzor/RegisterBlock_inst/ZeroFlag_i_7/O
                         net (fo=1, routed)           1.162    16.278    processzor/IfAndDec_inst/ZeroFlag_reg_5
    SLICE_X108Y122       LUT6 (Prop_lut6_I1_O)        0.124    16.402 f  processzor/IfAndDec_inst/ZeroFlag_i_2/O
                         net (fo=1, routed)           1.037    17.439    processzor/IfAndDec_inst/ZeroFlag_i_2_n_0
    SLICE_X100Y124       LUT6 (Prop_lut6_I0_O)        0.124    17.563 f  processzor/IfAndDec_inst/ZeroFlag_i_1/O
                         net (fo=1, routed)           0.000    17.563    processzor/ALU_inst/ZeroFlag_reg_1
    SLICE_X100Y124       FDRE                                         f  processzor/ALU_inst/ZeroFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.765     9.530    processzor/ALU_inst/clk_IBUF_BUFG
    SLICE_X100Y124       FDRE                                         r  processzor/ALU_inst/ZeroFlag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/ALU_inst/Result_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.770ns  (logic 3.153ns (18.803%)  route 13.617ns (81.197%))
  Logic Levels:           6  (IBUF=1 LDCE=1 LUT2=1 LUT6=3)
  Clock Path Skew:        5.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 9.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1814, routed)        5.606     7.148    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X95Y102        LDCE (SetClr_ldce_CLR_Q)     0.885     8.033 f  processzor/IfAndDec_inst/Instr_code_reg[3]/Q
                         net (fo=78, routed)          4.298    12.331    processzor/IfAndDec_inst/Q[3]
    SLICE_X108Y122       LUT2 (Prop_lut2_I1_O)        0.150    12.481 r  processzor/IfAndDec_inst/Result[7]_i_18/O
                         net (fo=8, routed)           1.428    13.909    processzor/IfAndDec_inst/Result[7]_i_18_n_0
    SLICE_X104Y119       LUT6 (Prop_lut6_I2_O)        0.328    14.237 f  processzor/IfAndDec_inst/Result[0]_i_11/O
                         net (fo=1, routed)           1.044    15.281    processzor/IfAndDec_inst/Result[0]_i_11_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I1_O)        0.124    15.405 f  processzor/IfAndDec_inst/Result[0]_i_4/O
                         net (fo=1, routed)           1.242    16.646    processzor/IfAndDec_inst/Result[0]_i_4_n_0
    SLICE_X103Y115       LUT6 (Prop_lut6_I3_O)        0.124    16.770 f  processzor/IfAndDec_inst/Result[0]_i_1/O
                         net (fo=1, routed)           0.000    16.770    processzor/ALU_inst/D[0]
    SLICE_X103Y115       FDRE                                         f  processzor/ALU_inst/Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.777     9.542    processzor/ALU_inst/clk_IBUF_BUFG
    SLICE_X103Y115       FDRE                                         r  processzor/ALU_inst/Result_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/ALU_inst/Result_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.172ns  (logic 4.608ns (28.494%)  route 11.564ns (71.506%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.531ns = ( 9.531 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1814, routed)        5.332     6.874    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X93Y106        LDCE (SetClr_ldce_CLR_Q)     0.885     7.759 f  processzor/IfAndDec_inst/KK_const_reg[5]/Q
                         net (fo=36, routed)          3.576    11.335    processzor/RegisterBlock_inst/ZeroFlag_i_54_0[5]
    SLICE_X100Y120       LUT6 (Prop_lut6_I3_O)        0.124    11.459 f  processzor/RegisterBlock_inst/i___30_carry__0_i_1/O
                         net (fo=2, routed)           0.774    12.234    processzor/ALU_inst/i___60_carry__0_i_7[3]
    SLICE_X103Y121       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.619 r  processzor/ALU_inst/multOp_inferred__0/i___30_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.619    processzor/ALU_inst/multOp_inferred__0/i___30_carry__0_n_0
    SLICE_X103Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.841 r  processzor/ALU_inst/multOp_inferred__0/i___30_carry__1/O[0]
                         net (fo=4, routed)           0.664    13.505    processzor/IfAndDec_inst/i___60_carry__1_i_7_0[0]
    SLICE_X104Y123       LUT3 (Prop_lut3_I0_O)        0.299    13.804 r  processzor/IfAndDec_inst/i___60_carry__1_i_15/O
                         net (fo=1, routed)           0.600    14.404    processzor/IfAndDec_inst/i___60_carry__1_i_15_n_0
    SLICE_X102Y123       LUT5 (Prop_lut5_I2_O)        0.124    14.528 r  processzor/IfAndDec_inst/i___60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    14.528    processzor/ALU_inst/Result_reg[14]_3[0]
    SLICE_X102Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.041 r  processzor/ALU_inst/multOp_inferred__0/i___60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.041    processzor/ALU_inst/multOp_inferred__0/i___60_carry__1_n_0
    SLICE_X102Y124       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.260 r  processzor/ALU_inst/multOp_inferred__0/i___60_carry__2/O[0]
                         net (fo=2, routed)           0.617    15.877    processzor/IfAndDec_inst/Result_reg[15][0]
    SLICE_X104Y124       LUT6 (Prop_lut6_I0_O)        0.295    16.172 r  processzor/IfAndDec_inst/Result[15]_i_2/O
                         net (fo=1, routed)           0.000    16.172    processzor/ALU_inst/D[15]
    SLICE_X104Y124       FDRE                                         r  processzor/ALU_inst/Result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.766     9.531    processzor/ALU_inst/clk_IBUF_BUFG
    SLICE_X104Y124       FDRE                                         r  processzor/ALU_inst/Result_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/ALU_inst/Result_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.101ns  (logic 4.496ns (27.925%)  route 11.605ns (72.075%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.531ns = ( 9.531 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1814, routed)        5.332     6.874    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X93Y106        LDCE (SetClr_ldce_CLR_Q)     0.885     7.759 f  processzor/IfAndDec_inst/KK_const_reg[5]/Q
                         net (fo=36, routed)          3.576    11.335    processzor/RegisterBlock_inst/ZeroFlag_i_54_0[5]
    SLICE_X100Y120       LUT6 (Prop_lut6_I3_O)        0.124    11.459 f  processzor/RegisterBlock_inst/i___30_carry__0_i_1/O
                         net (fo=2, routed)           0.774    12.234    processzor/ALU_inst/i___60_carry__0_i_7[3]
    SLICE_X103Y121       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.619 r  processzor/ALU_inst/multOp_inferred__0/i___30_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.619    processzor/ALU_inst/multOp_inferred__0/i___30_carry__0_n_0
    SLICE_X103Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.841 r  processzor/ALU_inst/multOp_inferred__0/i___30_carry__1/O[0]
                         net (fo=4, routed)           0.664    13.505    processzor/IfAndDec_inst/i___60_carry__1_i_7_0[0]
    SLICE_X104Y123       LUT3 (Prop_lut3_I0_O)        0.299    13.804 r  processzor/IfAndDec_inst/i___60_carry__1_i_15/O
                         net (fo=1, routed)           0.600    14.404    processzor/IfAndDec_inst/i___60_carry__1_i_15_n_0
    SLICE_X102Y123       LUT5 (Prop_lut5_I2_O)        0.124    14.528 r  processzor/IfAndDec_inst/i___60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    14.528    processzor/ALU_inst/Result_reg[14]_3[0]
    SLICE_X102Y123       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    15.136 r  processzor/ALU_inst/multOp_inferred__0/i___60_carry__1/O[3]
                         net (fo=2, routed)           0.658    15.794    processzor/IfAndDec_inst/Result_reg[14][3]
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.307    16.101 r  processzor/IfAndDec_inst/Result[14]_i_1/O
                         net (fo=1, routed)           0.000    16.101    processzor/ALU_inst/D[14]
    SLICE_X103Y124       FDRE                                         r  processzor/ALU_inst/Result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.766     9.531    processzor/ALU_inst/clk_IBUF_BUFG
    SLICE_X103Y124       FDRE                                         r  processzor/ALU_inst/Result_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/ALU_inst/Result_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.032ns  (logic 5.169ns (32.243%)  route 10.863ns (67.757%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LDCE=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        5.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.532ns = ( 9.532 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1814, routed)        5.010     6.552    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y108        LDCE (SetClr_ldce_CLR_Q)     0.898     7.450 f  processzor/IfAndDec_inst/KK_const_reg[4]/Q
                         net (fo=32, routed)          3.385    10.835    processzor/IfAndDec_inst/ram_2k_generate.akv7.kcpsm6_rom[4]
    SLICE_X98Y119        LUT6 (Prop_lut6_I0_O)        0.124    10.959 f  processzor/IfAndDec_inst/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.411    11.370    processzor/IfAndDec_inst/DataoutX_reg[0][0]
    SLICE_X101Y120       LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  processzor/IfAndDec_inst/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.494    processzor/ALU_inst/multOp_inferred__0/i___60_carry_1[1]
    SLICE_X101Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.044 r  processzor/ALU_inst/multOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.044    processzor/ALU_inst/multOp_inferred__0/i___0_carry__0_n_0
    SLICE_X101Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.266 r  processzor/ALU_inst/multOp_inferred__0/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.486    12.752    processzor/IfAndDec_inst/i___60_carry__0_i_5_0[0]
    SLICE_X102Y120       LUT4 (Prop_lut4_I2_O)        0.299    13.051 r  processzor/IfAndDec_inst/i___60_carry__0_i_11/O
                         net (fo=2, routed)           0.173    13.224    processzor/IfAndDec_inst/i___60_carry__0_i_11_n_0
    SLICE_X102Y120       LUT6 (Prop_lut6_I3_O)        0.124    13.348 r  processzor/IfAndDec_inst/i___60_carry__0_i_3/O
                         net (fo=2, routed)           0.635    13.983    processzor/IfAndDec_inst/DataoutX_reg[6][0]
    SLICE_X102Y122       LUT5 (Prop_lut5_I0_O)        0.124    14.107 r  processzor/IfAndDec_inst/i___60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.107    processzor/ALU_inst/Result_reg[10]_3[0]
    SLICE_X102Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.640 r  processzor/ALU_inst/multOp_inferred__0/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.640    processzor/ALU_inst/multOp_inferred__0/i___60_carry__0_n_0
    SLICE_X102Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.963 r  processzor/ALU_inst/multOp_inferred__0/i___60_carry__1/O[1]
                         net (fo=2, routed)           0.764    15.726    processzor/IfAndDec_inst/Result_reg[14][1]
    SLICE_X100Y123       LUT6 (Prop_lut6_I1_O)        0.306    16.032 r  processzor/IfAndDec_inst/Result[12]_i_1/O
                         net (fo=1, routed)           0.000    16.032    processzor/ALU_inst/D[12]
    SLICE_X100Y123       FDRE                                         r  processzor/ALU_inst/Result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.767     9.532    processzor/ALU_inst/clk_IBUF_BUFG
    SLICE_X100Y123       FDRE                                         r  processzor/ALU_inst/Result_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/ALU_inst/Result_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.872ns  (logic 5.054ns (31.845%)  route 10.817ns (68.155%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LDCE=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        5.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.532ns = ( 9.532 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1814, routed)        5.010     6.552    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y108        LDCE (SetClr_ldce_CLR_Q)     0.898     7.450 f  processzor/IfAndDec_inst/KK_const_reg[4]/Q
                         net (fo=32, routed)          3.385    10.835    processzor/IfAndDec_inst/ram_2k_generate.akv7.kcpsm6_rom[4]
    SLICE_X98Y119        LUT6 (Prop_lut6_I0_O)        0.124    10.959 f  processzor/IfAndDec_inst/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.411    11.370    processzor/IfAndDec_inst/DataoutX_reg[0][0]
    SLICE_X101Y120       LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  processzor/IfAndDec_inst/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.494    processzor/ALU_inst/multOp_inferred__0/i___60_carry_1[1]
    SLICE_X101Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.044 r  processzor/ALU_inst/multOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.044    processzor/ALU_inst/multOp_inferred__0/i___0_carry__0_n_0
    SLICE_X101Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.266 r  processzor/ALU_inst/multOp_inferred__0/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.486    12.752    processzor/IfAndDec_inst/i___60_carry__0_i_5_0[0]
    SLICE_X102Y120       LUT4 (Prop_lut4_I2_O)        0.299    13.051 r  processzor/IfAndDec_inst/i___60_carry__0_i_11/O
                         net (fo=2, routed)           0.173    13.224    processzor/IfAndDec_inst/i___60_carry__0_i_11_n_0
    SLICE_X102Y120       LUT6 (Prop_lut6_I3_O)        0.124    13.348 r  processzor/IfAndDec_inst/i___60_carry__0_i_3/O
                         net (fo=2, routed)           0.635    13.983    processzor/IfAndDec_inst/DataoutX_reg[6][0]
    SLICE_X102Y122       LUT5 (Prop_lut5_I0_O)        0.124    14.107 r  processzor/IfAndDec_inst/i___60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.107    processzor/ALU_inst/Result_reg[10]_3[0]
    SLICE_X102Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.640 r  processzor/ALU_inst/multOp_inferred__0/i___60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.640    processzor/ALU_inst/multOp_inferred__0/i___60_carry__0_n_0
    SLICE_X102Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.859 r  processzor/ALU_inst/multOp_inferred__0/i___60_carry__1/O[0]
                         net (fo=2, routed)           0.718    15.577    processzor/IfAndDec_inst/Result_reg[14][0]
    SLICE_X99Y123        LUT6 (Prop_lut6_I1_O)        0.295    15.872 r  processzor/IfAndDec_inst/Result[11]_i_1/O
                         net (fo=1, routed)           0.000    15.872    processzor/ALU_inst/D[11]
    SLICE_X99Y123        FDRE                                         r  processzor/ALU_inst/Result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.767     9.532    processzor/ALU_inst/clk_IBUF_BUFG
    SLICE_X99Y123        FDRE                                         r  processzor/ALU_inst/Result_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/ALU_inst/Result_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.829ns  (logic 4.426ns (27.962%)  route 11.403ns (72.038%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.531ns = ( 9.531 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1814, routed)        5.332     6.874    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X93Y106        LDCE (SetClr_ldce_CLR_Q)     0.885     7.759 f  processzor/IfAndDec_inst/KK_const_reg[5]/Q
                         net (fo=36, routed)          3.576    11.335    processzor/RegisterBlock_inst/ZeroFlag_i_54_0[5]
    SLICE_X100Y120       LUT6 (Prop_lut6_I3_O)        0.124    11.459 f  processzor/RegisterBlock_inst/i___30_carry__0_i_1/O
                         net (fo=2, routed)           0.774    12.234    processzor/ALU_inst/i___60_carry__0_i_7[3]
    SLICE_X103Y121       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.619 r  processzor/ALU_inst/multOp_inferred__0/i___30_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.619    processzor/ALU_inst/multOp_inferred__0/i___30_carry__0_n_0
    SLICE_X103Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.841 r  processzor/ALU_inst/multOp_inferred__0/i___30_carry__1/O[0]
                         net (fo=4, routed)           0.664    13.505    processzor/IfAndDec_inst/i___60_carry__1_i_7_0[0]
    SLICE_X104Y123       LUT3 (Prop_lut3_I0_O)        0.299    13.804 r  processzor/IfAndDec_inst/i___60_carry__1_i_15/O
                         net (fo=1, routed)           0.600    14.404    processzor/IfAndDec_inst/i___60_carry__1_i_15_n_0
    SLICE_X102Y123       LUT5 (Prop_lut5_I2_O)        0.124    14.528 r  processzor/IfAndDec_inst/i___60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    14.528    processzor/ALU_inst/Result_reg[14]_3[0]
    SLICE_X102Y123       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.072 r  processzor/ALU_inst/multOp_inferred__0/i___60_carry__1/O[2]
                         net (fo=2, routed)           0.456    15.528    processzor/IfAndDec_inst/Result_reg[14][2]
    SLICE_X103Y124       LUT6 (Prop_lut6_I1_O)        0.301    15.829 r  processzor/IfAndDec_inst/Result[13]_i_1/O
                         net (fo=1, routed)           0.000    15.829    processzor/ALU_inst/D[13]
    SLICE_X103Y124       FDRE                                         r  processzor/ALU_inst/Result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.766     9.531    processzor/ALU_inst/clk_IBUF_BUFG
    SLICE_X103Y124       FDRE                                         r  processzor/ALU_inst/Result_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/ALU_inst/Result_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.708ns  (logic 4.429ns (28.197%)  route 11.279ns (71.803%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LDCE=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        5.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 9.611 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1814, routed)        5.010     6.552    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y108        LDCE (SetClr_ldce_CLR_Q)     0.898     7.450 f  processzor/IfAndDec_inst/KK_const_reg[4]/Q
                         net (fo=32, routed)          3.385    10.835    processzor/IfAndDec_inst/ram_2k_generate.akv7.kcpsm6_rom[4]
    SLICE_X98Y119        LUT6 (Prop_lut6_I0_O)        0.124    10.959 f  processzor/IfAndDec_inst/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.411    11.370    processzor/IfAndDec_inst/DataoutX_reg[0][0]
    SLICE_X101Y120       LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  processzor/IfAndDec_inst/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.494    processzor/ALU_inst/multOp_inferred__0/i___60_carry_1[1]
    SLICE_X101Y120       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.134 r  processzor/ALU_inst/multOp_inferred__0/i___0_carry__0/O[3]
                         net (fo=2, routed)           0.587    12.721    processzor/ALU_inst/DataoutX_reg[2][1]
    SLICE_X100Y122       LUT4 (Prop_lut4_I2_O)        0.306    13.027 r  processzor/ALU_inst/i___60_carry__0_i_4/O
                         net (fo=2, routed)           0.622    13.649    processzor/ALU_inst/i___60_carry__0_i_4_n_0
    SLICE_X102Y122       LUT5 (Prop_lut5_I0_O)        0.124    13.773 r  processzor/ALU_inst/i___60_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.773    processzor/ALU_inst/i___60_carry__0_i_8_n_0
    SLICE_X102Y122       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.025 r  processzor/ALU_inst/multOp_inferred__0/i___60_carry__0/O[0]
                         net (fo=2, routed)           0.615    14.640    processzor/IfAndDec_inst/Result_reg[10][0]
    SLICE_X104Y119       LUT6 (Prop_lut6_I1_O)        0.295    14.935 r  processzor/IfAndDec_inst/Result[7]_i_7/O
                         net (fo=1, routed)           0.649    15.584    processzor/IfAndDec_inst/Result[7]_i_7_n_0
    SLICE_X106Y119       LUT6 (Prop_lut6_I3_O)        0.124    15.708 r  processzor/IfAndDec_inst/Result[7]_i_2/O
                         net (fo=1, routed)           0.000    15.708    processzor/ALU_inst/D[7]
    SLICE_X106Y119       FDRE                                         r  processzor/ALU_inst/Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.846     9.611    processzor/ALU_inst/clk_IBUF_BUFG
    SLICE_X106Y119       FDRE                                         r  processzor/ALU_inst/Result_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/ALU_inst/Result_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.615ns  (logic 3.153ns (20.193%)  route 12.462ns (79.807%))
  Logic Levels:           6  (IBUF=1 LDCE=1 LUT2=1 LUT6=3)
  Clock Path Skew:        5.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 9.615 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1814, routed)        5.606     7.148    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X95Y102        LDCE (SetClr_ldce_CLR_Q)     0.885     8.033 f  processzor/IfAndDec_inst/Instr_code_reg[3]/Q
                         net (fo=78, routed)          4.298    12.331    processzor/IfAndDec_inst/Q[3]
    SLICE_X108Y122       LUT2 (Prop_lut2_I1_O)        0.150    12.481 r  processzor/IfAndDec_inst/Result[7]_i_18/O
                         net (fo=8, routed)           1.420    13.901    processzor/IfAndDec_inst/Result[7]_i_18_n_0
    SLICE_X104Y119       LUT6 (Prop_lut6_I2_O)        0.328    14.229 f  processzor/IfAndDec_inst/Result[3]_i_13/O
                         net (fo=1, routed)           0.537    14.766    processzor/RegisterBlock_inst/Result_reg[3]_3
    SLICE_X108Y120       LUT6 (Prop_lut6_I5_O)        0.124    14.890 f  processzor/RegisterBlock_inst/Result[3]_i_5/O
                         net (fo=1, routed)           0.601    15.491    processzor/RegisterBlock_inst/Result[3]_i_5_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I5_O)        0.124    15.615 f  processzor/RegisterBlock_inst/Result[3]_i_1/O
                         net (fo=1, routed)           0.000    15.615    processzor/ALU_inst/D[3]
    SLICE_X108Y116       FDRE                                         f  processzor/ALU_inst/Result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.850     9.615    processzor/ALU_inst/clk_IBUF_BUFG
    SLICE_X108Y116       FDRE                                         r  processzor/ALU_inst/Result_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            processzor/ALU_inst/Result_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.529ns  (logic 4.957ns (31.922%)  route 10.572ns (68.078%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LDCE=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        5.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.536ns = ( 9.536 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=1814, routed)        5.010     6.552    processzor/IfAndDec_inst/reset_IBUF
    SLICE_X92Y108        LDCE (SetClr_ldce_CLR_Q)     0.898     7.450 f  processzor/IfAndDec_inst/KK_const_reg[4]/Q
                         net (fo=32, routed)          3.385    10.835    processzor/IfAndDec_inst/ram_2k_generate.akv7.kcpsm6_rom[4]
    SLICE_X98Y119        LUT6 (Prop_lut6_I0_O)        0.124    10.959 f  processzor/IfAndDec_inst/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.411    11.370    processzor/IfAndDec_inst/DataoutX_reg[0][0]
    SLICE_X101Y120       LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  processzor/IfAndDec_inst/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.494    processzor/ALU_inst/multOp_inferred__0/i___60_carry_1[1]
    SLICE_X101Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.044 r  processzor/ALU_inst/multOp_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.044    processzor/ALU_inst/multOp_inferred__0/i___0_carry__0_n_0
    SLICE_X101Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.266 r  processzor/ALU_inst/multOp_inferred__0/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.486    12.752    processzor/IfAndDec_inst/i___60_carry__0_i_5_0[0]
    SLICE_X102Y120       LUT4 (Prop_lut4_I2_O)        0.299    13.051 r  processzor/IfAndDec_inst/i___60_carry__0_i_11/O
                         net (fo=2, routed)           0.173    13.224    processzor/IfAndDec_inst/i___60_carry__0_i_11_n_0
    SLICE_X102Y120       LUT6 (Prop_lut6_I3_O)        0.124    13.348 r  processzor/IfAndDec_inst/i___60_carry__0_i_3/O
                         net (fo=2, routed)           0.635    13.983    processzor/IfAndDec_inst/DataoutX_reg[6][0]
    SLICE_X102Y122       LUT5 (Prop_lut5_I0_O)        0.124    14.107 r  processzor/IfAndDec_inst/i___60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.107    processzor/ALU_inst/Result_reg[10]_3[0]
    SLICE_X102Y122       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.750 r  processzor/ALU_inst/multOp_inferred__0/i___60_carry__0/O[3]
                         net (fo=2, routed)           0.473    15.222    processzor/IfAndDec_inst/Result_reg[10][2]
    SLICE_X104Y121       LUT6 (Prop_lut6_I1_O)        0.307    15.529 r  processzor/IfAndDec_inst/Result[10]_i_1/O
                         net (fo=1, routed)           0.000    15.529    processzor/ALU_inst/D[10]
    SLICE_X104Y121       FDRE                                         r  processzor/ALU_inst/Result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     7.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.764 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        1.771     9.536    processzor/ALU_inst/clk_IBUF_BUFG
    SLICE_X104Y121       FDRE                                         r  processzor/ALU_inst/Result_reg[10]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processzor/IfAndDec_inst/Instr_code_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            processzor/ALU_inst/CarryFlag_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.265ns (64.157%)  route 0.148ns (35.843%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y102        LDCE                         0.000     0.000 r  processzor/IfAndDec_inst/Instr_code_reg[4]/G
    SLICE_X95Y102        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  processzor/IfAndDec_inst/Instr_code_reg[4]/Q
                         net (fo=59, routed)          0.148     0.368    processzor/IfAndDec_inst/Q[4]
    SLICE_X99Y102        LUT6 (Prop_lut6_I2_O)        0.045     0.413 r  processzor/IfAndDec_inst/CarryFlag_i_1/O
                         net (fo=1, routed)           0.000     0.413    processzor/ALU_inst/CarryFlag_reg_3
    SLICE_X99Y102        FDRE                                         r  processzor/ALU_inst/CarryFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.965     6.307    processzor/ALU_inst/clk_IBUF_BUFG
    SLICE_X99Y102        FDRE                                         r  processzor/ALU_inst/CarryFlag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 processzor/IfAndDec_inst/Branch_Addr_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            processzor/PFC_inst/programflowcontrol.stackmem_reg[20][8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.285ns (57.813%)  route 0.208ns (42.187%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         LDCE                         0.000     0.000 r  processzor/IfAndDec_inst/Branch_Addr_reg[8]/G
    SLICE_X92Y95         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  processzor/IfAndDec_inst/Branch_Addr_reg[8]/Q
                         net (fo=33, routed)          0.208     0.448    processzor/PFC_inst/programflowcontrol.stackmem_reg[2][11]_0[8]
    SLICE_X94Y94         LUT5 (Prop_lut5_I2_O)        0.045     0.493 r  processzor/PFC_inst/programflowcontrol.stackmem[20][8]_i_1/O
                         net (fo=1, routed)           0.000     0.493    processzor/PFC_inst/data11[8]
    SLICE_X94Y94         FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[20][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.877     6.219    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X94Y94         FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[20][8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 processzor/IfAndDec_inst/Branch_Addr_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            processzor/PFC_inst/programflowcontrol.stackmem_reg[20][6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.285ns (56.743%)  route 0.217ns (43.257%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         LDCE                         0.000     0.000 r  processzor/IfAndDec_inst/Branch_Addr_reg[6]/G
    SLICE_X92Y98         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  processzor/IfAndDec_inst/Branch_Addr_reg[6]/Q
                         net (fo=33, routed)          0.217     0.457    processzor/PFC_inst/programflowcontrol.stackmem_reg[2][11]_0[6]
    SLICE_X93Y93         LUT5 (Prop_lut5_I2_O)        0.045     0.502 r  processzor/PFC_inst/programflowcontrol.stackmem[20][6]_i_1/O
                         net (fo=1, routed)           0.000     0.502    processzor/PFC_inst/data11[6]
    SLICE_X93Y93         FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[20][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.876     6.218    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X93Y93         FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[20][6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 processzor/IfAndDec_inst/Sx_Addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            processzor/RegisterBlock_inst/DataoutX_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.258ns (48.745%)  route 0.271ns (51.255%))
  Logic Levels:           2  (LDCE=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        LDCE                         0.000     0.000 r  processzor/IfAndDec_inst/Sx_Addr_reg[3]/G
    SLICE_X92Y104        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processzor/IfAndDec_inst/Sx_Addr_reg[3]/Q
                         net (fo=32, routed)          0.271     0.449    processzor/RegisterBlock_inst/DataoutX_reg[15]_4[3]
    SLICE_X93Y112        MUXF8 (Prop_muxf8_S_O)       0.080     0.529 r  processzor/RegisterBlock_inst/DataoutX_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.529    processzor/RegisterBlock_inst/Tarolo[0]_191[8]
    SLICE_X93Y112        FDRE                                         r  processzor/RegisterBlock_inst/DataoutX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.958     6.300    processzor/RegisterBlock_inst/clk_IBUF_BUFG
    SLICE_X93Y112        FDRE                                         r  processzor/RegisterBlock_inst/DataoutX_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 processzor/IfAndDec_inst/Branch_Addr_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            processzor/PFC_inst/programflowcontrol.stackmem_reg[12][8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.285ns (53.455%)  route 0.248ns (46.545%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         LDCE                         0.000     0.000 r  processzor/IfAndDec_inst/Branch_Addr_reg[8]/G
    SLICE_X92Y95         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  processzor/IfAndDec_inst/Branch_Addr_reg[8]/Q
                         net (fo=33, routed)          0.248     0.488    processzor/PFC_inst/programflowcontrol.stackmem_reg[2][11]_0[8]
    SLICE_X97Y94         LUT5 (Prop_lut5_I2_O)        0.045     0.533 r  processzor/PFC_inst/programflowcontrol.stackmem[12][8]_i_1/O
                         net (fo=1, routed)           0.000     0.533    processzor/PFC_inst/data19[8]
    SLICE_X97Y94         FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.877     6.219    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X97Y94         FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[12][8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 processzor/IfAndDec_inst/Branch_Addr_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            processzor/PFC_inst/programflowcontrol.stackmem_reg[20][7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.285ns (53.056%)  route 0.252ns (46.944%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         LDCE                         0.000     0.000 r  processzor/IfAndDec_inst/Branch_Addr_reg[7]/G
    SLICE_X92Y98         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  processzor/IfAndDec_inst/Branch_Addr_reg[7]/Q
                         net (fo=33, routed)          0.252     0.492    processzor/PFC_inst/programflowcontrol.stackmem_reg[2][11]_0[7]
    SLICE_X97Y94         LUT5 (Prop_lut5_I2_O)        0.045     0.537 r  processzor/PFC_inst/programflowcontrol.stackmem[20][7]_i_1/O
                         net (fo=1, routed)           0.000     0.537    processzor/PFC_inst/data11[7]
    SLICE_X97Y94         FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[20][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.877     6.219    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X97Y94         FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[20][7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 processzor/IfAndDec_inst/Branch_Addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            processzor/PFC_inst/programflowcontrol.stackmem_reg[21][3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.285ns (52.767%)  route 0.255ns (47.233%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         LDCE                         0.000     0.000 r  processzor/IfAndDec_inst/Branch_Addr_reg[3]/G
    SLICE_X92Y95         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  processzor/IfAndDec_inst/Branch_Addr_reg[3]/Q
                         net (fo=33, routed)          0.255     0.495    processzor/PFC_inst/programflowcontrol.stackmem_reg[2][11]_0[3]
    SLICE_X94Y92         LUT5 (Prop_lut5_I2_O)        0.045     0.540 r  processzor/PFC_inst/programflowcontrol.stackmem[21][3]_i_1/O
                         net (fo=1, routed)           0.000     0.540    processzor/PFC_inst/data10[3]
    SLICE_X94Y92         FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[21][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.876     6.218    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X94Y92         FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[21][3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 processzor/IfAndDec_inst/Branch_Addr_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            processzor/PFC_inst/programflowcontrol.stackmem_reg[22][8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.285ns (52.485%)  route 0.258ns (47.515%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         LDCE                         0.000     0.000 r  processzor/IfAndDec_inst/Branch_Addr_reg[8]/G
    SLICE_X92Y95         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  processzor/IfAndDec_inst/Branch_Addr_reg[8]/Q
                         net (fo=33, routed)          0.258     0.498    processzor/PFC_inst/programflowcontrol.stackmem_reg[2][11]_0[8]
    SLICE_X95Y93         LUT5 (Prop_lut5_I2_O)        0.045     0.543 r  processzor/PFC_inst/programflowcontrol.stackmem[22][8]_i_1/O
                         net (fo=1, routed)           0.000     0.543    processzor/PFC_inst/data9[8]
    SLICE_X95Y93         FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[22][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.877     6.219    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X95Y93         FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[22][8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 processzor/IfAndDec_inst/Branch_Addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            processzor/PFC_inst/programflowcontrol.stackmem_reg[16][3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.285ns (51.978%)  route 0.263ns (48.022%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         LDCE                         0.000     0.000 r  processzor/IfAndDec_inst/Branch_Addr_reg[3]/G
    SLICE_X92Y95         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  processzor/IfAndDec_inst/Branch_Addr_reg[3]/Q
                         net (fo=33, routed)          0.263     0.503    processzor/PFC_inst/programflowcontrol.stackmem_reg[2][11]_0[3]
    SLICE_X94Y90         LUT5 (Prop_lut5_I2_O)        0.045     0.548 r  processzor/PFC_inst/programflowcontrol.stackmem[16][3]_i_1/O
                         net (fo=1, routed)           0.000     0.548    processzor/PFC_inst/data15[3]
    SLICE_X94Y90         FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[16][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.876     6.218    processzor/PFC_inst/clk_IBUF_BUFG
    SLICE_X94Y90         FDCE                                         r  processzor/PFC_inst/programflowcontrol.stackmem_reg[16][3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 processzor/IfAndDec_inst/Sy_Addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            processzor/RegisterBlock_inst/DataoutY_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.324ns (58.697%)  route 0.228ns (41.303%))
  Logic Levels:           2  (LDCE=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y106        LDCE                         0.000     0.000 r  processzor/IfAndDec_inst/Sy_Addr_reg[3]/G
    SLICE_X90Y106        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  processzor/IfAndDec_inst/Sy_Addr_reg[3]/Q
                         net (fo=16, routed)          0.228     0.472    processzor/RegisterBlock_inst/DataoutY_reg[15]_4[3]
    SLICE_X91Y113        MUXF8 (Prop_muxf8_S_O)       0.080     0.552 r  processzor/RegisterBlock_inst/DataoutY_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.552    processzor/RegisterBlock_inst/DataoutY_reg[13]_i_1_n_0
    SLICE_X91Y113        FDRE                                         r  processzor/RegisterBlock_inst/DataoutY_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     5.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.342 f  clk_IBUF_BUFG_inst/O
                         net (fo=1788, routed)        0.957     6.299    processzor/RegisterBlock_inst/clk_IBUF_BUFG
    SLICE_X91Y113        FDRE                                         r  processzor/RegisterBlock_inst/DataoutY_reg[13]/C  (IS_INVERTED)





