verilator -cc --exe -x-assign fast -Wall --assert --coverage-line -Wno-WIDTHEXPAND -Wno-BLKSEQ -Wno-VARHIDDEN -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL -f input.vc top_module.v sim-main.cpp rfuzz-harness.cpp
- V e r i l a t i o n   R e p o r t: Verilator 5.032 2025-01-01 rev UNKNOWN.REV
- Verilator: Built from 0.000 MB sources in 0 modules, into 0.000 MB in 0 C++ files needing 0.000 MB
- Verilator: Walltime 0.001 s (elab=0.000, cvt=0.000, bld=0.000); cpu 0.001 s on 1 threads
cd obj_dir && make -f Vtop_module.mk
make[1]: Nothing to be done for `default'.
obj_dir/Vtop_module
input_vars:
top->reset = 0x1
At 0 clock cycle of 5, top->q = 0x0, expected = 0x1
input_vars:
top->reset = 0x0
At 3 clock cycle of 5, top->q = 0x1, expected = 0x14
input_vars:
top->reset = 0x0
At 4 clock cycle of 5, top->q = 0x14, expected = 0xa
Test failed,unpass = 3 for scenario SynchronousResetBehavior
input_vars:
top->reset = 0x1
At 0 clock cycle of 10, top->q = 0xa, expected = 0x1
input_vars:
top->reset = 0x0
At 1 clock cycle of 10, top->q = 0x1, expected = 0x14
input_vars:
top->reset = 0x0
At 2 clock cycle of 10, top->q = 0x14, expected = 0xa
input_vars:
top->reset = 0x0
At 3 clock cycle of 10, top->q = 0xa, expected = 0x5
input_vars:
top->reset = 0x0
At 4 clock cycle of 10, top->q = 0x5, expected = 0x16
input_vars:
top->reset = 0x0
At 5 clock cycle of 10, top->q = 0x16, expected = 0xb
input_vars:
top->reset = 0x0
At 6 clock cycle of 10, top->q = 0xb, expected = 0x11
input_vars:
top->reset = 0x0
At 7 clock cycle of 10, top->q = 0x11, expected = 0x1c
input_vars:
top->reset = 0x0
At 8 clock cycle of 10, top->q = 0x1c, expected = 0xe
input_vars:
top->reset = 0x0
At 9 clock cycle of 10, top->q = 0xe, expected = 0x7
Test failed,unpass = 10 for scenario BasicLFSROperation
input_vars:
top->reset = 0x1
At 0 clock cycle of 32, top->q = 0x7, expected = 0x1
input_vars:
top->reset = 0x0
At 1 clock cycle of 32, top->q = 0x1, expected = 0x14
input_vars:
top->reset = 0x0
At 2 clock cycle of 32, top->q = 0x14, expected = 0xa
input_vars:
top->reset = 0x0
At 3 clock cycle of 32, top->q = 0xa, expected = 0x5
input_vars:
top->reset = 0x0
At 4 clock cycle of 32, top->q = 0x5, expected = 0x16
input_vars:
top->reset = 0x0
At 5 clock cycle of 32, top->q = 0x16, expected = 0xb
input_vars:
top->reset = 0x0
At 6 clock cycle of 32, top->q = 0xb, expected = 0x11
input_vars:
top->reset = 0x0
At 7 clock cycle of 32, top->q = 0x11, expected = 0x1c
input_vars:
top->reset = 0x0
At 8 clock cycle of 32, top->q = 0x1c, expected = 0xe
input_vars:
top->reset = 0x0
At 9 clock cycle of 32, top->q = 0xe, expected = 0x7
input_vars:
top->reset = 0x0
At 10 clock cycle of 32, top->q = 0x7, expected = 0x17
input_vars:
top->reset = 0x0
At 11 clock cycle of 32, top->q = 0x17, expected = 0x1f
input_vars:
top->reset = 0x0
At 12 clock cycle of 32, top->q = 0x1f, expected = 0x1b
input_vars:
top->reset = 0x0
At 13 clock cycle of 32, top->q = 0x1b, expected = 0x19
input_vars:
top->reset = 0x0
At 14 clock cycle of 32, top->q = 0x19, expected = 0x18
input_vars:
top->reset = 0x0
At 15 clock cycle of 32, top->q = 0x18, expected = 0xc
input_vars:
top->reset = 0x0
At 16 clock cycle of 32, top->q = 0xc, expected = 0x6
input_vars:
top->reset = 0x0
At 17 clock cycle of 32, top->q = 0x6, expected = 0x3
input_vars:
top->reset = 0x0
At 18 clock cycle of 32, top->q = 0x3, expected = 0x15
input_vars:
top->reset = 0x0
At 19 clock cycle of 32, top->q = 0x15, expected = 0x1e
input_vars:
top->reset = 0x0
At 20 clock cycle of 32, top->q = 0x1e, expected = 0xf
input_vars:
top->reset = 0x0
At 21 clock cycle of 32, top->q = 0xf, expected = 0x13
input_vars:
top->reset = 0x0
At 22 clock cycle of 32, top->q = 0x13, expected = 0x1d
input_vars:
top->reset = 0x0
At 23 clock cycle of 32, top->q = 0x1d, expected = 0x1a
input_vars:
top->reset = 0x0
At 24 clock cycle of 32, top->q = 0x1a, expected = 0xd
input_vars:
top->reset = 0x0
At 25 clock cycle of 32, top->q = 0xd, expected = 0x12
input_vars:
top->reset = 0x0
At 26 clock cycle of 32, top->q = 0x12, expected = 0x9
input_vars:
top->reset = 0x0
At 27 clock cycle of 32, top->q = 0x9, expected = 0x10
input_vars:
top->reset = 0x0
At 28 clock cycle of 32, top->q = 0x10, expected = 0x8
input_vars:
top->reset = 0x0
At 29 clock cycle of 32, top->q = 0x8, expected = 0x4
input_vars:
top->reset = 0x0
At 30 clock cycle of 32, top->q = 0x4, expected = 0x2
input_vars:
top->reset = 0x0
At 31 clock cycle of 32, top->q = 0x2, expected = 0x1
Test failed,unpass = 32 for scenario MaximumLengthSequence
input_vars:
top->reset = 0x0
At 1 clock cycle of 20, top->q = 0x1, expected = 0x14
input_vars:
top->reset = 0x0
At 2 clock cycle of 20, top->q = 0x14, expected = 0xa
input_vars:
top->reset = 0x0
At 3 clock cycle of 20, top->q = 0xa, expected = 0x5
input_vars:
top->reset = 0x1
At 4 clock cycle of 20, top->q = 0x5, expected = 0x1
input_vars:
top->reset = 0x0
At 5 clock cycle of 20, top->q = 0x1, expected = 0x14
input_vars:
top->reset = 0x0
At 6 clock cycle of 20, top->q = 0x14, expected = 0xa
input_vars:
top->reset = 0x0
At 7 clock cycle of 20, top->q = 0xa, expected = 0x5
input_vars:
top->reset = 0x1
At 8 clock cycle of 20, top->q = 0x5, expected = 0x1
input_vars:
top->reset = 0x0
At 9 clock cycle of 20, top->q = 0x1, expected = 0x14
input_vars:
top->reset = 0x0
At 10 clock cycle of 20, top->q = 0x14, expected = 0xa
input_vars:
top->reset = 0x0
At 11 clock cycle of 20, top->q = 0xa, expected = 0x5
input_vars:
top->reset = 0x1
At 12 clock cycle of 20, top->q = 0x5, expected = 0x1
input_vars:
top->reset = 0x0
At 13 clock cycle of 20, top->q = 0x1, expected = 0x14
input_vars:
top->reset = 0x0
At 14 clock cycle of 20, top->q = 0x14, expected = 0xa
input_vars:
top->reset = 0x0
At 15 clock cycle of 20, top->q = 0xa, expected = 0x5
input_vars:
top->reset = 0x0
At 16 clock cycle of 20, top->q = 0x5, expected = 0x16
input_vars:
top->reset = 0x0
At 17 clock cycle of 20, top->q = 0x16, expected = 0xb
input_vars:
top->reset = 0x0
At 18 clock cycle of 20, top->q = 0xb, expected = 0x11
input_vars:
top->reset = 0x0
At 19 clock cycle of 20, top->q = 0x11, expected = 0x1c
Test failed,unpass = 19 for scenario MultipleResetCycles
input_vars:
top->reset = 0x1
At 0 clock cycle of 8, top->q = 0x1c, expected = 0x1
input_vars:
top->reset = 0x0
At 1 clock cycle of 8, top->q = 0x1, expected = 0x14
input_vars:
top->reset = 0x0
At 2 clock cycle of 8, top->q = 0x14, expected = 0xa
input_vars:
top->reset = 0x0
At 3 clock cycle of 8, top->q = 0xa, expected = 0x5
input_vars:
top->reset = 0x0
At 4 clock cycle of 8, top->q = 0x5, expected = 0x16
input_vars:
top->reset = 0x0
At 5 clock cycle of 8, top->q = 0x16, expected = 0xb
input_vars:
top->reset = 0x0
At 6 clock cycle of 8, top->q = 0xb, expected = 0x11
input_vars:
top->reset = 0x0
At 7 clock cycle of 8, top->q = 0x11, expected = 0x1c
Test failed,unpass = 8 for scenario ClockEdgeSensitivity
input_vars:
top->reset = 0x1
At 0 clock cycle of 15, top->q = 0x1c, expected = 0x1
input_vars:
top->reset = 0x0
At 1 clock cycle of 15, top->q = 0x1, expected = 0x14
input_vars:
top->reset = 0x0
At 2 clock cycle of 15, top->q = 0x14, expected = 0xa
input_vars:
top->reset = 0x0
At 3 clock cycle of 15, top->q = 0xa, expected = 0x5
input_vars:
top->reset = 0x0
At 4 clock cycle of 15, top->q = 0x5, expected = 0x16
input_vars:
top->reset = 0x0
At 5 clock cycle of 15, top->q = 0x16, expected = 0xb
input_vars:
top->reset = 0x0
At 6 clock cycle of 15, top->q = 0xb, expected = 0x11
input_vars:
top->reset = 0x0
At 7 clock cycle of 15, top->q = 0x11, expected = 0x1c
input_vars:
top->reset = 0x0
At 8 clock cycle of 15, top->q = 0x1c, expected = 0xe
input_vars:
top->reset = 0x0
At 9 clock cycle of 15, top->q = 0xe, expected = 0x7
input_vars:
top->reset = 0x0
At 10 clock cycle of 15, top->q = 0x7, expected = 0x17
input_vars:
top->reset = 0x0
At 11 clock cycle of 15, top->q = 0x17, expected = 0x1f
input_vars:
top->reset = 0x0
At 12 clock cycle of 15, top->q = 0x1f, expected = 0x1b
input_vars:
top->reset = 0x0
At 13 clock cycle of 15, top->q = 0x1b, expected = 0x19
input_vars:
top->reset = 0x0
At 14 clock cycle of 15, top->q = 0x19, expected = 0x18
Test failed,unpass = 15 for scenario SequenceVerification
input_vars:
top->reset = 0x1
At 0 clock cycle of 100, top->q = 0x18, expected = 0x1
input_vars:
top->reset = 0x0
At 1 clock cycle of 100, top->q = 0x1, expected = 0x14
input_vars:
top->reset = 0x0
At 2 clock cycle of 100, top->q = 0x14, expected = 0xa
input_vars:
top->reset = 0x0
At 3 clock cycle of 100, top->q = 0xa, expected = 0x5
input_vars:
top->reset = 0x0
At 4 clock cycle of 100, top->q = 0x5, expected = 0x16
input_vars:
top->reset = 0x0
At 5 clock cycle of 100, top->q = 0x16, expected = 0xb
input_vars:
top->reset = 0x0
At 6 clock cycle of 100, top->q = 0xb, expected = 0x11
input_vars:
top->reset = 0x0
At 7 clock cycle of 100, top->q = 0x11, expected = 0x1c
input_vars:
top->reset = 0x0
At 8 clock cycle of 100, top->q = 0x1c, expected = 0xe
input_vars:
top->reset = 0x0
At 9 clock cycle of 100, top->q = 0xe, expected = 0x7
input_vars:
top->reset = 0x0
At 10 clock cycle of 100, top->q = 0x7, expected = 0x17
input_vars:
top->reset = 0x0
At 11 clock cycle of 100, top->q = 0x17, expected = 0x1f
input_vars:
top->reset = 0x0
At 12 clock cycle of 100, top->q = 0x1f, expected = 0x1b
input_vars:
top->reset = 0x0
At 13 clock cycle of 100, top->q = 0x1b, expected = 0x19
input_vars:
top->reset = 0x0
At 14 clock cycle of 100, top->q = 0x19, expected = 0x18
input_vars:
top->reset = 0x0
At 15 clock cycle of 100, top->q = 0x18, expected = 0xc
input_vars:
top->reset = 0x0
At 16 clock cycle of 100, top->q = 0xc, expected = 0x6
input_vars:
top->reset = 0x0
At 17 clock cycle of 100, top->q = 0x6, expected = 0x3
input_vars:
top->reset = 0x0
At 18 clock cycle of 100, top->q = 0x3, expected = 0x15
input_vars:
top->reset = 0x0
At 19 clock cycle of 100, top->q = 0x15, expected = 0x1e
input_vars:
top->reset = 0x0
At 20 clock cycle of 100, top->q = 0x1e, expected = 0xf
input_vars:
top->reset = 0x0
At 21 clock cycle of 100, top->q = 0xf, expected = 0x13
input_vars:
top->reset = 0x0
At 22 clock cycle of 100, top->q = 0x13, expected = 0x1d
input_vars:
top->reset = 0x0
At 23 clock cycle of 100, top->q = 0x1d, expected = 0x1a
input_vars:
top->reset = 0x0
At 24 clock cycle of 100, top->q = 0x1a, expected = 0xd
input_vars:
top->reset = 0x0
At 25 clock cycle of 100, top->q = 0xd, expected = 0x12
input_vars:
top->reset = 0x0
At 26 clock cycle of 100, top->q = 0x12, expected = 0x9
input_vars:
top->reset = 0x0
At 27 clock cycle of 100, top->q = 0x9, expected = 0x10
input_vars:
top->reset = 0x0
At 28 clock cycle of 100, top->q = 0x10, expected = 0x8
input_vars:
top->reset = 0x0
At 29 clock cycle of 100, top->q = 0x8, expected = 0x4
input_vars:
top->reset = 0x0
At 30 clock cycle of 100, top->q = 0x4, expected = 0x2
input_vars:
top->reset = 0x0
At 31 clock cycle of 100, top->q = 0x2, expected = 0x1
input_vars:
top->reset = 0x0
At 32 clock cycle of 100, top->q = 0x1, expected = 0x14
input_vars:
top->reset = 0x0
At 33 clock cycle of 100, top->q = 0x14, expected = 0xa
input_vars:
top->reset = 0x0
At 34 clock cycle of 100, top->q = 0xa, expected = 0x5
input_vars:
top->reset = 0x0
At 35 clock cycle of 100, top->q = 0x5, expected = 0x16
input_vars:
top->reset = 0x0
At 36 clock cycle of 100, top->q = 0x16, expected = 0xb
input_vars:
top->reset = 0x0
At 37 clock cycle of 100, top->q = 0xb, expected = 0x11
input_vars:
top->reset = 0x0
At 38 clock cycle of 100, top->q = 0x11, expected = 0x1c
input_vars:
top->reset = 0x0
At 39 clock cycle of 100, top->q = 0x1c, expected = 0xe
input_vars:
top->reset = 0x0
At 40 clock cycle of 100, top->q = 0xe, expected = 0x7
input_vars:
top->reset = 0x0
At 41 clock cycle of 100, top->q = 0x7, expected = 0x17
input_vars:
top->reset = 0x0
At 42 clock cycle of 100, top->q = 0x17, expected = 0x1f
input_vars:
top->reset = 0x0
At 43 clock cycle of 100, top->q = 0x1f, expected = 0x1b
input_vars:
top->reset = 0x0
At 44 clock cycle of 100, top->q = 0x1b, expected = 0x19
input_vars:
top->reset = 0x0
At 45 clock cycle of 100, top->q = 0x19, expected = 0x18
input_vars:
top->reset = 0x0
At 46 clock cycle of 100, top->q = 0x18, expected = 0xc
input_vars:
top->reset = 0x0
At 47 clock cycle of 100, top->q = 0xc, expected = 0x6
input_vars:
top->reset = 0x0
At 48 clock cycle of 100, top->q = 0x6, expected = 0x3
input_vars:
top->reset = 0x0
At 49 clock cycle of 100, top->q = 0x3, expected = 0x15
input_vars:
top->reset = 0x0
At 50 clock cycle of 100, top->q = 0x15, expected = 0x1e
input_vars:
top->reset = 0x0
At 51 clock cycle of 100, top->q = 0x1e, expected = 0xf
input_vars:
top->reset = 0x0
At 52 clock cycle of 100, top->q = 0xf, expected = 0x13
input_vars:
top->reset = 0x0
At 53 clock cycle of 100, top->q = 0x13, expected = 0x1d
input_vars:
top->reset = 0x0
At 54 clock cycle of 100, top->q = 0x1d, expected = 0x1a
input_vars:
top->reset = 0x0
At 55 clock cycle of 100, top->q = 0x1a, expected = 0xd
input_vars:
top->reset = 0x0
At 56 clock cycle of 100, top->q = 0xd, expected = 0x12
input_vars:
top->reset = 0x0
At 57 clock cycle of 100, top->q = 0x12, expected = 0x9
input_vars:
top->reset = 0x0
At 58 clock cycle of 100, top->q = 0x9, expected = 0x10
input_vars:
top->reset = 0x0
At 59 clock cycle of 100, top->q = 0x10, expected = 0x8
input_vars:
top->reset = 0x0
At 60 clock cycle of 100, top->q = 0x8, expected = 0x4
input_vars:
top->reset = 0x0
At 61 clock cycle of 100, top->q = 0x4, expected = 0x2
input_vars:
top->reset = 0x0
At 62 clock cycle of 100, top->q = 0x2, expected = 0x1
input_vars:
top->reset = 0x0
At 63 clock cycle of 100, top->q = 0x1, expected = 0x14
input_vars:
top->reset = 0x0
At 64 clock cycle of 100, top->q = 0x14, expected = 0xa
input_vars:
top->reset = 0x0
At 65 clock cycle of 100, top->q = 0xa, expected = 0x5
input_vars:
top->reset = 0x0
At 66 clock cycle of 100, top->q = 0x5, expected = 0x16
input_vars:
top->reset = 0x0
At 67 clock cycle of 100, top->q = 0x16, expected = 0xb
input_vars:
top->reset = 0x0
At 68 clock cycle of 100, top->q = 0xb, expected = 0x11
input_vars:
top->reset = 0x0
At 69 clock cycle of 100, top->q = 0x11, expected = 0x1c
input_vars:
top->reset = 0x0
At 70 clock cycle of 100, top->q = 0x1c, expected = 0xe
input_vars:
top->reset = 0x0
At 71 clock cycle of 100, top->q = 0xe, expected = 0x7
input_vars:
top->reset = 0x0
At 72 clock cycle of 100, top->q = 0x7, expected = 0x17
input_vars:
top->reset = 0x0
At 73 clock cycle of 100, top->q = 0x17, expected = 0x1f
input_vars:
top->reset = 0x0
At 74 clock cycle of 100, top->q = 0x1f, expected = 0x1b
input_vars:
top->reset = 0x0
At 75 clock cycle of 100, top->q = 0x1b, expected = 0x19
input_vars:
top->reset = 0x0
At 76 clock cycle of 100, top->q = 0x19, expected = 0x18
input_vars:
top->reset = 0x0
At 77 clock cycle of 100, top->q = 0x18, expected = 0xc
input_vars:
top->reset = 0x0
At 78 clock cycle of 100, top->q = 0xc, expected = 0x6
input_vars:
top->reset = 0x0
At 79 clock cycle of 100, top->q = 0x6, expected = 0x3
input_vars:
top->reset = 0x0
At 80 clock cycle of 100, top->q = 0x3, expected = 0x15
input_vars:
top->reset = 0x0
At 81 clock cycle of 100, top->q = 0x15, expected = 0x1e
input_vars:
top->reset = 0x0
At 82 clock cycle of 100, top->q = 0x1e, expected = 0xf
input_vars:
top->reset = 0x0
At 83 clock cycle of 100, top->q = 0xf, expected = 0x13
input_vars:
top->reset = 0x0
At 84 clock cycle of 100, top->q = 0x13, expected = 0x1d
input_vars:
top->reset = 0x0
At 85 clock cycle of 100, top->q = 0x1d, expected = 0x1a
input_vars:
top->reset = 0x0
At 86 clock cycle of 100, top->q = 0x1a, expected = 0xd
input_vars:
top->reset = 0x0
At 87 clock cycle of 100, top->q = 0xd, expected = 0x12
input_vars:
top->reset = 0x0
At 88 clock cycle of 100, top->q = 0x12, expected = 0x9
input_vars:
top->reset = 0x0
At 89 clock cycle of 100, top->q = 0x9, expected = 0x10
input_vars:
top->reset = 0x0
At 90 clock cycle of 100, top->q = 0x10, expected = 0x8
input_vars:
top->reset = 0x0
At 91 clock cycle of 100, top->q = 0x8, expected = 0x4
input_vars:
top->reset = 0x0
At 92 clock cycle of 100, top->q = 0x4, expected = 0x2
input_vars:
top->reset = 0x0
At 93 clock cycle of 100, top->q = 0x2, expected = 0x1
input_vars:
top->reset = 0x0
At 94 clock cycle of 100, top->q = 0x1, expected = 0x14
input_vars:
top->reset = 0x0
At 95 clock cycle of 100, top->q = 0x14, expected = 0xa
input_vars:
top->reset = 0x0
At 96 clock cycle of 100, top->q = 0xa, expected = 0x5
input_vars:
top->reset = 0x0
At 97 clock cycle of 100, top->q = 0x5, expected = 0x16
input_vars:
top->reset = 0x0
At 98 clock cycle of 100, top->q = 0x16, expected = 0xb
input_vars:
top->reset = 0x0
At 99 clock cycle of 100, top->q = 0xb, expected = 0x11
Test failed,unpass = 100 for scenario LongTermStability
sim finished
Unpass: 100
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: end at 380ps; walltime 0.000 s; speed 767.677 ns/s
- Verilator: cpu 0.000 s on 1 threads; alloced 0 MB
make: *** [run] Error 100
