

================================================================
== Synthesis Summary Report of 'loop_imperfect'
================================================================
+ General Information: 
    * Date:           Sat May 18 10:57:44 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |              Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |        |           |           |     |
    |              & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |     FF    |    LUT    | URAM|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |+ loop_imperfect                   |     -|  0.00|      104|  1.040e+03|         -|      105|     -|        no|  4 (1%)|  4 (1%)|  2501 (2%)|  3112 (5%)|    -|
    | + loop_imperfect_Pipeline_1       |     -|  0.00|       23|    230.000|         -|       23|     -|        no|       -|       -|   25 (~0%)|   75 (~0%)|    -|
    |  o Loop 1                         |     -|  7.30|       21|    210.000|         3|        1|    20|       yes|       -|       -|          -|          -|    -|
    | + loop_imperfect_Pipeline_LOOP_I  |     -|  1.41|       29|    290.000|         -|       29|     -|        no|       -|  4 (1%)|  280 (~0%)|  495 (~0%)|    -|
    |  o LOOP_I                         |     -|  7.30|       27|    270.000|         9|        1|    20|       yes|       -|       -|          -|          -|    -|
    | + loop_imperfect_Pipeline_3       |     -|  0.00|       23|    230.000|         -|       23|     -|        no|       -|       -|   16 (~0%)|   75 (~0%)|    -|
    |  o Loop 1                         |     -|  7.30|       21|    210.000|         3|        1|    20|       yes|       -|       -|          -|          -|    -|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface    | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|              | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_a_port | 5 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_b_port | 6 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_1      | 0x10   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | A_2      | 0x14   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | B_1      | 0x1c   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_control | B_2      | 0x20   | 32    | W      | Data signal of B                 |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| A        | in        | ap_int<5>* |
| B        | out       | ap_int<6>* |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| A        | m_axi_a_port  | interface |          |                               |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x10 range=32 |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x14 range=32 |
| B        | m_axi_b_port  | interface |          |                               |
| B        | s_axi_control | register  | offset   | name=B_1 offset=0x1c range=32 |
| B        | s_axi_control | register  | offset   | name=B_2 offset=0x20 range=32 |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------+-------------------------+
| HW Interface | Direction | Length | Width | Loop      | Loop Location           |
+--------------+-----------+--------+-------+-----------+-------------------------+
| m_axi_a_port | read      | 20     | 8     | anonymous | loop_imperfect.cpp:30:3 |
| m_axi_b_port | write     | 20     | 8     | anonymous | loop_imperfect.cpp:47:3 |
+--------------+-----------+--------+-------+-----------+-------------------------+

* All M_AXI Variable Accesses
+--------------+----------+-------------------------+-----------+--------------+--------+-----------+-------------------------+------------+------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location         | Direction | Burst Status | Length | Loop      | Loop Location           | Resolution | Problem                                                                                              |
+--------------+----------+-------------------------+-----------+--------------+--------+-----------+-------------------------+------------+------------------------------------------------------------------------------------------------------+
| m_axi_a_port | A        | loop_imperfect.cpp:30:3 | read      | Widen Fail   |        | anonymous | loop_imperfect.cpp:30:3 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_a_port | A        | loop_imperfect.cpp:30:3 | read      | Inferred     | 20     | anonymous | loop_imperfect.cpp:30:3 |            |                                                                                                      |
| m_axi_b_port | B        | loop_imperfect.cpp:47:3 | write     | Widen Fail   |        | anonymous | loop_imperfect.cpp:47:3 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_b_port | B        | loop_imperfect.cpp:47:3 | write     | Inferred     | 20     | anonymous | loop_imperfect.cpp:47:3 |            |                                                                                                      |
+--------------+----------+-------------------------+-----------+--------------+--------+-----------+-------------------------+------------+------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+------------------------------------+-----+--------+-------------+-----+--------+---------+
| + loop_imperfect                   | 4   |        |             |     |        |         |
|  + loop_imperfect_Pipeline_1       | 0   |        |             |     |        |         |
|    empty_fu_96_p2                  | -   |        | empty       | add | fabric | 0       |
|  + loop_imperfect_Pipeline_LOOP_I  | 4   |        |             |     |        |         |
|    add_ln35_fu_341_p2              | -   |        | add_ln35    | add | fabric | 0       |
|    sub_ln40_fu_598_p2              | -   |        | sub_ln40    | sub | fabric | 0       |
|    sub_ln40_1_fu_410_p2            | -   |        | sub_ln40_1  | sub | fabric | 0       |
|    sub_ln40_2_fu_431_p2            | -   |        | sub_ln40_2  | sub | fabric | 0       |
|    mac_muladd_5s_4ns_11s_11_4_1_U7 | 1   |        | mul_ln40    | mul | dsp48  | 3       |
|    sub_ln40_3_fu_374_p2            | -   |        | sub_ln40_3  | sub | fabric | 0       |
|    mac_muladd_5s_4ns_10s_11_4_1_U5 | 1   |        | mul_ln40_1  | mul | dsp48  | 3       |
|    sub_ln40_4_fu_473_p2            | -   |        | sub_ln40_4  | sub | fabric | 0       |
|    sub_ln40_5_fu_494_p2            | -   |        | sub_ln40_5  | sub | fabric | 0       |
|    mac_muladd_5s_5ns_5s_10_4_1_U6  | 1   |        | mul_ln40_2  | mul | dsp48  | 3       |
|    add_ln40_fu_684_p2              | -   |        | add_ln40    | add | fabric | 0       |
|    add_ln40_1_fu_694_p2            | -   |        | add_ln40_1  | add | fabric | 0       |
|    add_ln40_2_fu_704_p2            | -   |        | add_ln40_2  | add | fabric | 0       |
|    add_ln40_3_fu_714_p2            | -   |        | add_ln40_3  | add | fabric | 0       |
|    add_ln40_4_fu_724_p2            | -   |        | add_ln40_4  | add | fabric | 0       |
|    add_ln40_7_fu_733_p2            | -   |        | add_ln40_7  | add | fabric | 0       |
|    add_ln40_8_fu_743_p2            | -   |        | add_ln40_8  | add | fabric | 0       |
|    add_ln40_9_fu_753_p2            | -   |        | add_ln40_9  | add | fabric | 0       |
|    mac_muladd_5s_4ns_10s_11_4_1_U5 | 1   |        | add_ln40_11 | add | dsp48  | 3       |
|    mac_muladd_5s_4ns_11s_11_4_1_U7 | 1   |        | add_ln40_12 | add | dsp48  | 3       |
|    mac_muladd_5s_5ns_5s_10_4_1_U6  | 1   |        | add_ln40_16 | add | dsp48  | 3       |
|    add_ln40_18_fu_384_p2           | -   |        | add_ln40_18 | add | fabric | 0       |
|    add_ln40_19_fu_561_p2           | -   |        | add_ln40_19 | add | fabric | 0       |
|    mul_12s_14ns_26_1_1_U4          | 1   |        | mul_ln43    | mul | auto   | 0       |
|    sub_ln43_fu_831_p2              | -   |        | sub_ln43    | sub | fabric | 0       |
|    sub_ln43_1_fu_852_p2            | -   |        | sub_ln43_1  | sub | fabric | 0       |
|  + loop_imperfect_Pipeline_3       | 0   |        |             |     |        |         |
|    empty_fu_101_p2                 | -   |        | empty       | add | fabric | 0       |
+------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------+------+------+--------+----------+---------+------+---------+
| Name             | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+------------------+------+------+--------+----------+---------+------+---------+
| + loop_imperfect | 4    | 0    |        |          |         |      |         |
|   A_buff_U       | -    | -    |        | A_buff   | ram_s2p | auto | 1       |
|   B_buff_U       | -    | -    |        | B_buff   | ram_1p  | auto | 1       |
+------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+---------+-----------------------------------------+----------------------------+
| Type      | Options | Location                                | Messages                   |
+-----------+---------+-----------------------------------------+----------------------------+
| realprobe |         | loop_imperfect.cpp:25 in loop_imperfect | unknown HLS pragma ignored |
+-----------+---------+-----------------------------------------+----------------------------+

* Valid Pragma Syntax
+-----------+--------------------------------------------------------+-------------------------------------------------+
| Type      | Options                                                | Location                                        |
+-----------+--------------------------------------------------------+-------------------------------------------------+
| interface | m_axi port = A depth=20 offset = slave bundle = a_port | loop_imperfect.cpp:22 in loop_imperfect         |
| interface | m_axi port = B depth=20 offset = slave bundle = b_port | loop_imperfect.cpp:23 in loop_imperfect         |
| interface | s_axilite register port=return                         | loop_imperfect.cpp:24 in loop_imperfect, return |
+-----------+--------------------------------------------------------+-------------------------------------------------+


