# vlsi-sem1-project
Harvard architecture RISC-V microcontroller with a 5-stage pipeline, Wishbone interconnect, and all standard microcontroller peripherals 
