Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Apr  8 08:50:41 2022
| Host         : insa-11272 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file Compteur_timing_summary_routed.rpt -pb Compteur_timing_summary_routed.pb -rpx Compteur_timing_summary_routed.rpx -warn_on_violation
| Design       : Compteur
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.636        0.000                      0                   32        0.185        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 7.636        0.000                      0                   32        0.185        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        7.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.636ns  (required time - arrival time)
  Source:                 Aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aux_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.692ns (71.588%)  route 0.672ns (28.412%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.629     4.635    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  Aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.091 r  Aux_reg[1]/Q
                         net (fo=2, routed)           0.672     5.762    Aux_reg[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.124     5.886 r  Aux[0]_i_10/O
                         net (fo=1, routed)           0.000     5.886    Aux[0]_i_10_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.436 r  Aux_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.436    Aux_reg[0]_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  Aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    Aux_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.664 r  Aux_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.664    Aux_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.998 r  Aux_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.998    Aux_reg[12]_i_1_n_6
    SLICE_X0Y20          FDRE                                         r  Aux_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.272    CLK_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  Aux_reg[13]/C
                         clock pessimism              0.336    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.062    14.635    Aux_reg[13]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -6.998    
  -------------------------------------------------------------------
                         slack                                  7.636    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 Aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aux_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.671ns (71.333%)  route 0.672ns (28.667%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.629     4.635    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  Aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.091 r  Aux_reg[1]/Q
                         net (fo=2, routed)           0.672     5.762    Aux_reg[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.124     5.886 r  Aux[0]_i_10/O
                         net (fo=1, routed)           0.000     5.886    Aux[0]_i_10_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.436 r  Aux_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.436    Aux_reg[0]_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  Aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    Aux_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.664 r  Aux_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.664    Aux_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.977 r  Aux_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.977    Aux_reg[12]_i_1_n_4
    SLICE_X0Y20          FDRE                                         r  Aux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.272    CLK_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  Aux_reg[15]/C
                         clock pessimism              0.336    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.062    14.635    Aux_reg[15]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.731ns  (required time - arrival time)
  Source:                 Aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aux_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 1.597ns (70.398%)  route 0.672ns (29.602%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.629     4.635    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  Aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.091 r  Aux_reg[1]/Q
                         net (fo=2, routed)           0.672     5.762    Aux_reg[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.124     5.886 r  Aux[0]_i_10/O
                         net (fo=1, routed)           0.000     5.886    Aux[0]_i_10_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.436 r  Aux_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.436    Aux_reg[0]_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  Aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    Aux_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.664 r  Aux_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.664    Aux_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.903 r  Aux_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.903    Aux_reg[12]_i_1_n_5
    SLICE_X0Y20          FDRE                                         r  Aux_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.272    CLK_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  Aux_reg[14]/C
                         clock pessimism              0.336    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.062    14.635    Aux_reg[14]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                  7.731    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 Aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aux_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 1.581ns (70.188%)  route 0.672ns (29.812%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.629     4.635    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  Aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.091 r  Aux_reg[1]/Q
                         net (fo=2, routed)           0.672     5.762    Aux_reg[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.124     5.886 r  Aux[0]_i_10/O
                         net (fo=1, routed)           0.000     5.886    Aux[0]_i_10_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.436 r  Aux_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.436    Aux_reg[0]_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  Aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    Aux_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.664 r  Aux_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.664    Aux_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.887 r  Aux_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.887    Aux_reg[12]_i_1_n_7
    SLICE_X0Y20          FDRE                                         r  Aux_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.272    CLK_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  Aux_reg[12]/C
                         clock pessimism              0.336    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.062    14.635    Aux_reg[12]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 Aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aux_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.578ns (70.148%)  route 0.672ns (29.852%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.629     4.635    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  Aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.091 r  Aux_reg[1]/Q
                         net (fo=2, routed)           0.672     5.762    Aux_reg[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.124     5.886 r  Aux[0]_i_10/O
                         net (fo=1, routed)           0.000     5.886    Aux[0]_i_10_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.436 r  Aux_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.436    Aux_reg[0]_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  Aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    Aux_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.884 r  Aux_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.884    Aux_reg[8]_i_1_n_6
    SLICE_X0Y19          FDRE                                         r  Aux_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.272    CLK_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  Aux_reg[9]/C
                         clock pessimism              0.336    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.062    14.635    Aux_reg[9]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -6.884    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 Aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aux_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.557ns (69.867%)  route 0.672ns (30.133%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.629     4.635    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  Aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.091 r  Aux_reg[1]/Q
                         net (fo=2, routed)           0.672     5.762    Aux_reg[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.124     5.886 r  Aux[0]_i_10/O
                         net (fo=1, routed)           0.000     5.886    Aux[0]_i_10_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.436 r  Aux_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.436    Aux_reg[0]_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  Aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    Aux_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.863 r  Aux_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.863    Aux_reg[8]_i_1_n_4
    SLICE_X0Y19          FDRE                                         r  Aux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.272    CLK_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  Aux_reg[11]/C
                         clock pessimism              0.336    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.062    14.635    Aux_reg[11]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.845ns  (required time - arrival time)
  Source:                 Aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aux_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 1.483ns (68.832%)  route 0.672ns (31.168%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.629     4.635    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  Aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.091 r  Aux_reg[1]/Q
                         net (fo=2, routed)           0.672     5.762    Aux_reg[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.124     5.886 r  Aux[0]_i_10/O
                         net (fo=1, routed)           0.000     5.886    Aux[0]_i_10_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.436 r  Aux_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.436    Aux_reg[0]_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  Aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    Aux_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.789 r  Aux_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.789    Aux_reg[8]_i_1_n_5
    SLICE_X0Y19          FDRE                                         r  Aux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.272    CLK_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  Aux_reg[10]/C
                         clock pessimism              0.336    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.062    14.635    Aux_reg[10]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                  7.845    

Slack (MET) :             7.861ns  (required time - arrival time)
  Source:                 Aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 1.467ns (68.599%)  route 0.672ns (31.401%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.629     4.635    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  Aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.091 r  Aux_reg[1]/Q
                         net (fo=2, routed)           0.672     5.762    Aux_reg[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.124     5.886 r  Aux[0]_i_10/O
                         net (fo=1, routed)           0.000     5.886    Aux[0]_i_10_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.436 r  Aux_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.436    Aux_reg[0]_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.550 r  Aux_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.550    Aux_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.773 r  Aux_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.773    Aux_reg[8]_i_1_n_7
    SLICE_X0Y19          FDRE                                         r  Aux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.272    CLK_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  Aux_reg[8]/C
                         clock pessimism              0.336    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.062    14.635    Aux_reg[8]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  7.861    

Slack (MET) :             7.865ns  (required time - arrival time)
  Source:                 Aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aux_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.464ns (68.555%)  route 0.672ns (31.445%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.629     4.635    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  Aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.091 r  Aux_reg[1]/Q
                         net (fo=2, routed)           0.672     5.762    Aux_reg[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.124     5.886 r  Aux[0]_i_10/O
                         net (fo=1, routed)           0.000     5.886    Aux[0]_i_10_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.436 r  Aux_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.436    Aux_reg[0]_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.770 r  Aux_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.770    Aux_reg[4]_i_1_n_6
    SLICE_X0Y18          FDRE                                         r  Aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509    14.273    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  Aux_reg[5]/C
                         clock pessimism              0.336    14.609    
                         clock uncertainty           -0.035    14.574    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    14.636    Aux_reg[5]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  7.865    

Slack (MET) :             7.886ns  (required time - arrival time)
  Source:                 Aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 1.443ns (68.242%)  route 0.672ns (31.758%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.629     4.635    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  Aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.091 r  Aux_reg[1]/Q
                         net (fo=2, routed)           0.672     5.762    Aux_reg[1]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.124     5.886 r  Aux[0]_i_10/O
                         net (fo=1, routed)           0.000     5.886    Aux[0]_i_10_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.436 r  Aux_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.436    Aux_reg[0]_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.749 r  Aux_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.749    Aux_reg[4]_i_1_n_4
    SLICE_X0Y18          FDRE                                         r  Aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509    14.273    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  Aux_reg[7]/C
                         clock pessimism              0.336    14.609    
                         clock uncertainty           -0.035    14.574    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    14.636    Aux_reg[7]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  7.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Aux_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.620%)  route 0.127ns (47.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.413    CLK_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  Aux_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  Aux_reg[14]/Q
                         net (fo=2, routed)           0.127     1.681    Aux_reg[14]
    SLICE_X1Y20          FDRE                                         r  Dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     1.928    CLK_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  Dout_reg[14]/C
                         clock pessimism             -0.502     1.426    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.070     1.496    Dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.011%)  route 0.130ns (47.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.416    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  Aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  Aux_reg[3]/Q
                         net (fo=2, routed)           0.130     1.687    Aux_reg[3]
    SLICE_X1Y17          FDRE                                         r  Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.931    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  Dout_reg[3]/C
                         clock pessimism             -0.502     1.429    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.070     1.499    Dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Aux_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.996%)  route 0.130ns (48.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.413    CLK_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  Aux_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  Aux_reg[15]/Q
                         net (fo=2, routed)           0.130     1.684    Aux_reg[15]
    SLICE_X0Y22          FDRE                                         r  Dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.926    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  Dout_reg[15]/C
                         clock pessimism             -0.501     1.425    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.070     1.495    Dout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Aux_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.546%)  route 0.133ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.413    CLK_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  Aux_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  Aux_reg[12]/Q
                         net (fo=2, routed)           0.133     1.686    Aux_reg[12]
    SLICE_X0Y21          FDRE                                         r  Dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.927    CLK_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  Dout_reg[12]/C
                         clock pessimism             -0.501     1.426    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.070     1.496    Dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.416    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  Aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  Aux_reg[1]/Q
                         net (fo=2, routed)           0.129     1.686    Aux_reg[1]
    SLICE_X1Y17          FDRE                                         r  Dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.931    CLK_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  Dout_reg[1]/C
                         clock pessimism             -0.502     1.429    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.066     1.495    Dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.415    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  Aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  Aux_reg[5]/Q
                         net (fo=2, routed)           0.129     1.685    Aux_reg[5]
    SLICE_X1Y18          FDRE                                         r  Dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.930    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  Dout_reg[5]/C
                         clock pessimism             -0.502     1.428    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.066     1.494    Dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Aux_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.189%)  route 0.129ns (47.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.413    CLK_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  Aux_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.554 r  Aux_reg[13]/Q
                         net (fo=2, routed)           0.129     1.683    Aux_reg[13]
    SLICE_X0Y22          FDRE                                         r  Dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.926    CLK_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  Dout_reg[13]/C
                         clock pessimism             -0.501     1.425    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.066     1.491    Dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.354%)  route 0.184ns (56.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.416    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  Aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  Aux_reg[2]/Q
                         net (fo=2, routed)           0.184     1.741    Aux_reg[2]
    SLICE_X1Y18          FDRE                                         r  Dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.930    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  Dout_reg[2]/C
                         clock pessimism             -0.501     1.429    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.070     1.499    Dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.479%)  route 0.191ns (57.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.415    CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  Aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  Aux_reg[7]/Q
                         net (fo=2, routed)           0.191     1.747    Aux_reg[7]
    SLICE_X0Y16          FDRE                                         r  Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.932    CLK_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  Dout_reg[7]/C
                         clock pessimism             -0.501     1.431    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.070     1.501    Dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Aux_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.414    CLK_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  Aux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.555 r  Aux_reg[8]/Q
                         net (fo=2, routed)           0.185     1.740    Aux_reg[8]
    SLICE_X1Y19          FDRE                                         r  Dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.929    CLK_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  Dout_reg[8]/C
                         clock pessimism             -0.502     1.427    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.066     1.493    Dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    Aux_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    Aux_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    Aux_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    Aux_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    Aux_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    Aux_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    Aux_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    Aux_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    Aux_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    Aux_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    Aux_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    Aux_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    Aux_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    Aux_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    Aux_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    Aux_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    Aux_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    Dout_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    Dout_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    Aux_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    Aux_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    Aux_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    Aux_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    Dout_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    Dout_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    Dout_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    Dout_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    Dout_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    Dout_reg[3]/C



