// Seed: 1372168769
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_12;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1
    , id_8,
    input tri1 id_2,
    input wor id_3
    , id_9,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6
    , id_10
);
  wand id_11;
  assign id_11 = 1'b0;
  assign id_1  = id_4 ? id_0 / 1 : (1 ^ id_0 != id_8);
  module_0(
      id_11, id_11, id_11, id_9, id_9, id_11, id_10, id_8, id_10, id_10, id_10
  );
  supply1 id_12 = 1;
endmodule
