#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Oct  6 21:57:39 2024
# Process ID: 9520
# Current directory: C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.runs/synth_1
# Command line: vivado.exe -log testbench_5_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench_5_1.tcl
# Log file: C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.runs/synth_1/testbench_5_1.vds
# Journal file: C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.runs/synth_1\vivado.jou
# Running On: Winferior, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 6, Host memory: 16943 MB
#-----------------------------------------------------------
source testbench_5_1.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/utils_1/imports/synth_1/processor_top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/utils_1/imports/synth_1/processor_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top testbench_5_1 -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11048
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'NO_OP' declared inside package 'SLC3_TYPES' shall be treated as localparam [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/types.sv:58]
WARNING: [Synth 8-11067] parameter 'outHEX' declared inside package 'SLC3_TYPES' shall be treated as localparam [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/types.sv:88]
WARNING: [Synth 8-11067] parameter 'inSW' declared inside package 'SLC3_TYPES' shall be treated as localparam [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/types.sv:89]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1185.941 ; gain = 407.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testbench_5_1' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/testbench_5_1.sv:1]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/testbench_5_1.sv:34]
INFO: [Synth 8-6157] synthesizing module 'processor_top' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/processor_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sync_debounce' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'sync_debounce' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/sync.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sync_flop' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/sync.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'sync_flop' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/sync.sv:39]
INFO: [Synth 8-6157] synthesizing module 'slc3' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/slc3.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/cpu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/control.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/control.sv:288]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/control.sv:301]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/control.sv:26]
INFO: [Synth 8-6157] synthesizing module 'bus' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/new/fetch.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'bus' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/new/fetch.sv:5]
INFO: [Synth 8-6157] synthesizing module 'pc_mux' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/new/fetch.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'pc_mux' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/new/fetch.sv:32]
WARNING: [Synth 8-7071] port 'pc_adder' of module 'pc_mux' is unconnected for instance 'pcMux' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/cpu.sv:113]
WARNING: [Synth 8-7023] instance 'pcMux' of module 'pc_mux' has 5 connections declared, but only 4 given [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/cpu.sv:113]
INFO: [Synth 8-6157] synthesizing module 'mdr_mux' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/new/fetch.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'mdr_mux' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/new/fetch.sv:51]
INFO: [Synth 8-6157] synthesizing module 'load_reg' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/load_reg.sv:1]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'load_reg' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/load_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ben_logic' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/new/condition_code_logic.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'ben_logic' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/new/condition_code_logic.sv:20]
INFO: [Synth 8-6157] synthesizing module 'load_reg__parameterized0' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/load_reg.sv:1]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'load_reg__parameterized0' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/load_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nzp_logic' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/new/condition_code_logic.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'nzp_logic' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/new/condition_code_logic.sv:1]
INFO: [Synth 8-6157] synthesizing module 'load_reg__parameterized1' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/load_reg.sv:1]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'load_reg__parameterized1' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/load_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/cpu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cpu_to_io' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/cpu_to_io.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/hex_driver.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu_to_io' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/cpu_to_io.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'slc3' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/slc3.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'instantiate_ram' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/instantiate_ram.sv:18]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/types.sv:218]
INFO: [Synth 8-6155] done synthesizing module 'instantiate_ram' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/instantiate_ram.sv:18]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.runs/synth_1/.Xil/Vivado-9520-Winferior/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.runs/synth_1/.Xil/Vivado-9520-Winferior/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/memory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'processor_top' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/processor_top.sv:3]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/testbench_5_1.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'testbench_5_1' (0#1) [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/sources_1/imports/sources_1/imports/5.1 First Draft/testbench_5_1.sv:1]
WARNING: [Synth 8-7129] Port ir[15] in module ben_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[14] in module ben_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[13] in module ben_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[12] in module ben_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[8] in module ben_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[7] in module ben_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[6] in module ben_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[5] in module ben_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[4] in module ben_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[3] in module ben_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[2] in module ben_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[1] in module ben_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[0] in module ben_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[11] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[10] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[9] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[8] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[7] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[6] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[4] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[3] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[2] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[1] in module control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[0] in module control is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1282.977 ; gain = 504.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1282.977 ; gain = 504.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1282.977 ; gain = 504.938
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1282.977 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dut/mem_subsystem/sram0'
Finished Parsing XDC File [c:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dut/mem_subsystem/sram0'
Parsing XDC File [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'sw_i[0]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'sw_i[1]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'sw_i[2]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'sw_i[3]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'sw_i[4]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sw_i[5]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'sw_i[6]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'sw_i[7]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sw_i[8]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw_i[9]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw_i[10]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw_i[11]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sw_i[12]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw_i[13]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw_i[14]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sw_i[15]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'run_i'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'continue_i'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'hex_grid_left[0]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'hex_grid_left[1]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'hex_grid_left[2]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'hex_grid_left[3]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'hex_seg_left[0]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'hex_seg_left[1]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'hex_seg_left[2]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'hex_seg_left[3]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'hex_seg_left[4]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'hex_seg_left[5]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'hex_seg_left[6]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'hex_seg_left[7]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'hex_grid_right[0]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'hex_grid_right[1]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'hex_grid_right[2]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'hex_grid_right[3]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'hex_seg_right[0]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'hex_seg_right[1]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'hex_seg_right[2]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'hex_seg_right[3]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'hex_seg_right[4]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'hex_seg_right[5]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'hex_seg_right[6]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'hex_seg_right[7]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led_o[0]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led_o[8]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'led_o[9]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'led_o[10]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'led_o[11]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'led_o[12]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led_o[13]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led_o[14]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'led_o[15]'. [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc:69]
Finished Parsing XDC File [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/constrs_1/imports/pin_assignment/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/testbench_5_1_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1338.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1338.559 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1338.559 ; gain = 560.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1338.559 ; gain = 560.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for dut/mem_subsystem/sram0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1338.559 ; gain = 560.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.srcs/utils_1/imports/synth_1/processor_top.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1338.559 ; gain = 560.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1338.559 ; gain = 560.520
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  halted |       00000000000000000000000001 |                            00000
                    s_18 |       00000000000000000000000010 |                            00011
                  s_33_1 |       00000000000000000000000100 |                            00100
                  s_33_2 |       00000000000000000000001000 |                            00101
                  s_33_3 |       00000000000000000000010000 |                            00110
                    s_35 |       00000000000000000000100000 |                            00111
                     s_1 |       00000000000000000001000000 |                            01000
                     s_5 |       00000000000000000010000000 |                            01001
                     s_9 |       00000000000000000100000000 |                            01010
                     s_6 |       00000000000000001000000000 |                            01011
                  s_25_1 |       00000000000000010000000000 |                            01100
                  s_25_2 |       00000000000000100000000000 |                            01101
                  s_25_3 |       00000000000001000000000000 |                            01110
                    s_27 |       00000000000010000000000000 |                            01111
                     s_7 |       00000000000100000000000000 |                            10000
                    s_23 |       00000000001000000000000000 |                            10001
                  s_16_1 |       00000000010000000000000000 |                            10010
                  s_16_2 |       00000000100000000000000000 |                            10011
                  s_16_3 |       00000001000000000000000000 |                            10100
                     s_4 |       00000010000000000000000000 |                            10101
                    s_21 |       00000100000000000000000000 |                            10110
                    s_12 |       00001000000000000000000000 |                            10111
                     s_0 |       00010000000000000000000000 |                            11000
                  iSTATE |       00100000000000000000000000 |                            11001
*
               pause_ir1 |       01000000000000000000000000 |                            00001
               pause_ir2 |       10000000000000000000000000 |                            00010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1338.559 ; gain = 560.520
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---Muxes : 
	  26 Input   26 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 4     
	  10 Input   26 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	   3 Input   16 Bit        Muxes := 1     
	 176 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 4     
	  26 Input    5 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	  20 Input    2 Bit        Muxes := 3     
	  20 Input    1 Bit        Muxes := 17    
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1338.559 ; gain = 560.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+----------------------------------------+---------------+----------------+
|Module Name   | RTL Object                             | Depth x Width | Implemented As | 
+--------------+----------------------------------------+---------------+----------------+
|testbench_5_1 | dut/mem_subsystem/init_ram/memContents | 256x16        | LUT            | 
+--------------+----------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1338.559 ; gain = 560.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1338.559 ; gain = 560.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[25]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[24]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[23]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[22]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[21]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[20]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[19]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[18]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[17]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[16]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[15]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[14]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[13]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[12]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[11]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[10]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[9]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[8]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[7]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[6]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[5]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[4]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[3]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[2]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[1]) is unused and will be removed from module testbench_5_1.
WARNING: [Synth 8-3332] Sequential element (dut/slc3/cpu/cpu_control/FSM_onehot_state_reg[0]) is unused and will be removed from module testbench_5_1.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1338.559 ; gain = 560.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1338.559 ; gain = 560.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1338.559 ; gain = 560.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1338.559 ; gain = 560.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1338.559 ; gain = 560.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1338.559 ; gain = 560.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1338.559 ; gain = 560.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1338.559 ; gain = 560.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1338.559 ; gain = 504.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1338.559 ; gain = 560.520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1338.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1338.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a9ab8527
INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 120 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1338.559 ; gain = 934.625
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/steff/Downloads/ece385git/Lab 5/real_lab5.runs/synth_1/testbench_5_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testbench_5_1_utilization_synth.rpt -pb testbench_5_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct  6 21:58:08 2024...
