#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n4116.in[2] (.names)                                           0.100     1.009
n_n4116.out[0] (.names)                                          0.235     1.244
n_n3595.in[1] (.names)                                           0.338     1.582
n_n3595.out[0] (.names)                                          0.235     1.817
n_n4039.in[3] (.names)                                           0.100     1.917
n_n4039.out[0] (.names)                                          0.235     2.152
n_n4038.in[2] (.names)                                           0.489     2.641
n_n4038.out[0] (.names)                                          0.235     2.876
[899].in[1] (.names)                                             0.489     3.365
[899].out[0] (.names)                                            0.235     3.600
n_n3786.in[2] (.names)                                           0.479     4.079
n_n3786.out[0] (.names)                                          0.235     4.314
[1137].in[2] (.names)                                            0.100     4.414
[1137].out[0] (.names)                                           0.235     4.649
n_n135.in[3] (.names)                                            0.343     4.993
n_n135.out[0] (.names)                                           0.235     5.228
[6386].in[2] (.names)                                            0.338     5.566
[6386].out[0] (.names)                                           0.235     5.801
n_n132.in[2] (.names)                                            0.488     6.289
n_n132.out[0] (.names)                                           0.235     6.524
n_n4093.D[0] (.latch)                                            0.000     6.524
data arrival time                                                          6.524

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.524
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.547


#Path 2
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n4116.in[2] (.names)                                           0.100     1.009
n_n4116.out[0] (.names)                                          0.235     1.244
n_n3595.in[1] (.names)                                           0.338     1.582
n_n3595.out[0] (.names)                                          0.235     1.817
n_n4039.in[3] (.names)                                           0.100     1.917
n_n4039.out[0] (.names)                                          0.235     2.152
n_n4038.in[2] (.names)                                           0.489     2.641
n_n4038.out[0] (.names)                                          0.235     2.876
[899].in[1] (.names)                                             0.489     3.365
[899].out[0] (.names)                                            0.235     3.600
n_n3785.in[2] (.names)                                           0.479     4.079
n_n3785.out[0] (.names)                                          0.235     4.314
[2060].in[1] (.names)                                            0.343     4.658
[2060].out[0] (.names)                                           0.235     4.893
[6290].in[1] (.names)                                            0.100     4.993
[6290].out[0] (.names)                                           0.235     5.228
[1492].in[3] (.names)                                            0.335     5.562
[1492].out[0] (.names)                                           0.235     5.797
n_n3199.in[1] (.names)                                           0.487     6.284
n_n3199.out[0] (.names)                                          0.235     6.519
n_n3709.D[0] (.latch)                                            0.000     6.519
data arrival time                                                          6.519

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.543


#Path 3
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[2264].in[3] (.names)                                            0.330     4.185
[2264].out[0] (.names)                                           0.235     4.420
n_n3832.in[1] (.names)                                           0.343     4.764
n_n3832.out[0] (.names)                                          0.235     4.999
[947].in[0] (.names)                                             0.489     5.488
[947].out[0] (.names)                                            0.235     5.723
[1280].in[1] (.names)                                            0.100     5.823
[1280].out[0] (.names)                                           0.235     6.058
n_n3184.in[1] (.names)                                           0.100     6.158
n_n3184.out[0] (.names)                                          0.235     6.393
n_n3766.D[0] (.latch)                                            0.000     6.393
data arrival time                                                          6.393

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.393
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.416


#Path 4
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[2264].in[3] (.names)                                            0.330     4.185
[2264].out[0] (.names)                                           0.235     4.420
n_n3832.in[1] (.names)                                           0.343     4.764
n_n3832.out[0] (.names)                                          0.235     4.999
[947].in[0] (.names)                                             0.489     5.488
[947].out[0] (.names)                                            0.235     5.723
[1042].in[0] (.names)                                            0.100     5.823
[1042].out[0] (.names)                                           0.235     6.058
n_n3009.in[1] (.names)                                           0.100     6.158
n_n3009.out[0] (.names)                                          0.235     6.393
n_n4275.D[0] (.latch)                                            0.000     6.393
data arrival time                                                          6.393

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.393
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.416


#Path 5
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[2264].in[3] (.names)                                            0.330     4.185
[2264].out[0] (.names)                                           0.235     4.420
n_n3832.in[1] (.names)                                           0.343     4.764
n_n3832.out[0] (.names)                                          0.235     4.999
[982].in[0] (.names)                                             0.489     5.488
[982].out[0] (.names)                                            0.235     5.723
[1538].in[1] (.names)                                            0.100     5.823
[1538].out[0] (.names)                                           0.235     6.058
n_n3466.in[3] (.names)                                           0.100     6.158
n_n3466.out[0] (.names)                                          0.235     6.393
n_n3483.D[0] (.latch)                                            0.000     6.393
data arrival time                                                          6.393

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.393
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.416


#Path 6
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[2264].in[3] (.names)                                            0.330     4.185
[2264].out[0] (.names)                                           0.235     4.420
n_n3832.in[1] (.names)                                           0.343     4.764
n_n3832.out[0] (.names)                                          0.235     4.999
[947].in[0] (.names)                                             0.489     5.488
[947].out[0] (.names)                                            0.235     5.723
n_n3217.in[3] (.names)                                           0.315     6.037
n_n3217.out[0] (.names)                                          0.235     6.272
n_n3724.D[0] (.latch)                                            0.000     6.272
data arrival time                                                          6.272

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.272
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.296


#Path 7
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[2264].in[3] (.names)                                            0.330     4.185
[2264].out[0] (.names)                                           0.235     4.420
n_n3832.in[1] (.names)                                           0.343     4.764
n_n3832.out[0] (.names)                                          0.235     4.999
[947].in[0] (.names)                                             0.489     5.488
[947].out[0] (.names)                                            0.235     5.723
n_n3026.in[1] (.names)                                           0.315     6.037
n_n3026.out[0] (.names)                                          0.235     6.272
n_n4227.D[0] (.latch)                                            0.000     6.272
data arrival time                                                          6.272

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.272
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.296


#Path 8
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n4116.in[2] (.names)                                           0.100     1.009
n_n4116.out[0] (.names)                                          0.235     1.244
n_n3595.in[1] (.names)                                           0.338     1.582
n_n3595.out[0] (.names)                                          0.235     1.817
n_n4039.in[3] (.names)                                           0.100     1.917
n_n4039.out[0] (.names)                                          0.235     2.152
n_n4038.in[2] (.names)                                           0.489     2.641
n_n4038.out[0] (.names)                                          0.235     2.876
[899].in[1] (.names)                                             0.489     3.365
[899].out[0] (.names)                                            0.235     3.600
n_n3785.in[2] (.names)                                           0.479     4.079
n_n3785.out[0] (.names)                                          0.235     4.314
[2060].in[1] (.names)                                            0.343     4.658
[2060].out[0] (.names)                                           0.235     4.893
[6290].in[1] (.names)                                            0.100     4.993
[6290].out[0] (.names)                                           0.235     5.228
[1971].in[3] (.names)                                            0.453     5.681
[1971].out[0] (.names)                                           0.235     5.916
n_n124.in[2] (.names)                                            0.100     6.016
n_n124.out[0] (.names)                                           0.235     6.251
n_n3707.D[0] (.latch)                                            0.000     6.251
data arrival time                                                          6.251

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.251
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.274


#Path 9
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n4116.in[2] (.names)                                           0.100     1.009
n_n4116.out[0] (.names)                                          0.235     1.244
n_n3595.in[1] (.names)                                           0.338     1.582
n_n3595.out[0] (.names)                                          0.235     1.817
n_n4039.in[3] (.names)                                           0.100     1.917
n_n4039.out[0] (.names)                                          0.235     2.152
n_n4038.in[2] (.names)                                           0.489     2.641
n_n4038.out[0] (.names)                                          0.235     2.876
[899].in[1] (.names)                                             0.489     3.365
[899].out[0] (.names)                                            0.235     3.600
n_n3785.in[2] (.names)                                           0.479     4.079
n_n3785.out[0] (.names)                                          0.235     4.314
[2060].in[1] (.names)                                            0.343     4.658
[2060].out[0] (.names)                                           0.235     4.893
[6290].in[1] (.names)                                            0.100     4.993
[6290].out[0] (.names)                                           0.235     5.228
[1063].in[3] (.names)                                            0.100     5.328
[1063].out[0] (.names)                                           0.235     5.563
[6376].in[2] (.names)                                            0.100     5.663
[6376].out[0] (.names)                                           0.235     5.898
n_n128.in[1] (.names)                                            0.100     5.998
n_n128.out[0] (.names)                                           0.235     6.233
n_n3831.D[0] (.latch)                                            0.000     6.233
data arrival time                                                          6.233

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.233
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.256


#Path 10
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[1015].in[3] (.names)                                            0.596     4.451
[1015].out[0] (.names)                                           0.235     4.686
[6255].in[0] (.names)                                            0.100     4.786
[6255].out[0] (.names)                                           0.235     5.021
[1166].in[2] (.names)                                            0.627     5.648
[1166].out[0] (.names)                                           0.235     5.883
n_n3292.in[1] (.names)                                           0.100     5.983
n_n3292.out[0] (.names)                                          0.235     6.218
n_n4080.D[0] (.latch)                                            0.000     6.218
data arrival time                                                          6.218

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.218
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.241


#Path 11
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[1015].in[3] (.names)                                            0.596     4.451
[1015].out[0] (.names)                                           0.235     4.686
[6255].in[0] (.names)                                            0.100     4.786
[6255].out[0] (.names)                                           0.235     5.021
[1391].in[3] (.names)                                            0.627     5.648
[1391].out[0] (.names)                                           0.235     5.883
n_n3817.in[0] (.names)                                           0.100     5.983
n_n3817.out[0] (.names)                                          0.235     6.218
n_n3818.D[0] (.latch)                                            0.000     6.218
data arrival time                                                          6.218

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.218
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.241


#Path 12
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[1015].in[3] (.names)                                            0.596     4.451
[1015].out[0] (.names)                                           0.235     4.686
[6255].in[0] (.names)                                            0.100     4.786
[6255].out[0] (.names)                                           0.235     5.021
[1069].in[2] (.names)                                            0.487     5.508
[1069].out[0] (.names)                                           0.235     5.743
n_n3592.in[1] (.names)                                           0.100     5.843
n_n3592.out[0] (.names)                                          0.235     6.078
n_n3959.D[0] (.latch)                                            0.000     6.078
data arrival time                                                          6.078

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.078
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.102


#Path 13
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[1015].in[3] (.names)                                            0.596     4.451
[1015].out[0] (.names)                                           0.235     4.686
[6255].in[0] (.names)                                            0.100     4.786
[6255].out[0] (.names)                                           0.235     5.021
[1925].in[3] (.names)                                            0.487     5.508
[1925].out[0] (.names)                                           0.235     5.743
n_n3913.in[0] (.names)                                           0.100     5.843
n_n3913.out[0] (.names)                                          0.235     6.078
n_n4040.D[0] (.latch)                                            0.000     6.078
data arrival time                                                          6.078

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.078
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.102


#Path 14
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[1015].in[3] (.names)                                            0.596     4.451
[1015].out[0] (.names)                                           0.235     4.686
[6255].in[0] (.names)                                            0.100     4.786
[6255].out[0] (.names)                                           0.235     5.021
[1771].in[3] (.names)                                            0.480     5.501
[1771].out[0] (.names)                                           0.235     5.736
n_n3235.in[0] (.names)                                           0.100     5.836
n_n3235.out[0] (.names)                                          0.235     6.071
n_n3995.D[0] (.latch)                                            0.000     6.071
data arrival time                                                          6.071

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.095


#Path 15
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[1015].in[3] (.names)                                            0.596     4.451
[1015].out[0] (.names)                                           0.235     4.686
[6255].in[0] (.names)                                            0.100     4.786
[6255].out[0] (.names)                                           0.235     5.021
[1752].in[3] (.names)                                            0.480     5.501
[1752].out[0] (.names)                                           0.235     5.736
n_n3987.in[0] (.names)                                           0.100     5.836
n_n3987.out[0] (.names)                                          0.235     6.071
n_n3988.D[0] (.latch)                                            0.000     6.071
data arrival time                                                          6.071

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.095


#Path 16
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[1015].in[3] (.names)                                            0.596     4.451
[1015].out[0] (.names)                                           0.235     4.686
[6255].in[0] (.names)                                            0.100     4.786
[6255].out[0] (.names)                                           0.235     5.021
[2240].in[3] (.names)                                            0.480     5.501
[2240].out[0] (.names)                                           0.235     5.736
n_n3725.in[0] (.names)                                           0.100     5.836
n_n3725.out[0] (.names)                                          0.235     6.071
n_n3726.D[0] (.latch)                                            0.000     6.071
data arrival time                                                          6.071

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.095


#Path 17
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[1015].in[3] (.names)                                            0.596     4.451
[1015].out[0] (.names)                                           0.235     4.686
[6255].in[0] (.names)                                            0.100     4.786
[6255].out[0] (.names)                                           0.235     5.021
[2261].in[3] (.names)                                            0.480     5.501
[2261].out[0] (.names)                                           0.235     5.736
n_n3444.in[0] (.names)                                           0.100     5.836
n_n3444.out[0] (.names)                                          0.235     6.071
n_n3574.D[0] (.latch)                                            0.000     6.071
data arrival time                                                          6.071

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.095


#Path 18
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[2264].in[3] (.names)                                            0.330     4.185
[2264].out[0] (.names)                                           0.235     4.420
n_n3832.in[1] (.names)                                           0.343     4.764
n_n3832.out[0] (.names)                                          0.235     4.999
[982].in[0] (.names)                                             0.489     5.488
[982].out[0] (.names)                                            0.235     5.723
n_n3907.in[2] (.names)                                           0.100     5.823
n_n3907.out[0] (.names)                                          0.235     6.058
n_n4334.D[0] (.latch)                                            0.000     6.058
data arrival time                                                          6.058

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.058
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.081


#Path 19
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[2264].in[3] (.names)                                            0.330     4.185
[2264].out[0] (.names)                                           0.235     4.420
n_n3832.in[1] (.names)                                           0.343     4.764
n_n3832.out[0] (.names)                                          0.235     4.999
[946].in[1] (.names)                                             0.489     5.488
[946].out[0] (.names)                                            0.235     5.723
n_n3813.in[2] (.names)                                           0.100     5.823
n_n3813.out[0] (.names)                                          0.235     6.058
n_n3814.D[0] (.latch)                                            0.000     6.058
data arrival time                                                          6.058

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.058
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.081


#Path 20
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[2264].in[3] (.names)                                            0.330     4.185
[2264].out[0] (.names)                                           0.235     4.420
n_n3832.in[1] (.names)                                           0.343     4.764
n_n3832.out[0] (.names)                                          0.235     4.999
[982].in[0] (.names)                                             0.489     5.488
[982].out[0] (.names)                                            0.235     5.723
n_n4011.in[1] (.names)                                           0.100     5.823
n_n4011.out[0] (.names)                                          0.235     6.058
n_n4012.D[0] (.latch)                                            0.000     6.058
data arrival time                                                          6.058

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.058
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.081


#Path 21
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n4116.in[2] (.names)                                           0.100     1.009
n_n4116.out[0] (.names)                                          0.235     1.244
n_n3595.in[1] (.names)                                           0.338     1.582
n_n3595.out[0] (.names)                                          0.235     1.817
n_n4039.in[3] (.names)                                           0.100     1.917
n_n4039.out[0] (.names)                                          0.235     2.152
n_n4038.in[2] (.names)                                           0.489     2.641
n_n4038.out[0] (.names)                                          0.235     2.876
[899].in[1] (.names)                                             0.489     3.365
[899].out[0] (.names)                                            0.235     3.600
n_n3785.in[2] (.names)                                           0.479     4.079
n_n3785.out[0] (.names)                                          0.235     4.314
[2060].in[1] (.names)                                            0.343     4.658
[2060].out[0] (.names)                                           0.235     4.893
[6290].in[1] (.names)                                            0.100     4.993
[6290].out[0] (.names)                                           0.235     5.228
n_n3377.in[3] (.names)                                           0.340     5.568
n_n3377.out[0] (.names)                                          0.235     5.803
n_n3198.D[0] (.latch)                                            0.000     5.803
data arrival time                                                          5.803

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.803
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.827


#Path 22
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[1015].in[3] (.names)                                            0.596     4.451
[1015].out[0] (.names)                                           0.235     4.686
[1208].in[0] (.names)                                            0.315     5.001
[1208].out[0] (.names)                                           0.235     5.236
n_n3140.in[3] (.names)                                           0.100     5.336
n_n3140.out[0] (.names)                                          0.235     5.571
n_n4026.D[0] (.latch)                                            0.000     5.571
data arrival time                                                          5.571

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.571
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.594


#Path 23
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6281].in[1] (.names)                                            0.629     2.111
[6281].out[0] (.names)                                           0.235     2.346
[1088].in[2] (.names)                                            0.469     2.815
[1088].out[0] (.names)                                           0.235     3.050
[2049].in[2] (.names)                                            0.100     3.150
[2049].out[0] (.names)                                           0.235     3.385
n_n4345.in[2] (.names)                                           0.100     3.485
n_n4345.out[0] (.names)                                          0.235     3.720
[1898].in[0] (.names)                                            0.491     4.211
[1898].out[0] (.names)                                           0.235     4.446
[1260].in[2] (.names)                                            0.487     4.933
[1260].out[0] (.names)                                           0.235     5.168
n_n4094.in[1] (.names)                                           0.100     5.268
n_n4094.out[0] (.names)                                          0.235     5.503
n_n4095.D[0] (.latch)                                            0.000     5.503
data arrival time                                                          5.503

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.503
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.527


#Path 24
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6281].in[1] (.names)                                            0.629     2.111
[6281].out[0] (.names)                                           0.235     2.346
[1088].in[2] (.names)                                            0.469     2.815
[1088].out[0] (.names)                                           0.235     3.050
[2049].in[2] (.names)                                            0.100     3.150
[2049].out[0] (.names)                                           0.235     3.385
n_n4345.in[2] (.names)                                           0.100     3.485
n_n4345.out[0] (.names)                                          0.235     3.720
[1898].in[0] (.names)                                            0.491     4.211
[1898].out[0] (.names)                                           0.235     4.446
[1613].in[2] (.names)                                            0.487     4.933
[1613].out[0] (.names)                                           0.235     5.168
n_n4121.in[1] (.names)                                           0.100     5.268
n_n4121.out[0] (.names)                                          0.235     5.503
n_n4122.D[0] (.latch)                                            0.000     5.503
data arrival time                                                          5.503

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.503
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.527


#Path 25
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6281].in[1] (.names)                                            0.629     2.111
[6281].out[0] (.names)                                           0.235     2.346
[1088].in[2] (.names)                                            0.469     2.815
[1088].out[0] (.names)                                           0.235     3.050
[2049].in[2] (.names)                                            0.100     3.150
[2049].out[0] (.names)                                           0.235     3.385
n_n4345.in[2] (.names)                                           0.100     3.485
n_n4345.out[0] (.names)                                          0.235     3.720
[1898].in[0] (.names)                                            0.491     4.211
[1898].out[0] (.names)                                           0.235     4.446
[1648].in[2] (.names)                                            0.481     4.928
[1648].out[0] (.names)                                           0.235     5.163
n_n3972.in[1] (.names)                                           0.100     5.263
n_n3972.out[0] (.names)                                          0.235     5.498
n_n4145.D[0] (.latch)                                            0.000     5.498
data arrival time                                                          5.498

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.498
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.521


#Path 26
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6281].in[1] (.names)                                            0.629     2.111
[6281].out[0] (.names)                                           0.235     2.346
[1088].in[2] (.names)                                            0.469     2.815
[1088].out[0] (.names)                                           0.235     3.050
[2049].in[2] (.names)                                            0.100     3.150
[2049].out[0] (.names)                                           0.235     3.385
n_n4345.in[2] (.names)                                           0.100     3.485
n_n4345.out[0] (.names)                                          0.235     3.720
[1898].in[0] (.names)                                            0.491     4.211
[1898].out[0] (.names)                                           0.235     4.446
[914].in[2] (.names)                                             0.100     4.546
[914].out[0] (.names)                                            0.235     4.781
[1708].in[3] (.names)                                            0.100     4.881
[1708].out[0] (.names)                                           0.235     5.116
n_n3271.in[1] (.names)                                           0.100     5.216
n_n3271.out[0] (.names)                                          0.235     5.451
n_n4233.D[0] (.latch)                                            0.000     5.451
data arrival time                                                          5.451

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.451
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.475


#Path 27
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6281].in[1] (.names)                                            0.629     2.111
[6281].out[0] (.names)                                           0.235     2.346
[1088].in[2] (.names)                                            0.469     2.815
[1088].out[0] (.names)                                           0.235     3.050
[2049].in[2] (.names)                                            0.100     3.150
[2049].out[0] (.names)                                           0.235     3.385
n_n4345.in[2] (.names)                                           0.100     3.485
n_n4345.out[0] (.names)                                          0.235     3.720
[1898].in[0] (.names)                                            0.491     4.211
[1898].out[0] (.names)                                           0.235     4.446
[914].in[2] (.names)                                             0.100     4.546
[914].out[0] (.names)                                            0.235     4.781
[1213].in[3] (.names)                                            0.100     4.881
[1213].out[0] (.names)                                           0.235     5.116
n_n3526.in[1] (.names)                                           0.100     5.216
n_n3526.out[0] (.names)                                          0.235     5.451
n_n3841.D[0] (.latch)                                            0.000     5.451
data arrival time                                                          5.451

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.451
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.475


#Path 28
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6281].in[1] (.names)                                            0.629     2.111
[6281].out[0] (.names)                                           0.235     2.346
[1088].in[2] (.names)                                            0.469     2.815
[1088].out[0] (.names)                                           0.235     3.050
[2049].in[2] (.names)                                            0.100     3.150
[2049].out[0] (.names)                                           0.235     3.385
n_n4345.in[2] (.names)                                           0.100     3.485
n_n4345.out[0] (.names)                                          0.235     3.720
[1898].in[0] (.names)                                            0.491     4.211
[1898].out[0] (.names)                                           0.235     4.446
[914].in[2] (.names)                                             0.100     4.546
[914].out[0] (.names)                                            0.235     4.781
[1885].in[3] (.names)                                            0.100     4.881
[1885].out[0] (.names)                                           0.235     5.116
n_n3241.in[1] (.names)                                           0.100     5.216
n_n3241.out[0] (.names)                                          0.235     5.451
n_n3242.D[0] (.latch)                                            0.000     5.451
data arrival time                                                          5.451

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.451
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.475


#Path 29
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
[2264].in[3] (.names)                                            0.330     4.185
[2264].out[0] (.names)                                           0.235     4.420
[936].in[1] (.names)                                             0.433     4.853
[936].out[0] (.names)                                            0.235     5.088
n_n3070.in[3] (.names)                                           0.100     5.188
n_n3070.out[0] (.names)                                          0.235     5.423
n_n3851.D[0] (.latch)                                            0.000     5.423
data arrival time                                                          5.423

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.447


#Path 30
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3563.in[1] (.names)                                           0.312     3.620
n_n3563.out[0] (.names)                                          0.235     3.855
[6252].in[3] (.names)                                            0.605     4.459
[6252].out[0] (.names)                                           0.235     4.694
n_n4140.in[3] (.names)                                           0.454     5.148
n_n4140.out[0] (.names)                                          0.235     5.383
n_n4142.D[0] (.latch)                                            0.000     5.383
data arrival time                                                          5.383

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.383
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.407


#Path 31
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6281].in[1] (.names)                                            0.629     2.111
[6281].out[0] (.names)                                           0.235     2.346
[1088].in[2] (.names)                                            0.469     2.815
[1088].out[0] (.names)                                           0.235     3.050
[2049].in[2] (.names)                                            0.100     3.150
[2049].out[0] (.names)                                           0.235     3.385
n_n4345.in[2] (.names)                                           0.100     3.485
n_n4345.out[0] (.names)                                          0.235     3.720
n_n4158.in[0] (.names)                                           0.639     4.359
n_n4158.out[0] (.names)                                          0.235     4.594
n_n3459.in[1] (.names)                                           0.487     5.081
n_n3459.out[0] (.names)                                          0.235     5.316
n_n3898.D[0] (.latch)                                            0.000     5.316
data arrival time                                                          5.316

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.316
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.340


#Path 32
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3563.in[1] (.names)                                           0.312     3.620
n_n3563.out[0] (.names)                                          0.235     3.855
n_n3788.in[2] (.names)                                           0.100     3.955
n_n3788.out[0] (.names)                                          0.235     4.190
nak3_17.in[1] (.names)                                           0.334     4.523
nak3_17.out[0] (.names)                                          0.235     4.758
n_n127.in[2] (.names)                                            0.314     5.072
n_n127.out[0] (.names)                                           0.235     5.307
nsr3_17.D[0] (.latch)                                            0.000     5.307
data arrival time                                                          5.307

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.307
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.331


#Path 33
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3563.in[1] (.names)                                           0.312     3.620
n_n3563.out[0] (.names)                                          0.235     3.855
n_n3788.in[2] (.names)                                           0.100     3.955
n_n3788.out[0] (.names)                                          0.235     4.190
[1022].in[1] (.names)                                            0.334     4.523
[1022].out[0] (.names)                                           0.235     4.758
n_n129.in[3] (.names)                                            0.312     5.070
n_n129.out[0] (.names)                                           0.235     5.305
n_n3833.D[0] (.latch)                                            0.000     5.305
data arrival time                                                          5.305

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.305
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.329


#Path 34
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
n_n3830.in[2] (.names)                                           0.330     4.185
n_n3830.out[0] (.names)                                          0.235     4.420
n_n4276.in[1] (.names)                                           0.482     4.902
n_n4276.out[0] (.names)                                          0.235     5.137
n_n4279.D[0] (.latch)                                            0.000     5.137
data arrival time                                                          5.137

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.137
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.161


#Path 35
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
n_n3830.in[2] (.names)                                           0.330     4.185
n_n3830.out[0] (.names)                                          0.235     4.420
n_n3821.in[1] (.names)                                           0.479     4.899
n_n3821.out[0] (.names)                                          0.235     5.134
n_n3823.D[0] (.latch)                                            0.000     5.134
data arrival time                                                          5.134

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.158


#Path 36
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
n_n3830.in[2] (.names)                                           0.330     4.185
n_n3830.out[0] (.names)                                          0.235     4.420
n_n3582.in[1] (.names)                                           0.479     4.899
n_n3582.out[0] (.names)                                          0.235     5.134
n_n3583.D[0] (.latch)                                            0.000     5.134
data arrival time                                                          5.134

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.158


#Path 37
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
n_n3830.in[2] (.names)                                           0.330     4.185
n_n3830.out[0] (.names)                                          0.235     4.420
n_n3206.in[1] (.names)                                           0.479     4.899
n_n3206.out[0] (.names)                                          0.235     5.134
n_n3207.D[0] (.latch)                                            0.000     5.134
data arrival time                                                          5.134

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.158


#Path 38
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
n_n3830.in[2] (.names)                                           0.330     4.185
n_n3830.out[0] (.names)                                          0.235     4.420
n_n3375.in[1] (.names)                                           0.479     4.899
n_n3375.out[0] (.names)                                          0.235     5.134
n_n3376.D[0] (.latch)                                            0.000     5.134
data arrival time                                                          5.134

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.158


#Path 39
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
n_n3830.in[2] (.names)                                           0.330     4.185
n_n3830.out[0] (.names)                                          0.235     4.420
n_n3964.in[1] (.names)                                           0.479     4.899
n_n3964.out[0] (.names)                                          0.235     5.134
n_n3966.D[0] (.latch)                                            0.000     5.134
data arrival time                                                          5.134

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.158


#Path 40
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3852.in[1] (.names)                                           0.312     3.620
n_n3852.out[0] (.names)                                          0.235     3.855
n_n3830.in[2] (.names)                                           0.330     4.185
n_n3830.out[0] (.names)                                          0.235     4.420
n_n3512.in[1] (.names)                                           0.479     4.899
n_n3512.out[0] (.names)                                          0.235     5.134
n_n3514.D[0] (.latch)                                            0.000     5.134
data arrival time                                                          5.134

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.158


#Path 41
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3653.in[1] (.names)                                           0.100     3.073
n_n3653.out[0] (.names)                                          0.235     3.308
n_n3563.in[1] (.names)                                           0.312     3.620
n_n3563.out[0] (.names)                                          0.235     3.855
n_n3788.in[2] (.names)                                           0.100     3.955
n_n3788.out[0] (.names)                                          0.235     4.190
nak3_17.in[1] (.names)                                           0.334     4.523
nak3_17.out[0] (.names)                                          0.235     4.758
n_n3866.in[1] (.names)                                           0.100     4.858
n_n3866.out[0] (.names)                                          0.235     5.093
n_n4067.D[0] (.latch)                                            0.000     5.093
data arrival time                                                          5.093

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.093
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.117


#Path 42
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6281].in[1] (.names)                                            0.629     2.111
[6281].out[0] (.names)                                           0.235     2.346
[1088].in[2] (.names)                                            0.469     2.815
[1088].out[0] (.names)                                           0.235     3.050
[2049].in[2] (.names)                                            0.100     3.150
[2049].out[0] (.names)                                           0.235     3.385
n_n4345.in[2] (.names)                                           0.100     3.485
n_n4345.out[0] (.names)                                          0.235     3.720
n_n4158.in[0] (.names)                                           0.639     4.359
n_n4158.out[0] (.names)                                          0.235     4.594
n_n3302.in[1] (.names)                                           0.100     4.694
n_n3302.out[0] (.names)                                          0.235     4.929
n_n4288.D[0] (.latch)                                            0.000     4.929
data arrival time                                                          4.929

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.929
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.953


#Path 43
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6281].in[1] (.names)                                            0.629     2.111
[6281].out[0] (.names)                                           0.235     2.346
[1088].in[2] (.names)                                            0.469     2.815
[1088].out[0] (.names)                                           0.235     3.050
[2049].in[2] (.names)                                            0.100     3.150
[2049].out[0] (.names)                                           0.235     3.385
n_n4345.in[2] (.names)                                           0.100     3.485
n_n4345.out[0] (.names)                                          0.235     3.720
n_n4158.in[0] (.names)                                           0.639     4.359
n_n4158.out[0] (.names)                                          0.235     4.594
n_n4156.in[1] (.names)                                           0.100     4.694
n_n4156.out[0] (.names)                                          0.235     4.929
n_n4157.D[0] (.latch)                                            0.000     4.929
data arrival time                                                          4.929

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.929
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.953


#Path 44
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6281].in[1] (.names)                                            0.629     2.111
[6281].out[0] (.names)                                           0.235     2.346
[1088].in[2] (.names)                                            0.469     2.815
[1088].out[0] (.names)                                           0.235     3.050
[2049].in[2] (.names)                                            0.100     3.150
[2049].out[0] (.names)                                           0.235     3.385
[1552].in[2] (.names)                                            0.341     3.727
[1552].out[0] (.names)                                           0.235     3.962
n_n4228.in[1] (.names)                                           0.338     4.300
n_n4228.out[0] (.names)                                          0.235     4.535
n_n4229.D[0] (.latch)                                            0.000     4.535
data arrival time                                                          4.535

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.535
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.558


#Path 45
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6281].in[1] (.names)                                            0.629     2.111
[6281].out[0] (.names)                                           0.235     2.346
[1088].in[2] (.names)                                            0.469     2.815
[1088].out[0] (.names)                                           0.235     3.050
[2049].in[2] (.names)                                            0.100     3.150
[2049].out[0] (.names)                                           0.235     3.385
n_n4345.in[2] (.names)                                           0.100     3.485
n_n4345.out[0] (.names)                                          0.235     3.720
n_n3226.in[1] (.names)                                           0.489     4.209
n_n3226.out[0] (.names)                                          0.235     4.444
n_n3916.D[0] (.latch)                                            0.000     4.444
data arrival time                                                          4.444

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.444
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.468


#Path 46
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6281].in[1] (.names)                                            0.629     2.111
[6281].out[0] (.names)                                           0.235     2.346
[1088].in[2] (.names)                                            0.469     2.815
[1088].out[0] (.names)                                           0.235     3.050
[2049].in[2] (.names)                                            0.100     3.150
[2049].out[0] (.names)                                           0.235     3.385
n_n4345.in[2] (.names)                                           0.100     3.485
n_n4345.out[0] (.names)                                          0.235     3.720
n_n3147.in[1] (.names)                                           0.487     4.207
n_n3147.out[0] (.names)                                          0.235     4.442
n_n3458.D[0] (.latch)                                            0.000     4.442
data arrival time                                                          4.442

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.442
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.466


#Path 47
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6275].in[1] (.names)                                            0.629     2.111
[6275].out[0] (.names)                                           0.235     2.346
n_n3362.in[3] (.names)                                           0.342     2.689
n_n3362.out[0] (.names)                                          0.235     2.924
n_n4015.in[1] (.names)                                           0.491     3.415
n_n4015.out[0] (.names)                                          0.235     3.650
n_n3518.in[0] (.names)                                           0.479     4.129
n_n3518.out[0] (.names)                                          0.235     4.364
n_n4316.D[0] (.latch)                                            0.000     4.364
data arrival time                                                          4.364

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.364
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.387


#Path 48
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6281].in[1] (.names)                                            0.629     2.111
[6281].out[0] (.names)                                           0.235     2.346
[1088].in[2] (.names)                                            0.469     2.815
[1088].out[0] (.names)                                           0.235     3.050
[2049].in[2] (.names)                                            0.100     3.150
[2049].out[0] (.names)                                           0.235     3.385
[1509].in[2] (.names)                                            0.341     3.727
[1509].out[0] (.names)                                           0.235     3.962
n_n3308.in[1] (.names)                                           0.100     4.062
n_n3308.out[0] (.names)                                          0.235     4.297
n_n4351.D[0] (.latch)                                            0.000     4.297
data arrival time                                                          4.297

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.297
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.320


#Path 49
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6281].in[1] (.names)                                            0.629     2.111
[6281].out[0] (.names)                                           0.235     2.346
[1088].in[2] (.names)                                            0.469     2.815
[1088].out[0] (.names)                                           0.235     3.050
[2049].in[2] (.names)                                            0.100     3.150
[2049].out[0] (.names)                                           0.235     3.385
[1487].in[2] (.names)                                            0.338     3.723
[1487].out[0] (.names)                                           0.235     3.958
n_n3058.in[1] (.names)                                           0.100     4.058
n_n3058.out[0] (.names)                                          0.235     4.293
n_n3085.D[0] (.latch)                                            0.000     4.293
data arrival time                                                          4.293

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.293
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.317


#Path 50
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6281].in[1] (.names)                                            0.629     2.111
[6281].out[0] (.names)                                           0.235     2.346
[1088].in[2] (.names)                                            0.469     2.815
[1088].out[0] (.names)                                           0.235     3.050
[2049].in[2] (.names)                                            0.100     3.150
[2049].out[0] (.names)                                           0.235     3.385
n_n4345.in[2] (.names)                                           0.100     3.485
n_n4345.out[0] (.names)                                          0.235     3.720
n_n4073.in[1] (.names)                                           0.100     3.820
n_n4073.out[0] (.names)                                          0.235     4.055
n_n4074.D[0] (.latch)                                            0.000     4.055
data arrival time                                                          4.055

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.055
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.079


#Path 51
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6275].in[1] (.names)                                            0.629     2.111
[6275].out[0] (.names)                                           0.235     2.346
n_n3362.in[3] (.names)                                           0.342     2.689
n_n3362.out[0] (.names)                                          0.235     2.924
n_n4015.in[1] (.names)                                           0.491     3.415
n_n4015.out[0] (.names)                                          0.235     3.650
n_n3148.in[0] (.names)                                           0.100     3.750
n_n3148.out[0] (.names)                                          0.235     3.985
n_n3495.D[0] (.latch)                                            0.000     3.985
data arrival time                                                          3.985

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.008


#Path 52
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6275].in[1] (.names)                                            0.629     2.111
[6275].out[0] (.names)                                           0.235     2.346
n_n3362.in[3] (.names)                                           0.342     2.689
n_n3362.out[0] (.names)                                          0.235     2.924
n_n4015.in[1] (.names)                                           0.491     3.415
n_n4015.out[0] (.names)                                          0.235     3.650
n_n3017.in[1] (.names)                                           0.100     3.750
n_n3017.out[0] (.names)                                          0.235     3.985
n_n3657.D[0] (.latch)                                            0.000     3.985
data arrival time                                                          3.985

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.008


#Path 53
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[0] (.names)                                           0.640     0.807
n_n3900.out[0] (.names)                                          0.235     1.042
n_n3899.in[2] (.names)                                           0.100     1.142
n_n3899.out[0] (.names)                                          0.235     1.377
n_n3870.in[2] (.names)                                           0.100     1.477
n_n3870.out[0] (.names)                                          0.235     1.712
n_n3869.in[2] (.names)                                           0.478     2.189
n_n3869.out[0] (.names)                                          0.235     2.424
n_n3205.in[2] (.names)                                           0.100     2.524
n_n3205.out[0] (.names)                                          0.235     2.759
[1062].in[3] (.names)                                            0.100     2.859
[1062].out[0] (.names)                                           0.235     3.094
n_n3585.in[3] (.names)                                           0.459     3.554
n_n3585.out[0] (.names)                                          0.235     3.789
n_n4324.D[0] (.latch)                                            0.000     3.789
data arrival time                                                          3.789

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.789
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.812


#Path 54
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
n_n4259.in[2] (.names)                                           0.489     2.403
n_n4259.out[0] (.names)                                          0.235     2.638
[1078].in[2] (.names)                                            0.100     2.738
[1078].out[0] (.names)                                           0.235     2.973
n_n3110.in[2] (.names)                                           0.488     3.461
n_n3110.out[0] (.names)                                          0.235     3.696
n_n3111.D[0] (.latch)                                            0.000     3.696
data arrival time                                                          3.696

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.696
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.720


#Path 55
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n3974.in[1] (.names)                                           0.629     2.111
n_n3974.out[0] (.names)                                          0.235     2.346
[1128].in[1] (.names)                                            0.461     2.807
[1128].out[0] (.names)                                           0.235     3.042
n_n3168.in[2] (.names)                                           0.338     3.380
n_n3168.out[0] (.names)                                          0.235     3.615
n_n4222.D[0] (.latch)                                            0.000     3.615
data arrival time                                                          3.615

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.615
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.639


#Path 56
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n4126.in[1] (.names)                                           0.416     1.898
n_n4126.out[0] (.names)                                          0.235     2.133
[934].in[1] (.names)                                             0.100     2.233
[934].out[0] (.names)                                            0.235     2.468
n_n3382.in[2] (.names)                                           0.854     3.322
n_n3382.out[0] (.names)                                          0.235     3.557
n_n4366.D[0] (.latch)                                            0.000     3.557
data arrival time                                                          3.557

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4366.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.557
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.581


#Path 57
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n4126.in[1] (.names)                                           0.416     1.898
n_n4126.out[0] (.names)                                          0.235     2.133
[934].in[1] (.names)                                             0.100     2.233
[934].out[0] (.names)                                            0.235     2.468
n_n3166.in[2] (.names)                                           0.854     3.322
n_n3166.out[0] (.names)                                          0.235     3.557
n_n3475.D[0] (.latch)                                            0.000     3.557
data arrival time                                                          3.557

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3475.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.557
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.581


#Path 58
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n3500.in[2] (.names)                                           0.416     1.898
n_n3500.out[0] (.names)                                          0.235     2.133
[1006].in[2] (.names)                                            0.410     2.544
[1006].out[0] (.names)                                           0.235     2.779
n_n3579.in[0] (.names)                                           0.415     3.193
n_n3579.out[0] (.names)                                          0.235     3.428
n_n3955.D[0] (.latch)                                            0.000     3.428
data arrival time                                                          3.428

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.428
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.452


#Path 59
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n3500.in[2] (.names)                                           0.416     1.898
n_n3500.out[0] (.names)                                          0.235     2.133
[1006].in[2] (.names)                                            0.410     2.544
[1006].out[0] (.names)                                           0.235     2.779
n_n121.in[0] (.names)                                            0.415     3.193
n_n121.out[0] (.names)                                           0.235     3.428
n_n3954.D[0] (.latch)                                            0.000     3.428
data arrival time                                                          3.428

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.428
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.452


#Path 60
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n3974.in[1] (.names)                                           0.629     2.111
n_n3974.out[0] (.names)                                          0.235     2.346
[1128].in[1] (.names)                                            0.461     2.807
[1128].out[0] (.names)                                           0.235     3.042
n_n3309.in[2] (.names)                                           0.100     3.142
n_n3309.out[0] (.names)                                          0.235     3.377
n_n4392.D[0] (.latch)                                            0.000     3.377
data arrival time                                                          3.377

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4392.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.377
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.401


#Path 61
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n3974.in[1] (.names)                                           0.629     2.111
n_n3974.out[0] (.names)                                          0.235     2.346
[1128].in[1] (.names)                                            0.461     2.807
[1128].out[0] (.names)                                           0.235     3.042
n_n3059.in[2] (.names)                                           0.100     3.142
n_n3059.out[0] (.names)                                          0.235     3.377
n_n3099.D[0] (.latch)                                            0.000     3.377
data arrival time                                                          3.377

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.377
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.401


#Path 62
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n3656.in[1] (.names)                                           0.562     2.045
n_n3656.out[0] (.names)                                          0.235     2.280
[1623].in[1] (.names)                                            0.335     2.614
[1623].out[0] (.names)                                           0.235     2.849
n_n3693.in[2] (.names)                                           0.270     3.120
n_n3693.out[0] (.names)                                          0.235     3.355
n_n4099.D[0] (.latch)                                            0.000     3.355
data arrival time                                                          3.355

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.378


#Path 63
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n4126.in[1] (.names)                                           0.416     1.898
n_n4126.out[0] (.names)                                          0.235     2.133
[1187].in[2] (.names)                                            0.469     2.602
[1187].out[0] (.names)                                           0.235     2.837
n_n3680.in[1] (.names)                                           0.270     3.107
n_n3680.out[0] (.names)                                          0.235     3.342
n_n3845.D[0] (.latch)                                            0.000     3.342
data arrival time                                                          3.342

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.342
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.366


#Path 64
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n4126.in[1] (.names)                                           0.416     1.898
n_n4126.out[0] (.names)                                          0.235     2.133
[2007].in[2] (.names)                                            0.468     2.601
[2007].out[0] (.names)                                           0.235     2.836
n_n3296.in[1] (.names)                                           0.270     3.106
n_n3296.out[0] (.names)                                          0.235     3.341
n_n4381.D[0] (.latch)                                            0.000     3.341
data arrival time                                                          3.341

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4381.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.341
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.365


#Path 65
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[1008].in[2] (.names)                                            0.416     1.898
[1008].out[0] (.names)                                           0.235     2.133
[6337].in[1] (.names)                                            0.607     2.740
[6337].out[0] (.names)                                           0.235     2.975
n_n3540.in[3] (.names)                                           0.100     3.075
n_n3540.out[0] (.names)                                          0.235     3.310
n_n4052.D[0] (.latch)                                            0.000     3.310
data arrival time                                                          3.310

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4052.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.310
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.334


#Path 66
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[1008].in[2] (.names)                                            0.416     1.898
[1008].out[0] (.names)                                           0.235     2.133
[6380].in[3] (.names)                                            0.607     2.740
[6380].out[0] (.names)                                           0.235     2.975
n_n3104.in[3] (.names)                                           0.100     3.075
n_n3104.out[0] (.names)                                          0.235     3.310
n_n3865.D[0] (.latch)                                            0.000     3.310
data arrival time                                                          3.310

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3865.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.310
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.334


#Path 67
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n3500.in[2] (.names)                                           0.416     1.898
n_n3500.out[0] (.names)                                          0.235     2.133
[1006].in[2] (.names)                                            0.410     2.544
[1006].out[0] (.names)                                           0.235     2.779
n_n4028.in[0] (.names)                                           0.288     3.067
n_n4028.out[0] (.names)                                          0.235     3.302
n_n4029.D[0] (.latch)                                            0.000     3.302
data arrival time                                                          3.302

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.302
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.325


#Path 68
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n4126.in[1] (.names)                                           0.416     1.898
n_n4126.out[0] (.names)                                          0.235     2.133
[1362].in[2] (.names)                                            0.100     2.233
[1362].out[0] (.names)                                           0.235     2.468
n_n3552.in[3] (.names)                                           0.486     2.954
n_n3552.out[0] (.names)                                          0.235     3.189
n_n3934.D[0] (.latch)                                            0.000     3.189
data arrival time                                                          3.189

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.189
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.212


#Path 69
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6350].in[2] (.names)                                            0.486     1.968
[6350].out[0] (.names)                                           0.235     2.203
n_n131.in[1] (.names)                                            0.607     2.810
n_n131.out[0] (.names)                                           0.235     3.045
n_n4057.D[0] (.latch)                                            0.000     3.045
data arrival time                                                          3.045

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.045
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.069


#Path 70
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6357].in[2] (.names)                                            0.486     1.968
[6357].out[0] (.names)                                           0.235     2.203
n_n130.in[3] (.names)                                            0.592     2.795
n_n130.out[0] (.names)                                           0.235     3.030
n_n4045.D[0] (.latch)                                            0.000     3.030
data arrival time                                                          3.030

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4045.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.030
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.053


#Path 71
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.508     0.674
n_n4155.out[0] (.names)                                          0.235     0.909
n_n3923.in[2] (.names)                                           0.100     1.009
n_n3923.out[0] (.names)                                          0.235     1.244
n_n4267.in[2] (.names)                                           0.100     1.344
n_n4267.out[0] (.names)                                          0.235     1.579
n_n4034.in[3] (.names)                                           0.100     1.679
n_n4034.out[0] (.names)                                          0.235     1.914
[1075].in[3] (.names)                                            0.100     2.014
[1075].out[0] (.names)                                           0.235     2.249
n_n3236.in[2] (.names)                                           0.487     2.736
n_n3236.out[0] (.names)                                          0.235     2.971
n_n3237.D[0] (.latch)                                            0.000     2.971
data arrival time                                                          2.971

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3237.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.995


#Path 72
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n3656.in[1] (.names)                                           0.562     2.045
n_n3656.out[0] (.names)                                          0.235     2.280
[1068].in[1] (.names)                                            0.100     2.380
[1068].out[0] (.names)                                           0.235     2.615
n_n3473.in[2] (.names)                                           0.100     2.715
n_n3473.out[0] (.names)                                          0.235     2.950
n_n4056.D[0] (.latch)                                            0.000     2.950
data arrival time                                                          2.950

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.950
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.973


#Path 73
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n4126.in[1] (.names)                                           0.416     1.898
n_n4126.out[0] (.names)                                          0.235     2.133
n_n3632.in[2] (.names)                                           0.570     2.703
n_n3632.out[0] (.names)                                          0.235     2.938
n_n3769.D[0] (.latch)                                            0.000     2.938
data arrival time                                                          2.938

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3769.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.938
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.961


#Path 74
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n4126.in[1] (.names)                                           0.416     1.898
n_n4126.out[0] (.names)                                          0.235     2.133
n_n4046.in[2] (.names)                                           0.570     2.703
n_n4046.out[0] (.names)                                          0.235     2.938
n_n4047.D[0] (.latch)                                            0.000     2.938
data arrival time                                                          2.938

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.938
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.961


#Path 75
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n3974.in[1] (.names)                                           0.629     2.111
n_n3974.out[0] (.names)                                          0.235     2.346
n_n3018.in[2] (.names)                                           0.338     2.684
n_n3018.out[0] (.names)                                          0.235     2.919
n_n3688.D[0] (.latch)                                            0.000     2.919
data arrival time                                                          2.919

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3688.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.919
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.943


#Path 76
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n3974.in[1] (.names)                                           0.629     2.111
n_n3974.out[0] (.names)                                          0.235     2.346
n_n3519.in[2] (.names)                                           0.338     2.684
n_n3519.out[0] (.names)                                          0.235     2.919
n_n3976.D[0] (.latch)                                            0.000     2.919
data arrival time                                                          2.919

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.919
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.943


#Path 77
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n3974.in[1] (.names)                                           0.629     2.111
n_n3974.out[0] (.names)                                          0.235     2.346
n_n3607.in[2] (.names)                                           0.338     2.684
n_n3607.out[0] (.names)                                          0.235     2.919
n_n3608.D[0] (.latch)                                            0.000     2.919
data arrival time                                                          2.919

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3608.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.919
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.943


#Path 78
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n4126.in[1] (.names)                                           0.416     1.898
n_n4126.out[0] (.names)                                          0.235     2.133
n_n4124.in[2] (.names)                                           0.476     2.609
n_n4124.out[0] (.names)                                          0.235     2.844
n_n4125.D[0] (.latch)                                            0.000     2.844
data arrival time                                                          2.844

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4125.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.844
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.867


#Path 79
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n4126.in[1] (.names)                                           0.416     1.898
n_n4126.out[0] (.names)                                          0.235     2.133
n_n3289.in[2] (.names)                                           0.476     2.609
n_n3289.out[0] (.names)                                          0.235     2.844
n_n3901.D[0] (.latch)                                            0.000     2.844
data arrival time                                                          2.844

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3901.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.844
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.867


#Path 80
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3511.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.429     0.429
nrq3_2.out[0] (.names)                                           0.235     0.664
[1155].in[3] (.names)                                            0.610     1.274
[1155].out[0] (.names)                                           0.235     1.509
[2141].in[2] (.names)                                            0.757     2.265
[2141].out[0] (.names)                                           0.235     2.500
n_n3510.in[2] (.names)                                           0.100     2.600
n_n3510.out[0] (.names)                                          0.235     2.835
n_n3511.D[0] (.latch)                                            0.000     2.835
data arrival time                                                          2.835

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3511.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.835
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.859


#Path 81
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3408.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[2] (.names)                                             0.502     0.669
[935].out[0] (.names)                                            0.235     0.904
n_n4223.in[3] (.names)                                           0.100     1.004
n_n4223.out[0] (.names)                                          0.235     1.239
[1076].in[1] (.names)                                            0.489     1.728
[1076].out[0] (.names)                                           0.235     1.963
n_n3406.in[2] (.names)                                           0.636     2.598
n_n3406.out[0] (.names)                                          0.235     2.833
n_n3408.D[0] (.latch)                                            0.000     2.833
data arrival time                                                          2.833

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3408.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.833
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.857


#Path 82
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[6361].in[2] (.names)                                            0.486     1.968
[6361].out[0] (.names)                                           0.235     2.203
n_n3684.in[3] (.names)                                           0.338     2.541
n_n3684.out[0] (.names)                                          0.235     2.776
n_n3658.D[0] (.latch)                                            0.000     2.776
data arrival time                                                          2.776

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3658.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.776
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.799


#Path 83
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.429     0.429
nrq3_2.out[0] (.names)                                           0.235     0.664
[1155].in[3] (.names)                                            0.610     1.274
[1155].out[0] (.names)                                           0.235     1.509
[1776].in[2] (.names)                                            0.315     1.824
[1776].out[0] (.names)                                           0.235     2.059
n_n3508.in[2] (.names)                                           0.460     2.519
n_n3508.out[0] (.names)                                          0.235     2.754
n_n3919.D[0] (.latch)                                            0.000     2.754
data arrival time                                                          2.754

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3919.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.754
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.777


#Path 84
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.495     0.495
pready_0_0_.out[0] (.names)                                      0.235     0.730
[994].in[0] (.names)                                             0.632     1.363
[994].out[0] (.names)                                            0.235     1.598
n_n3837.in[1] (.names)                                           0.871     2.468
n_n3837.out[0] (.names)                                          0.235     2.703
n_n3886.D[0] (.latch)                                            0.000     2.703
data arrival time                                                          2.703

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3886.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.703
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.727


#Path 85
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.429     0.429
nrq3_2.out[0] (.names)                                           0.235     0.664
[1155].in[3] (.names)                                            0.610     1.274
[1155].out[0] (.names)                                           0.235     1.509
[2023].in[2] (.names)                                            0.315     1.824
[2023].out[0] (.names)                                           0.235     2.059
n_n3181.in[2] (.names)                                           0.343     2.402
n_n3181.out[0] (.names)                                          0.235     2.637
n_n3858.D[0] (.latch)                                            0.000     2.637
data arrival time                                                          2.637

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3858.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.637
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.661


#Path 86
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_14.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
[1318].in[3] (.names)                                            0.562     2.045
[1318].out[0] (.names)                                           0.235     2.280
n_n133.in[2] (.names)                                            0.100     2.380
n_n133.out[0] (.names)                                           0.235     2.615
nsr3_14.D[0] (.latch)                                            0.000     2.615
data arrival time                                                          2.615

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_14.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.615
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.638


#Path 87
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4294.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.495     0.495
pready_0_0_.out[0] (.names)                                      0.235     0.730
[994].in[0] (.names)                                             0.632     1.363
[994].out[0] (.names)                                            0.235     1.598
n_n4293.in[1] (.names)                                           0.725     2.323
n_n4293.out[0] (.names)                                          0.235     2.558
n_n4294.D[0] (.latch)                                            0.000     2.558
data arrival time                                                          2.558

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4294.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.558
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.581


#Path 88
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3259.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.495     0.495
pready_0_0_.out[0] (.names)                                      0.235     0.730
[994].in[0] (.names)                                             0.632     1.363
[994].out[0] (.names)                                            0.235     1.598
n_n3258.in[1] (.names)                                           0.725     2.323
n_n3258.out[0] (.names)                                          0.235     2.558
n_n3259.D[0] (.latch)                                            0.000     2.558
data arrival time                                                          2.558

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3259.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.558
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.581


#Path 89
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3878.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.495     0.495
pready_0_0_.out[0] (.names)                                      0.235     0.730
[994].in[0] (.names)                                             0.632     1.363
[994].out[0] (.names)                                            0.235     1.598
n_n3877.in[1] (.names)                                           0.725     2.323
n_n3877.out[0] (.names)                                          0.235     2.558
n_n3878.D[0] (.latch)                                            0.000     2.558
data arrival time                                                          2.558

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3878.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.558
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.581


#Path 90
Startpoint: n_n4056.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
n_n4056.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4305.in[2] (.names)                                           0.360     0.527
n_n4305.out[0] (.names)                                          0.235     0.762
[6346].in[0] (.names)                                            0.335     1.096
[6346].out[0] (.names)                                           0.235     1.331
[6349].in[3] (.names)                                            0.413     1.744
[6349].out[0] (.names)                                           0.235     1.979
n_n3355.in[3] (.names)                                           0.269     2.247
n_n3355.out[0] (.names)                                          0.235     2.482
n_n3557.D[0] (.latch)                                            0.000     2.482
data arrival time                                                          2.482

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3557.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.482
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.506


#Path 91
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.495     0.495
pready_0_0_.out[0] (.names)                                      0.235     0.730
[994].in[0] (.names)                                             0.632     1.363
[994].out[0] (.names)                                            0.235     1.598
n_n3045.in[1] (.names)                                           0.609     2.207
n_n3045.out[0] (.names)                                          0.235     2.442
n_n3208.D[0] (.latch)                                            0.000     2.442
data arrival time                                                          2.442

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3208.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.442
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.465


#Path 92
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3465.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.429     0.429
nrq1_3.out[0] (.names)                                           0.235     0.664
[1830].in[3] (.names)                                            1.159     1.823
[1830].out[0] (.names)                                           0.235     2.058
n_n3464.in[2] (.names)                                           0.100     2.158
n_n3464.out[0] (.names)                                          0.235     2.393
n_n3465.D[0] (.latch)                                            0.000     2.393
data arrival time                                                          2.393

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3465.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.393
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.417


#Path 93
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3739.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.429     0.429
nrq1_3.out[0] (.names)                                           0.235     0.664
[983].in[3] (.names)                                             1.116     1.779
[983].out[0] (.names)                                            0.235     2.014
n_n3737.in[2] (.names)                                           0.100     2.114
n_n3737.out[0] (.names)                                          0.235     2.349
n_n3739.D[0] (.latch)                                            0.000     2.349
data arrival time                                                          2.349

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3739.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.349
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.373


#Path 94
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3138.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.429     0.429
nrq1_3.out[0] (.names)                                           0.235     0.664
[1518].in[3] (.names)                                            1.116     1.779
[1518].out[0] (.names)                                           0.235     2.014
n_n3137.in[2] (.names)                                           0.100     2.114
n_n3137.out[0] (.names)                                          0.235     2.349
n_n3138.D[0] (.latch)                                            0.000     2.349
data arrival time                                                          2.349

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3138.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.349
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.373


#Path 95
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4065.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.429     0.429
nrq1_3.out[0] (.names)                                           0.235     0.664
[1514].in[3] (.names)                                            1.116     1.779
[1514].out[0] (.names)                                           0.235     2.014
n_n4063.in[2] (.names)                                           0.100     2.114
n_n4063.out[0] (.names)                                          0.235     2.349
n_n4065.D[0] (.latch)                                            0.000     2.349
data arrival time                                                          2.349

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4065.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.349
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.373


#Path 96
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3128.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.429     0.429
nrq1_3.out[0] (.names)                                           0.235     0.664
[1774].in[3] (.names)                                            1.116     1.779
[1774].out[0] (.names)                                           0.235     2.014
n_n3127.in[2] (.names)                                           0.100     2.114
n_n3127.out[0] (.names)                                          0.235     2.349
n_n3128.D[0] (.latch)                                            0.000     2.349
data arrival time                                                          2.349

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3128.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.349
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.373


#Path 97
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4337.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[990].in[0] (.names)                                             1.155     1.155
[990].out[0] (.names)                                            0.235     1.390
n_n3216.in[1] (.names)                                           0.705     2.094
n_n3216.out[0] (.names)                                          0.235     2.329
n_n4337.D[0] (.latch)                                            0.000     2.329
data arrival time                                                          2.329

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.329
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.353


#Path 98
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3604.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.502     0.669
[6265].out[0] (.names)                                           0.235     0.904
n_n4335.in[0] (.names)                                           0.482     1.386
n_n4335.out[0] (.names)                                          0.235     1.621
[1016].in[2] (.names)                                            0.100     1.721
[1016].out[0] (.names)                                           0.235     1.956
n_n3399.in[1] (.names)                                           0.100     2.056
n_n3399.out[0] (.names)                                          0.235     2.291
n_n3604.D[0] (.latch)                                            0.000     2.291
data arrival time                                                          2.291

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3604.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.291
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.315


#Path 99
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3069.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n3068.in[2] (.names)                                           0.561     2.044
n_n3068.out[0] (.names)                                          0.235     2.279
n_n3069.D[0] (.latch)                                            0.000     2.279
data arrival time                                                          2.279

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3069.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.279
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.302


#Path 100
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4303.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.456
[6266].out[0] (.names)                                           0.235     0.691
n_n4367.in[3] (.names)                                           0.556     1.247
n_n4367.out[0] (.names)                                          0.235     1.482
n_n4300.in[2] (.names)                                           0.561     2.044
n_n4300.out[0] (.names)                                          0.235     2.279
n_n4303.D[0] (.latch)                                            0.000     2.279
data arrival time                                                          2.279

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4303.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.279
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.302


#End of timing report
