+ export MF=/SSD1T/debug/la_test1
+ MF=/SSD1T/debug/la_test1
+ export PRECHECK_ROOT=/SSD1T/debug/la_test1/mpw_precheck
+ PRECHECK_ROOT=/SSD1T/debug/la_test1/mpw_precheck
+ export LF=/SSD1T/debug/la_test1/log-0911
+ LF=/SSD1T/debug/la_test1/log-0911
+ export CLF=/SSD1T/debug/la_test1/caravel-lab
+ CLF=/SSD1T/debug/la_test1/caravel-lab
+ export CUPF=/SSD1T/debug/la_test1/caravel_user_project
+ CUPF=/SSD1T/debug/la_test1/caravel_user_project
+ export MPW_TAG=mpw-8c
+ MPW_TAG=mpw-8c
+ cd /SSD1T/debug/la_test1
+ '[' '!' -d /SSD1T/debug/la_test1 ']'
+ '[' '!' -d /SSD1T/debug/la_test1/log-0911 ']'
+ echo '/SSD1T/debug/la_test1/log-0911 not exist, create it'
/SSD1T/debug/la_test1/log-0911 not exist, create it
+ mkdir /SSD1T/debug/la_test1/log-0911
+ '[' -d /SSD1T/debug/la_test1/caravel-lab ']'
+ echo '/SSD1T/debug/la_test1/caravel-lab exist, remove it'
/SSD1T/debug/la_test1/caravel-lab exist, remove it
+ rm -rf /SSD1T/debug/la_test1/caravel-lab
+ '[' '!' -d /SSD1T/debug/la_test1/caravel-lab ']'
+ echo '/SSD1T/debug/la_test1/caravel-lab not exist, git clone it'
/SSD1T/debug/la_test1/caravel-lab not exist, git clone it
+ git clone https://github.com/TonyHo722/caravel-lab
Cloning into 'caravel-lab'...
+ '[' '!' -d /SSD1T/debug/la_test1/caravel_user_project ']'
+ cd
+ git log -1
+ tee /SSD1T/debug/la_test1/log-0911/mpw-8c-CLF-git-log.log
fatal: not a git repository (or any of the parent directories): .git
+ cd /SSD1T/debug/la_test1/caravel_user_project
+ git log -1
+ tee /SSD1T/debug/la_test1/log-0911/mpw-8c-CUPF-git-log.log
commit bae93e078005210307b7530e53d4a0c060ed5c54
Author: Jeff DiCorpo <42048757+jeffdi@users.noreply.github.com>
Date:   Fri Nov 25 11:53:53 2022 -0800

    tag = mpw-8c
+ mkdir dependencies
mkdir: cannot create directory ‘dependencies’: File exists
++ pwd
+ export OPENLANE_ROOT=/SSD1T/debug/la_test1/caravel_user_project/dependencies/openlane_src
+ OPENLANE_ROOT=/SSD1T/debug/la_test1/caravel_user_project/dependencies/openlane_src
++ pwd
+ export PDK_ROOT=/SSD1T/debug/la_test1/caravel_user_project/dependencies/pdks
+ PDK_ROOT=/SSD1T/debug/la_test1/caravel_user_project/dependencies/pdks
+ export PDK=sky130A
+ PDK=sky130A
+ cp /SSD1T/debug/la_test1/caravel_user_project/verilog/rtl/user_project_wrapper.v.la_test1 /SSD1T/debug/la_test1/caravel_user_project/verilog/rtl/user_project_wrapper.v
cp: cannot stat '/SSD1T/debug/la_test1/caravel_user_project/verilog/rtl/user_project_wrapper.v.la_test1': No such file or directory
+ cp /SSD1T/debug/la_test1/caravel-lab/custom_design/gcd/user_proj_example/user_proj_example.v /SSD1T/debug/la_test1/caravel_user_project/verilog/rtl/user_proj_example.v
+ cp /SSD1T/debug/la_test1/caravel-lab/custom_design/gcd/verify-la_test1-rtl/la_test1.c /SSD1T/debug/la_test1/caravel_user_project/verilog/dv/la_test1/la_test1.c
+ cp /SSD1T/debug/la_test1/caravel-lab/custom_design/gcd/verify-la_test1-rtl/la_test1_tb.v /SSD1T/debug/la_test1/caravel_user_project/verilog/dv/la_test1/la_test1_tb.v
+ make -d simenv
+ tee /SSD1T/debug/la_test1/log-0911/mpw-8c-simenv.log
GNU Make 4.2.1
Built for x86_64-pc-linux-gnu
Copyright (C) 1988-2016 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Reading makefiles...
Reading makefile 'Makefile'...
Updating makefiles....
 Considering target file 'Makefile'.
  Looking for an implicit rule for 'Makefile'.
  Trying pattern rule with stem 'Makefile'.
  Found an implicit rule for 'Makefile'.
  Finished prerequisites of target file 'Makefile'.
 No need to remake target 'Makefile'.
Updating goal targets....
Considering target file 'simenv'.
 File 'simenv' does not exist.
 Finished prerequisites of target file 'simenv'.
Must remake target 'simenv'.
docker pull efabless/dv:latest
Putting child 0x55b30f64b920 (simenv) PID 1365293 on the chain.
Live child 0x55b30f64b920 (simenv) PID 1365293 
latest: Pulling from efabless/dv
Digest: sha256:06497b070c8578fbbe87170c9f4dfa61c2c9a9d9f665a637c4d822ea98a7f1b7
Status: Image is up to date for efabless/dv:latest
docker.io/efabless/dv:latest
Reaping winning child 0x55b30f64b920 PID 1365293 
Removing child 0x55b30f64b920 PID 1365293 from chain.
Successfully remade target file 'simenv'.
+ cp /SSD1T/debug/la_test1/caravel-lab/custom_design/gcd/caravel_user_project/includes.rtl.caravel_user_project.la_test1 /SSD1T/debug/la_test1/caravel_user_project/verilog/includes/includes.rtl.caravel_user_project
+ cp /SSD1T/debug/la_test1/caravel-lab/custom_design/gcd/caravel_user_project/user_project_wrapper.v.la_test1 /SSD1T/debug/la_test1/caravel_user_project/verilog/rtl/user_project_wrapper.v
+ cp /SSD1T/debug/la_test1/caravel-lab/custom_design/gcd/caravel_user_project/sim.makefile.la_test1 /SSD1T/debug/la_test1/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile
+ make -d verify-la_test1-rtl
+ tee /SSD1T/debug/la_test1/log-0911/mpw-8c-verify-la_test1-rtl.log
GNU Make 4.2.1
Built for x86_64-pc-linux-gnu
Copyright (C) 1988-2016 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Reading makefiles...
Reading makefile 'Makefile'...
Updating makefiles....
 Considering target file 'Makefile'.
  Looking for an implicit rule for 'Makefile'.
  Trying pattern rule with stem 'Makefile'.
  Found an implicit rule for 'Makefile'.
  Finished prerequisites of target file 'Makefile'.
 No need to remake target 'Makefile'.
Updating goal targets....
Considering target file 'verify-la_test1-rtl'.
 File 'verify-la_test1-rtl' does not exist.
  Considering target file 'simenv'.
   File 'simenv' does not exist.
   Finished prerequisites of target file 'simenv'.
  Must remake target 'simenv'.
docker pull efabless/dv:latest
Putting child 0x55b6f1d29920 (simenv) PID 1365368 on the chain.
Live child 0x55b6f1d29920 (simenv) PID 1365368 
latest: Pulling from efabless/dv
Digest: sha256:06497b070c8578fbbe87170c9f4dfa61c2c9a9d9f665a637c4d822ea98a7f1b7
Status: Image is up to date for efabless/dv:latest
docker.io/efabless/dv:latest
Reaping winning child 0x55b6f1d29920 PID 1365368 
Removing child 0x55b6f1d29920 PID 1365368 from chain.
  Successfully remade target file 'simenv'.
 Finished prerequisites of target file 'verify-la_test1-rtl'.
Must remake target 'verify-la_test1-rtl'.
docker run -v /SSD1T/debug/la_test1/caravel_user_project:/SSD1T/debug/la_test1/caravel_user_project -v /SSD1T/debug/la_test1/caravel_user_project/dependencies/pdks:/SSD1T/debug/la_test1/caravel_user_project/dependencies/pdks -v /SSD1T/debug/la_test1/caravel_user_project/caravel:/SSD1T/debug/la_test1/caravel_user_project/caravel -e TARGET_PATH=/SSD1T/debug/la_test1/caravel_user_project -e PDK_ROOT=/SSD1T/debug/la_test1/caravel_user_project/dependencies/pdks -e CARAVEL_ROOT=/SSD1T/debug/la_test1/caravel_user_project/caravel -e TOOLS=/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937 -e DESIGNS=/SSD1T/debug/la_test1/caravel_user_project -e USER_PROJECT_VERILOG=/SSD1T/debug/la_test1/caravel_user_project/verilog -e PDK=sky130A -e CORE_VERILOG_PATH=/SSD1T/debug/la_test1/caravel_user_project/mgmt_core_wrapper/verilog -e CARAVEL_VERILOG_PATH=/SSD1T/debug/la_test1/caravel_user_project/caravel/verilog -e MCW_ROOT=/SSD1T/debug/la_test1/caravel_user_project/mgmt_core_wrapper -u $(id -u $USER):$(id -g $USER) efabless/dv:latest sh -c "source ~/.bashrc && cd /SSD1T/debug/la_test1/caravel_user_project/verilog/dv/la_test1 && export SIM=RTL && make"
Putting child 0x55b6f1d2f000 (verify-la_test1-rtl) PID 1365421 on the chain.
Live child 0x55b6f1d2f000 (verify-la_test1-rtl) PID 1365421 
/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937/bin/riscv32-unknown-linux-gnu-gcc -g \
-I/SSD1T/debug/la_test1/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware \
-I/SSD1T/debug/la_test1/caravel_user_project/mgmt_core_wrapper/verilog/dv/generated \
-I/SSD1T/debug/la_test1/caravel_user_project/mgmt_core_wrapper/verilog/dv/ \
-I/SSD1T/debug/la_test1/caravel_user_project/mgmt_core_wrapper/verilog/common \
  -march=rv32i      -mabi=ilp32 -D__vexriscv__ \
-Wl,-Bstatic,-T,/SSD1T/debug/la_test1/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds,--strip-debug \
-ffreestanding -nostdlib -o la_test1.elf /SSD1T/debug/la_test1/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S /SSD1T/debug/la_test1/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c la_test1.c
/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937/bin/riscv32-unknown-linux-gnu-objcopy -O verilog la_test1.elf la_test1.hex 
# to fix flash base address
sed -ie 's/@10/@00/g' la_test1.hex
iverilog -V 2>&1 | tee iverilog-ver.log
Icarus Verilog version 12.0 (devel) (s20150603-1288-gcc0a8c8-dirty)

Copyright (c) 2000-2021 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

Icarus Verilog Preprocessor version 12.0 (devel) (s20150603-1288-gcc0a8c8-dirty)

Copyright (c) 1999-2021 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

Icarus Verilog Parser/Elaborator version 12.0 (devel) (s20150603-1288-gcc0a8c8-dirty)

Copyright (c) 1998-2021 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

 FLAGS DLL vvp.tgt
vvp.tgt: Icarus Verilog VVP Code Generator 12.0 (devel) (s20150603-1288-gcc0a8c8-dirty)

Copyright (c) 2001-2021 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

iverilog -Ttyp -DFUNCTIONAL -DSIM -DUSE_POWER_PINS -DUNIT_DELAY=#1 \
        -f/SSD1T/debug/la_test1/caravel_user_project/mgmt_core_wrapper/verilog/includes/includes.rtl.caravel \
        -f/SSD1T/debug/la_test1/caravel_user_project/verilog/includes/includes.rtl.caravel_user_project -o la_test1.vvp la_test1_tb.v 2>&1 | tee iverilog.log
/SSD1T/debug/la_test1/caravel_user_project/caravel/verilog/rtl/caravel.v:363: warning: input port clock is coerced to inout.
vvp  la_test1.vvp
Reading la_test1.hex
la_test1.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
FST info: dumpfile la_test1.vcd opened for output.
LA Test seq_gcd(10312050, 29460792)=138 started
LA Test seq_gcd(10312050, 29460792)=138 passed
LA Test seq_gcd(1993627629, 1177417612)=7 started
LA Test seq_gcd(1993627629, 1177417612)=7 passed
LA Test seq_gcd(2097015289, 3812041926)=1 started
LA Test seq_gcd(2097015289, 3812041926)=1 passed
LA Test seq_gcd(1924134885, 3151131255)=135 started
LA Test seq_gcd(1924134885, 3151131255)=135 passed
LA Test seq_gcd(992211318, 512609597)=1 started
LA Test seq_gcd(992211318, 512609597)=1 passed
la_test1_tb.v:189: $finish called at 2569612500 (1ps)
mv la_test1.vcd RTL-la_test1.vcd
/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937/bin/riscv32-unknown-linux-gnu-objdump -d -S la_test1.elf > la_test1.lst
rm la_test1.elf la_test1.vvp
Reaping winning child 0x55b6f1d2f000 PID 1365421 
Removing child 0x55b6f1d2f000 PID 1365421 from chain.
Successfully remade target file 'verify-la_test1-rtl'.
+ exit 1
