[2025-09-17 21:11:00] START suite=gap trace=605.mcf_s-782B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-782B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 5305127 heartbeat IPC: 1.885 cumulative IPC: 1.885 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 10633816 heartbeat IPC: 1.877 cumulative IPC: 1.881 (Simulation time: 00 hr 02 min 09 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 10633816 cumulative IPC: 1.881 (Simulation time: 00 hr 02 min 09 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 10633816 cumulative IPC: 1.881 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 81307039 heartbeat IPC: 0.1415 cumulative IPC: 0.1415 (Simulation time: 00 hr 07 min 40 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 150553185 heartbeat IPC: 0.1444 cumulative IPC: 0.1429 (Simulation time: 00 hr 13 min 11 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 222658914 heartbeat IPC: 0.1387 cumulative IPC: 0.1415 (Simulation time: 00 hr 18 min 52 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 289807206 heartbeat IPC: 0.1489 cumulative IPC: 0.1433 (Simulation time: 00 hr 24 min 21 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 356690682 heartbeat IPC: 0.1495 cumulative IPC: 0.1445 (Simulation time: 00 hr 29 min 24 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 423923242 heartbeat IPC: 0.1487 cumulative IPC: 0.1452 (Simulation time: 00 hr 34 min 26 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 495070617 heartbeat IPC: 0.1406 cumulative IPC: 0.1445 (Simulation time: 00 hr 40 min 04 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 566084495 heartbeat IPC: 0.1408 cumulative IPC: 0.144 (Simulation time: 00 hr 45 min 55 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 639046423 heartbeat IPC: 0.1371 cumulative IPC: 0.1432 (Simulation time: 00 hr 51 min 10 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 697173432 cumulative IPC: 0.1434 (Simulation time: 00 hr 56 min 57 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 697173432 cumulative IPC: 0.1434 (Simulation time: 00 hr 56 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-782B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.1434 instructions: 100000000 cycles: 697173432
CPU 0 Branch Prediction Accuracy: 84.35% MPKI: 47.39 Average ROB Occupancy at Mispredict: 3.168
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.9469
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 46.44
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00089
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 2310537
LQ_STALL: 709077
SQ_STALL: 377448


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 121.6093
REPLAY_LOAD: 43.611153
NON_REPLAY_LOAD: 20.786833

== Total ==
ADDR_TRANS: 253677
REPLAY_LOAD: 115744
NON_REPLAY_LOAD: 1941116

== Counts ==
ADDR_TRANS: 2086
REPLAY_LOAD: 2654
NON_REPLAY_LOAD: 93382

cpu0->cpu0_STLB TOTAL        ACCESS:    8562625 HIT:    8448751 MISS:     113874 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    8562625 HIT:    8448751 MISS:     113874 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 481 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   24052841 HIT:    8111427 MISS:   15941414 MSHR_MERGE:    2456904
cpu0->cpu0_L2C LOAD         ACCESS:   11081910 HIT:    2464008 MISS:    8617902 MSHR_MERGE:      59371
cpu0->cpu0_L2C RFO          ACCESS:      38783 HIT:       7213 MISS:      31570 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:   12444524 HIT:    5302661 MISS:    7141863 MSHR_MERGE:    2397533
cpu0->cpu0_L2C WRITE        ACCESS:     336109 HIT:     336078 MISS:         31 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     151515 HIT:       1467 MISS:     150048 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    8290307 ISSUED:    8290145 USEFUL:    2717295 USELESS:     234571
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1723247 HIT:    1723247 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1723247 HIT:    1723247 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   40781917 HIT:   20924323 MISS:   19857594 MSHR_MERGE:    4420381
cpu0->cpu0_L1D LOAD         ACCESS:   25710982 HIT:   12990737 MISS:   12720245 MSHR_MERGE:    1638335
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:   12714059 HIT:    5880183 MISS:    6833876 MSHR_MERGE:    2668871
cpu0->cpu0_L1D WRITE        ACCESS:    2128228 HIT:    1976457 MISS:     151771 MSHR_MERGE:     112988
cpu0->cpu0_L1D TRANSLATION  ACCESS:     228648 HIT:      76946 MISS:     151702 MSHR_MERGE:        187
cpu0->cpu0_L1D PREFETCH REQUESTED:   12951704 ISSUED:   12714052 USEFUL:    3921403 USELESS:      22353
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 58.36 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1575835 HIT:    1575835 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1575835 HIT:    1575835 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27512638 HIT:   18464888 MISS:    9047750 MSHR_MERGE:     485126
cpu0->cpu0_DTLB LOAD         ACCESS:   27512638 HIT:   18464888 MISS:    9047750 MSHR_MERGE:     485126
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 11.36 cycles
cpu0->LLC TOTAL        ACCESS:   13791624 HIT:    5911945 MISS:    7879679 MSHR_MERGE:      26292
cpu0->LLC LOAD         ACCESS:    8558529 HIT:    5503218 MISS:    3055311 MSHR_MERGE:       1414
cpu0->LLC RFO          ACCESS:      31570 HIT:      26905 MISS:       4665 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    4744329 HIT:      54863 MISS:    4689466 MSHR_MERGE:      24878
cpu0->LLC WRITE        ACCESS:     307148 HIT:     306392 MISS:        756 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     150048 HIT:      20567 MISS:     129481 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    1360472
  ROW_BUFFER_MISS:    6492151
  AVG DBUS CONGESTED CYCLE: 3.472
Channel 0 WQ ROW_BUFFER_HIT:      29027
  ROW_BUFFER_MISS:     122022
  FULL:          0
Channel 0 REFRESHES ISSUED:      58097

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       541441      1547134      4541634      2036652
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          118          354         3602       146860
  STLB miss resolved @ L2C                0          132          127          960         1022
  STLB miss resolved @ LLC                0         2230         1360        14482         5170
  STLB miss resolved @ MEM                0          316         1515        19688       114672

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 22:07:58] END   suite=gap trace=605.mcf_s-782B (rc=0)
