Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov  3 01:26:08 2024
| Host         : DESKTOP-HVL0GTD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/clock_signal_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clksig10hz/clock_signal_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clksig1hz/clock_signal_reg/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: clksig20hz/clock_signal_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/current_digit_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/current_digit_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: timer/hundreds_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: timer/hundreds_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: timer/ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: timer/ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: timer/ones_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 720 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.883      -56.900                      8                  570        0.103        0.000                      0                  570        4.500        0.000                       0                   325  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.883      -56.900                      8                  570        0.103        0.000                      0                  570        4.500        0.000                       0                   325  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -7.883ns,  Total Violation      -56.900ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.883ns  (required time - arrival time)
  Source:                 rx_1/r_rx_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_dis/tank2/colour_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.916ns  (logic 6.680ns (37.286%)  route 11.236ns (62.714%))
  Logic Levels:           26  (CARRY4=14 LUT3=3 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.560     5.081    rx_1/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  rx_1/r_rx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  rx_1/r_rx_byte_reg[5]/Q
                         net (fo=48, routed)          0.941     6.541    rx_1/rx_byte_1[5]
    SLICE_X54Y33         LUT3 (Prop_lut3_I1_O)        0.124     6.665 r  rx_1/colour[5]_i_822/O
                         net (fo=2, routed)           0.637     7.302    show_dis/r_rx_byte_reg[8]_1[2]
    SLICE_X56Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.706 r  show_dis/colour_reg[5]_i_664/CO[3]
                         net (fo=1, routed)           0.000     7.706    show_dis/colour_reg[5]_i_664_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.029 r  show_dis/colour_reg[5]_i_518/O[1]
                         net (fo=3, routed)           0.839     8.868    show_dis/tank2/r_rx_byte_reg[12]_0[1]
    SLICE_X61Y38         LUT3 (Prop_lut3_I0_O)        0.306     9.174 r  show_dis/tank2/colour[5]_i_660/O
                         net (fo=2, routed)           0.425     9.599    show_dis/tank2/colour_reg[5]_45
    SLICE_X59Y39         LUT5 (Prop_lut5_I1_O)        0.124     9.723 r  show_dis/tank2/colour[5]_i_505/O
                         net (fo=2, routed)           0.925    10.649    show_dis/tank2_n_90
    SLICE_X54Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.169 r  show_dis/colour_reg[5]_i_378/CO[3]
                         net (fo=1, routed)           0.000    11.169    show_dis/colour_reg[5]_i_378_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.286 r  show_dis/colour_reg[5]_i_325/CO[3]
                         net (fo=1, routed)           0.000    11.286    show_dis/colour_reg[5]_i_325_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.403 r  show_dis/colour_reg[5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    11.403    show_dis/colour_reg[5]_i_264_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.520 r  show_dis/colour_reg[5]_i_241/CO[3]
                         net (fo=1, routed)           0.000    11.520    show_dis/colour_reg[5]_i_241_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.637 r  show_dis/data_reg[2]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.637    show_dis/data_reg[2]_i_204_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.754 r  show_dis/colour_reg[5]_i_565/CO[3]
                         net (fo=1, routed)           0.000    11.754    show_dis/colour_reg[5]_i_565_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.973 f  show_dis/colour_reg[5]_i_464/O[0]
                         net (fo=9, routed)           0.683    12.656    show_dis/tank2/r_rx_byte_reg[31]_9[0]
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.295    12.951 r  show_dis/tank2/colour[5]_i_459/O
                         net (fo=1, routed)           0.780    13.731    show_dis/tank2_n_139
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.257 r  show_dis/colour_reg[5]_i_357/CO[3]
                         net (fo=1, routed)           0.000    14.257    show_dis/colour_reg[5]_i_357_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.570 r  show_dis/colour_reg[5]_i_314/O[3]
                         net (fo=3, routed)           0.864    15.434    rx_1/r_rx_byte_reg[30]_3[3]
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.306    15.740 r  rx_1/colour[5]_i_353/O
                         net (fo=1, routed)           0.000    15.740    show_dis/r_rx_byte_reg[29]_1[3]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.116 r  show_dis/colour_reg[5]_i_311/CO[3]
                         net (fo=1, routed)           0.000    16.116    show_dis/colour_reg[5]_i_311_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.370 r  show_dis/colour_reg[5]_i_242/CO[0]
                         net (fo=13, routed)          0.418    16.788    show_dis/tank2/CO[0]
    SLICE_X52Y45         LUT5 (Prop_lut5_I1_O)        0.367    17.155 r  show_dis/tank2/colour[5]_i_174/O
                         net (fo=72, routed)          1.200    18.354    show_dis/tank2/colour_reg[5]_2
    SLICE_X55Y47         LUT6 (Prop_lut6_I3_O)        0.124    18.478 r  show_dis/tank2/colour[5]_i_253/O
                         net (fo=3, routed)           0.568    19.046    show_dis/tank2/colour_reg[5]_14
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.124    19.170 r  show_dis/tank2/colour[5]_i_120/O
                         net (fo=1, routed)           0.000    19.170    show_dis/tank2/colour[5]_i_120_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.546 r  show_dis/tank2/colour_reg[5]_i_31/CO[3]
                         net (fo=3, routed)           1.331    20.877    oled/r_rx_byte_reg[31]_2[0]
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124    21.001 r  oled/colour[5]_i_7/O
                         net (fo=3, routed)           0.690    21.691    oled/show_dis/tank2/colour141_out
    SLICE_X57Y49         LUT6 (Prop_lut6_I1_O)        0.124    21.815 r  oled/colour[5]_i_20/O
                         net (fo=1, routed)           0.572    22.387    oled/colour[5]_i_20_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.124    22.511 r  oled/colour[5]_i_5/O
                         net (fo=2, routed)           0.362    22.873    oled/colour[5]_i_5_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I4_O)        0.124    22.997 r  oled/colour[2]_i_1__0/O
                         net (fo=1, routed)           0.000    22.997    show_dis/tank2/colour_reg[2]_17
    SLICE_X56Y48         FDRE                                         r  show_dis/tank2/colour_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.454    14.795    show_dis/tank2/clk_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  show_dis/tank2/colour_reg[2]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X56Y48         FDRE (Setup_fdre_C_D)        0.081    15.114    show_dis/tank2/colour_reg[2]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -22.997    
  -------------------------------------------------------------------
                         slack                                 -7.883    

Slack (VIOLATED) :        -7.735ns  (required time - arrival time)
  Source:                 rx_1/r_rx_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_dis/tank2/colour_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.718ns  (logic 6.680ns (37.701%)  route 11.038ns (62.299%))
  Logic Levels:           26  (CARRY4=14 LUT3=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.560     5.081    rx_1/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  rx_1/r_rx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  rx_1/r_rx_byte_reg[5]/Q
                         net (fo=48, routed)          0.941     6.541    rx_1/rx_byte_1[5]
    SLICE_X54Y33         LUT3 (Prop_lut3_I1_O)        0.124     6.665 r  rx_1/colour[5]_i_822/O
                         net (fo=2, routed)           0.637     7.302    show_dis/r_rx_byte_reg[8]_1[2]
    SLICE_X56Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.706 r  show_dis/colour_reg[5]_i_664/CO[3]
                         net (fo=1, routed)           0.000     7.706    show_dis/colour_reg[5]_i_664_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.029 r  show_dis/colour_reg[5]_i_518/O[1]
                         net (fo=3, routed)           0.839     8.868    show_dis/tank2/r_rx_byte_reg[12]_0[1]
    SLICE_X61Y38         LUT3 (Prop_lut3_I0_O)        0.306     9.174 r  show_dis/tank2/colour[5]_i_660/O
                         net (fo=2, routed)           0.425     9.599    show_dis/tank2/colour_reg[5]_45
    SLICE_X59Y39         LUT5 (Prop_lut5_I1_O)        0.124     9.723 r  show_dis/tank2/colour[5]_i_505/O
                         net (fo=2, routed)           0.925    10.649    show_dis/tank2_n_90
    SLICE_X54Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.169 r  show_dis/colour_reg[5]_i_378/CO[3]
                         net (fo=1, routed)           0.000    11.169    show_dis/colour_reg[5]_i_378_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.286 r  show_dis/colour_reg[5]_i_325/CO[3]
                         net (fo=1, routed)           0.000    11.286    show_dis/colour_reg[5]_i_325_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.403 r  show_dis/colour_reg[5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    11.403    show_dis/colour_reg[5]_i_264_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.520 r  show_dis/colour_reg[5]_i_241/CO[3]
                         net (fo=1, routed)           0.000    11.520    show_dis/colour_reg[5]_i_241_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.637 r  show_dis/data_reg[2]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.637    show_dis/data_reg[2]_i_204_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.754 r  show_dis/colour_reg[5]_i_565/CO[3]
                         net (fo=1, routed)           0.000    11.754    show_dis/colour_reg[5]_i_565_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.973 f  show_dis/colour_reg[5]_i_464/O[0]
                         net (fo=9, routed)           0.683    12.656    show_dis/tank2/r_rx_byte_reg[31]_9[0]
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.295    12.951 r  show_dis/tank2/colour[5]_i_459/O
                         net (fo=1, routed)           0.780    13.731    show_dis/tank2_n_139
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.257 r  show_dis/colour_reg[5]_i_357/CO[3]
                         net (fo=1, routed)           0.000    14.257    show_dis/colour_reg[5]_i_357_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.570 r  show_dis/colour_reg[5]_i_314/O[3]
                         net (fo=3, routed)           0.864    15.434    rx_1/r_rx_byte_reg[30]_3[3]
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.306    15.740 r  rx_1/colour[5]_i_353/O
                         net (fo=1, routed)           0.000    15.740    show_dis/r_rx_byte_reg[29]_1[3]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.116 r  show_dis/colour_reg[5]_i_311/CO[3]
                         net (fo=1, routed)           0.000    16.116    show_dis/colour_reg[5]_i_311_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.370 r  show_dis/colour_reg[5]_i_242/CO[0]
                         net (fo=13, routed)          0.418    16.788    show_dis/tank2/CO[0]
    SLICE_X52Y45         LUT5 (Prop_lut5_I1_O)        0.367    17.155 r  show_dis/tank2/colour[5]_i_174/O
                         net (fo=72, routed)          1.200    18.354    show_dis/tank2/colour_reg[5]_2
    SLICE_X55Y47         LUT6 (Prop_lut6_I3_O)        0.124    18.478 r  show_dis/tank2/colour[5]_i_253/O
                         net (fo=3, routed)           0.568    19.046    show_dis/tank2/colour_reg[5]_14
    SLICE_X54Y49         LUT4 (Prop_lut4_I0_O)        0.124    19.170 r  show_dis/tank2/colour[5]_i_120/O
                         net (fo=1, routed)           0.000    19.170    show_dis/tank2/colour[5]_i_120_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.546 r  show_dis/tank2/colour_reg[5]_i_31/CO[3]
                         net (fo=3, routed)           1.331    20.877    oled/r_rx_byte_reg[31]_2[0]
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124    21.001 r  oled/colour[5]_i_7/O
                         net (fo=3, routed)           0.690    21.691    oled/show_dis/tank2/colour141_out
    SLICE_X57Y49         LUT6 (Prop_lut6_I1_O)        0.124    21.815 r  oled/colour[5]_i_20/O
                         net (fo=1, routed)           0.572    22.387    oled/colour[5]_i_20_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.124    22.511 r  oled/colour[5]_i_5/O
                         net (fo=2, routed)           0.165    22.675    oled/colour[5]_i_5_n_0
    SLICE_X57Y48         LUT5 (Prop_lut5_I3_O)        0.124    22.799 r  oled/colour[5]_i_1/O
                         net (fo=1, routed)           0.000    22.799    show_dis/tank2/colour_reg[5]_93
    SLICE_X57Y48         FDRE                                         r  show_dis/tank2/colour_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.454    14.795    show_dis/tank2/clk_IBUF_BUFG
    SLICE_X57Y48         FDRE                                         r  show_dis/tank2/colour_reg[5]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X57Y48         FDRE (Setup_fdre_C_D)        0.032    15.065    show_dis/tank2/colour_reg[5]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -22.799    
  -------------------------------------------------------------------
                         slack                                 -7.735    

Slack (VIOLATED) :        -7.235ns  (required time - arrival time)
  Source:                 rx_1/r_rx_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.203ns  (logic 7.470ns (43.422%)  route 9.733ns (56.578%))
  Logic Levels:           29  (CARRY4=15 LUT3=3 LUT4=5 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.560     5.081    rx_1/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  rx_1/r_rx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  rx_1/r_rx_byte_reg[5]/Q
                         net (fo=48, routed)          0.941     6.541    rx_1/rx_byte_1[5]
    SLICE_X54Y33         LUT3 (Prop_lut3_I1_O)        0.124     6.665 r  rx_1/colour[5]_i_822/O
                         net (fo=2, routed)           0.637     7.302    show_dis/r_rx_byte_reg[8]_1[2]
    SLICE_X56Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.706 r  show_dis/colour_reg[5]_i_664/CO[3]
                         net (fo=1, routed)           0.000     7.706    show_dis/colour_reg[5]_i_664_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.029 r  show_dis/colour_reg[5]_i_518/O[1]
                         net (fo=3, routed)           0.839     8.868    show_dis/tank2/r_rx_byte_reg[12]_0[1]
    SLICE_X61Y38         LUT3 (Prop_lut3_I0_O)        0.306     9.174 r  show_dis/tank2/colour[5]_i_660/O
                         net (fo=2, routed)           0.425     9.599    show_dis/tank2/colour_reg[5]_45
    SLICE_X59Y39         LUT5 (Prop_lut5_I1_O)        0.124     9.723 r  show_dis/tank2/colour[5]_i_505/O
                         net (fo=2, routed)           0.925    10.649    show_dis/tank2_n_90
    SLICE_X54Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.169 r  show_dis/colour_reg[5]_i_378/CO[3]
                         net (fo=1, routed)           0.000    11.169    show_dis/colour_reg[5]_i_378_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.286 r  show_dis/colour_reg[5]_i_325/CO[3]
                         net (fo=1, routed)           0.000    11.286    show_dis/colour_reg[5]_i_325_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.403 r  show_dis/colour_reg[5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    11.403    show_dis/colour_reg[5]_i_264_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.520 r  show_dis/colour_reg[5]_i_241/CO[3]
                         net (fo=1, routed)           0.000    11.520    show_dis/colour_reg[5]_i_241_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.637 r  show_dis/data_reg[2]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.637    show_dis/data_reg[2]_i_204_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.754 r  show_dis/colour_reg[5]_i_565/CO[3]
                         net (fo=1, routed)           0.000    11.754    show_dis/colour_reg[5]_i_565_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.973 f  show_dis/colour_reg[5]_i_464/O[0]
                         net (fo=9, routed)           0.683    12.656    show_dis/tank2/r_rx_byte_reg[31]_9[0]
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.295    12.951 r  show_dis/tank2/colour[5]_i_459/O
                         net (fo=1, routed)           0.780    13.731    show_dis/tank2_n_139
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.257 r  show_dis/colour_reg[5]_i_357/CO[3]
                         net (fo=1, routed)           0.000    14.257    show_dis/colour_reg[5]_i_357_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.570 r  show_dis/colour_reg[5]_i_314/O[3]
                         net (fo=3, routed)           0.864    15.434    rx_1/r_rx_byte_reg[30]_3[3]
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.306    15.740 r  rx_1/colour[5]_i_353/O
                         net (fo=1, routed)           0.000    15.740    show_dis/r_rx_byte_reg[29]_1[3]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.116 r  show_dis/colour_reg[5]_i_311/CO[3]
                         net (fo=1, routed)           0.000    16.116    show_dis/colour_reg[5]_i_311_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.370 r  show_dis/colour_reg[5]_i_242/CO[0]
                         net (fo=13, routed)          0.418    16.788    show_dis/tank2/CO[0]
    SLICE_X52Y45         LUT5 (Prop_lut5_I1_O)        0.367    17.155 f  show_dis/tank2/colour[5]_i_174/O
                         net (fo=72, routed)          0.837    17.992    show_dis/opp_tanky[1]
    SLICE_X52Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.116 r  show_dis/data[2]_i_263/O
                         net (fo=2, routed)           0.640    18.756    show_dis/data[2]_i_263_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.124    18.880 r  show_dis/data[2]_i_199/O
                         net (fo=1, routed)           0.000    18.880    show_dis/data[2]_i_199_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.278 r  show_dis/data_reg[2]_i_81/CO[3]
                         net (fo=1, routed)           0.000    19.278    show_dis/data_reg[2]_i_81_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.549 f  show_dis/data_reg[2]_i_30/CO[0]
                         net (fo=2, routed)           0.307    19.856    show_dis/pixel_data2
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.373    20.229 f  show_dis/data[1]_i_6/O
                         net (fo=3, routed)           0.316    20.544    oled/r_rx_byte_reg[31]_22
    SLICE_X51Y48         LUT6 (Prop_lut6_I5_O)        0.124    20.668 f  oled/data[4]_i_19/O
                         net (fo=1, routed)           0.283    20.951    oled/data[4]_i_19_n_0
    SLICE_X53Y48         LUT5 (Prop_lut5_I4_O)        0.124    21.075 r  oled/data[4]_i_7/O
                         net (fo=5, routed)           0.185    21.260    show_dis/tank2/FSM_onehot_state_reg[13]_0
    SLICE_X53Y48         LUT4 (Prop_lut4_I2_O)        0.124    21.384 r  show_dis/tank2/data[5]_i_22/O
                         net (fo=2, routed)           0.503    21.887    hud/player/colour_reg[5]_0
    SLICE_X51Y49         LUT4 (Prop_lut4_I2_O)        0.124    22.011 r  hud/player/data[5]_i_6/O
                         net (fo=1, routed)           0.149    22.160    hud/player/data[5]_i_6_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I3_O)        0.124    22.284 r  hud/player/data[5]_i_2/O
                         net (fo=1, routed)           0.000    22.284    p_1_in[5]
    SLICE_X51Y49         FDRE                                         r  data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.453    14.794    clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  data_reg[5]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X51Y49         FDRE (Setup_fdre_C_D)        0.031    15.050    data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -22.284    
  -------------------------------------------------------------------
                         slack                                 -7.235    

Slack (VIOLATED) :        -7.182ns  (required time - arrival time)
  Source:                 rx_1/r_rx_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.152ns  (logic 7.470ns (43.553%)  route 9.682ns (56.447%))
  Logic Levels:           29  (CARRY4=15 LUT3=3 LUT4=4 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.560     5.081    rx_1/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  rx_1/r_rx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  rx_1/r_rx_byte_reg[5]/Q
                         net (fo=48, routed)          0.941     6.541    rx_1/rx_byte_1[5]
    SLICE_X54Y33         LUT3 (Prop_lut3_I1_O)        0.124     6.665 r  rx_1/colour[5]_i_822/O
                         net (fo=2, routed)           0.637     7.302    show_dis/r_rx_byte_reg[8]_1[2]
    SLICE_X56Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.706 r  show_dis/colour_reg[5]_i_664/CO[3]
                         net (fo=1, routed)           0.000     7.706    show_dis/colour_reg[5]_i_664_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.029 r  show_dis/colour_reg[5]_i_518/O[1]
                         net (fo=3, routed)           0.839     8.868    show_dis/tank2/r_rx_byte_reg[12]_0[1]
    SLICE_X61Y38         LUT3 (Prop_lut3_I0_O)        0.306     9.174 r  show_dis/tank2/colour[5]_i_660/O
                         net (fo=2, routed)           0.425     9.599    show_dis/tank2/colour_reg[5]_45
    SLICE_X59Y39         LUT5 (Prop_lut5_I1_O)        0.124     9.723 r  show_dis/tank2/colour[5]_i_505/O
                         net (fo=2, routed)           0.925    10.649    show_dis/tank2_n_90
    SLICE_X54Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.169 r  show_dis/colour_reg[5]_i_378/CO[3]
                         net (fo=1, routed)           0.000    11.169    show_dis/colour_reg[5]_i_378_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.286 r  show_dis/colour_reg[5]_i_325/CO[3]
                         net (fo=1, routed)           0.000    11.286    show_dis/colour_reg[5]_i_325_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.403 r  show_dis/colour_reg[5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    11.403    show_dis/colour_reg[5]_i_264_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.520 r  show_dis/colour_reg[5]_i_241/CO[3]
                         net (fo=1, routed)           0.000    11.520    show_dis/colour_reg[5]_i_241_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.637 r  show_dis/data_reg[2]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.637    show_dis/data_reg[2]_i_204_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.754 r  show_dis/colour_reg[5]_i_565/CO[3]
                         net (fo=1, routed)           0.000    11.754    show_dis/colour_reg[5]_i_565_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.973 f  show_dis/colour_reg[5]_i_464/O[0]
                         net (fo=9, routed)           0.683    12.656    show_dis/tank2/r_rx_byte_reg[31]_9[0]
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.295    12.951 r  show_dis/tank2/colour[5]_i_459/O
                         net (fo=1, routed)           0.780    13.731    show_dis/tank2_n_139
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.257 r  show_dis/colour_reg[5]_i_357/CO[3]
                         net (fo=1, routed)           0.000    14.257    show_dis/colour_reg[5]_i_357_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.570 r  show_dis/colour_reg[5]_i_314/O[3]
                         net (fo=3, routed)           0.864    15.434    rx_1/r_rx_byte_reg[30]_3[3]
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.306    15.740 r  rx_1/colour[5]_i_353/O
                         net (fo=1, routed)           0.000    15.740    show_dis/r_rx_byte_reg[29]_1[3]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.116 r  show_dis/colour_reg[5]_i_311/CO[3]
                         net (fo=1, routed)           0.000    16.116    show_dis/colour_reg[5]_i_311_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.370 r  show_dis/colour_reg[5]_i_242/CO[0]
                         net (fo=13, routed)          0.418    16.788    show_dis/tank2/CO[0]
    SLICE_X52Y45         LUT5 (Prop_lut5_I1_O)        0.367    17.155 f  show_dis/tank2/colour[5]_i_174/O
                         net (fo=72, routed)          0.837    17.992    show_dis/opp_tanky[1]
    SLICE_X52Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.116 r  show_dis/data[2]_i_263/O
                         net (fo=2, routed)           0.640    18.756    show_dis/data[2]_i_263_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.124    18.880 r  show_dis/data[2]_i_199/O
                         net (fo=1, routed)           0.000    18.880    show_dis/data[2]_i_199_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.278 r  show_dis/data_reg[2]_i_81/CO[3]
                         net (fo=1, routed)           0.000    19.278    show_dis/data_reg[2]_i_81_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.549 f  show_dis/data_reg[2]_i_30/CO[0]
                         net (fo=2, routed)           0.307    19.856    show_dis/pixel_data2
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.373    20.229 f  show_dis/data[1]_i_6/O
                         net (fo=3, routed)           0.316    20.544    oled/r_rx_byte_reg[31]_22
    SLICE_X51Y48         LUT6 (Prop_lut6_I5_O)        0.124    20.668 f  oled/data[4]_i_19/O
                         net (fo=1, routed)           0.283    20.951    oled/data[4]_i_19_n_0
    SLICE_X53Y48         LUT5 (Prop_lut5_I4_O)        0.124    21.075 r  oled/data[4]_i_7/O
                         net (fo=5, routed)           0.185    21.260    show_dis/tank2/FSM_onehot_state_reg[13]_0
    SLICE_X53Y48         LUT4 (Prop_lut4_I2_O)        0.124    21.384 r  show_dis/tank2/data[5]_i_22/O
                         net (fo=2, routed)           0.307    21.691    ispow/colour_reg[5]
    SLICE_X50Y48         LUT5 (Prop_lut5_I4_O)        0.124    21.815 r  ispow/data[4]_i_3/O
                         net (fo=1, routed)           0.294    22.109    hud/power/colour_reg[2]_17
    SLICE_X51Y49         LUT5 (Prop_lut5_I3_O)        0.124    22.233 r  hud/power/data[4]_i_1/O
                         net (fo=1, routed)           0.000    22.233    p_1_in[4]
    SLICE_X51Y49         FDRE                                         r  data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.453    14.794    clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  data_reg[4]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X51Y49         FDRE (Setup_fdre_C_D)        0.032    15.051    data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -22.233    
  -------------------------------------------------------------------
                         slack                                 -7.182    

Slack (VIOLATED) :        -7.012ns  (required time - arrival time)
  Source:                 rx_1/r_rx_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.978ns  (logic 7.346ns (43.267%)  route 9.632ns (56.733%))
  Logic Levels:           28  (CARRY4=15 LUT3=3 LUT4=4 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.560     5.081    rx_1/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  rx_1/r_rx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  rx_1/r_rx_byte_reg[5]/Q
                         net (fo=48, routed)          0.941     6.541    rx_1/rx_byte_1[5]
    SLICE_X54Y33         LUT3 (Prop_lut3_I1_O)        0.124     6.665 r  rx_1/colour[5]_i_822/O
                         net (fo=2, routed)           0.637     7.302    show_dis/r_rx_byte_reg[8]_1[2]
    SLICE_X56Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.706 r  show_dis/colour_reg[5]_i_664/CO[3]
                         net (fo=1, routed)           0.000     7.706    show_dis/colour_reg[5]_i_664_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.029 r  show_dis/colour_reg[5]_i_518/O[1]
                         net (fo=3, routed)           0.839     8.868    show_dis/tank2/r_rx_byte_reg[12]_0[1]
    SLICE_X61Y38         LUT3 (Prop_lut3_I0_O)        0.306     9.174 r  show_dis/tank2/colour[5]_i_660/O
                         net (fo=2, routed)           0.425     9.599    show_dis/tank2/colour_reg[5]_45
    SLICE_X59Y39         LUT5 (Prop_lut5_I1_O)        0.124     9.723 r  show_dis/tank2/colour[5]_i_505/O
                         net (fo=2, routed)           0.925    10.649    show_dis/tank2_n_90
    SLICE_X54Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.169 r  show_dis/colour_reg[5]_i_378/CO[3]
                         net (fo=1, routed)           0.000    11.169    show_dis/colour_reg[5]_i_378_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.286 r  show_dis/colour_reg[5]_i_325/CO[3]
                         net (fo=1, routed)           0.000    11.286    show_dis/colour_reg[5]_i_325_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.403 r  show_dis/colour_reg[5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    11.403    show_dis/colour_reg[5]_i_264_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.520 r  show_dis/colour_reg[5]_i_241/CO[3]
                         net (fo=1, routed)           0.000    11.520    show_dis/colour_reg[5]_i_241_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.637 r  show_dis/data_reg[2]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.637    show_dis/data_reg[2]_i_204_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.754 r  show_dis/colour_reg[5]_i_565/CO[3]
                         net (fo=1, routed)           0.000    11.754    show_dis/colour_reg[5]_i_565_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.973 f  show_dis/colour_reg[5]_i_464/O[0]
                         net (fo=9, routed)           0.683    12.656    show_dis/tank2/r_rx_byte_reg[31]_9[0]
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.295    12.951 r  show_dis/tank2/colour[5]_i_459/O
                         net (fo=1, routed)           0.780    13.731    show_dis/tank2_n_139
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.257 r  show_dis/colour_reg[5]_i_357/CO[3]
                         net (fo=1, routed)           0.000    14.257    show_dis/colour_reg[5]_i_357_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.570 r  show_dis/colour_reg[5]_i_314/O[3]
                         net (fo=3, routed)           0.864    15.434    rx_1/r_rx_byte_reg[30]_3[3]
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.306    15.740 r  rx_1/colour[5]_i_353/O
                         net (fo=1, routed)           0.000    15.740    show_dis/r_rx_byte_reg[29]_1[3]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.116 r  show_dis/colour_reg[5]_i_311/CO[3]
                         net (fo=1, routed)           0.000    16.116    show_dis/colour_reg[5]_i_311_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.370 r  show_dis/colour_reg[5]_i_242/CO[0]
                         net (fo=13, routed)          0.418    16.788    show_dis/tank2/CO[0]
    SLICE_X52Y45         LUT5 (Prop_lut5_I1_O)        0.367    17.155 f  show_dis/tank2/colour[5]_i_174/O
                         net (fo=72, routed)          0.837    17.992    show_dis/opp_tanky[1]
    SLICE_X52Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.116 r  show_dis/data[2]_i_263/O
                         net (fo=2, routed)           0.640    18.756    show_dis/data[2]_i_263_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.124    18.880 r  show_dis/data[2]_i_199/O
                         net (fo=1, routed)           0.000    18.880    show_dis/data[2]_i_199_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.278 r  show_dis/data_reg[2]_i_81/CO[3]
                         net (fo=1, routed)           0.000    19.278    show_dis/data_reg[2]_i_81_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.549 f  show_dis/data_reg[2]_i_30/CO[0]
                         net (fo=2, routed)           0.307    19.856    show_dis/pixel_data2
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.373    20.229 f  show_dis/data[1]_i_6/O
                         net (fo=3, routed)           0.316    20.544    oled/r_rx_byte_reg[31]_22
    SLICE_X51Y48         LUT6 (Prop_lut6_I5_O)        0.124    20.668 f  oled/data[4]_i_19/O
                         net (fo=1, routed)           0.283    20.951    oled/data[4]_i_19_n_0
    SLICE_X53Y48         LUT5 (Prop_lut5_I4_O)        0.124    21.075 r  oled/data[4]_i_7/O
                         net (fo=5, routed)           0.333    21.408    ispow/FSM_onehot_state_reg[13]_9
    SLICE_X50Y48         LUT4 (Prop_lut4_I2_O)        0.124    21.532 r  ispow/data[3]_i_4/O
                         net (fo=1, routed)           0.403    21.936    hud/player/colour_reg[3]
    SLICE_X51Y49         LUT6 (Prop_lut6_I4_O)        0.124    22.060 r  hud/player/data[3]_i_1/O
                         net (fo=1, routed)           0.000    22.060    p_1_in[3]
    SLICE_X51Y49         FDRE                                         r  data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.453    14.794    clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  data_reg[3]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X51Y49         FDRE (Setup_fdre_C_D)        0.029    15.048    data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -22.060    
  -------------------------------------------------------------------
                         slack                                 -7.012    

Slack (VIOLATED) :        -6.865ns  (required time - arrival time)
  Source:                 rx_1/r_rx_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.884ns  (logic 7.346ns (43.509%)  route 9.538ns (56.491%))
  Logic Levels:           28  (CARRY4=15 LUT3=3 LUT4=3 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.560     5.081    rx_1/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  rx_1/r_rx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  rx_1/r_rx_byte_reg[5]/Q
                         net (fo=48, routed)          0.941     6.541    rx_1/rx_byte_1[5]
    SLICE_X54Y33         LUT3 (Prop_lut3_I1_O)        0.124     6.665 r  rx_1/colour[5]_i_822/O
                         net (fo=2, routed)           0.637     7.302    show_dis/r_rx_byte_reg[8]_1[2]
    SLICE_X56Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.706 r  show_dis/colour_reg[5]_i_664/CO[3]
                         net (fo=1, routed)           0.000     7.706    show_dis/colour_reg[5]_i_664_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.029 r  show_dis/colour_reg[5]_i_518/O[1]
                         net (fo=3, routed)           0.839     8.868    show_dis/tank2/r_rx_byte_reg[12]_0[1]
    SLICE_X61Y38         LUT3 (Prop_lut3_I0_O)        0.306     9.174 r  show_dis/tank2/colour[5]_i_660/O
                         net (fo=2, routed)           0.425     9.599    show_dis/tank2/colour_reg[5]_45
    SLICE_X59Y39         LUT5 (Prop_lut5_I1_O)        0.124     9.723 r  show_dis/tank2/colour[5]_i_505/O
                         net (fo=2, routed)           0.925    10.649    show_dis/tank2_n_90
    SLICE_X54Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.169 r  show_dis/colour_reg[5]_i_378/CO[3]
                         net (fo=1, routed)           0.000    11.169    show_dis/colour_reg[5]_i_378_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.286 r  show_dis/colour_reg[5]_i_325/CO[3]
                         net (fo=1, routed)           0.000    11.286    show_dis/colour_reg[5]_i_325_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.403 r  show_dis/colour_reg[5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    11.403    show_dis/colour_reg[5]_i_264_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.520 r  show_dis/colour_reg[5]_i_241/CO[3]
                         net (fo=1, routed)           0.000    11.520    show_dis/colour_reg[5]_i_241_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.637 r  show_dis/data_reg[2]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.637    show_dis/data_reg[2]_i_204_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.754 r  show_dis/colour_reg[5]_i_565/CO[3]
                         net (fo=1, routed)           0.000    11.754    show_dis/colour_reg[5]_i_565_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.973 f  show_dis/colour_reg[5]_i_464/O[0]
                         net (fo=9, routed)           0.683    12.656    show_dis/tank2/r_rx_byte_reg[31]_9[0]
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.295    12.951 r  show_dis/tank2/colour[5]_i_459/O
                         net (fo=1, routed)           0.780    13.731    show_dis/tank2_n_139
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.257 r  show_dis/colour_reg[5]_i_357/CO[3]
                         net (fo=1, routed)           0.000    14.257    show_dis/colour_reg[5]_i_357_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.570 r  show_dis/colour_reg[5]_i_314/O[3]
                         net (fo=3, routed)           0.864    15.434    rx_1/r_rx_byte_reg[30]_3[3]
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.306    15.740 r  rx_1/colour[5]_i_353/O
                         net (fo=1, routed)           0.000    15.740    show_dis/r_rx_byte_reg[29]_1[3]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.116 r  show_dis/colour_reg[5]_i_311/CO[3]
                         net (fo=1, routed)           0.000    16.116    show_dis/colour_reg[5]_i_311_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.370 r  show_dis/colour_reg[5]_i_242/CO[0]
                         net (fo=13, routed)          0.418    16.788    show_dis/tank2/CO[0]
    SLICE_X52Y45         LUT5 (Prop_lut5_I1_O)        0.367    17.155 f  show_dis/tank2/colour[5]_i_174/O
                         net (fo=72, routed)          0.837    17.992    show_dis/opp_tanky[1]
    SLICE_X52Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.116 r  show_dis/data[2]_i_263/O
                         net (fo=2, routed)           0.640    18.756    show_dis/data[2]_i_263_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.124    18.880 r  show_dis/data[2]_i_199/O
                         net (fo=1, routed)           0.000    18.880    show_dis/data[2]_i_199_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.278 r  show_dis/data_reg[2]_i_81/CO[3]
                         net (fo=1, routed)           0.000    19.278    show_dis/data_reg[2]_i_81_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.549 f  show_dis/data_reg[2]_i_30/CO[0]
                         net (fo=2, routed)           0.307    19.856    show_dis/pixel_data2
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.373    20.229 f  show_dis/data[1]_i_6/O
                         net (fo=3, routed)           0.316    20.544    oled/r_rx_byte_reg[31]_22
    SLICE_X51Y48         LUT6 (Prop_lut6_I5_O)        0.124    20.668 f  oled/data[4]_i_19/O
                         net (fo=1, routed)           0.283    20.951    oled/data[4]_i_19_n_0
    SLICE_X53Y48         LUT5 (Prop_lut5_I4_O)        0.124    21.075 r  oled/data[4]_i_7/O
                         net (fo=5, routed)           0.480    21.555    ispow/FSM_onehot_state_reg[13]_9
    SLICE_X50Y49         LUT6 (Prop_lut6_I1_O)        0.124    21.679 r  ispow/data[2]_i_4/O
                         net (fo=1, routed)           0.162    21.841    hud/power/colour_reg[4]_1
    SLICE_X50Y49         LUT5 (Prop_lut5_I3_O)        0.124    21.965 r  hud/power/data[2]_i_1/O
                         net (fo=1, routed)           0.000    21.965    p_1_in[2]
    SLICE_X50Y49         FDRE                                         r  data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.453    14.794    clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  data_reg[2]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)        0.081    15.100    data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -21.965    
  -------------------------------------------------------------------
                         slack                                 -6.865    

Slack (VIOLATED) :        -6.740ns  (required time - arrival time)
  Source:                 rx_1/r_rx_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.755ns  (logic 7.346ns (43.844%)  route 9.409ns (56.156%))
  Logic Levels:           28  (CARRY4=15 LUT3=3 LUT4=3 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.560     5.081    rx_1/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  rx_1/r_rx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  rx_1/r_rx_byte_reg[5]/Q
                         net (fo=48, routed)          0.941     6.541    rx_1/rx_byte_1[5]
    SLICE_X54Y33         LUT3 (Prop_lut3_I1_O)        0.124     6.665 r  rx_1/colour[5]_i_822/O
                         net (fo=2, routed)           0.637     7.302    show_dis/r_rx_byte_reg[8]_1[2]
    SLICE_X56Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.706 r  show_dis/colour_reg[5]_i_664/CO[3]
                         net (fo=1, routed)           0.000     7.706    show_dis/colour_reg[5]_i_664_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.029 r  show_dis/colour_reg[5]_i_518/O[1]
                         net (fo=3, routed)           0.839     8.868    show_dis/tank2/r_rx_byte_reg[12]_0[1]
    SLICE_X61Y38         LUT3 (Prop_lut3_I0_O)        0.306     9.174 r  show_dis/tank2/colour[5]_i_660/O
                         net (fo=2, routed)           0.425     9.599    show_dis/tank2/colour_reg[5]_45
    SLICE_X59Y39         LUT5 (Prop_lut5_I1_O)        0.124     9.723 r  show_dis/tank2/colour[5]_i_505/O
                         net (fo=2, routed)           0.925    10.649    show_dis/tank2_n_90
    SLICE_X54Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.169 r  show_dis/colour_reg[5]_i_378/CO[3]
                         net (fo=1, routed)           0.000    11.169    show_dis/colour_reg[5]_i_378_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.286 r  show_dis/colour_reg[5]_i_325/CO[3]
                         net (fo=1, routed)           0.000    11.286    show_dis/colour_reg[5]_i_325_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.403 r  show_dis/colour_reg[5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    11.403    show_dis/colour_reg[5]_i_264_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.520 r  show_dis/colour_reg[5]_i_241/CO[3]
                         net (fo=1, routed)           0.000    11.520    show_dis/colour_reg[5]_i_241_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.637 r  show_dis/data_reg[2]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.637    show_dis/data_reg[2]_i_204_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.754 r  show_dis/colour_reg[5]_i_565/CO[3]
                         net (fo=1, routed)           0.000    11.754    show_dis/colour_reg[5]_i_565_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.973 f  show_dis/colour_reg[5]_i_464/O[0]
                         net (fo=9, routed)           0.683    12.656    show_dis/tank2/r_rx_byte_reg[31]_9[0]
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.295    12.951 r  show_dis/tank2/colour[5]_i_459/O
                         net (fo=1, routed)           0.780    13.731    show_dis/tank2_n_139
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.257 r  show_dis/colour_reg[5]_i_357/CO[3]
                         net (fo=1, routed)           0.000    14.257    show_dis/colour_reg[5]_i_357_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.570 r  show_dis/colour_reg[5]_i_314/O[3]
                         net (fo=3, routed)           0.864    15.434    rx_1/r_rx_byte_reg[30]_3[3]
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.306    15.740 r  rx_1/colour[5]_i_353/O
                         net (fo=1, routed)           0.000    15.740    show_dis/r_rx_byte_reg[29]_1[3]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.116 r  show_dis/colour_reg[5]_i_311/CO[3]
                         net (fo=1, routed)           0.000    16.116    show_dis/colour_reg[5]_i_311_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.370 r  show_dis/colour_reg[5]_i_242/CO[0]
                         net (fo=13, routed)          0.418    16.788    show_dis/tank2/CO[0]
    SLICE_X52Y45         LUT5 (Prop_lut5_I1_O)        0.367    17.155 f  show_dis/tank2/colour[5]_i_174/O
                         net (fo=72, routed)          0.837    17.992    show_dis/opp_tanky[1]
    SLICE_X52Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.116 r  show_dis/data[2]_i_263/O
                         net (fo=2, routed)           0.640    18.756    show_dis/data[2]_i_263_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.124    18.880 r  show_dis/data[2]_i_199/O
                         net (fo=1, routed)           0.000    18.880    show_dis/data[2]_i_199_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.278 r  show_dis/data_reg[2]_i_81/CO[3]
                         net (fo=1, routed)           0.000    19.278    show_dis/data_reg[2]_i_81_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.549 f  show_dis/data_reg[2]_i_30/CO[0]
                         net (fo=2, routed)           0.307    19.856    show_dis/pixel_data2
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.373    20.229 f  show_dis/data[1]_i_6/O
                         net (fo=3, routed)           0.316    20.544    oled/r_rx_byte_reg[31]_22
    SLICE_X51Y48         LUT6 (Prop_lut6_I5_O)        0.124    20.668 f  oled/data[4]_i_19/O
                         net (fo=1, routed)           0.283    20.951    oled/data[4]_i_19_n_0
    SLICE_X53Y48         LUT5 (Prop_lut5_I4_O)        0.124    21.075 r  oled/data[4]_i_7/O
                         net (fo=5, routed)           0.348    21.423    show_dis/tank2/FSM_onehot_state_reg[13]_0
    SLICE_X52Y49         LUT5 (Prop_lut5_I4_O)        0.124    21.547 r  show_dis/tank2/data[0]_i_3/O
                         net (fo=1, routed)           0.165    21.712    hud/heart/pixel_data_game[0]
    SLICE_X52Y49         LUT5 (Prop_lut5_I2_O)        0.124    21.836 r  hud/heart/data[0]_i_1/O
                         net (fo=1, routed)           0.000    21.836    p_1_in[0]
    SLICE_X52Y49         FDRE                                         r  data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.453    14.794    clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  data_reg[0]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y49         FDRE (Setup_fdre_C_D)        0.077    15.096    data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -21.836    
  -------------------------------------------------------------------
                         slack                                 -6.740    

Slack (VIOLATED) :        -6.249ns  (required time - arrival time)
  Source:                 rx_1/r_rx_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.214ns  (logic 7.098ns (43.776%)  route 9.116ns (56.224%))
  Logic Levels:           26  (CARRY4=15 LUT3=3 LUT4=4 LUT5=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.560     5.081    rx_1/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  rx_1/r_rx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  rx_1/r_rx_byte_reg[5]/Q
                         net (fo=48, routed)          0.941     6.541    rx_1/rx_byte_1[5]
    SLICE_X54Y33         LUT3 (Prop_lut3_I1_O)        0.124     6.665 r  rx_1/colour[5]_i_822/O
                         net (fo=2, routed)           0.637     7.302    show_dis/r_rx_byte_reg[8]_1[2]
    SLICE_X56Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.706 r  show_dis/colour_reg[5]_i_664/CO[3]
                         net (fo=1, routed)           0.000     7.706    show_dis/colour_reg[5]_i_664_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.029 r  show_dis/colour_reg[5]_i_518/O[1]
                         net (fo=3, routed)           0.839     8.868    show_dis/tank2/r_rx_byte_reg[12]_0[1]
    SLICE_X61Y38         LUT3 (Prop_lut3_I0_O)        0.306     9.174 r  show_dis/tank2/colour[5]_i_660/O
                         net (fo=2, routed)           0.425     9.599    show_dis/tank2/colour_reg[5]_45
    SLICE_X59Y39         LUT5 (Prop_lut5_I1_O)        0.124     9.723 r  show_dis/tank2/colour[5]_i_505/O
                         net (fo=2, routed)           0.925    10.649    show_dis/tank2_n_90
    SLICE_X54Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.169 r  show_dis/colour_reg[5]_i_378/CO[3]
                         net (fo=1, routed)           0.000    11.169    show_dis/colour_reg[5]_i_378_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.286 r  show_dis/colour_reg[5]_i_325/CO[3]
                         net (fo=1, routed)           0.000    11.286    show_dis/colour_reg[5]_i_325_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.403 r  show_dis/colour_reg[5]_i_264/CO[3]
                         net (fo=1, routed)           0.000    11.403    show_dis/colour_reg[5]_i_264_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.520 r  show_dis/colour_reg[5]_i_241/CO[3]
                         net (fo=1, routed)           0.000    11.520    show_dis/colour_reg[5]_i_241_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.637 r  show_dis/data_reg[2]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.637    show_dis/data_reg[2]_i_204_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.754 r  show_dis/colour_reg[5]_i_565/CO[3]
                         net (fo=1, routed)           0.000    11.754    show_dis/colour_reg[5]_i_565_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.973 f  show_dis/colour_reg[5]_i_464/O[0]
                         net (fo=9, routed)           0.683    12.656    show_dis/tank2/r_rx_byte_reg[31]_9[0]
    SLICE_X55Y42         LUT3 (Prop_lut3_I0_O)        0.295    12.951 r  show_dis/tank2/colour[5]_i_459/O
                         net (fo=1, routed)           0.780    13.731    show_dis/tank2_n_139
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.257 r  show_dis/colour_reg[5]_i_357/CO[3]
                         net (fo=1, routed)           0.000    14.257    show_dis/colour_reg[5]_i_357_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.570 r  show_dis/colour_reg[5]_i_314/O[3]
                         net (fo=3, routed)           0.864    15.434    rx_1/r_rx_byte_reg[30]_3[3]
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.306    15.740 r  rx_1/colour[5]_i_353/O
                         net (fo=1, routed)           0.000    15.740    show_dis/r_rx_byte_reg[29]_1[3]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.116 r  show_dis/colour_reg[5]_i_311/CO[3]
                         net (fo=1, routed)           0.000    16.116    show_dis/colour_reg[5]_i_311_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.370 r  show_dis/colour_reg[5]_i_242/CO[0]
                         net (fo=13, routed)          0.418    16.788    show_dis/tank2/CO[0]
    SLICE_X52Y45         LUT5 (Prop_lut5_I1_O)        0.367    17.155 f  show_dis/tank2/colour[5]_i_174/O
                         net (fo=72, routed)          0.837    17.992    show_dis/opp_tanky[1]
    SLICE_X52Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.116 r  show_dis/data[2]_i_263/O
                         net (fo=2, routed)           0.640    18.756    show_dis/data[2]_i_263_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.124    18.880 r  show_dis/data[2]_i_199/O
                         net (fo=1, routed)           0.000    18.880    show_dis/data[2]_i_199_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.278 r  show_dis/data_reg[2]_i_81/CO[3]
                         net (fo=1, routed)           0.000    19.278    show_dis/data_reg[2]_i_81_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.549 f  show_dis/data_reg[2]_i_30/CO[0]
                         net (fo=2, routed)           0.307    19.856    show_dis/pixel_data2
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.373    20.229 f  show_dis/data[1]_i_6/O
                         net (fo=3, routed)           0.468    20.697    ispow/r_rx_byte_reg[31]
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.124    20.821 r  ispow/data[1]_i_4/O
                         net (fo=1, routed)           0.351    21.172    hud/heart/have_reg[0]
    SLICE_X48Y48         LUT5 (Prop_lut5_I2_O)        0.124    21.296 r  hud/heart/data[1]_i_1/O
                         net (fo=1, routed)           0.000    21.296    p_1_in[1]
    SLICE_X48Y48         FDRE                                         r  data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.452    14.793    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  data_reg[1]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X48Y48         FDRE (Setup_fdre_C_D)        0.029    15.047    data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -21.296    
  -------------------------------------------------------------------
                         slack                                 -6.249    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 rx_1/r_clock_count_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_1/r_rx_byte_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 1.374ns (18.751%)  route 5.954ns (81.249%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.624     5.145    rx_1/clk_IBUF_BUFG
    SLICE_X60Y29         FDSE                                         r  rx_1/r_clock_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDSE (Prop_fdse_C_Q)         0.518     5.663 r  rx_1/r_clock_count_reg[26]/Q
                         net (fo=2, routed)           0.817     6.481    rx_1/r_clock_count_reg_n_0_[26]
    SLICE_X59Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  rx_1/r_sm_main[2]_i_9/O
                         net (fo=1, routed)           0.636     7.241    rx_1/r_sm_main[2]_i_9_n_0
    SLICE_X59Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.365 r  rx_1/r_sm_main[2]_i_5/O
                         net (fo=3, routed)           0.918     8.283    rx_1/r_sm_main[2]_i_5_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I2_O)        0.124     8.407 r  rx_1/r_sm_main[2]_i_2/O
                         net (fo=42, routed)          1.669    10.077    rx_1/r_sm_main[2]_i_2_n_0
    SLICE_X61Y32         LUT3 (Prop_lut3_I2_O)        0.152    10.229 r  rx_1/r_rx_byte[30]_i_2/O
                         net (fo=8, routed)           1.913    12.141    rx_1/r_rx_byte[30]_i_2_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.332    12.473 r  rx_1/r_rx_byte[26]_i_1/O
                         net (fo=1, routed)           0.000    12.473    rx_1/r_rx_byte[26]_i_1_n_0
    SLICE_X57Y44         FDRE                                         r  rx_1/r_rx_byte_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.453    14.794    rx_1/clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  rx_1/r_rx_byte_reg[26]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X57Y44         FDRE (Setup_fdre_C_D)        0.029    15.048    rx_1/r_rx_byte_reg[26]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -12.473    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 rx_1/r_clock_count_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_1/r_rx_byte_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 1.138ns (15.328%)  route 6.286ns (84.672%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.624     5.145    rx_1/clk_IBUF_BUFG
    SLICE_X60Y29         FDSE                                         r  rx_1/r_clock_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDSE (Prop_fdse_C_Q)         0.518     5.663 r  rx_1/r_clock_count_reg[26]/Q
                         net (fo=2, routed)           0.817     6.481    rx_1/r_clock_count_reg_n_0_[26]
    SLICE_X59Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  rx_1/r_sm_main[2]_i_9/O
                         net (fo=1, routed)           0.636     7.241    rx_1/r_sm_main[2]_i_9_n_0
    SLICE_X59Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.365 r  rx_1/r_sm_main[2]_i_5/O
                         net (fo=3, routed)           0.918     8.283    rx_1/r_sm_main[2]_i_5_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I2_O)        0.124     8.407 r  rx_1/r_sm_main[2]_i_2/O
                         net (fo=42, routed)          1.669    10.077    rx_1/r_sm_main[2]_i_2_n_0
    SLICE_X61Y32         LUT3 (Prop_lut3_I2_O)        0.124    10.201 r  rx_1/r_rx_byte[29]_i_2/O
                         net (fo=8, routed)           2.245    12.446    rx_1/r_rx_byte[29]_i_2_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.570 r  rx_1/r_rx_byte[21]_i_1/O
                         net (fo=1, routed)           0.000    12.570    rx_1/r_rx_byte[21]_i_1_n_0
    SLICE_X60Y40         FDRE                                         r  rx_1/r_rx_byte_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.516    14.857    rx_1/clk_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  rx_1/r_rx_byte_reg[21]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X60Y40         FDRE (Setup_fdre_C_D)        0.081    15.177    rx_1/r_rx_byte_reg[21]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -12.570    
  -------------------------------------------------------------------
                         slack                                  2.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clksig20hz/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clksig20hz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.564     1.447    clksig20hz/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clksig20hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clksig20hz/counter_reg[15]/Q
                         net (fo=3, routed)           0.120     1.708    clksig20hz/counter_reg[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clksig20hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clksig20hz/counter_reg[12]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clksig20hz/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    clksig20hz/counter_reg[16]_i_1_n_7
    SLICE_X29Y50         FDRE                                         r  clksig20hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.832     1.959    clksig20hz/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clksig20hz/counter_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clksig20hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clksig20hz/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clksig20hz/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.564     1.447    clksig20hz/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clksig20hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clksig20hz/counter_reg[15]/Q
                         net (fo=3, routed)           0.120     1.708    clksig20hz/counter_reg[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clksig20hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clksig20hz/counter_reg[12]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clksig20hz/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    clksig20hz/counter_reg[16]_i_1_n_5
    SLICE_X29Y50         FDRE                                         r  clksig20hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.832     1.959    clksig20hz/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clksig20hz/counter_reg[18]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clksig20hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clksig20hz/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clksig20hz/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.564     1.447    clksig20hz/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clksig20hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clksig20hz/counter_reg[15]/Q
                         net (fo=3, routed)           0.120     1.708    clksig20hz/counter_reg[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clksig20hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clksig20hz/counter_reg[12]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  clksig20hz/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.959    clksig20hz/counter_reg[16]_i_1_n_6
    SLICE_X29Y50         FDRE                                         r  clksig20hz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.832     1.959    clksig20hz/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clksig20hz/counter_reg[17]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clksig20hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clksig20hz/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clksig20hz/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.564     1.447    clksig20hz/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clksig20hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clksig20hz/counter_reg[15]/Q
                         net (fo=3, routed)           0.120     1.708    clksig20hz/counter_reg[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clksig20hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clksig20hz/counter_reg[12]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  clksig20hz/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    clksig20hz/counter_reg[16]_i_1_n_4
    SLICE_X29Y50         FDRE                                         r  clksig20hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.832     1.959    clksig20hz/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clksig20hz/counter_reg[19]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clksig20hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk6p25m/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.564     1.447    clk6p25m/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk6p25m/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk6p25m/counter_reg[2]/Q
                         net (fo=3, routed)           0.127     1.738    clk6p25m/counter_reg[2]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk6p25m/counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    clk6p25m/counter_reg[0]_i_2__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  clk6p25m/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    clk6p25m/counter_reg[4]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.987 r  clk6p25m/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.987    clk6p25m/counter_reg[8]_i_1__0_n_7
    SLICE_X30Y50         FDRE                                         r  clk6p25m/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.830     1.958    clk6p25m/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clk6p25m/counter_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk6p25m/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clksig20hz/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clksig20hz/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.564     1.447    clksig20hz/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clksig20hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clksig20hz/counter_reg[15]/Q
                         net (fo=3, routed)           0.120     1.708    clksig20hz/counter_reg[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clksig20hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clksig20hz/counter_reg[12]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clksig20hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.908    clksig20hz/counter_reg[16]_i_1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  clksig20hz/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    clksig20hz/counter_reg[20]_i_1_n_7
    SLICE_X29Y51         FDRE                                         r  clksig20hz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.832     1.959    clksig20hz/clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  clksig20hz/counter_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clksig20hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.171%)  route 0.326ns (69.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  data_reg[1]/Q
                         net (fo=1, routed)           0.326     1.917    blue[4]
    SLICE_X42Y51         FDRE                                         r  blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  blue_reg[4]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.059     1.774    blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.839%)  route 0.321ns (66.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  green_reg[4]/Q
                         net (fo=1, routed)           0.321     1.932    green_reg_n_0_[4]
    SLICE_X36Y51         FDRE                                         r  pixel_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.830     1.958    clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  pixel_data_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.072     1.786    pixel_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.378%)  route 0.323ns (69.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  data_reg[5]/Q
                         net (fo=1, routed)           0.323     1.914    red[4]
    SLICE_X42Y51         FDRE                                         r  red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  red_reg[4]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.052     1.767    red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clk6p25m/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.564     1.447    clk6p25m/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk6p25m/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk6p25m/counter_reg[2]/Q
                         net (fo=3, routed)           0.127     1.738    clk6p25m/counter_reg[2]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk6p25m/counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.894    clk6p25m/counter_reg[0]_i_2__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  clk6p25m/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    clk6p25m/counter_reg[4]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.000 r  clk6p25m/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.000    clk6p25m/counter_reg[8]_i_1__0_n_5
    SLICE_X30Y50         FDRE                                         r  clk6p25m/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.830     1.958    clk6p25m/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clk6p25m/counter_reg[10]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk6p25m/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y48   blue_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y51   blue_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y52   clk6p25m/clock_signal_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y48   clk6p25m/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y50   clk6p25m/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y50   clk6p25m/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y51   clk6p25m/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y51   clk6p25m/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y51   clk6p25m/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48   clk6p25m/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48   clk6p25m/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48   clk6p25m/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48   clk6p25m/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   clk6p25m/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   clk6p25m/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   clk6p25m/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y49   clk6p25m/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   clksig10hz/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   clksig10hz/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y48   blue_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y51   blue_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y52   clk6p25m/clock_signal_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   clk6p25m/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   clk6p25m/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y51   clk6p25m/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y51   clk6p25m/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y51   clk6p25m/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y51   clk6p25m/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y52   clk6p25m/counter_reg[16]/C



