library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity demux4_1x4 is
  port(A3,A2,A1,A0,S1,S0: in std_logic;
       Y15,Y14,Y13,Y12,Y11,Y10,Y9,Y8,Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0: out std_logic);
end entity demux4_1x4;

architecture Struct of demux4_1x4 is
  component demux_1x4 is
    port(S2,S1,D: in std_logic;I0,I1,I2,I3: out std_logic);
  end component;
  
  begin
    demux1: demux_1x4 port map(S2=>S1,S1=>S0,D=>A3,I3=>I15,I2=>I14,I1=>I13,I0=>I12);
	 demux1: demux_1x4 port map(S2=>S1,S1=>S0,D=>A1,I3=>I11,I2=>I10,I1=>I9,I0=>I8);
	 demux1: demux_1x4 port map(S2=>S1,S1=>S0,D=>A2,I3=>I7,I2=>I6,I1=>I5,I0=>I4);
	 demux1: demux_1x4 port map(S2=>S1,S1=>S0,D=>A0,I3=>I3,I2=>I2,I1=>I1,I0=>I0);
end Struct;