{
  "DESIGN_NAME": "cnn",
  "VERILOG_FILES": "dir::src/*.v",
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 24.0,

  "FP_CORE_UTIL": 40,
  "PL_TARGET_DENSITY": 0.5,
  "MAX_FANOUT_CONSTRAINT": 4,

  "FP_CORE_MARGIN": 20,
  "DIE_AREA_RESIZE": true,

  "FP_PDN_ENABLE_RINGS": true,
  "FP_PDN_CORE_RING": true,

  "FP_PDN_ENABLE_STRAPS": true,
  "FP_PDN_HORIZONTAL_HALO": 20,
  "FP_PDN_VERTICAL_HALO": 20,

  "FP_PDN_VOFFSET": 10,
  "FP_PDN_HOFFSET": 10,
  "FP_PDN_VPITCH": 180,
  "FP_PDN_HPITCH": 180,
  "FP_PDN_VWIDTH": 3,
  "FP_PDN_HWIDTH": 3,
  "FP_PDN_VSPACING": 1.6,
  "FP_PDN_HSPACING": 1.6,
  "FP_PDN_VLAYER": "met4",
  "FP_PDN_HLAYER": "met3",

  "PDN_POWER_NET": "VDD",
  "PDN_GROUND_NET": "VSS",

  "FP_PDN_MULTILAYER": true
}

