#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14b6a9310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14b6a8d90 .scope module, "tb_k_accumulation" "tb_k_accumulation" 3 27;
 .timescale -9 -12;
P_0x14b610fe0 .param/l "ARRAY_SIZE" 0 3 30, +C4<00000000000000000000000000000100>;
P_0x14b611020 .param/l "CLK" 0 3 29, +C4<00000000000000000000000000001010>;
P_0x14b611060 .param/l "OP_HALT" 1 3 92, C4<11111111>;
P_0x14b6110a0 .param/l "OP_SYNC" 1 3 91, C4<00000100>;
P_0x14b6110e0 .param/l "OP_TENSOR" 1 3 89, C4<00000001>;
P_0x14b611120 .param/l "OP_VECTOR" 1 3 90, C4<00000010>;
P_0x14b611160 .param/l "SRAM_WIDTH" 0 3 31, +C4<00000000000000000000000100000000>;
P_0x14b6111a0 .param/l "SYNC_MXU" 1 3 98, C4<00000001>;
P_0x14b6111e0 .param/l "SYNC_VPU" 1 3 99, C4<00000010>;
P_0x14b611220 .param/l "VOP_ADD" 1 3 94, C4<00000001>;
P_0x14b611260 .param/l "VOP_LOAD" 1 3 95, C4<00110000>;
P_0x14b6112a0 .param/l "VOP_STORE" 1 3 96, C4<00110001>;
v0x600000bfac70_0 .net "axi_araddr", 39 0, L_0x6000012a5a40;  1 drivers
v0x600000bfad00_0 .net "axi_arlen", 7 0, L_0x6000012a5ab0;  1 drivers
v0x600000bfad90_0 .var "axi_arready", 0 0;
v0x600000bfae20_0 .net "axi_arvalid", 0 0, L_0x6000012a5b90;  1 drivers
v0x600000bfaeb0_0 .net "axi_awaddr", 39 0, L_0x6000012a57a0;  1 drivers
v0x600000bfaf40_0 .net "axi_awlen", 7 0, L_0x6000012a5810;  1 drivers
v0x600000bfafd0_0 .var "axi_awready", 0 0;
v0x600000bfb060_0 .net "axi_awvalid", 0 0, L_0x6000012a5880;  1 drivers
L_0x15009a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000bfb0f0_0 .net "axi_bready", 0 0, L_0x15009a968;  1 drivers
v0x600000bfb180_0 .var "axi_bresp", 1 0;
v0x600000bfb210_0 .var "axi_bvalid", 0 0;
v0x600000bfb2a0_0 .var "axi_rdata", 255 0;
v0x600000bfb330_0 .var "axi_rlast", 0 0;
v0x600000bfb3c0_0 .net "axi_rready", 0 0, L_0x6000012a5c00;  1 drivers
v0x600000bfb450_0 .var "axi_rvalid", 0 0;
v0x600000bfb4e0_0 .net "axi_wdata", 255 0, L_0x6000012a58f0;  1 drivers
v0x600000bfb570_0 .net "axi_wlast", 0 0, L_0x6000012a5960;  1 drivers
v0x600000bfb600_0 .var "axi_wready", 0 0;
v0x600000bfb690_0 .net "axi_wvalid", 0 0, L_0x6000012a59d0;  1 drivers
v0x600000bfb720_0 .var "clk", 0 0;
v0x600000bfb7b0_0 .var/i "errors", 31 0;
v0x600000bfb840_0 .var "global_sync_in", 0 0;
v0x600000bfb8d0_0 .var/i "i", 31 0;
v0x600000bfb960_0 .var/i "j", 31 0;
v0x600000bfb9f0_0 .var "noc_rx_addr", 19 0;
v0x600000bfba80_0 .var "noc_rx_data", 255 0;
v0x600000bfbb10_0 .var "noc_rx_is_instr", 0 0;
v0x600000bfbba0_0 .net "noc_rx_ready", 0 0, L_0x6000008b2e40;  1 drivers
v0x600000bfbc30_0 .var "noc_rx_valid", 0 0;
L_0x15009a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bfbcc0_0 .net "noc_tx_addr", 19 0, L_0x15009a9f8;  1 drivers
L_0x15009a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bfbd50_0 .net "noc_tx_data", 255 0, L_0x15009a9b0;  1 drivers
v0x600000bfbde0_0 .var "noc_tx_ready", 0 0;
L_0x15009aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000bfbe70_0 .net "noc_tx_valid", 0 0, L_0x15009aa40;  1 drivers
v0x600000bfbf00_0 .var "ones_row", 255 0;
v0x600000bf4000_0 .var "result", 255 0;
v0x600000bf4090_0 .var "rst_n", 0 0;
v0x600000bf4120_0 .var "sync_grant", 0 0;
v0x600000bf41b0_0 .net "sync_request", 0 0, L_0x6000012a9960;  1 drivers
v0x600000bf4240_0 .net "tpc_busy", 0 0, L_0x6000012a9b20;  1 drivers
v0x600000bf42d0_0 .net "tpc_done", 0 0, L_0x6000012a99d0;  1 drivers
v0x600000bf4360_0 .net "tpc_error", 0 0, L_0x6000012a98f0;  1 drivers
v0x600000bf43f0_0 .var "tpc_start", 0 0;
v0x600000bf4480_0 .var "tpc_start_pc", 19 0;
E_0x600002ce73c0 .event negedge, v0x600000b9c090_0;
S_0x14b6a8810 .scope module, "dut" "tensor_processing_cluster" 3 70, 4 15 0, S_0x14b6a8d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x14b810c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x14b810c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x14b810c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x14b810cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x14b810d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x14b810d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x14b810d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x14b810dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x14b810e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x14b810e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x14b810e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x14b810ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x14b810f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x14b810f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x14b810f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x14b810fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x14b811000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x6000012aa8b0 .functor BUFZ 1, v0x600000bf83f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a50a0 .functor OR 1, L_0x6000008b7ca0, L_0x6000008b7e80, C4<0>, C4<0>;
L_0x6000012a5110 .functor AND 1, L_0x6000012a5030, L_0x6000012a50a0, C4<1>, C4<1>;
L_0x6000012a5180 .functor BUFZ 1, v0x600000bf9440_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a51f0 .functor BUFZ 1, v0x600000bf8f30_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a5dc0 .functor AND 1, v0x600000bfbc30_0, L_0x6000008b2e40, C4<1>, C4<1>;
L_0x6000012a5e30 .functor AND 1, L_0x6000012a5dc0, L_0x6000008b2ee0, C4<1>, C4<1>;
v0x600000bfe370_0 .net *"_ivl_24", 19 0, L_0x6000008b75c0;  1 drivers
L_0x15009a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000bfe400_0 .net *"_ivl_27", 3 0, L_0x15009a530;  1 drivers
v0x600000bfe490_0 .net *"_ivl_28", 19 0, L_0x6000008b7660;  1 drivers
L_0x15009a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000bfe520_0 .net *"_ivl_31", 14 0, L_0x15009a578;  1 drivers
L_0x15009a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000bfe5b0_0 .net/2u *"_ivl_34", 2 0, L_0x15009a5c0;  1 drivers
v0x600000bfe640_0 .net *"_ivl_38", 19 0, L_0x6000008b7840;  1 drivers
L_0x15009a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000bfe6d0_0 .net *"_ivl_41", 3 0, L_0x15009a608;  1 drivers
v0x600000bfe760_0 .net *"_ivl_42", 19 0, L_0x6000008b78e0;  1 drivers
L_0x15009a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000bfe7f0_0 .net *"_ivl_45", 3 0, L_0x15009a650;  1 drivers
L_0x15009a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000bfe880_0 .net/2u *"_ivl_48", 2 0, L_0x15009a698;  1 drivers
v0x600000bfe910_0 .net *"_ivl_52", 19 0, L_0x6000008b7ac0;  1 drivers
L_0x15009a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000bfe9a0_0 .net *"_ivl_55", 3 0, L_0x15009a6e0;  1 drivers
v0x600000bfea30_0 .net *"_ivl_56", 19 0, L_0x6000008b7b60;  1 drivers
L_0x15009a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000bfeac0_0 .net *"_ivl_59", 3 0, L_0x15009a728;  1 drivers
L_0x15009a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600000bfeb50_0 .net *"_ivl_63", 127 0, L_0x15009a770;  1 drivers
v0x600000bfebe0_0 .net *"_ivl_65", 127 0, L_0x6000008b7d40;  1 drivers
L_0x15009a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000bfec70_0 .net/2u *"_ivl_68", 2 0, L_0x15009a7b8;  1 drivers
v0x600000bfed00_0 .net *"_ivl_70", 0 0, L_0x6000008b7ca0;  1 drivers
L_0x15009a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000bfed90_0 .net/2u *"_ivl_72", 2 0, L_0x15009a800;  1 drivers
v0x600000bfee20_0 .net *"_ivl_74", 0 0, L_0x6000008b7e80;  1 drivers
v0x600000bfeeb0_0 .net *"_ivl_77", 0 0, L_0x6000012a50a0;  1 drivers
v0x600000bfef40_0 .net *"_ivl_87", 0 0, L_0x6000012a5dc0;  1 drivers
v0x600000bfefd0_0 .net *"_ivl_89", 0 0, L_0x6000008b2ee0;  1 drivers
v0x600000bff060_0 .var "act_data_d", 31 0;
v0x600000bff0f0_0 .var "act_valid_d", 0 0;
v0x600000bff180_0 .var "act_valid_d2", 0 0;
v0x600000bff210_0 .net "axi_araddr", 39 0, L_0x6000012a5a40;  alias, 1 drivers
v0x600000bff2a0_0 .net "axi_arlen", 7 0, L_0x6000012a5ab0;  alias, 1 drivers
v0x600000bff330_0 .net "axi_arready", 0 0, v0x600000bfad90_0;  1 drivers
v0x600000bff3c0_0 .net "axi_arvalid", 0 0, L_0x6000012a5b90;  alias, 1 drivers
v0x600000bff450_0 .net "axi_awaddr", 39 0, L_0x6000012a57a0;  alias, 1 drivers
v0x600000bff4e0_0 .net "axi_awlen", 7 0, L_0x6000012a5810;  alias, 1 drivers
v0x600000bff570_0 .net "axi_awready", 0 0, v0x600000bfafd0_0;  1 drivers
v0x600000bff600_0 .net "axi_awvalid", 0 0, L_0x6000012a5880;  alias, 1 drivers
v0x600000bff690_0 .net "axi_bready", 0 0, L_0x15009a968;  alias, 1 drivers
v0x600000bff720_0 .net "axi_bresp", 1 0, v0x600000bfb180_0;  1 drivers
v0x600000bff7b0_0 .net "axi_bvalid", 0 0, v0x600000bfb210_0;  1 drivers
v0x600000bff840_0 .net "axi_rdata", 255 0, v0x600000bfb2a0_0;  1 drivers
v0x600000bff8d0_0 .net "axi_rlast", 0 0, v0x600000bfb330_0;  1 drivers
v0x600000bff960_0 .net "axi_rready", 0 0, L_0x6000012a5c00;  alias, 1 drivers
v0x600000bff9f0_0 .net "axi_rvalid", 0 0, v0x600000bfb450_0;  1 drivers
v0x600000bffa80_0 .net "axi_wdata", 255 0, L_0x6000012a58f0;  alias, 1 drivers
v0x600000bffb10_0 .net "axi_wlast", 0 0, L_0x6000012a5960;  alias, 1 drivers
v0x600000bffba0_0 .net "axi_wready", 0 0, v0x600000bfb600_0;  1 drivers
v0x600000bffc30_0 .net "axi_wvalid", 0 0, L_0x6000012a59d0;  alias, 1 drivers
v0x600000bffcc0_0 .net "clk", 0 0, v0x600000bfb720_0;  1 drivers
v0x600000bffd50_0 .net "dma_lcp_done", 0 0, L_0x6000012a5570;  1 drivers
v0x600000bffde0_0 .net "dma_lcp_ready", 0 0, L_0x6000008b1f40;  1 drivers
v0x600000bffe70_0 .net "dma_sram_addr", 19 0, v0x600000b9ce10_0;  1 drivers
v0x600000bfff00_0 .net "dma_sram_rdata", 255 0, L_0x6000012a5d50;  1 drivers
v0x600000bf8000_0 .net "dma_sram_re", 0 0, L_0x6000012a5730;  1 drivers
v0x600000bf8090_0 .net "dma_sram_ready", 0 0, L_0x6000008b2da0;  1 drivers
v0x600000bf8120_0 .net "dma_sram_wdata", 255 0, L_0x6000012a5650;  1 drivers
v0x600000bf81b0_0 .net "dma_sram_we", 0 0, L_0x6000012a56c0;  1 drivers
v0x600000bf8240_0 .net "global_sync_in", 0 0, v0x600000bfb840_0;  1 drivers
v0x600000bf82d0 .array "instr_mem", 4095 0, 127 0;
v0x600000bf8360_0 .var "instr_rdata_reg", 127 0;
v0x600000bf83f0_0 .var "instr_valid_reg", 0 0;
v0x600000bf8480_0 .net "lcp_dma_cmd", 127 0, v0x600000b9e910_0;  1 drivers
v0x600000bf8510_0 .net "lcp_dma_valid", 0 0, L_0x6000012a9c00;  1 drivers
v0x600000bf85a0_0 .net "lcp_imem_addr", 19 0, L_0x6000012aa680;  1 drivers
v0x600000bf8630_0 .net "lcp_imem_data", 127 0, v0x600000bf8360_0;  1 drivers
v0x600000bf86c0_0 .net "lcp_imem_re", 0 0, L_0x6000012aa6f0;  1 drivers
v0x600000bf8750_0 .net "lcp_imem_valid", 0 0, L_0x6000012aa8b0;  1 drivers
v0x600000bf87e0_0 .net "lcp_mxu_cmd", 127 0, v0x600000b9f600_0;  1 drivers
v0x600000bf8870_0 .net "lcp_mxu_valid", 0 0, L_0x6000012a9ea0;  1 drivers
v0x600000bf8900_0 .net "lcp_vpu_cmd", 127 0, v0x600000b98240_0;  1 drivers
v0x600000bf8990_0 .net "lcp_vpu_valid", 0 0, L_0x6000012a9ce0;  1 drivers
v0x600000bf8a20_0 .net "mxu_a_addr", 19 0, L_0x6000008b7980;  1 drivers
v0x600000bf8ab0_0 .net "mxu_a_rdata", 255 0, L_0x6000012a5c70;  1 drivers
v0x600000bf8b40_0 .net "mxu_a_re", 0 0, L_0x6000008b7a20;  1 drivers
v0x600000bf8bd0_0 .net "mxu_a_ready", 0 0, L_0x6000008b2c60;  1 drivers
v0x600000bf8c60_0 .net "mxu_cfg_k", 15 0, L_0x6000008b9900;  1 drivers
v0x600000bf8cf0_0 .net "mxu_cfg_m", 15 0, L_0x6000008b97c0;  1 drivers
v0x600000bf8d80_0 .net "mxu_cfg_n", 15 0, L_0x6000008b9860;  1 drivers
v0x600000bf8e10_0 .var "mxu_col_cnt", 4 0;
v0x600000bf8ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600000bf8f30_0 .var "mxu_done_reg", 0 0;
v0x600000bf8fc0_0 .net "mxu_dst_addr", 15 0, L_0x6000008b95e0;  1 drivers
v0x600000bf9050_0 .net "mxu_lcp_done", 0 0, L_0x6000012a51f0;  1 drivers
v0x600000bf90e0_0 .net "mxu_lcp_ready", 0 0, L_0x6000012a5180;  1 drivers
v0x600000bf9170_0 .net "mxu_o_addr", 19 0, L_0x6000008b7c00;  1 drivers
v0x600000bf9200_0 .net "mxu_o_ready", 0 0, L_0x6000008b2d00;  1 drivers
v0x600000bf9290_0 .net "mxu_o_wdata", 255 0, L_0x6000008b7de0;  1 drivers
v0x600000bf9320_0 .net "mxu_o_we", 0 0, L_0x6000012a5110;  1 drivers
v0x600000bf93b0_0 .var "mxu_out_cnt", 15 0;
v0x600000bf9440_0 .var "mxu_ready_reg", 0 0;
v0x600000bf94d0_0 .net "mxu_src0_addr", 15 0, L_0x6000008b9680;  1 drivers
v0x600000bf9560_0 .net "mxu_src1_addr", 15 0, L_0x6000008b9720;  1 drivers
v0x600000bf95f0_0 .var "mxu_start_array", 0 0;
v0x600000bf9680_0 .var "mxu_start_array_d", 0 0;
v0x600000bf9710_0 .var "mxu_state", 2 0;
v0x600000bf97a0_0 .net "mxu_subop", 7 0, L_0x6000008b9540;  1 drivers
v0x600000bf9830_0 .net "mxu_w_addr", 19 0, L_0x6000008b7700;  1 drivers
v0x600000bf98c0_0 .net "mxu_w_rdata", 255 0, v0x600000b838d0_0;  1 drivers
v0x600000bf9950_0 .net "mxu_w_re", 0 0, L_0x6000008b77a0;  1 drivers
v0x600000bf99e0_0 .net "mxu_w_ready", 0 0, L_0x6000008b2b20;  1 drivers
v0x600000bf9a70_0 .net "noc_data_write", 0 0, L_0x6000012a5e30;  1 drivers
v0x600000bf9b00_0 .net "noc_rx_addr", 19 0, v0x600000bfb9f0_0;  1 drivers
v0x600000bf9b90_0 .net "noc_rx_data", 255 0, v0x600000bfba80_0;  1 drivers
v0x600000bf9c20_0 .net "noc_rx_is_instr", 0 0, v0x600000bfbb10_0;  1 drivers
v0x600000bf9cb0_0 .net "noc_rx_ready", 0 0, L_0x6000008b2e40;  alias, 1 drivers
v0x600000bf9d40_0 .net "noc_rx_valid", 0 0, v0x600000bfbc30_0;  1 drivers
v0x600000bf9dd0_0 .net "noc_tx_addr", 19 0, L_0x15009a9f8;  alias, 1 drivers
v0x600000bf9e60_0 .net "noc_tx_data", 255 0, L_0x15009a9b0;  alias, 1 drivers
v0x600000bf9ef0_0 .net "noc_tx_ready", 0 0, v0x600000bfbde0_0;  1 drivers
v0x600000bf9f80_0 .net "noc_tx_valid", 0 0, L_0x15009aa40;  alias, 1 drivers
v0x600000bfa010_0 .net "rst_n", 0 0, v0x600000bf4090_0;  1 drivers
v0x600000bfa0a0_0 .net "sync_grant", 0 0, v0x600000bf4120_0;  1 drivers
v0x600000bfa130_0 .net "sync_request", 0 0, L_0x6000012a9960;  alias, 1 drivers
v0x600000bfa1c0_0 .net "systolic_busy", 0 0, L_0x6000012a4f50;  1 drivers
v0x600000bfa250_0 .net "systolic_done", 0 0, L_0x6000008b70c0;  1 drivers
v0x600000bfa2e0_0 .net "systolic_result", 127 0, L_0x6000008b6c60;  1 drivers
v0x600000bfa370_0 .net "systolic_result_valid", 0 0, L_0x6000012a5030;  1 drivers
v0x600000bfa400_0 .net "tpc_busy", 0 0, L_0x6000012a9b20;  alias, 1 drivers
v0x600000bfa490_0 .net "tpc_done", 0 0, L_0x6000012a99d0;  alias, 1 drivers
v0x600000bfa520_0 .net "tpc_error", 0 0, L_0x6000012a98f0;  alias, 1 drivers
v0x600000bfa5b0_0 .net "tpc_start", 0 0, v0x600000bf43f0_0;  1 drivers
v0x600000bfa640_0 .net "tpc_start_pc", 19 0, v0x600000bf4480_0;  1 drivers
v0x600000bfa6d0_0 .net "vpu_lcp_done", 0 0, L_0x6000012a5340;  1 drivers
v0x600000bfa760_0 .net "vpu_lcp_ready", 0 0, L_0x6000008b1a40;  1 drivers
v0x600000bfa7f0_0 .net "vpu_sram_addr", 19 0, v0x600000bfd710_0;  1 drivers
v0x600000bfa880_0 .net "vpu_sram_rdata", 255 0, L_0x6000012a5ce0;  1 drivers
v0x600000bfa910_0 .net "vpu_sram_re", 0 0, L_0x6000012a5500;  1 drivers
v0x600000bfa9a0_0 .net "vpu_sram_ready", 0 0, L_0x6000008b2bc0;  1 drivers
v0x600000bfaa30_0 .net "vpu_sram_wdata", 255 0, L_0x6000012a5420;  1 drivers
v0x600000bfaac0_0 .net "vpu_sram_we", 0 0, L_0x6000012a5490;  1 drivers
v0x600000bfab50_0 .var "weight_load_col_d", 1 0;
v0x600000bfabe0_0 .var "weight_load_en_d", 0 0;
L_0x6000008b9540 .part v0x600000b9f600_0, 112, 8;
L_0x6000008b95e0 .part v0x600000b9f600_0, 96, 16;
L_0x6000008b9680 .part v0x600000b9f600_0, 80, 16;
L_0x6000008b9720 .part v0x600000b9f600_0, 64, 16;
L_0x6000008b97c0 .part v0x600000b9f600_0, 48, 16;
L_0x6000008b9860 .part v0x600000b9f600_0, 32, 16;
L_0x6000008b9900 .part v0x600000b9f600_0, 16, 16;
L_0x6000008b7520 .part v0x600000b838d0_0, 0, 32;
L_0x6000008b75c0 .concat [ 16 4 0 0], L_0x6000008b9720, L_0x15009a530;
L_0x6000008b7660 .concat [ 5 15 0 0], v0x600000bf8e10_0, L_0x15009a578;
L_0x6000008b7700 .arith/sum 20, L_0x6000008b75c0, L_0x6000008b7660;
L_0x6000008b77a0 .cmp/eq 3, v0x600000bf9710_0, L_0x15009a5c0;
L_0x6000008b7840 .concat [ 16 4 0 0], L_0x6000008b9680, L_0x15009a608;
L_0x6000008b78e0 .concat [ 16 4 0 0], v0x600000bf8ea0_0, L_0x15009a650;
L_0x6000008b7980 .arith/sum 20, L_0x6000008b7840, L_0x6000008b78e0;
L_0x6000008b7a20 .cmp/eq 3, v0x600000bf9710_0, L_0x15009a698;
L_0x6000008b7ac0 .concat [ 16 4 0 0], L_0x6000008b95e0, L_0x15009a6e0;
L_0x6000008b7b60 .concat [ 16 4 0 0], v0x600000bf93b0_0, L_0x15009a728;
L_0x6000008b7c00 .arith/sum 20, L_0x6000008b7ac0, L_0x6000008b7b60;
L_0x6000008b7d40 .part L_0x6000008b6c60, 0, 128;
L_0x6000008b7de0 .concat [ 128 128 0 0], L_0x6000008b7d40, L_0x15009a770;
L_0x6000008b7ca0 .cmp/eq 3, v0x600000bf9710_0, L_0x15009a7b8;
L_0x6000008b7e80 .cmp/eq 3, v0x600000bf9710_0, L_0x15009a800;
L_0x6000008b2e40 .reduce/nor L_0x6000012a9b20;
L_0x6000008b2ee0 .reduce/nor v0x600000bfbb10_0;
S_0x14b6a8290 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x14b6a8810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14b820a00 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x14b820a40 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x14b820a80 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x14b820ac0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x14b820b00 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x14b820b40 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x14b820b80 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x14b820bc0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x14b820c00 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x14b820c40 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x14b820c80 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x14b820cc0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x14b820d00 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x14b820d40 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x14b820d80 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x14b820dc0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x14b820e00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x14b820e40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x14b820e80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x14b820ec0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x14b820f00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x6000012a5570 .functor BUFZ 1, v0x600000b9c510_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a5650 .functor BUFZ 256, v0x600000b9d170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000012a56c0 .functor BUFZ 1, v0x600000b9d290_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a5730 .functor BUFZ 1, v0x600000b9cfc0_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a57a0 .functor BUFZ 40, v0x600000ba3450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000012a5810 .functor BUFZ 8, v0x600000ba3570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000012a5880 .functor BUFZ 1, v0x600000ba3720_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a58f0 .functor BUFZ 256, v0x600000ba3cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000012a5960 .functor BUFZ 1, v0x600000ba3de0_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a59d0 .functor BUFZ 1, v0x600000ba46c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a5a40 .functor BUFZ 40, v0x600000ba3060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000012a5ab0 .functor BUFZ 8, v0x600000ba3180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000012a5b90 .functor BUFZ 1, v0x600000ba3330_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a5c00 .functor BUFZ 1, v0x600000ba3b10_0, C4<0>, C4<0>, C4<0>;
L_0x15009a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000ba2f40_0 .net/2u *"_ivl_14", 3 0, L_0x15009a920;  1 drivers
v0x600000ba2fd0_0 .net "axi_araddr", 39 0, L_0x6000012a5a40;  alias, 1 drivers
v0x600000ba3060_0 .var "axi_araddr_reg", 39 0;
v0x600000ba30f0_0 .net "axi_arlen", 7 0, L_0x6000012a5ab0;  alias, 1 drivers
v0x600000ba3180_0 .var "axi_arlen_reg", 7 0;
v0x600000ba3210_0 .net "axi_arready", 0 0, v0x600000bfad90_0;  alias, 1 drivers
v0x600000ba32a0_0 .net "axi_arvalid", 0 0, L_0x6000012a5b90;  alias, 1 drivers
v0x600000ba3330_0 .var "axi_arvalid_reg", 0 0;
v0x600000ba33c0_0 .net "axi_awaddr", 39 0, L_0x6000012a57a0;  alias, 1 drivers
v0x600000ba3450_0 .var "axi_awaddr_reg", 39 0;
v0x600000ba34e0_0 .net "axi_awlen", 7 0, L_0x6000012a5810;  alias, 1 drivers
v0x600000ba3570_0 .var "axi_awlen_reg", 7 0;
v0x600000ba3600_0 .net "axi_awready", 0 0, v0x600000bfafd0_0;  alias, 1 drivers
v0x600000ba3690_0 .net "axi_awvalid", 0 0, L_0x6000012a5880;  alias, 1 drivers
v0x600000ba3720_0 .var "axi_awvalid_reg", 0 0;
v0x600000ba37b0_0 .net "axi_bready", 0 0, L_0x15009a968;  alias, 1 drivers
v0x600000ba3840_0 .net "axi_bresp", 1 0, v0x600000bfb180_0;  alias, 1 drivers
v0x600000ba38d0_0 .net "axi_bvalid", 0 0, v0x600000bfb210_0;  alias, 1 drivers
v0x600000ba3960_0 .net "axi_rdata", 255 0, v0x600000bfb2a0_0;  alias, 1 drivers
v0x600000ba39f0_0 .net "axi_rlast", 0 0, v0x600000bfb330_0;  alias, 1 drivers
v0x600000ba3a80_0 .net "axi_rready", 0 0, L_0x6000012a5c00;  alias, 1 drivers
v0x600000ba3b10_0 .var "axi_rready_reg", 0 0;
v0x600000ba3ba0_0 .net "axi_rvalid", 0 0, v0x600000bfb450_0;  alias, 1 drivers
v0x600000ba3c30_0 .net "axi_wdata", 255 0, L_0x6000012a58f0;  alias, 1 drivers
v0x600000ba3cc0_0 .var "axi_wdata_reg", 255 0;
v0x600000ba3d50_0 .net "axi_wlast", 0 0, L_0x6000012a5960;  alias, 1 drivers
v0x600000ba3de0_0 .var "axi_wlast_reg", 0 0;
v0x600000ba3e70_0 .net "axi_wready", 0 0, v0x600000bfb600_0;  alias, 1 drivers
v0x600000ba3f00_0 .net "axi_wvalid", 0 0, L_0x6000012a59d0;  alias, 1 drivers
v0x600000ba46c0_0 .var "axi_wvalid_reg", 0 0;
v0x600000ba4630_0 .net "cfg_cols", 11 0, L_0x6000008b1d60;  1 drivers
v0x600000b9c000_0 .net "cfg_rows", 11 0, L_0x6000008b1cc0;  1 drivers
v0x600000b9c090_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b9c120_0 .net "cmd", 127 0, v0x600000b9e910_0;  alias, 1 drivers
v0x600000b9c1b0_0 .net "cmd_done", 0 0, L_0x6000012a5570;  alias, 1 drivers
v0x600000b9c240_0 .net "cmd_ready", 0 0, L_0x6000008b1f40;  alias, 1 drivers
v0x600000b9c2d0_0 .net "cmd_valid", 0 0, L_0x6000012a9c00;  alias, 1 drivers
v0x600000b9c360_0 .var "col_count", 11 0;
v0x600000b9c3f0_0 .var "cols_cfg", 11 0;
v0x600000b9c480_0 .var "data_buf", 255 0;
v0x600000b9c510_0 .var "done_reg", 0 0;
v0x600000b9c5a0_0 .net "ext_addr", 39 0, L_0x6000008b1b80;  1 drivers
v0x600000b9c630_0 .var "ext_base", 39 0;
v0x600000b9c6c0_0 .var "ext_ptr", 39 0;
v0x600000b9c750_0 .net "ext_stride", 11 0, L_0x6000008b1e00;  1 drivers
v0x600000b9c7e0_0 .var "ext_stride_cfg", 11 0;
v0x600000b9c870_0 .net "int_addr", 19 0, L_0x6000008b1c20;  1 drivers
v0x600000b9c900_0 .var "int_base", 19 0;
v0x600000b9c990_0 .var "int_ptr", 19 0;
v0x600000b9ca20_0 .net "int_stride", 11 0, L_0x6000008b1ea0;  1 drivers
v0x600000b9cab0_0 .var "int_stride_cfg", 11 0;
v0x600000b9cb40_0 .var "op_type", 7 0;
v0x600000b9cbd0_0 .var "row_count", 11 0;
v0x600000b9cc60_0 .var "rows_cfg", 11 0;
v0x600000b9ccf0_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b9cd80_0 .net "sram_addr", 19 0, v0x600000b9ce10_0;  alias, 1 drivers
v0x600000b9ce10_0 .var "sram_addr_reg", 19 0;
v0x600000b9cea0_0 .net "sram_rdata", 255 0, L_0x6000012a5d50;  alias, 1 drivers
v0x600000b9cf30_0 .net "sram_re", 0 0, L_0x6000012a5730;  alias, 1 drivers
v0x600000b9cfc0_0 .var "sram_re_reg", 0 0;
v0x600000b9d050_0 .net "sram_ready", 0 0, L_0x6000008b2da0;  alias, 1 drivers
v0x600000b9d0e0_0 .net "sram_wdata", 255 0, L_0x6000012a5650;  alias, 1 drivers
v0x600000b9d170_0 .var "sram_wdata_reg", 255 0;
v0x600000b9d200_0 .net "sram_we", 0 0, L_0x6000012a56c0;  alias, 1 drivers
v0x600000b9d290_0 .var "sram_we_reg", 0 0;
v0x600000b9d320_0 .var "state", 3 0;
v0x600000b9d3b0_0 .net "subop", 7 0, L_0x6000008b1ae0;  1 drivers
E_0x600002ce7d80/0 .event negedge, v0x600000b9ccf0_0;
E_0x600002ce7d80/1 .event posedge, v0x600000b9c090_0;
E_0x600002ce7d80 .event/or E_0x600002ce7d80/0, E_0x600002ce7d80/1;
L_0x6000008b1ae0 .part v0x600000b9e910_0, 112, 8;
L_0x6000008b1b80 .part v0x600000b9e910_0, 72, 40;
L_0x6000008b1c20 .part v0x600000b9e910_0, 52, 20;
L_0x6000008b1cc0 .part v0x600000b9e910_0, 40, 12;
L_0x6000008b1d60 .part v0x600000b9e910_0, 28, 12;
L_0x6000008b1e00 .part v0x600000b9e910_0, 16, 12;
L_0x6000008b1ea0 .part v0x600000b9e910_0, 4, 12;
L_0x6000008b1f40 .cmp/eq 4, v0x600000b9d320_0, L_0x15009a920;
S_0x14b6a7250 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x14b6a8810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14b80f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x14b80f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x14b80f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x14b80f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x14b80f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x14b80f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x14b80f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x14b80f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x14b80f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x14b80f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x14b80f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x14b80f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x14b80f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x14b80f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x14b80f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x14b80f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x14b80f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x14b80f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x14b80f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x14b80f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x14b80f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x14b80f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x14b80f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x14b80f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x14b80fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x14b80fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x14b80fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000012aa990 .functor AND 1, L_0x6000008b8b40, L_0x6000008b8c80, C4<1>, C4<1>;
L_0x6000012aa610 .functor AND 1, L_0x6000012aa990, L_0x6000008b8820, C4<1>, C4<1>;
L_0x6000012aa680 .functor BUFZ 20, v0x600000b9ef40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000012aa6f0 .functor BUFZ 1, v0x600000b9f0f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a9ea0 .functor BUFZ 1, v0x600000b9f840_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a9ce0 .functor BUFZ 1, v0x600000b98480_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a9c00 .functor BUFZ 1, v0x600000b9eb50_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a9ab0 .functor AND 1, L_0x6000008b92c0, L_0x6000008b9360, C4<1>, C4<1>;
L_0x6000012a9b20 .functor AND 1, L_0x6000012a9ab0, L_0x6000008b9400, C4<1>, C4<1>;
L_0x6000012a99d0 .functor BUFZ 1, v0x600000b9ec70_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a98f0 .functor BUFZ 1, v0x600000b9ed90_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a9960 .functor BUFZ 1, v0x600000b98090_0, C4<0>, C4<0>, C4<0>;
L_0x150098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b9d4d0_0 .net *"_ivl_11", 23 0, L_0x150098010;  1 drivers
L_0x150098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b9d560_0 .net/2u *"_ivl_12", 31 0, L_0x150098058;  1 drivers
v0x600000b9d5f0_0 .net *"_ivl_14", 0 0, L_0x6000008b8b40;  1 drivers
v0x600000b9d680_0 .net *"_ivl_16", 31 0, L_0x6000008b8be0;  1 drivers
L_0x1500980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b9d710_0 .net *"_ivl_19", 23 0, L_0x1500980a0;  1 drivers
L_0x1500980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b9d7a0_0 .net/2u *"_ivl_20", 31 0, L_0x1500980e8;  1 drivers
v0x600000b9d830_0 .net *"_ivl_22", 0 0, L_0x6000008b8c80;  1 drivers
v0x600000b9d8c0_0 .net *"_ivl_25", 0 0, L_0x6000012aa990;  1 drivers
v0x600000b9d950_0 .net *"_ivl_26", 31 0, L_0x6000008b8d20;  1 drivers
L_0x150098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b9d9e0_0 .net *"_ivl_29", 23 0, L_0x150098130;  1 drivers
L_0x150098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b9da70_0 .net/2u *"_ivl_30", 31 0, L_0x150098178;  1 drivers
v0x600000b9db00_0 .net *"_ivl_32", 0 0, L_0x6000008b8820;  1 drivers
v0x600000b9db90_0 .net *"_ivl_36", 31 0, L_0x6000008b8640;  1 drivers
L_0x1500981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b9dc20_0 .net *"_ivl_39", 23 0, L_0x1500981c0;  1 drivers
L_0x150098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b9dcb0_0 .net/2u *"_ivl_40", 31 0, L_0x150098208;  1 drivers
v0x600000b9dd40_0 .net *"_ivl_44", 31 0, L_0x6000008b8500;  1 drivers
L_0x150098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b9ddd0_0 .net *"_ivl_47", 23 0, L_0x150098250;  1 drivers
L_0x150098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b9de60_0 .net/2u *"_ivl_48", 31 0, L_0x150098298;  1 drivers
v0x600000b9def0_0 .net *"_ivl_52", 31 0, L_0x6000008b9180;  1 drivers
L_0x1500982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b9df80_0 .net *"_ivl_55", 23 0, L_0x1500982e0;  1 drivers
L_0x150098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b9e010_0 .net/2u *"_ivl_56", 31 0, L_0x150098328;  1 drivers
L_0x150098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000b9e0a0_0 .net/2u *"_ivl_76", 3 0, L_0x150098370;  1 drivers
v0x600000b9e130_0 .net *"_ivl_78", 0 0, L_0x6000008b92c0;  1 drivers
v0x600000b9e1c0_0 .net *"_ivl_8", 31 0, L_0x6000008b8aa0;  1 drivers
L_0x1500983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600000b9e250_0 .net/2u *"_ivl_80", 3 0, L_0x1500983b8;  1 drivers
v0x600000b9e2e0_0 .net *"_ivl_82", 0 0, L_0x6000008b9360;  1 drivers
v0x600000b9e370_0 .net *"_ivl_85", 0 0, L_0x6000012a9ab0;  1 drivers
L_0x150098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600000b9e400_0 .net/2u *"_ivl_86", 3 0, L_0x150098400;  1 drivers
v0x600000b9e490_0 .net *"_ivl_88", 0 0, L_0x6000008b9400;  1 drivers
v0x600000b9e520_0 .net "all_done", 0 0, L_0x6000012aa610;  1 drivers
v0x600000b9e5b0_0 .net "busy", 0 0, L_0x6000012a9b20;  alias, 1 drivers
v0x600000b9e640_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b9e6d0_0 .var "decoded_opcode", 7 0;
v0x600000b9e760_0 .var "decoded_subop", 7 0;
v0x600000b9e7f0_0 .net "dma_clear", 0 0, L_0x6000008b9220;  1 drivers
v0x600000b9e880_0 .net "dma_cmd", 127 0, v0x600000b9e910_0;  alias, 1 drivers
v0x600000b9e910_0 .var "dma_cmd_reg", 127 0;
v0x600000b9e9a0_0 .net "dma_done", 0 0, L_0x6000012a5570;  alias, 1 drivers
v0x600000b9ea30_0 .net "dma_ready", 0 0, L_0x6000008b1f40;  alias, 1 drivers
v0x600000b9eac0_0 .net "dma_valid", 0 0, L_0x6000012a9c00;  alias, 1 drivers
v0x600000b9eb50_0 .var "dma_valid_reg", 0 0;
v0x600000b9ebe0_0 .net "done", 0 0, L_0x6000012a99d0;  alias, 1 drivers
v0x600000b9ec70_0 .var "done_reg", 0 0;
v0x600000b9ed00_0 .net "error", 0 0, L_0x6000012a98f0;  alias, 1 drivers
v0x600000b9ed90_0 .var "error_reg", 0 0;
v0x600000b9ee20_0 .net "global_sync_in", 0 0, v0x600000bfb840_0;  alias, 1 drivers
v0x600000b9eeb0_0 .net "imem_addr", 19 0, L_0x6000012aa680;  alias, 1 drivers
v0x600000b9ef40_0 .var "imem_addr_reg", 19 0;
v0x600000b9efd0_0 .net "imem_data", 127 0, v0x600000bf8360_0;  alias, 1 drivers
v0x600000b9f060_0 .net "imem_re", 0 0, L_0x6000012aa6f0;  alias, 1 drivers
v0x600000b9f0f0_0 .var "imem_re_reg", 0 0;
v0x600000b9f180_0 .net "imem_valid", 0 0, L_0x6000012aa8b0;  alias, 1 drivers
v0x600000b9f210_0 .var "instr_reg", 127 0;
v0x600000b9f2a0_0 .net "loop_count", 15 0, L_0x6000008b8960;  1 drivers
v0x600000b9f330 .array "loop_counter", 3 0, 15 0;
v0x600000b9f3c0_0 .var "loop_sp", 1 0;
v0x600000b9f450 .array "loop_start_addr", 3 0, 19 0;
v0x600000b9f4e0_0 .net "mxu_clear", 0 0, L_0x6000008b85a0;  1 drivers
v0x600000b9f570_0 .net "mxu_cmd", 127 0, v0x600000b9f600_0;  alias, 1 drivers
v0x600000b9f600_0 .var "mxu_cmd_reg", 127 0;
v0x600000b9f690_0 .net "mxu_done", 0 0, L_0x6000012a51f0;  alias, 1 drivers
v0x600000b9f720_0 .net "mxu_ready", 0 0, L_0x6000012a5180;  alias, 1 drivers
v0x600000b9f7b0_0 .net "mxu_valid", 0 0, L_0x6000012a9ea0;  alias, 1 drivers
v0x600000b9f840_0 .var "mxu_valid_reg", 0 0;
v0x600000b9f8d0_0 .net "opcode", 7 0, L_0x6000008b8f00;  1 drivers
v0x600000b9f960_0 .var "pc", 19 0;
v0x600000b9f9f0_0 .var "pending_dma", 7 0;
v0x600000b9fa80_0 .var "pending_mxu", 7 0;
v0x600000b9fb10_0 .var "pending_vpu", 7 0;
v0x600000b9fba0_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b9fc30_0 .net "start", 0 0, v0x600000bf43f0_0;  alias, 1 drivers
v0x600000b9fcc0_0 .net "start_pc", 19 0, v0x600000bf4480_0;  alias, 1 drivers
v0x600000b9fd50_0 .var "state", 3 0;
v0x600000b9fde0_0 .net "subop", 7 0, L_0x6000008b9040;  1 drivers
v0x600000b9fe70_0 .net "sync_grant", 0 0, v0x600000bf4120_0;  alias, 1 drivers
v0x600000b9ff00_0 .net "sync_mask", 7 0, L_0x6000008b8a00;  1 drivers
v0x600000b98000_0 .net "sync_request", 0 0, L_0x6000012a9960;  alias, 1 drivers
v0x600000b98090_0 .var "sync_request_reg", 0 0;
v0x600000b98120_0 .net "vpu_clear", 0 0, L_0x6000008b90e0;  1 drivers
v0x600000b981b0_0 .net "vpu_cmd", 127 0, v0x600000b98240_0;  alias, 1 drivers
v0x600000b98240_0 .var "vpu_cmd_reg", 127 0;
v0x600000b982d0_0 .net "vpu_done", 0 0, L_0x6000012a5340;  alias, 1 drivers
v0x600000b98360_0 .net "vpu_ready", 0 0, L_0x6000008b1a40;  alias, 1 drivers
v0x600000b983f0_0 .net "vpu_valid", 0 0, L_0x6000012a9ce0;  alias, 1 drivers
v0x600000b98480_0 .var "vpu_valid_reg", 0 0;
L_0x6000008b8f00 .part v0x600000bf8360_0, 120, 8;
L_0x6000008b9040 .part v0x600000bf8360_0, 112, 8;
L_0x6000008b8960 .part v0x600000bf8360_0, 32, 16;
L_0x6000008b8a00 .part v0x600000bf8360_0, 104, 8;
L_0x6000008b8aa0 .concat [ 8 24 0 0], v0x600000b9fa80_0, L_0x150098010;
L_0x6000008b8b40 .cmp/eq 32, L_0x6000008b8aa0, L_0x150098058;
L_0x6000008b8be0 .concat [ 8 24 0 0], v0x600000b9fb10_0, L_0x1500980a0;
L_0x6000008b8c80 .cmp/eq 32, L_0x6000008b8be0, L_0x1500980e8;
L_0x6000008b8d20 .concat [ 8 24 0 0], v0x600000b9f9f0_0, L_0x150098130;
L_0x6000008b8820 .cmp/eq 32, L_0x6000008b8d20, L_0x150098178;
L_0x6000008b8640 .concat [ 8 24 0 0], v0x600000b9fa80_0, L_0x1500981c0;
L_0x6000008b85a0 .cmp/eq 32, L_0x6000008b8640, L_0x150098208;
L_0x6000008b8500 .concat [ 8 24 0 0], v0x600000b9fb10_0, L_0x150098250;
L_0x6000008b90e0 .cmp/eq 32, L_0x6000008b8500, L_0x150098298;
L_0x6000008b9180 .concat [ 8 24 0 0], v0x600000b9f9f0_0, L_0x1500982e0;
L_0x6000008b9220 .cmp/eq 32, L_0x6000008b9180, L_0x150098328;
L_0x6000008b92c0 .cmp/ne 4, v0x600000b9fd50_0, L_0x150098370;
L_0x6000008b9360 .cmp/ne 4, v0x600000b9fd50_0, L_0x1500983b8;
L_0x6000008b9400 .cmp/ne 4, v0x600000b9fd50_0, L_0x150098400;
S_0x14b6a9870 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x14b6a7250;
 .timescale 0 0;
v0x600000b9d440_0 .var/i "i", 31 0;
S_0x14b6a9c10 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x14b6a8810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14b66b180 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x14b66b1c0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x14b66b200 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x14b66b240 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x14b66b280 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x14b66b2c0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x14b66b300 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x14b66b340 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000012a4d20 .functor OR 1, L_0x6000008b6d00, L_0x6000008b6da0, C4<0>, C4<0>;
L_0x6000012a4d90 .functor AND 1, L_0x6000008b6e40, v0x600000bf9680_0, C4<1>, C4<1>;
L_0x6000012a4e00 .functor AND 1, L_0x6000012a4d90, L_0x6000008b6ee0, C4<1>, C4<1>;
L_0x6000012a4e70 .functor OR 1, L_0x6000012a4d20, L_0x6000012a4e00, C4<0>, C4<0>;
L_0x6000012a4ee0 .functor BUFZ 1, L_0x6000012a4e70, C4<0>, C4<0>, C4<0>;
L_0x6000012a4f50 .functor AND 1, L_0x6000008b6f80, L_0x6000008b7020, C4<1>, C4<1>;
L_0x6000012a4fc0 .functor AND 1, L_0x6000008b7200, L_0x6000008b72a0, C4<1>, C4<1>;
L_0x6000012a5030 .functor AND 1, L_0x6000012a4fc0, L_0x6000008b7480, C4<1>, C4<1>;
v0x600000b86d00_0 .net *"_ivl_101", 0 0, L_0x6000008b7480;  1 drivers
L_0x15009a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b86d90_0 .net/2u *"_ivl_37", 2 0, L_0x15009a188;  1 drivers
v0x600000b86e20_0 .net *"_ivl_39", 0 0, L_0x6000008b6d00;  1 drivers
L_0x15009a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000b86eb0_0 .net/2u *"_ivl_41", 2 0, L_0x15009a1d0;  1 drivers
v0x600000b86f40_0 .net *"_ivl_43", 0 0, L_0x6000008b6da0;  1 drivers
v0x600000b86fd0_0 .net *"_ivl_46", 0 0, L_0x6000012a4d20;  1 drivers
L_0x15009a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b87060_0 .net/2u *"_ivl_47", 2 0, L_0x15009a218;  1 drivers
v0x600000b870f0_0 .net *"_ivl_49", 0 0, L_0x6000008b6e40;  1 drivers
v0x600000b87180_0 .net *"_ivl_52", 0 0, L_0x6000012a4d90;  1 drivers
v0x600000b87210_0 .net *"_ivl_54", 0 0, L_0x6000008b6ee0;  1 drivers
v0x600000b872a0_0 .net *"_ivl_56", 0 0, L_0x6000012a4e00;  1 drivers
L_0x15009a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b87330_0 .net/2u *"_ivl_61", 2 0, L_0x15009a260;  1 drivers
v0x600000b873c0_0 .net *"_ivl_63", 0 0, L_0x6000008b6f80;  1 drivers
L_0x15009a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600000b87450_0 .net/2u *"_ivl_65", 2 0, L_0x15009a2a8;  1 drivers
v0x600000b874e0_0 .net *"_ivl_67", 0 0, L_0x6000008b7020;  1 drivers
L_0x15009a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600000b87570_0 .net/2u *"_ivl_71", 2 0, L_0x15009a2f0;  1 drivers
L_0x15009a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b87600_0 .net/2u *"_ivl_75", 2 0, L_0x15009a338;  1 drivers
L_0x15009a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000b87690_0 .net/2u *"_ivl_81", 2 0, L_0x15009a3c8;  1 drivers
v0x600000b87720_0 .net *"_ivl_83", 0 0, L_0x6000008b7200;  1 drivers
v0x600000b877b0_0 .net *"_ivl_85", 0 0, L_0x6000008b72a0;  1 drivers
v0x600000b87840_0 .net *"_ivl_88", 0 0, L_0x6000012a4fc0;  1 drivers
v0x600000b878d0_0 .net *"_ivl_89", 31 0, L_0x6000008b7340;  1 drivers
L_0x15009a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b87960_0 .net *"_ivl_92", 15 0, L_0x15009a410;  1 drivers
L_0x15009aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000b879f0_0 .net *"_ivl_93", 31 0, L_0x15009aa88;  1 drivers
L_0x15009a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000b87a80_0 .net/2u *"_ivl_97", 31 0, L_0x15009a458;  1 drivers
v0x600000b87b10_0 .net *"_ivl_99", 31 0, L_0x6000008b73e0;  1 drivers
v0x600000b87ba0_0 .net "act_data", 31 0, v0x600000bff060_0;  1 drivers
v0x600000b87c30 .array "act_h", 19 0;
v0x600000b87c30_0 .net v0x600000b87c30 0, 7 0, L_0x6000012a97a0; 1 drivers
v0x600000b87c30_1 .net v0x600000b87c30 1, 7 0, v0x600000b995f0_0; 1 drivers
v0x600000b87c30_2 .net v0x600000b87c30 2, 7 0, v0x600000b9ab50_0; 1 drivers
v0x600000b87c30_3 .net v0x600000b87c30 3, 7 0, v0x600000b94120_0; 1 drivers
v0x600000b87c30_4 .net v0x600000b87c30 4, 7 0, v0x600000b95680_0; 1 drivers
v0x600000b87c30_5 .net v0x600000b87c30 5, 7 0, L_0x6000012a9650; 1 drivers
v0x600000b87c30_6 .net v0x600000b87c30 6, 7 0, v0x600000b96be0_0; 1 drivers
v0x600000b87c30_7 .net v0x600000b87c30 7, 7 0, v0x600000b901b0_0; 1 drivers
v0x600000b87c30_8 .net v0x600000b87c30 8, 7 0, v0x600000b91710_0; 1 drivers
v0x600000b87c30_9 .net v0x600000b87c30 9, 7 0, v0x600000b92c70_0; 1 drivers
v0x600000b87c30_10 .net v0x600000b87c30 10, 7 0, L_0x6000012a96c0; 1 drivers
v0x600000b87c30_11 .net v0x600000b87c30 11, 7 0, v0x600000b8c240_0; 1 drivers
v0x600000b87c30_12 .net v0x600000b87c30 12, 7 0, v0x600000b8d7a0_0; 1 drivers
v0x600000b87c30_13 .net v0x600000b87c30 13, 7 0, v0x600000b8ed00_0; 1 drivers
v0x600000b87c30_14 .net v0x600000b87c30 14, 7 0, v0x600000b882d0_0; 1 drivers
v0x600000b87c30_15 .net v0x600000b87c30 15, 7 0, L_0x6000012a9570; 1 drivers
v0x600000b87c30_16 .net v0x600000b87c30 16, 7 0, v0x600000b89830_0; 1 drivers
v0x600000b87c30_17 .net v0x600000b87c30 17, 7 0, v0x600000b8ad90_0; 1 drivers
v0x600000b87c30_18 .net v0x600000b87c30 18, 7 0, v0x600000b84360_0; 1 drivers
v0x600000b87c30_19 .net v0x600000b87c30 19, 7 0, v0x600000b858c0_0; 1 drivers
v0x600000b87cc0_0 .net "act_ready", 0 0, L_0x6000008b7160;  1 drivers
v0x600000b87d50_0 .net "act_valid", 0 0, v0x600000bff180_0;  1 drivers
v0x600000b87de0_0 .net "busy", 0 0, L_0x6000012a4f50;  alias, 1 drivers
v0x600000b87e70_0 .net "cfg_k_tiles", 15 0, L_0x6000008b9900;  alias, 1 drivers
L_0x15009a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000b87f00_0 .net "clear_acc", 0 0, L_0x15009a4a0;  1 drivers
v0x600000b80000_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b80090_0 .var "cycle_count", 15 0;
v0x600000b80120_0 .var "cycle_count_next", 15 0;
v0x600000b98510_5 .array/port v0x600000b98510, 5;
v0x600000b801b0 .array "deskew_output", 3 0;
v0x600000b801b0_0 .net v0x600000b801b0 0, 31 0, v0x600000b98510_5; 1 drivers
v0x600000b98630_3 .array/port v0x600000b98630, 3;
v0x600000b801b0_1 .net v0x600000b801b0 1, 31 0, v0x600000b98630_3; 1 drivers
v0x600000b98750_1 .array/port v0x600000b98750, 1;
v0x600000b801b0_2 .net v0x600000b801b0 2, 31 0, v0x600000b98750_1; 1 drivers
v0x600000b801b0_3 .net v0x600000b801b0 3, 31 0, L_0x6000012a4af0; 1 drivers
v0x600000b80240_0 .net "done", 0 0, L_0x6000008b70c0;  alias, 1 drivers
L_0x15009a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000b802d0_0 .net "drain_delay", 15 0, L_0x15009a380;  1 drivers
v0x600000b80360_0 .net "pe_enable", 0 0, L_0x6000012a4e70;  1 drivers
v0x600000b803f0 .array "psum_bottom", 3 0;
v0x600000b803f0_0 .net v0x600000b803f0 0, 31 0, L_0x6000012a47e0; 1 drivers
v0x600000b803f0_1 .net v0x600000b803f0 1, 31 0, L_0x6000012a48c0; 1 drivers
v0x600000b803f0_2 .net v0x600000b803f0 2, 31 0, L_0x6000012a49a0; 1 drivers
v0x600000b803f0_3 .net v0x600000b803f0 3, 31 0, L_0x6000012a4a80; 1 drivers
L_0x150098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b80480 .array "psum_v", 19 0;
v0x600000b80480_0 .net v0x600000b80480 0, 31 0, L_0x150098568; 1 drivers
L_0x1500985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b80480_1 .net v0x600000b80480 1, 31 0, L_0x1500985b0; 1 drivers
L_0x1500985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b80480_2 .net v0x600000b80480 2, 31 0, L_0x1500985f8; 1 drivers
L_0x150098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b80480_3 .net v0x600000b80480 3, 31 0, L_0x150098640; 1 drivers
v0x600000b80480_4 .net v0x600000b80480 4, 31 0, v0x600000b99b00_0; 1 drivers
v0x600000b80480_5 .net v0x600000b80480 5, 31 0, v0x600000b9b060_0; 1 drivers
v0x600000b80480_6 .net v0x600000b80480 6, 31 0, v0x600000b94630_0; 1 drivers
v0x600000b80480_7 .net v0x600000b80480 7, 31 0, v0x600000b95b90_0; 1 drivers
v0x600000b80480_8 .net v0x600000b80480 8, 31 0, v0x600000b970f0_0; 1 drivers
v0x600000b80480_9 .net v0x600000b80480 9, 31 0, v0x600000b906c0_0; 1 drivers
v0x600000b80480_10 .net v0x600000b80480 10, 31 0, v0x600000b91c20_0; 1 drivers
v0x600000b80480_11 .net v0x600000b80480 11, 31 0, v0x600000b93180_0; 1 drivers
v0x600000b80480_12 .net v0x600000b80480 12, 31 0, v0x600000b8c750_0; 1 drivers
v0x600000b80480_13 .net v0x600000b80480 13, 31 0, v0x600000b8dcb0_0; 1 drivers
v0x600000b80480_14 .net v0x600000b80480 14, 31 0, v0x600000b8f210_0; 1 drivers
v0x600000b80480_15 .net v0x600000b80480 15, 31 0, v0x600000b887e0_0; 1 drivers
v0x600000b80480_16 .net v0x600000b80480 16, 31 0, v0x600000b89d40_0; 1 drivers
v0x600000b80480_17 .net v0x600000b80480 17, 31 0, v0x600000b8b2a0_0; 1 drivers
v0x600000b80480_18 .net v0x600000b80480 18, 31 0, v0x600000b84870_0; 1 drivers
v0x600000b80480_19 .net v0x600000b80480 19, 31 0, v0x600000b85dd0_0; 1 drivers
v0x600000b80510_0 .net "result_data", 127 0, L_0x6000008b6c60;  alias, 1 drivers
L_0x15009a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000b805a0_0 .net "result_ready", 0 0, L_0x15009a4e8;  1 drivers
v0x600000b80630_0 .net "result_valid", 0 0, L_0x6000012a5030;  alias, 1 drivers
v0x600000b806c0_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b80750_0 .net "skew_enable", 0 0, L_0x6000012a4ee0;  1 drivers
v0x600000b807e0 .array "skew_input", 3 0;
v0x600000b807e0_0 .net v0x600000b807e0 0, 7 0, L_0x6000008b9a40; 1 drivers
v0x600000b807e0_1 .net v0x600000b807e0 1, 7 0, L_0x6000008b9b80; 1 drivers
v0x600000b807e0_2 .net v0x600000b807e0 2, 7 0, L_0x6000008b9cc0; 1 drivers
v0x600000b807e0_3 .net v0x600000b807e0 3, 7 0, L_0x6000008b9e00; 1 drivers
v0x600000b80870 .array "skew_output", 3 0;
v0x600000b80870_0 .net v0x600000b80870 0, 7 0, v0x600000b98870_0; 1 drivers
v0x600000b80870_1 .net v0x600000b80870 1, 7 0, v0x600000b98b40_0; 1 drivers
v0x600000b80870_2 .net v0x600000b80870 2, 7 0, v0x600000b98e10_0; 1 drivers
v0x600000b80870_3 .net v0x600000b80870 3, 7 0, v0x600000b990e0_0; 1 drivers
v0x600000b80900_0 .net "start", 0 0, v0x600000bf9680_0;  1 drivers
v0x600000b80990_0 .var "state", 2 0;
v0x600000b80a20_0 .var "state_next", 2 0;
v0x600000b80ab0_0 .net "weight_load_col", 1 0, v0x600000bfab50_0;  1 drivers
v0x600000b80b40_0 .net "weight_load_data", 31 0, L_0x6000008b7520;  1 drivers
v0x600000b80bd0_0 .net "weight_load_en", 0 0, v0x600000bfabe0_0;  1 drivers
E_0x600002ce0580/0 .event anyedge, v0x600000b80990_0, v0x600000b80090_0, v0x600000b80900_0, v0x600000b80bd0_0;
E_0x600002ce0580/1 .event anyedge, v0x600000b87e70_0, v0x600000b802d0_0;
E_0x600002ce0580 .event/or E_0x600002ce0580/0, E_0x600002ce0580/1;
L_0x6000008b99a0 .part v0x600000bff060_0, 0, 8;
L_0x150098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000008b9a40 .functor MUXZ 8, L_0x150098448, L_0x6000008b99a0, v0x600000bff180_0, C4<>;
L_0x6000008b9ae0 .part v0x600000bff060_0, 8, 8;
L_0x150098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000008b9b80 .functor MUXZ 8, L_0x150098490, L_0x6000008b9ae0, v0x600000bff180_0, C4<>;
L_0x6000008b9c20 .part v0x600000bff060_0, 16, 8;
L_0x1500984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000008b9cc0 .functor MUXZ 8, L_0x1500984d8, L_0x6000008b9c20, v0x600000bff180_0, C4<>;
L_0x6000008b9d60 .part v0x600000bff060_0, 24, 8;
L_0x150098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000008b9e00 .functor MUXZ 8, L_0x150098520, L_0x6000008b9d60, v0x600000bff180_0, C4<>;
L_0x6000008b9fe0 .part L_0x6000008b7520, 0, 8;
L_0x6000008ba800 .part L_0x6000008b7520, 0, 8;
L_0x6000008bb020 .part L_0x6000008b7520, 0, 8;
L_0x6000008bb840 .part L_0x6000008b7520, 0, 8;
L_0x6000008bfa20 .part L_0x6000008b7520, 8, 8;
L_0x6000008bf3e0 .part L_0x6000008b7520, 8, 8;
L_0x6000008bec60 .part L_0x6000008b7520, 8, 8;
L_0x6000008bdd60 .part L_0x6000008b7520, 8, 8;
L_0x6000008bd680 .part L_0x6000008b7520, 16, 8;
L_0x6000008bcd20 .part L_0x6000008b7520, 16, 8;
L_0x6000008be300 .part L_0x6000008b7520, 16, 8;
L_0x6000008b4500 .part L_0x6000008b7520, 16, 8;
L_0x6000008b4d20 .part L_0x6000008b7520, 24, 8;
L_0x6000008b5540 .part L_0x6000008b7520, 24, 8;
L_0x6000008b5d60 .part L_0x6000008b7520, 24, 8;
L_0x6000008b6580 .part L_0x6000008b7520, 24, 8;
L_0x6000008b6c60 .concat8 [ 32 32 32 32], L_0x6000012a4b60, L_0x6000012a4bd0, L_0x6000012a4c40, L_0x6000012a4cb0;
L_0x6000008b6d00 .cmp/eq 3, v0x600000b80990_0, L_0x15009a188;
L_0x6000008b6da0 .cmp/eq 3, v0x600000b80990_0, L_0x15009a1d0;
L_0x6000008b6e40 .cmp/eq 3, v0x600000b80990_0, L_0x15009a218;
L_0x6000008b6ee0 .reduce/nor v0x600000bfabe0_0;
L_0x6000008b6f80 .cmp/ne 3, v0x600000b80990_0, L_0x15009a260;
L_0x6000008b7020 .cmp/ne 3, v0x600000b80990_0, L_0x15009a2a8;
L_0x6000008b70c0 .cmp/eq 3, v0x600000b80990_0, L_0x15009a2f0;
L_0x6000008b7160 .cmp/eq 3, v0x600000b80990_0, L_0x15009a338;
L_0x6000008b7200 .cmp/eq 3, v0x600000b80990_0, L_0x15009a3c8;
L_0x6000008b72a0 .cmp/ge 16, v0x600000b80090_0, L_0x15009a380;
L_0x6000008b7340 .concat [ 16 16 0 0], v0x600000b80090_0, L_0x15009a410;
L_0x6000008b73e0 .arith/sum 32, L_0x15009aa88, L_0x15009a458;
L_0x6000008b7480 .cmp/gt 32, L_0x6000008b73e0, L_0x6000008b7340;
S_0x14b694fe0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x6000017a7480 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000017a74c0 .param/l "col" 1 7 248, +C4<00>;
L_0x6000012a47e0 .functor BUFZ 32, v0x600000b89d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14b66ad40 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14b694fe0;
 .timescale 0 0;
v0x600000b98510 .array "delay_stages", 5 0, 31 0;
v0x600000b985a0_0 .var/i "i", 31 0;
S_0x14b66a900 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x6000017a7400 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000017a7440 .param/l "col" 1 7 248, +C4<01>;
L_0x6000012a48c0 .functor BUFZ 32, v0x600000b8b2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14b690790 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14b66a900;
 .timescale 0 0;
v0x600000b98630 .array "delay_stages", 3 0, 31 0;
v0x600000b986c0_0 .var/i "i", 31 0;
S_0x14b68e140 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x6000017a7500 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000017a7540 .param/l "col" 1 7 248, +C4<010>;
L_0x6000012a49a0 .functor BUFZ 32, v0x600000b84870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14b68baf0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14b68e140;
 .timescale 0 0;
v0x600000b98750 .array "delay_stages", 1 0, 31 0;
v0x600000b987e0_0 .var/i "i", 31 0;
S_0x14b6894a0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x6000017a7580 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000017a75c0 .param/l "col" 1 7 248, +C4<011>;
L_0x6000012a4a80 .functor BUFZ 32, v0x600000b85dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14b686e50 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x14b6894a0;
 .timescale 0 0;
L_0x6000012a4af0 .functor BUFZ 32, L_0x6000012a4a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14b684800 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce0800 .param/l "row" 1 7 142, +C4<00>;
v0x600000b98900_0 .net *"_ivl_1", 7 0, L_0x6000008b99a0;  1 drivers
v0x600000b98990_0 .net/2u *"_ivl_2", 7 0, L_0x150098448;  1 drivers
S_0x14b6821b0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x14b684800;
 .timescale 0 0;
v0x600000b98870_0 .var "out_reg", 7 0;
S_0x14b67fb60 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce0880 .param/l "row" 1 7 142, +C4<01>;
v0x600000b98bd0_0 .net *"_ivl_1", 7 0, L_0x6000008b9ae0;  1 drivers
v0x600000b98c60_0 .net/2u *"_ivl_2", 7 0, L_0x150098490;  1 drivers
S_0x14b67d510 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14b67fb60;
 .timescale 0 0;
v0x600000b98a20 .array "delay_stages", 0 0, 7 0;
v0x600000b98ab0_0 .var/i "i", 31 0;
v0x600000b98b40_0 .var "out_reg", 7 0;
S_0x14b67aec0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce0900 .param/l "row" 1 7 142, +C4<010>;
v0x600000b98ea0_0 .net *"_ivl_1", 7 0, L_0x6000008b9c20;  1 drivers
v0x600000b98f30_0 .net/2u *"_ivl_2", 7 0, L_0x1500984d8;  1 drivers
S_0x14b678870 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14b67aec0;
 .timescale 0 0;
v0x600000b98cf0 .array "delay_stages", 1 0, 7 0;
v0x600000b98d80_0 .var/i "i", 31 0;
v0x600000b98e10_0 .var "out_reg", 7 0;
S_0x14b676220 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce0980 .param/l "row" 1 7 142, +C4<011>;
v0x600000b99170_0 .net *"_ivl_1", 7 0, L_0x6000008b9d60;  1 drivers
v0x600000b99200_0 .net/2u *"_ivl_2", 7 0, L_0x150098520;  1 drivers
S_0x14b673bd0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14b676220;
 .timescale 0 0;
v0x600000b98fc0 .array "delay_stages", 2 0, 7 0;
v0x600000b99050_0 .var/i "i", 31 0;
v0x600000b990e0_0 .var "out_reg", 7 0;
S_0x14b671580 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce07c0 .param/l "row" 1 7 213, +C4<00>;
S_0x14b66ef30 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14b671580;
 .timescale 0 0;
P_0x600002ce0a40 .param/l "col" 1 7 214, +C4<00>;
L_0x6000012a95e0 .functor AND 1, v0x600000bfabe0_0, L_0x6000008b9f40, C4<1>, C4<1>;
L_0x6000012a9490 .functor AND 1, L_0x6000008ba120, v0x600000bf9680_0, C4<1>, C4<1>;
L_0x6000012a9500 .functor OR 1, L_0x6000008ba080, L_0x6000012a9490, C4<0>, C4<0>;
L_0x6000012a93b0 .functor AND 1, L_0x15009a4a0, L_0x6000012a9500, C4<1>, C4<1>;
L_0x6000012a9420 .functor AND 1, L_0x6000012a93b0, L_0x6000008ba260, C4<1>, C4<1>;
v0x600000b99dd0_0 .net *"_ivl_0", 2 0, L_0x6000008b9ea0;  1 drivers
L_0x150098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b99e60_0 .net/2u *"_ivl_11", 2 0, L_0x150098718;  1 drivers
v0x600000b99ef0_0 .net *"_ivl_13", 0 0, L_0x6000008ba080;  1 drivers
L_0x150098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b99f80_0 .net/2u *"_ivl_15", 2 0, L_0x150098760;  1 drivers
v0x600000b9a010_0 .net *"_ivl_17", 0 0, L_0x6000008ba120;  1 drivers
v0x600000b9a0a0_0 .net *"_ivl_20", 0 0, L_0x6000012a9490;  1 drivers
v0x600000b9a130_0 .net *"_ivl_22", 0 0, L_0x6000012a9500;  1 drivers
v0x600000b9a1c0_0 .net *"_ivl_24", 0 0, L_0x6000012a93b0;  1 drivers
v0x600000b9a250_0 .net *"_ivl_25", 31 0, L_0x6000008ba1c0;  1 drivers
L_0x1500987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b9a2e0_0 .net *"_ivl_28", 15 0, L_0x1500987a8;  1 drivers
L_0x1500987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b9a370_0 .net/2u *"_ivl_29", 31 0, L_0x1500987f0;  1 drivers
L_0x150098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000b9a400_0 .net *"_ivl_3", 0 0, L_0x150098688;  1 drivers
v0x600000b9a490_0 .net *"_ivl_31", 0 0, L_0x6000008ba260;  1 drivers
L_0x1500986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b9a520_0 .net/2u *"_ivl_4", 2 0, L_0x1500986d0;  1 drivers
v0x600000b9a5b0_0 .net *"_ivl_6", 0 0, L_0x6000008b9f40;  1 drivers
v0x600000b9a640_0 .net "do_clear", 0 0, L_0x6000012a9420;  1 drivers
v0x600000b9a6d0_0 .net "load_weight", 0 0, L_0x6000012a95e0;  1 drivers
v0x600000b9a760_0 .net "weight_in", 7 0, L_0x6000008b9fe0;  1 drivers
L_0x6000008b9ea0 .concat [ 2 1 0 0], v0x600000bfab50_0, L_0x150098688;
L_0x6000008b9f40 .cmp/eq 3, L_0x6000008b9ea0, L_0x1500986d0;
L_0x6000008ba080 .cmp/eq 3, v0x600000b80990_0, L_0x150098718;
L_0x6000008ba120 .cmp/eq 3, v0x600000b80990_0, L_0x150098760;
L_0x6000008ba1c0 .concat [ 16 16 0 0], v0x600000b80090_0, L_0x1500987a8;
L_0x6000008ba260 .cmp/eq 32, L_0x6000008ba1c0, L_0x1500987f0;
S_0x14b66c8e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b66ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017a7780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017a77c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000b99290_0 .net *"_ivl_11", 0 0, L_0x6000008ba4e0;  1 drivers
v0x600000b99320_0 .net *"_ivl_12", 15 0, L_0x6000008ba580;  1 drivers
v0x600000b993b0_0 .net/s *"_ivl_4", 15 0, L_0x6000008ba300;  1 drivers
v0x600000b99440_0 .net/s *"_ivl_6", 15 0, L_0x6000008ba3a0;  1 drivers
v0x600000b994d0_0 .net/s "a_signed", 7 0, v0x600000b99680_0;  1 drivers
v0x600000b99560_0 .net "act_in", 7 0, L_0x6000012a97a0;  alias, 1 drivers
v0x600000b995f0_0 .var "act_out", 7 0;
v0x600000b99680_0 .var "act_reg", 7 0;
v0x600000b99710_0 .net "clear_acc", 0 0, L_0x6000012a9420;  alias, 1 drivers
v0x600000b997a0_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b99830_0 .net "enable", 0 0, L_0x6000012a4e70;  alias, 1 drivers
v0x600000b998c0_0 .net "load_weight", 0 0, L_0x6000012a95e0;  alias, 1 drivers
v0x600000b99950_0 .net/s "product", 15 0, L_0x6000008ba440;  1 drivers
v0x600000b999e0_0 .net/s "product_ext", 31 0, L_0x6000008ba620;  1 drivers
v0x600000b99a70_0 .net "psum_in", 31 0, L_0x150098568;  alias, 1 drivers
v0x600000b99b00_0 .var "psum_out", 31 0;
v0x600000b99b90_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b99c20_0 .net/s "w_signed", 7 0, v0x600000b99d40_0;  1 drivers
v0x600000b99cb0_0 .net "weight_in", 7 0, L_0x6000008b9fe0;  alias, 1 drivers
v0x600000b99d40_0 .var "weight_reg", 7 0;
L_0x6000008ba300 .extend/s 16, v0x600000b99680_0;
L_0x6000008ba3a0 .extend/s 16, v0x600000b99d40_0;
L_0x6000008ba440 .arith/mult 16, L_0x6000008ba300, L_0x6000008ba3a0;
L_0x6000008ba4e0 .part L_0x6000008ba440, 15, 1;
LS_0x6000008ba580_0_0 .concat [ 1 1 1 1], L_0x6000008ba4e0, L_0x6000008ba4e0, L_0x6000008ba4e0, L_0x6000008ba4e0;
LS_0x6000008ba580_0_4 .concat [ 1 1 1 1], L_0x6000008ba4e0, L_0x6000008ba4e0, L_0x6000008ba4e0, L_0x6000008ba4e0;
LS_0x6000008ba580_0_8 .concat [ 1 1 1 1], L_0x6000008ba4e0, L_0x6000008ba4e0, L_0x6000008ba4e0, L_0x6000008ba4e0;
LS_0x6000008ba580_0_12 .concat [ 1 1 1 1], L_0x6000008ba4e0, L_0x6000008ba4e0, L_0x6000008ba4e0, L_0x6000008ba4e0;
L_0x6000008ba580 .concat [ 4 4 4 4], LS_0x6000008ba580_0_0, LS_0x6000008ba580_0_4, LS_0x6000008ba580_0_8, LS_0x6000008ba580_0_12;
L_0x6000008ba620 .concat [ 16 16 0 0], L_0x6000008ba440, L_0x6000008ba580;
S_0x14b60baa0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14b671580;
 .timescale 0 0;
P_0x600002ce0bc0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000012a91f0 .functor AND 1, v0x600000bfabe0_0, L_0x6000008ba760, C4<1>, C4<1>;
L_0x6000012a9260 .functor AND 1, L_0x6000008ba940, v0x600000bf9680_0, C4<1>, C4<1>;
L_0x6000012a9110 .functor OR 1, L_0x6000008ba8a0, L_0x6000012a9260, C4<0>, C4<0>;
L_0x6000012a9180 .functor AND 1, L_0x15009a4a0, L_0x6000012a9110, C4<1>, C4<1>;
L_0x6000012a9030 .functor AND 1, L_0x6000012a9180, L_0x6000008baa80, C4<1>, C4<1>;
v0x600000b9b330_0 .net *"_ivl_0", 2 0, L_0x6000008ba6c0;  1 drivers
L_0x1500988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b9b3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1500988c8;  1 drivers
v0x600000b9b450_0 .net *"_ivl_13", 0 0, L_0x6000008ba8a0;  1 drivers
L_0x150098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b9b4e0_0 .net/2u *"_ivl_15", 2 0, L_0x150098910;  1 drivers
v0x600000b9b570_0 .net *"_ivl_17", 0 0, L_0x6000008ba940;  1 drivers
v0x600000b9b600_0 .net *"_ivl_20", 0 0, L_0x6000012a9260;  1 drivers
v0x600000b9b690_0 .net *"_ivl_22", 0 0, L_0x6000012a9110;  1 drivers
v0x600000b9b720_0 .net *"_ivl_24", 0 0, L_0x6000012a9180;  1 drivers
v0x600000b9b7b0_0 .net *"_ivl_25", 31 0, L_0x6000008ba9e0;  1 drivers
L_0x150098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b9b840_0 .net *"_ivl_28", 15 0, L_0x150098958;  1 drivers
L_0x1500989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b9b8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1500989a0;  1 drivers
L_0x150098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000b9b960_0 .net *"_ivl_3", 0 0, L_0x150098838;  1 drivers
v0x600000b9b9f0_0 .net *"_ivl_31", 0 0, L_0x6000008baa80;  1 drivers
L_0x150098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000b9ba80_0 .net/2u *"_ivl_4", 2 0, L_0x150098880;  1 drivers
v0x600000b9bb10_0 .net *"_ivl_6", 0 0, L_0x6000008ba760;  1 drivers
v0x600000b9bba0_0 .net "do_clear", 0 0, L_0x6000012a9030;  1 drivers
v0x600000b9bc30_0 .net "load_weight", 0 0, L_0x6000012a91f0;  1 drivers
v0x600000b9bcc0_0 .net "weight_in", 7 0, L_0x6000008ba800;  1 drivers
L_0x6000008ba6c0 .concat [ 2 1 0 0], v0x600000bfab50_0, L_0x150098838;
L_0x6000008ba760 .cmp/eq 3, L_0x6000008ba6c0, L_0x150098880;
L_0x6000008ba8a0 .cmp/eq 3, v0x600000b80990_0, L_0x1500988c8;
L_0x6000008ba940 .cmp/eq 3, v0x600000b80990_0, L_0x150098910;
L_0x6000008ba9e0 .concat [ 16 16 0 0], v0x600000b80090_0, L_0x150098958;
L_0x6000008baa80 .cmp/eq 32, L_0x6000008ba9e0, L_0x1500989a0;
S_0x14b60bc10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b60baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017a7800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017a7840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000b9a7f0_0 .net *"_ivl_11", 0 0, L_0x6000008bad00;  1 drivers
v0x600000b9a880_0 .net *"_ivl_12", 15 0, L_0x6000008bada0;  1 drivers
v0x600000b9a910_0 .net/s *"_ivl_4", 15 0, L_0x6000008bab20;  1 drivers
v0x600000b9a9a0_0 .net/s *"_ivl_6", 15 0, L_0x6000008babc0;  1 drivers
v0x600000b9aa30_0 .net/s "a_signed", 7 0, v0x600000b9abe0_0;  1 drivers
v0x600000b9aac0_0 .net "act_in", 7 0, v0x600000b995f0_0;  alias, 1 drivers
v0x600000b9ab50_0 .var "act_out", 7 0;
v0x600000b9abe0_0 .var "act_reg", 7 0;
v0x600000b9ac70_0 .net "clear_acc", 0 0, L_0x6000012a9030;  alias, 1 drivers
v0x600000b9ad00_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b9ad90_0 .net "enable", 0 0, L_0x6000012a4e70;  alias, 1 drivers
v0x600000b9ae20_0 .net "load_weight", 0 0, L_0x6000012a91f0;  alias, 1 drivers
v0x600000b9aeb0_0 .net/s "product", 15 0, L_0x6000008bac60;  1 drivers
v0x600000b9af40_0 .net/s "product_ext", 31 0, L_0x6000008bae40;  1 drivers
v0x600000b9afd0_0 .net "psum_in", 31 0, L_0x1500985b0;  alias, 1 drivers
v0x600000b9b060_0 .var "psum_out", 31 0;
v0x600000b9b0f0_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b9b180_0 .net/s "w_signed", 7 0, v0x600000b9b2a0_0;  1 drivers
v0x600000b9b210_0 .net "weight_in", 7 0, L_0x6000008ba800;  alias, 1 drivers
v0x600000b9b2a0_0 .var "weight_reg", 7 0;
L_0x6000008bab20 .extend/s 16, v0x600000b9abe0_0;
L_0x6000008babc0 .extend/s 16, v0x600000b9b2a0_0;
L_0x6000008bac60 .arith/mult 16, L_0x6000008bab20, L_0x6000008babc0;
L_0x6000008bad00 .part L_0x6000008bac60, 15, 1;
LS_0x6000008bada0_0_0 .concat [ 1 1 1 1], L_0x6000008bad00, L_0x6000008bad00, L_0x6000008bad00, L_0x6000008bad00;
LS_0x6000008bada0_0_4 .concat [ 1 1 1 1], L_0x6000008bad00, L_0x6000008bad00, L_0x6000008bad00, L_0x6000008bad00;
LS_0x6000008bada0_0_8 .concat [ 1 1 1 1], L_0x6000008bad00, L_0x6000008bad00, L_0x6000008bad00, L_0x6000008bad00;
LS_0x6000008bada0_0_12 .concat [ 1 1 1 1], L_0x6000008bad00, L_0x6000008bad00, L_0x6000008bad00, L_0x6000008bad00;
L_0x6000008bada0 .concat [ 4 4 4 4], LS_0x6000008bada0_0_0, LS_0x6000008bada0_0_4, LS_0x6000008bada0_0_8, LS_0x6000008bada0_0_12;
L_0x6000008bae40 .concat [ 16 16 0 0], L_0x6000008bac60, L_0x6000008bada0;
S_0x14b619c40 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14b671580;
 .timescale 0 0;
P_0x600002ce0cc0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000012aa0d0 .functor AND 1, v0x600000bfabe0_0, L_0x6000008baf80, C4<1>, C4<1>;
L_0x6000012aa060 .functor AND 1, L_0x6000008bb160, v0x600000bf9680_0, C4<1>, C4<1>;
L_0x6000012a9ff0 .functor OR 1, L_0x6000008bb0c0, L_0x6000012aa060, C4<0>, C4<0>;
L_0x6000012a8a80 .functor AND 1, L_0x15009a4a0, L_0x6000012a9ff0, C4<1>, C4<1>;
L_0x6000012a84d0 .functor AND 1, L_0x6000012a8a80, L_0x6000008bb2a0, C4<1>, C4<1>;
v0x600000b94900_0 .net *"_ivl_0", 3 0, L_0x6000008baee0;  1 drivers
L_0x150098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b94990_0 .net/2u *"_ivl_11", 2 0, L_0x150098a78;  1 drivers
v0x600000b94a20_0 .net *"_ivl_13", 0 0, L_0x6000008bb0c0;  1 drivers
L_0x150098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b94ab0_0 .net/2u *"_ivl_15", 2 0, L_0x150098ac0;  1 drivers
v0x600000b94b40_0 .net *"_ivl_17", 0 0, L_0x6000008bb160;  1 drivers
v0x600000b94bd0_0 .net *"_ivl_20", 0 0, L_0x6000012aa060;  1 drivers
v0x600000b94c60_0 .net *"_ivl_22", 0 0, L_0x6000012a9ff0;  1 drivers
v0x600000b94cf0_0 .net *"_ivl_24", 0 0, L_0x6000012a8a80;  1 drivers
v0x600000b94d80_0 .net *"_ivl_25", 31 0, L_0x6000008bb200;  1 drivers
L_0x150098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b94e10_0 .net *"_ivl_28", 15 0, L_0x150098b08;  1 drivers
L_0x150098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b94ea0_0 .net/2u *"_ivl_29", 31 0, L_0x150098b50;  1 drivers
L_0x1500989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000b94f30_0 .net *"_ivl_3", 1 0, L_0x1500989e8;  1 drivers
v0x600000b94fc0_0 .net *"_ivl_31", 0 0, L_0x6000008bb2a0;  1 drivers
L_0x150098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000b95050_0 .net/2u *"_ivl_4", 3 0, L_0x150098a30;  1 drivers
v0x600000b950e0_0 .net *"_ivl_6", 0 0, L_0x6000008baf80;  1 drivers
v0x600000b95170_0 .net "do_clear", 0 0, L_0x6000012a84d0;  1 drivers
v0x600000b95200_0 .net "load_weight", 0 0, L_0x6000012aa0d0;  1 drivers
v0x600000b95290_0 .net "weight_in", 7 0, L_0x6000008bb020;  1 drivers
L_0x6000008baee0 .concat [ 2 2 0 0], v0x600000bfab50_0, L_0x1500989e8;
L_0x6000008baf80 .cmp/eq 4, L_0x6000008baee0, L_0x150098a30;
L_0x6000008bb0c0 .cmp/eq 3, v0x600000b80990_0, L_0x150098a78;
L_0x6000008bb160 .cmp/eq 3, v0x600000b80990_0, L_0x150098ac0;
L_0x6000008bb200 .concat [ 16 16 0 0], v0x600000b80090_0, L_0x150098b08;
L_0x6000008bb2a0 .cmp/eq 32, L_0x6000008bb200, L_0x150098b50;
S_0x14b619db0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017a7880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017a78c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000b9bd50_0 .net *"_ivl_11", 0 0, L_0x6000008bb520;  1 drivers
v0x600000b9bde0_0 .net *"_ivl_12", 15 0, L_0x6000008bb5c0;  1 drivers
v0x600000b9be70_0 .net/s *"_ivl_4", 15 0, L_0x6000008bb340;  1 drivers
v0x600000b9bf00_0 .net/s *"_ivl_6", 15 0, L_0x6000008bb3e0;  1 drivers
v0x600000b94000_0 .net/s "a_signed", 7 0, v0x600000b941b0_0;  1 drivers
v0x600000b94090_0 .net "act_in", 7 0, v0x600000b9ab50_0;  alias, 1 drivers
v0x600000b94120_0 .var "act_out", 7 0;
v0x600000b941b0_0 .var "act_reg", 7 0;
v0x600000b94240_0 .net "clear_acc", 0 0, L_0x6000012a84d0;  alias, 1 drivers
v0x600000b942d0_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b94360_0 .net "enable", 0 0, L_0x6000012a4e70;  alias, 1 drivers
v0x600000b943f0_0 .net "load_weight", 0 0, L_0x6000012aa0d0;  alias, 1 drivers
v0x600000b94480_0 .net/s "product", 15 0, L_0x6000008bb480;  1 drivers
v0x600000b94510_0 .net/s "product_ext", 31 0, L_0x6000008bb660;  1 drivers
v0x600000b945a0_0 .net "psum_in", 31 0, L_0x1500985f8;  alias, 1 drivers
v0x600000b94630_0 .var "psum_out", 31 0;
v0x600000b946c0_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b94750_0 .net/s "w_signed", 7 0, v0x600000b94870_0;  1 drivers
v0x600000b947e0_0 .net "weight_in", 7 0, L_0x6000008bb020;  alias, 1 drivers
v0x600000b94870_0 .var "weight_reg", 7 0;
L_0x6000008bb340 .extend/s 16, v0x600000b941b0_0;
L_0x6000008bb3e0 .extend/s 16, v0x600000b94870_0;
L_0x6000008bb480 .arith/mult 16, L_0x6000008bb340, L_0x6000008bb3e0;
L_0x6000008bb520 .part L_0x6000008bb480, 15, 1;
LS_0x6000008bb5c0_0_0 .concat [ 1 1 1 1], L_0x6000008bb520, L_0x6000008bb520, L_0x6000008bb520, L_0x6000008bb520;
LS_0x6000008bb5c0_0_4 .concat [ 1 1 1 1], L_0x6000008bb520, L_0x6000008bb520, L_0x6000008bb520, L_0x6000008bb520;
LS_0x6000008bb5c0_0_8 .concat [ 1 1 1 1], L_0x6000008bb520, L_0x6000008bb520, L_0x6000008bb520, L_0x6000008bb520;
LS_0x6000008bb5c0_0_12 .concat [ 1 1 1 1], L_0x6000008bb520, L_0x6000008bb520, L_0x6000008bb520, L_0x6000008bb520;
L_0x6000008bb5c0 .concat [ 4 4 4 4], LS_0x6000008bb5c0_0_0, LS_0x6000008bb5c0_0_4, LS_0x6000008bb5c0_0_8, LS_0x6000008bb5c0_0_12;
L_0x6000008bb660 .concat [ 16 16 0 0], L_0x6000008bb480, L_0x6000008bb5c0;
S_0x14b61c0a0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14b671580;
 .timescale 0 0;
P_0x600002ce0b80 .param/l "col" 1 7 214, +C4<011>;
L_0x6000012a85b0 .functor AND 1, v0x600000bfabe0_0, L_0x6000008bb7a0, C4<1>, C4<1>;
L_0x6000012a8540 .functor AND 1, L_0x6000008bb980, v0x600000bf9680_0, C4<1>, C4<1>;
L_0x6000012a89a0 .functor OR 1, L_0x6000008bb8e0, L_0x6000012a8540, C4<0>, C4<0>;
L_0x6000012aaa00 .functor AND 1, L_0x15009a4a0, L_0x6000012a89a0, C4<1>, C4<1>;
L_0x6000012aaa70 .functor AND 1, L_0x6000012aaa00, L_0x6000008bbac0, C4<1>, C4<1>;
v0x600000b95e60_0 .net *"_ivl_0", 3 0, L_0x6000008bb700;  1 drivers
L_0x150098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b95ef0_0 .net/2u *"_ivl_11", 2 0, L_0x150098c28;  1 drivers
v0x600000b95f80_0 .net *"_ivl_13", 0 0, L_0x6000008bb8e0;  1 drivers
L_0x150098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b96010_0 .net/2u *"_ivl_15", 2 0, L_0x150098c70;  1 drivers
v0x600000b960a0_0 .net *"_ivl_17", 0 0, L_0x6000008bb980;  1 drivers
v0x600000b96130_0 .net *"_ivl_20", 0 0, L_0x6000012a8540;  1 drivers
v0x600000b961c0_0 .net *"_ivl_22", 0 0, L_0x6000012a89a0;  1 drivers
v0x600000b96250_0 .net *"_ivl_24", 0 0, L_0x6000012aaa00;  1 drivers
v0x600000b962e0_0 .net *"_ivl_25", 31 0, L_0x6000008bba20;  1 drivers
L_0x150098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b96370_0 .net *"_ivl_28", 15 0, L_0x150098cb8;  1 drivers
L_0x150098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b96400_0 .net/2u *"_ivl_29", 31 0, L_0x150098d00;  1 drivers
L_0x150098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000b96490_0 .net *"_ivl_3", 1 0, L_0x150098b98;  1 drivers
v0x600000b96520_0 .net *"_ivl_31", 0 0, L_0x6000008bbac0;  1 drivers
L_0x150098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000b965b0_0 .net/2u *"_ivl_4", 3 0, L_0x150098be0;  1 drivers
v0x600000b96640_0 .net *"_ivl_6", 0 0, L_0x6000008bb7a0;  1 drivers
v0x600000b966d0_0 .net "do_clear", 0 0, L_0x6000012aaa70;  1 drivers
v0x600000b96760_0 .net "load_weight", 0 0, L_0x6000012a85b0;  1 drivers
v0x600000b967f0_0 .net "weight_in", 7 0, L_0x6000008bb840;  1 drivers
L_0x6000008bb700 .concat [ 2 2 0 0], v0x600000bfab50_0, L_0x150098b98;
L_0x6000008bb7a0 .cmp/eq 4, L_0x6000008bb700, L_0x150098be0;
L_0x6000008bb8e0 .cmp/eq 3, v0x600000b80990_0, L_0x150098c28;
L_0x6000008bb980 .cmp/eq 3, v0x600000b80990_0, L_0x150098c70;
L_0x6000008bba20 .concat [ 16 16 0 0], v0x600000b80090_0, L_0x150098cb8;
L_0x6000008bbac0 .cmp/eq 32, L_0x6000008bba20, L_0x150098d00;
S_0x14b61c210 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b61c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017a7a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017a7a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000b95320_0 .net *"_ivl_11", 0 0, L_0x6000008bbd40;  1 drivers
v0x600000b953b0_0 .net *"_ivl_12", 15 0, L_0x6000008bbde0;  1 drivers
v0x600000b95440_0 .net/s *"_ivl_4", 15 0, L_0x6000008bbb60;  1 drivers
v0x600000b954d0_0 .net/s *"_ivl_6", 15 0, L_0x6000008bbc00;  1 drivers
v0x600000b95560_0 .net/s "a_signed", 7 0, v0x600000b95710_0;  1 drivers
v0x600000b955f0_0 .net "act_in", 7 0, v0x600000b94120_0;  alias, 1 drivers
v0x600000b95680_0 .var "act_out", 7 0;
v0x600000b95710_0 .var "act_reg", 7 0;
v0x600000b957a0_0 .net "clear_acc", 0 0, L_0x6000012aaa70;  alias, 1 drivers
v0x600000b95830_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b958c0_0 .net "enable", 0 0, L_0x6000012a4e70;  alias, 1 drivers
v0x600000b95950_0 .net "load_weight", 0 0, L_0x6000012a85b0;  alias, 1 drivers
v0x600000b959e0_0 .net/s "product", 15 0, L_0x6000008bbca0;  1 drivers
v0x600000b95a70_0 .net/s "product_ext", 31 0, L_0x6000008bbe80;  1 drivers
v0x600000b95b00_0 .net "psum_in", 31 0, L_0x150098640;  alias, 1 drivers
v0x600000b95b90_0 .var "psum_out", 31 0;
v0x600000b95c20_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b95cb0_0 .net/s "w_signed", 7 0, v0x600000b95dd0_0;  1 drivers
v0x600000b95d40_0 .net "weight_in", 7 0, L_0x6000008bb840;  alias, 1 drivers
v0x600000b95dd0_0 .var "weight_reg", 7 0;
L_0x6000008bbb60 .extend/s 16, v0x600000b95710_0;
L_0x6000008bbc00 .extend/s 16, v0x600000b95dd0_0;
L_0x6000008bbca0 .arith/mult 16, L_0x6000008bbb60, L_0x6000008bbc00;
L_0x6000008bbd40 .part L_0x6000008bbca0, 15, 1;
LS_0x6000008bbde0_0_0 .concat [ 1 1 1 1], L_0x6000008bbd40, L_0x6000008bbd40, L_0x6000008bbd40, L_0x6000008bbd40;
LS_0x6000008bbde0_0_4 .concat [ 1 1 1 1], L_0x6000008bbd40, L_0x6000008bbd40, L_0x6000008bbd40, L_0x6000008bbd40;
LS_0x6000008bbde0_0_8 .concat [ 1 1 1 1], L_0x6000008bbd40, L_0x6000008bbd40, L_0x6000008bbd40, L_0x6000008bbd40;
LS_0x6000008bbde0_0_12 .concat [ 1 1 1 1], L_0x6000008bbd40, L_0x6000008bbd40, L_0x6000008bbd40, L_0x6000008bbd40;
L_0x6000008bbde0 .concat [ 4 4 4 4], LS_0x6000008bbde0_0_0, LS_0x6000008bbde0_0_4, LS_0x6000008bbde0_0_8, LS_0x6000008bbde0_0_12;
L_0x6000008bbe80 .concat [ 16 16 0 0], L_0x6000008bbca0, L_0x6000008bbde0;
S_0x14b60ff40 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce0e80 .param/l "row" 1 7 213, +C4<01>;
S_0x14b6100b0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14b60ff40;
 .timescale 0 0;
P_0x600002ce0f00 .param/l "col" 1 7 214, +C4<00>;
L_0x6000012aabc0 .functor AND 1, v0x600000bfabe0_0, L_0x6000008bfb60, C4<1>, C4<1>;
L_0x6000012aaca0 .functor AND 1, L_0x6000008bfe80, v0x600000bf9680_0, C4<1>, C4<1>;
L_0x6000012aad10 .functor OR 1, L_0x6000008bf7a0, L_0x6000012aaca0, C4<0>, C4<0>;
L_0x6000012aad80 .functor AND 1, L_0x15009a4a0, L_0x6000012aad10, C4<1>, C4<1>;
L_0x6000012aadf0 .functor AND 1, L_0x6000012aad80, L_0x6000008bfd40, C4<1>, C4<1>;
v0x600000b973c0_0 .net *"_ivl_0", 2 0, L_0x6000008bbf20;  1 drivers
L_0x150098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b97450_0 .net/2u *"_ivl_11", 2 0, L_0x150098dd8;  1 drivers
v0x600000b974e0_0 .net *"_ivl_13", 0 0, L_0x6000008bf7a0;  1 drivers
L_0x150098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b97570_0 .net/2u *"_ivl_15", 2 0, L_0x150098e20;  1 drivers
v0x600000b97600_0 .net *"_ivl_17", 0 0, L_0x6000008bfe80;  1 drivers
v0x600000b97690_0 .net *"_ivl_20", 0 0, L_0x6000012aaca0;  1 drivers
v0x600000b97720_0 .net *"_ivl_22", 0 0, L_0x6000012aad10;  1 drivers
v0x600000b977b0_0 .net *"_ivl_24", 0 0, L_0x6000012aad80;  1 drivers
v0x600000b97840_0 .net *"_ivl_25", 31 0, L_0x6000008bf660;  1 drivers
L_0x150098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b978d0_0 .net *"_ivl_28", 15 0, L_0x150098e68;  1 drivers
L_0x150098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b97960_0 .net/2u *"_ivl_29", 31 0, L_0x150098eb0;  1 drivers
L_0x150098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000b979f0_0 .net *"_ivl_3", 0 0, L_0x150098d48;  1 drivers
v0x600000b97a80_0 .net *"_ivl_31", 0 0, L_0x6000008bfd40;  1 drivers
L_0x150098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b97b10_0 .net/2u *"_ivl_4", 2 0, L_0x150098d90;  1 drivers
v0x600000b97ba0_0 .net *"_ivl_6", 0 0, L_0x6000008bfb60;  1 drivers
v0x600000b97c30_0 .net "do_clear", 0 0, L_0x6000012aadf0;  1 drivers
v0x600000b97cc0_0 .net "load_weight", 0 0, L_0x6000012aabc0;  1 drivers
v0x600000b97d50_0 .net "weight_in", 7 0, L_0x6000008bfa20;  1 drivers
L_0x6000008bbf20 .concat [ 2 1 0 0], v0x600000bfab50_0, L_0x150098d48;
L_0x6000008bfb60 .cmp/eq 3, L_0x6000008bbf20, L_0x150098d90;
L_0x6000008bf7a0 .cmp/eq 3, v0x600000b80990_0, L_0x150098dd8;
L_0x6000008bfe80 .cmp/eq 3, v0x600000b80990_0, L_0x150098e20;
L_0x6000008bf660 .concat [ 16 16 0 0], v0x600000b80090_0, L_0x150098e68;
L_0x6000008bfd40 .cmp/eq 32, L_0x6000008bf660, L_0x150098eb0;
S_0x14b604b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b6100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017a7a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017a7ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000b96880_0 .net *"_ivl_11", 0 0, L_0x6000008bfac0;  1 drivers
v0x600000b96910_0 .net *"_ivl_12", 15 0, L_0x6000008bf2a0;  1 drivers
v0x600000b969a0_0 .net/s *"_ivl_4", 15 0, L_0x6000008bf520;  1 drivers
v0x600000b96a30_0 .net/s *"_ivl_6", 15 0, L_0x6000008bfc00;  1 drivers
v0x600000b96ac0_0 .net/s "a_signed", 7 0, v0x600000b96c70_0;  1 drivers
v0x600000b96b50_0 .net "act_in", 7 0, L_0x6000012a9650;  alias, 1 drivers
v0x600000b96be0_0 .var "act_out", 7 0;
v0x600000b96c70_0 .var "act_reg", 7 0;
v0x600000b96d00_0 .net "clear_acc", 0 0, L_0x6000012aadf0;  alias, 1 drivers
v0x600000b96d90_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b96e20_0 .net "enable", 0 0, L_0x6000012a4e70;  alias, 1 drivers
v0x600000b96eb0_0 .net "load_weight", 0 0, L_0x6000012aabc0;  alias, 1 drivers
v0x600000b96f40_0 .net/s "product", 15 0, L_0x6000008bf200;  1 drivers
v0x600000b96fd0_0 .net/s "product_ext", 31 0, L_0x6000008bf980;  1 drivers
v0x600000b97060_0 .net "psum_in", 31 0, v0x600000b99b00_0;  alias, 1 drivers
v0x600000b970f0_0 .var "psum_out", 31 0;
v0x600000b97180_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b97210_0 .net/s "w_signed", 7 0, v0x600000b97330_0;  1 drivers
v0x600000b972a0_0 .net "weight_in", 7 0, L_0x6000008bfa20;  alias, 1 drivers
v0x600000b97330_0 .var "weight_reg", 7 0;
L_0x6000008bf520 .extend/s 16, v0x600000b96c70_0;
L_0x6000008bfc00 .extend/s 16, v0x600000b97330_0;
L_0x6000008bf200 .arith/mult 16, L_0x6000008bf520, L_0x6000008bfc00;
L_0x6000008bfac0 .part L_0x6000008bf200, 15, 1;
LS_0x6000008bf2a0_0_0 .concat [ 1 1 1 1], L_0x6000008bfac0, L_0x6000008bfac0, L_0x6000008bfac0, L_0x6000008bfac0;
LS_0x6000008bf2a0_0_4 .concat [ 1 1 1 1], L_0x6000008bfac0, L_0x6000008bfac0, L_0x6000008bfac0, L_0x6000008bfac0;
LS_0x6000008bf2a0_0_8 .concat [ 1 1 1 1], L_0x6000008bfac0, L_0x6000008bfac0, L_0x6000008bfac0, L_0x6000008bfac0;
LS_0x6000008bf2a0_0_12 .concat [ 1 1 1 1], L_0x6000008bfac0, L_0x6000008bfac0, L_0x6000008bfac0, L_0x6000008bfac0;
L_0x6000008bf2a0 .concat [ 4 4 4 4], LS_0x6000008bf2a0_0_0, LS_0x6000008bf2a0_0_4, LS_0x6000008bf2a0_0_8, LS_0x6000008bf2a0_0_12;
L_0x6000008bf980 .concat [ 16 16 0 0], L_0x6000008bf200, L_0x6000008bf2a0;
S_0x14b604c80 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14b60ff40;
 .timescale 0 0;
P_0x600002ce0b40 .param/l "col" 1 7 214, +C4<01>;
L_0x6000012aaf40 .functor AND 1, v0x600000bfabe0_0, L_0x6000008bf840, C4<1>, C4<1>;
L_0x6000012aafb0 .functor AND 1, L_0x6000008bf480, v0x600000bf9680_0, C4<1>, C4<1>;
L_0x6000012ab020 .functor OR 1, L_0x6000008bf700, L_0x6000012aafb0, C4<0>, C4<0>;
L_0x6000012ab090 .functor AND 1, L_0x15009a4a0, L_0x6000012ab020, C4<1>, C4<1>;
L_0x6000012ab100 .functor AND 1, L_0x6000012ab090, L_0x6000008bf0c0, C4<1>, C4<1>;
v0x600000b90990_0 .net *"_ivl_0", 2 0, L_0x6000008bf340;  1 drivers
L_0x150098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b90a20_0 .net/2u *"_ivl_11", 2 0, L_0x150098f88;  1 drivers
v0x600000b90ab0_0 .net *"_ivl_13", 0 0, L_0x6000008bf700;  1 drivers
L_0x150098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b90b40_0 .net/2u *"_ivl_15", 2 0, L_0x150098fd0;  1 drivers
v0x600000b90bd0_0 .net *"_ivl_17", 0 0, L_0x6000008bf480;  1 drivers
v0x600000b90c60_0 .net *"_ivl_20", 0 0, L_0x6000012aafb0;  1 drivers
v0x600000b90cf0_0 .net *"_ivl_22", 0 0, L_0x6000012ab020;  1 drivers
v0x600000b90d80_0 .net *"_ivl_24", 0 0, L_0x6000012ab090;  1 drivers
v0x600000b90e10_0 .net *"_ivl_25", 31 0, L_0x6000008bf5c0;  1 drivers
L_0x150099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b90ea0_0 .net *"_ivl_28", 15 0, L_0x150099018;  1 drivers
L_0x150099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b90f30_0 .net/2u *"_ivl_29", 31 0, L_0x150099060;  1 drivers
L_0x150098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000b90fc0_0 .net *"_ivl_3", 0 0, L_0x150098ef8;  1 drivers
v0x600000b91050_0 .net *"_ivl_31", 0 0, L_0x6000008bf0c0;  1 drivers
L_0x150098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000b910e0_0 .net/2u *"_ivl_4", 2 0, L_0x150098f40;  1 drivers
v0x600000b91170_0 .net *"_ivl_6", 0 0, L_0x6000008bf840;  1 drivers
v0x600000b91200_0 .net "do_clear", 0 0, L_0x6000012ab100;  1 drivers
v0x600000b91290_0 .net "load_weight", 0 0, L_0x6000012aaf40;  1 drivers
v0x600000b91320_0 .net "weight_in", 7 0, L_0x6000008bf3e0;  1 drivers
L_0x6000008bf340 .concat [ 2 1 0 0], v0x600000bfab50_0, L_0x150098ef8;
L_0x6000008bf840 .cmp/eq 3, L_0x6000008bf340, L_0x150098f40;
L_0x6000008bf700 .cmp/eq 3, v0x600000b80990_0, L_0x150098f88;
L_0x6000008bf480 .cmp/eq 3, v0x600000b80990_0, L_0x150098fd0;
L_0x6000008bf5c0 .concat [ 16 16 0 0], v0x600000b80090_0, L_0x150099018;
L_0x6000008bf0c0 .cmp/eq 32, L_0x6000008bf5c0, L_0x150099060;
S_0x14b616100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b604c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017a7b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017a7b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000b97de0_0 .net *"_ivl_11", 0 0, L_0x6000008bee40;  1 drivers
v0x600000b97e70_0 .net *"_ivl_12", 15 0, L_0x6000008beee0;  1 drivers
v0x600000b97f00_0 .net/s *"_ivl_4", 15 0, L_0x6000008bf160;  1 drivers
v0x600000b90000_0 .net/s *"_ivl_6", 15 0, L_0x6000008bef80;  1 drivers
v0x600000b90090_0 .net/s "a_signed", 7 0, v0x600000b90240_0;  1 drivers
v0x600000b90120_0 .net "act_in", 7 0, v0x600000b96be0_0;  alias, 1 drivers
v0x600000b901b0_0 .var "act_out", 7 0;
v0x600000b90240_0 .var "act_reg", 7 0;
v0x600000b902d0_0 .net "clear_acc", 0 0, L_0x6000012ab100;  alias, 1 drivers
v0x600000b90360_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b903f0_0 .net "enable", 0 0, L_0x6000012a4e70;  alias, 1 drivers
v0x600000b90480_0 .net "load_weight", 0 0, L_0x6000012aaf40;  alias, 1 drivers
v0x600000b90510_0 .net/s "product", 15 0, L_0x6000008bf020;  1 drivers
v0x600000b905a0_0 .net/s "product_ext", 31 0, L_0x6000008bed00;  1 drivers
v0x600000b90630_0 .net "psum_in", 31 0, v0x600000b9b060_0;  alias, 1 drivers
v0x600000b906c0_0 .var "psum_out", 31 0;
v0x600000b90750_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b907e0_0 .net/s "w_signed", 7 0, v0x600000b90900_0;  1 drivers
v0x600000b90870_0 .net "weight_in", 7 0, L_0x6000008bf3e0;  alias, 1 drivers
v0x600000b90900_0 .var "weight_reg", 7 0;
L_0x6000008bf160 .extend/s 16, v0x600000b90240_0;
L_0x6000008bef80 .extend/s 16, v0x600000b90900_0;
L_0x6000008bf020 .arith/mult 16, L_0x6000008bf160, L_0x6000008bef80;
L_0x6000008bee40 .part L_0x6000008bf020, 15, 1;
LS_0x6000008beee0_0_0 .concat [ 1 1 1 1], L_0x6000008bee40, L_0x6000008bee40, L_0x6000008bee40, L_0x6000008bee40;
LS_0x6000008beee0_0_4 .concat [ 1 1 1 1], L_0x6000008bee40, L_0x6000008bee40, L_0x6000008bee40, L_0x6000008bee40;
LS_0x6000008beee0_0_8 .concat [ 1 1 1 1], L_0x6000008bee40, L_0x6000008bee40, L_0x6000008bee40, L_0x6000008bee40;
LS_0x6000008beee0_0_12 .concat [ 1 1 1 1], L_0x6000008bee40, L_0x6000008bee40, L_0x6000008bee40, L_0x6000008bee40;
L_0x6000008beee0 .concat [ 4 4 4 4], LS_0x6000008beee0_0_0, LS_0x6000008beee0_0_4, LS_0x6000008beee0_0_8, LS_0x6000008beee0_0_12;
L_0x6000008bed00 .concat [ 16 16 0 0], L_0x6000008bf020, L_0x6000008beee0;
S_0x14b616270 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14b60ff40;
 .timescale 0 0;
P_0x600002ce10c0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000012ab250 .functor AND 1, v0x600000bfabe0_0, L_0x6000008bebc0, C4<1>, C4<1>;
L_0x6000012aac30 .functor AND 1, L_0x6000008beb20, v0x600000bf9680_0, C4<1>, C4<1>;
L_0x6000012ab2c0 .functor OR 1, L_0x6000008bea80, L_0x6000012aac30, C4<0>, C4<0>;
L_0x6000012ab330 .functor AND 1, L_0x15009a4a0, L_0x6000012ab2c0, C4<1>, C4<1>;
L_0x6000012ab3a0 .functor AND 1, L_0x6000012ab330, L_0x6000008be9e0, C4<1>, C4<1>;
v0x600000b91ef0_0 .net *"_ivl_0", 3 0, L_0x6000008beda0;  1 drivers
L_0x150099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b91f80_0 .net/2u *"_ivl_11", 2 0, L_0x150099138;  1 drivers
v0x600000b92010_0 .net *"_ivl_13", 0 0, L_0x6000008bea80;  1 drivers
L_0x150099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b920a0_0 .net/2u *"_ivl_15", 2 0, L_0x150099180;  1 drivers
v0x600000b92130_0 .net *"_ivl_17", 0 0, L_0x6000008beb20;  1 drivers
v0x600000b921c0_0 .net *"_ivl_20", 0 0, L_0x6000012aac30;  1 drivers
v0x600000b92250_0 .net *"_ivl_22", 0 0, L_0x6000012ab2c0;  1 drivers
v0x600000b922e0_0 .net *"_ivl_24", 0 0, L_0x6000012ab330;  1 drivers
v0x600000b92370_0 .net *"_ivl_25", 31 0, L_0x6000008be940;  1 drivers
L_0x1500991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b92400_0 .net *"_ivl_28", 15 0, L_0x1500991c8;  1 drivers
L_0x150099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b92490_0 .net/2u *"_ivl_29", 31 0, L_0x150099210;  1 drivers
L_0x1500990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000b92520_0 .net *"_ivl_3", 1 0, L_0x1500990a8;  1 drivers
v0x600000b925b0_0 .net *"_ivl_31", 0 0, L_0x6000008be9e0;  1 drivers
L_0x1500990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000b92640_0 .net/2u *"_ivl_4", 3 0, L_0x1500990f0;  1 drivers
v0x600000b926d0_0 .net *"_ivl_6", 0 0, L_0x6000008bebc0;  1 drivers
v0x600000b92760_0 .net "do_clear", 0 0, L_0x6000012ab3a0;  1 drivers
v0x600000b927f0_0 .net "load_weight", 0 0, L_0x6000012ab250;  1 drivers
v0x600000b92880_0 .net "weight_in", 7 0, L_0x6000008bec60;  1 drivers
L_0x6000008beda0 .concat [ 2 2 0 0], v0x600000bfab50_0, L_0x1500990a8;
L_0x6000008bebc0 .cmp/eq 4, L_0x6000008beda0, L_0x1500990f0;
L_0x6000008bea80 .cmp/eq 3, v0x600000b80990_0, L_0x150099138;
L_0x6000008beb20 .cmp/eq 3, v0x600000b80990_0, L_0x150099180;
L_0x6000008be940 .concat [ 16 16 0 0], v0x600000b80090_0, L_0x1500991c8;
L_0x6000008be9e0 .cmp/eq 32, L_0x6000008be940, L_0x150099210;
S_0x14b697250 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b616270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017a7c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017a7c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000b913b0_0 .net *"_ivl_11", 0 0, L_0x6000008be1c0;  1 drivers
v0x600000b91440_0 .net *"_ivl_12", 15 0, L_0x6000008bdfe0;  1 drivers
v0x600000b914d0_0 .net/s *"_ivl_4", 15 0, L_0x6000008be620;  1 drivers
v0x600000b91560_0 .net/s *"_ivl_6", 15 0, L_0x6000008be6c0;  1 drivers
v0x600000b915f0_0 .net/s "a_signed", 7 0, v0x600000b917a0_0;  1 drivers
v0x600000b91680_0 .net "act_in", 7 0, v0x600000b901b0_0;  alias, 1 drivers
v0x600000b91710_0 .var "act_out", 7 0;
v0x600000b917a0_0 .var "act_reg", 7 0;
v0x600000b91830_0 .net "clear_acc", 0 0, L_0x6000012ab3a0;  alias, 1 drivers
v0x600000b918c0_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b91950_0 .net "enable", 0 0, L_0x6000012a4e70;  alias, 1 drivers
v0x600000b919e0_0 .net "load_weight", 0 0, L_0x6000012ab250;  alias, 1 drivers
v0x600000b91a70_0 .net/s "product", 15 0, L_0x6000008be120;  1 drivers
v0x600000b91b00_0 .net/s "product_ext", 31 0, L_0x6000008be080;  1 drivers
v0x600000b91b90_0 .net "psum_in", 31 0, v0x600000b94630_0;  alias, 1 drivers
v0x600000b91c20_0 .var "psum_out", 31 0;
v0x600000b91cb0_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b91d40_0 .net/s "w_signed", 7 0, v0x600000b91e60_0;  1 drivers
v0x600000b91dd0_0 .net "weight_in", 7 0, L_0x6000008bec60;  alias, 1 drivers
v0x600000b91e60_0 .var "weight_reg", 7 0;
L_0x6000008be620 .extend/s 16, v0x600000b917a0_0;
L_0x6000008be6c0 .extend/s 16, v0x600000b91e60_0;
L_0x6000008be120 .arith/mult 16, L_0x6000008be620, L_0x6000008be6c0;
L_0x6000008be1c0 .part L_0x6000008be120, 15, 1;
LS_0x6000008bdfe0_0_0 .concat [ 1 1 1 1], L_0x6000008be1c0, L_0x6000008be1c0, L_0x6000008be1c0, L_0x6000008be1c0;
LS_0x6000008bdfe0_0_4 .concat [ 1 1 1 1], L_0x6000008be1c0, L_0x6000008be1c0, L_0x6000008be1c0, L_0x6000008be1c0;
LS_0x6000008bdfe0_0_8 .concat [ 1 1 1 1], L_0x6000008be1c0, L_0x6000008be1c0, L_0x6000008be1c0, L_0x6000008be1c0;
LS_0x6000008bdfe0_0_12 .concat [ 1 1 1 1], L_0x6000008be1c0, L_0x6000008be1c0, L_0x6000008be1c0, L_0x6000008be1c0;
L_0x6000008bdfe0 .concat [ 4 4 4 4], LS_0x6000008bdfe0_0_0, LS_0x6000008bdfe0_0_4, LS_0x6000008bdfe0_0_8, LS_0x6000008bdfe0_0_12;
L_0x6000008be080 .concat [ 16 16 0 0], L_0x6000008be120, L_0x6000008bdfe0;
S_0x14b6973c0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14b60ff40;
 .timescale 0 0;
P_0x600002ce11c0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000012ab4f0 .functor AND 1, v0x600000bfabe0_0, L_0x6000008bdf40, C4<1>, C4<1>;
L_0x6000012ab560 .functor AND 1, L_0x6000008bdc20, v0x600000bf9680_0, C4<1>, C4<1>;
L_0x6000012ab5d0 .functor OR 1, L_0x6000008bde00, L_0x6000012ab560, C4<0>, C4<0>;
L_0x6000012ab640 .functor AND 1, L_0x15009a4a0, L_0x6000012ab5d0, C4<1>, C4<1>;
L_0x6000012ab6b0 .functor AND 1, L_0x6000012ab640, L_0x6000008bdae0, C4<1>, C4<1>;
v0x600000b93450_0 .net *"_ivl_0", 3 0, L_0x6000008bdea0;  1 drivers
L_0x1500992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b934e0_0 .net/2u *"_ivl_11", 2 0, L_0x1500992e8;  1 drivers
v0x600000b93570_0 .net *"_ivl_13", 0 0, L_0x6000008bde00;  1 drivers
L_0x150099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b93600_0 .net/2u *"_ivl_15", 2 0, L_0x150099330;  1 drivers
v0x600000b93690_0 .net *"_ivl_17", 0 0, L_0x6000008bdc20;  1 drivers
v0x600000b93720_0 .net *"_ivl_20", 0 0, L_0x6000012ab560;  1 drivers
v0x600000b937b0_0 .net *"_ivl_22", 0 0, L_0x6000012ab5d0;  1 drivers
v0x600000b93840_0 .net *"_ivl_24", 0 0, L_0x6000012ab640;  1 drivers
v0x600000b938d0_0 .net *"_ivl_25", 31 0, L_0x6000008bdcc0;  1 drivers
L_0x150099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b93960_0 .net *"_ivl_28", 15 0, L_0x150099378;  1 drivers
L_0x1500993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b939f0_0 .net/2u *"_ivl_29", 31 0, L_0x1500993c0;  1 drivers
L_0x150099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000b93a80_0 .net *"_ivl_3", 1 0, L_0x150099258;  1 drivers
v0x600000b93b10_0 .net *"_ivl_31", 0 0, L_0x6000008bdae0;  1 drivers
L_0x1500992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000b93ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1500992a0;  1 drivers
v0x600000b93c30_0 .net *"_ivl_6", 0 0, L_0x6000008bdf40;  1 drivers
v0x600000b93cc0_0 .net "do_clear", 0 0, L_0x6000012ab6b0;  1 drivers
v0x600000b93d50_0 .net "load_weight", 0 0, L_0x6000012ab4f0;  1 drivers
v0x600000b93de0_0 .net "weight_in", 7 0, L_0x6000008bdd60;  1 drivers
L_0x6000008bdea0 .concat [ 2 2 0 0], v0x600000bfab50_0, L_0x150099258;
L_0x6000008bdf40 .cmp/eq 4, L_0x6000008bdea0, L_0x1500992a0;
L_0x6000008bde00 .cmp/eq 3, v0x600000b80990_0, L_0x1500992e8;
L_0x6000008bdc20 .cmp/eq 3, v0x600000b80990_0, L_0x150099330;
L_0x6000008bdcc0 .concat [ 16 16 0 0], v0x600000b80090_0, L_0x150099378;
L_0x6000008bdae0 .cmp/eq 32, L_0x6000008bdcc0, L_0x1500993c0;
S_0x14b691890 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b6973c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017a7900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017a7940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000b92910_0 .net *"_ivl_11", 0 0, L_0x6000008bd860;  1 drivers
v0x600000b929a0_0 .net *"_ivl_12", 15 0, L_0x6000008bd900;  1 drivers
v0x600000b92a30_0 .net/s *"_ivl_4", 15 0, L_0x6000008bdb80;  1 drivers
v0x600000b92ac0_0 .net/s *"_ivl_6", 15 0, L_0x6000008bd9a0;  1 drivers
v0x600000b92b50_0 .net/s "a_signed", 7 0, v0x600000b92d00_0;  1 drivers
v0x600000b92be0_0 .net "act_in", 7 0, v0x600000b91710_0;  alias, 1 drivers
v0x600000b92c70_0 .var "act_out", 7 0;
v0x600000b92d00_0 .var "act_reg", 7 0;
v0x600000b92d90_0 .net "clear_acc", 0 0, L_0x6000012ab6b0;  alias, 1 drivers
v0x600000b92e20_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b92eb0_0 .net "enable", 0 0, L_0x6000012a4e70;  alias, 1 drivers
v0x600000b92f40_0 .net "load_weight", 0 0, L_0x6000012ab4f0;  alias, 1 drivers
v0x600000b92fd0_0 .net/s "product", 15 0, L_0x6000008bda40;  1 drivers
v0x600000b93060_0 .net/s "product_ext", 31 0, L_0x6000008bd720;  1 drivers
v0x600000b930f0_0 .net "psum_in", 31 0, v0x600000b95b90_0;  alias, 1 drivers
v0x600000b93180_0 .var "psum_out", 31 0;
v0x600000b93210_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b932a0_0 .net/s "w_signed", 7 0, v0x600000b933c0_0;  1 drivers
v0x600000b93330_0 .net "weight_in", 7 0, L_0x6000008bdd60;  alias, 1 drivers
v0x600000b933c0_0 .var "weight_reg", 7 0;
L_0x6000008bdb80 .extend/s 16, v0x600000b92d00_0;
L_0x6000008bd9a0 .extend/s 16, v0x600000b933c0_0;
L_0x6000008bda40 .arith/mult 16, L_0x6000008bdb80, L_0x6000008bd9a0;
L_0x6000008bd860 .part L_0x6000008bda40, 15, 1;
LS_0x6000008bd900_0_0 .concat [ 1 1 1 1], L_0x6000008bd860, L_0x6000008bd860, L_0x6000008bd860, L_0x6000008bd860;
LS_0x6000008bd900_0_4 .concat [ 1 1 1 1], L_0x6000008bd860, L_0x6000008bd860, L_0x6000008bd860, L_0x6000008bd860;
LS_0x6000008bd900_0_8 .concat [ 1 1 1 1], L_0x6000008bd860, L_0x6000008bd860, L_0x6000008bd860, L_0x6000008bd860;
LS_0x6000008bd900_0_12 .concat [ 1 1 1 1], L_0x6000008bd860, L_0x6000008bd860, L_0x6000008bd860, L_0x6000008bd860;
L_0x6000008bd900 .concat [ 4 4 4 4], LS_0x6000008bd900_0_0, LS_0x6000008bd900_0_4, LS_0x6000008bd900_0_8, LS_0x6000008bd900_0_12;
L_0x6000008bd720 .concat [ 16 16 0 0], L_0x6000008bda40, L_0x6000008bd900;
S_0x14b691a00 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce12c0 .param/l "row" 1 7 213, +C4<010>;
S_0x14b68f240 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14b691a00;
 .timescale 0 0;
P_0x600002ce1340 .param/l "col" 1 7 214, +C4<00>;
L_0x6000012ab800 .functor AND 1, v0x600000bfabe0_0, L_0x6000008bd5e0, C4<1>, C4<1>;
L_0x6000012ab870 .functor AND 1, L_0x6000008bd540, v0x600000bf9680_0, C4<1>, C4<1>;
L_0x6000012ab8e0 .functor OR 1, L_0x6000008bd4a0, L_0x6000012ab870, C4<0>, C4<0>;
L_0x6000012ab950 .functor AND 1, L_0x15009a4a0, L_0x6000012ab8e0, C4<1>, C4<1>;
L_0x6000012ab9c0 .functor AND 1, L_0x6000012ab950, L_0x6000008bd400, C4<1>, C4<1>;
v0x600000b8ca20_0 .net *"_ivl_0", 2 0, L_0x6000008bd7c0;  1 drivers
L_0x150099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b8cab0_0 .net/2u *"_ivl_11", 2 0, L_0x150099498;  1 drivers
v0x600000b8cb40_0 .net *"_ivl_13", 0 0, L_0x6000008bd4a0;  1 drivers
L_0x1500994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b8cbd0_0 .net/2u *"_ivl_15", 2 0, L_0x1500994e0;  1 drivers
v0x600000b8cc60_0 .net *"_ivl_17", 0 0, L_0x6000008bd540;  1 drivers
v0x600000b8ccf0_0 .net *"_ivl_20", 0 0, L_0x6000012ab870;  1 drivers
v0x600000b8cd80_0 .net *"_ivl_22", 0 0, L_0x6000012ab8e0;  1 drivers
v0x600000b8ce10_0 .net *"_ivl_24", 0 0, L_0x6000012ab950;  1 drivers
v0x600000b8cea0_0 .net *"_ivl_25", 31 0, L_0x6000008bd360;  1 drivers
L_0x150099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b8cf30_0 .net *"_ivl_28", 15 0, L_0x150099528;  1 drivers
L_0x150099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b8cfc0_0 .net/2u *"_ivl_29", 31 0, L_0x150099570;  1 drivers
L_0x150099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000b8d050_0 .net *"_ivl_3", 0 0, L_0x150099408;  1 drivers
v0x600000b8d0e0_0 .net *"_ivl_31", 0 0, L_0x6000008bd400;  1 drivers
L_0x150099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b8d170_0 .net/2u *"_ivl_4", 2 0, L_0x150099450;  1 drivers
v0x600000b8d200_0 .net *"_ivl_6", 0 0, L_0x6000008bd5e0;  1 drivers
v0x600000b8d290_0 .net "do_clear", 0 0, L_0x6000012ab9c0;  1 drivers
v0x600000b8d320_0 .net "load_weight", 0 0, L_0x6000012ab800;  1 drivers
v0x600000b8d3b0_0 .net "weight_in", 7 0, L_0x6000008bd680;  1 drivers
L_0x6000008bd7c0 .concat [ 2 1 0 0], v0x600000bfab50_0, L_0x150099408;
L_0x6000008bd5e0 .cmp/eq 3, L_0x6000008bd7c0, L_0x150099450;
L_0x6000008bd4a0 .cmp/eq 3, v0x600000b80990_0, L_0x150099498;
L_0x6000008bd540 .cmp/eq 3, v0x600000b80990_0, L_0x1500994e0;
L_0x6000008bd360 .concat [ 16 16 0 0], v0x600000b80090_0, L_0x150099528;
L_0x6000008bd400 .cmp/eq 32, L_0x6000008bd360, L_0x150099570;
S_0x14b68f3b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b68f240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017a7c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017a7cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000b93e70_0 .net *"_ivl_11", 0 0, L_0x6000008bd180;  1 drivers
v0x600000b93f00_0 .net *"_ivl_12", 15 0, L_0x6000008bcfa0;  1 drivers
v0x600000b8c000_0 .net/s *"_ivl_4", 15 0, L_0x6000008bd220;  1 drivers
v0x600000b8c090_0 .net/s *"_ivl_6", 15 0, L_0x6000008bd2c0;  1 drivers
v0x600000b8c120_0 .net/s "a_signed", 7 0, v0x600000b8c2d0_0;  1 drivers
v0x600000b8c1b0_0 .net "act_in", 7 0, L_0x6000012a96c0;  alias, 1 drivers
v0x600000b8c240_0 .var "act_out", 7 0;
v0x600000b8c2d0_0 .var "act_reg", 7 0;
v0x600000b8c360_0 .net "clear_acc", 0 0, L_0x6000012ab9c0;  alias, 1 drivers
v0x600000b8c3f0_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b8c480_0 .net "enable", 0 0, L_0x6000012a4e70;  alias, 1 drivers
v0x600000b8c510_0 .net "load_weight", 0 0, L_0x6000012ab800;  alias, 1 drivers
v0x600000b8c5a0_0 .net/s "product", 15 0, L_0x6000008bd0e0;  1 drivers
v0x600000b8c630_0 .net/s "product_ext", 31 0, L_0x6000008bd040;  1 drivers
v0x600000b8c6c0_0 .net "psum_in", 31 0, v0x600000b970f0_0;  alias, 1 drivers
v0x600000b8c750_0 .var "psum_out", 31 0;
v0x600000b8c7e0_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b8c870_0 .net/s "w_signed", 7 0, v0x600000b8c990_0;  1 drivers
v0x600000b8c900_0 .net "weight_in", 7 0, L_0x6000008bd680;  alias, 1 drivers
v0x600000b8c990_0 .var "weight_reg", 7 0;
L_0x6000008bd220 .extend/s 16, v0x600000b8c2d0_0;
L_0x6000008bd2c0 .extend/s 16, v0x600000b8c990_0;
L_0x6000008bd0e0 .arith/mult 16, L_0x6000008bd220, L_0x6000008bd2c0;
L_0x6000008bd180 .part L_0x6000008bd0e0, 15, 1;
LS_0x6000008bcfa0_0_0 .concat [ 1 1 1 1], L_0x6000008bd180, L_0x6000008bd180, L_0x6000008bd180, L_0x6000008bd180;
LS_0x6000008bcfa0_0_4 .concat [ 1 1 1 1], L_0x6000008bd180, L_0x6000008bd180, L_0x6000008bd180, L_0x6000008bd180;
LS_0x6000008bcfa0_0_8 .concat [ 1 1 1 1], L_0x6000008bd180, L_0x6000008bd180, L_0x6000008bd180, L_0x6000008bd180;
LS_0x6000008bcfa0_0_12 .concat [ 1 1 1 1], L_0x6000008bd180, L_0x6000008bd180, L_0x6000008bd180, L_0x6000008bd180;
L_0x6000008bcfa0 .concat [ 4 4 4 4], LS_0x6000008bcfa0_0_0, LS_0x6000008bcfa0_0_4, LS_0x6000008bcfa0_0_8, LS_0x6000008bcfa0_0_12;
L_0x6000008bd040 .concat [ 16 16 0 0], L_0x6000008bd0e0, L_0x6000008bcfa0;
S_0x14b68cbf0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14b691a00;
 .timescale 0 0;
P_0x600002ce1440 .param/l "col" 1 7 214, +C4<01>;
L_0x6000012abb10 .functor AND 1, v0x600000bfabe0_0, L_0x6000008bcf00, C4<1>, C4<1>;
L_0x6000012abb80 .functor AND 1, L_0x6000008bcbe0, v0x600000bf9680_0, C4<1>, C4<1>;
L_0x6000012abbf0 .functor OR 1, L_0x6000008bcdc0, L_0x6000012abb80, C4<0>, C4<0>;
L_0x6000012abc60 .functor AND 1, L_0x15009a4a0, L_0x6000012abbf0, C4<1>, C4<1>;
L_0x6000012abcd0 .functor AND 1, L_0x6000012abc60, L_0x6000008bcaa0, C4<1>, C4<1>;
v0x600000b8df80_0 .net *"_ivl_0", 2 0, L_0x6000008bce60;  1 drivers
L_0x150099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b8e010_0 .net/2u *"_ivl_11", 2 0, L_0x150099648;  1 drivers
v0x600000b8e0a0_0 .net *"_ivl_13", 0 0, L_0x6000008bcdc0;  1 drivers
L_0x150099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b8e130_0 .net/2u *"_ivl_15", 2 0, L_0x150099690;  1 drivers
v0x600000b8e1c0_0 .net *"_ivl_17", 0 0, L_0x6000008bcbe0;  1 drivers
v0x600000b8e250_0 .net *"_ivl_20", 0 0, L_0x6000012abb80;  1 drivers
v0x600000b8e2e0_0 .net *"_ivl_22", 0 0, L_0x6000012abbf0;  1 drivers
v0x600000b8e370_0 .net *"_ivl_24", 0 0, L_0x6000012abc60;  1 drivers
v0x600000b8e400_0 .net *"_ivl_25", 31 0, L_0x6000008bcc80;  1 drivers
L_0x1500996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b8e490_0 .net *"_ivl_28", 15 0, L_0x1500996d8;  1 drivers
L_0x150099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b8e520_0 .net/2u *"_ivl_29", 31 0, L_0x150099720;  1 drivers
L_0x1500995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000b8e5b0_0 .net *"_ivl_3", 0 0, L_0x1500995b8;  1 drivers
v0x600000b8e640_0 .net *"_ivl_31", 0 0, L_0x6000008bcaa0;  1 drivers
L_0x150099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000b8e6d0_0 .net/2u *"_ivl_4", 2 0, L_0x150099600;  1 drivers
v0x600000b8e760_0 .net *"_ivl_6", 0 0, L_0x6000008bcf00;  1 drivers
v0x600000b8e7f0_0 .net "do_clear", 0 0, L_0x6000012abcd0;  1 drivers
v0x600000b8e880_0 .net "load_weight", 0 0, L_0x6000012abb10;  1 drivers
v0x600000b8e910_0 .net "weight_in", 7 0, L_0x6000008bcd20;  1 drivers
L_0x6000008bce60 .concat [ 2 1 0 0], v0x600000bfab50_0, L_0x1500995b8;
L_0x6000008bcf00 .cmp/eq 3, L_0x6000008bce60, L_0x150099600;
L_0x6000008bcdc0 .cmp/eq 3, v0x600000b80990_0, L_0x150099648;
L_0x6000008bcbe0 .cmp/eq 3, v0x600000b80990_0, L_0x150099690;
L_0x6000008bcc80 .concat [ 16 16 0 0], v0x600000b80090_0, L_0x1500996d8;
L_0x6000008bcaa0 .cmp/eq 32, L_0x6000008bcc80, L_0x150099720;
S_0x14b68cd60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b68cbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017a7980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017a79c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000b8d440_0 .net *"_ivl_11", 0 0, L_0x6000008be4e0;  1 drivers
v0x600000b8d4d0_0 .net *"_ivl_12", 15 0, L_0x6000008be580;  1 drivers
v0x600000b8d560_0 .net/s *"_ivl_4", 15 0, L_0x6000008bcb40;  1 drivers
v0x600000b8d5f0_0 .net/s *"_ivl_6", 15 0, L_0x6000008bc960;  1 drivers
v0x600000b8d680_0 .net/s "a_signed", 7 0, v0x600000b8d830_0;  1 drivers
v0x600000b8d710_0 .net "act_in", 7 0, v0x600000b8c240_0;  alias, 1 drivers
v0x600000b8d7a0_0 .var "act_out", 7 0;
v0x600000b8d830_0 .var "act_reg", 7 0;
v0x600000b8d8c0_0 .net "clear_acc", 0 0, L_0x6000012abcd0;  alias, 1 drivers
v0x600000b8d950_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b8d9e0_0 .net "enable", 0 0, L_0x6000012a4e70;  alias, 1 drivers
v0x600000b8da70_0 .net "load_weight", 0 0, L_0x6000012abb10;  alias, 1 drivers
v0x600000b8db00_0 .net/s "product", 15 0, L_0x6000008bca00;  1 drivers
v0x600000b8db90_0 .net/s "product_ext", 31 0, L_0x6000008be3a0;  1 drivers
v0x600000b8dc20_0 .net "psum_in", 31 0, v0x600000b906c0_0;  alias, 1 drivers
v0x600000b8dcb0_0 .var "psum_out", 31 0;
v0x600000b8dd40_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b8ddd0_0 .net/s "w_signed", 7 0, v0x600000b8def0_0;  1 drivers
v0x600000b8de60_0 .net "weight_in", 7 0, L_0x6000008bcd20;  alias, 1 drivers
v0x600000b8def0_0 .var "weight_reg", 7 0;
L_0x6000008bcb40 .extend/s 16, v0x600000b8d830_0;
L_0x6000008bc960 .extend/s 16, v0x600000b8def0_0;
L_0x6000008bca00 .arith/mult 16, L_0x6000008bcb40, L_0x6000008bc960;
L_0x6000008be4e0 .part L_0x6000008bca00, 15, 1;
LS_0x6000008be580_0_0 .concat [ 1 1 1 1], L_0x6000008be4e0, L_0x6000008be4e0, L_0x6000008be4e0, L_0x6000008be4e0;
LS_0x6000008be580_0_4 .concat [ 1 1 1 1], L_0x6000008be4e0, L_0x6000008be4e0, L_0x6000008be4e0, L_0x6000008be4e0;
LS_0x6000008be580_0_8 .concat [ 1 1 1 1], L_0x6000008be4e0, L_0x6000008be4e0, L_0x6000008be4e0, L_0x6000008be4e0;
LS_0x6000008be580_0_12 .concat [ 1 1 1 1], L_0x6000008be4e0, L_0x6000008be4e0, L_0x6000008be4e0, L_0x6000008be4e0;
L_0x6000008be580 .concat [ 4 4 4 4], LS_0x6000008be580_0_0, LS_0x6000008be580_0_4, LS_0x6000008be580_0_8, LS_0x6000008be580_0_12;
L_0x6000008be3a0 .concat [ 16 16 0 0], L_0x6000008bca00, L_0x6000008be580;
S_0x14b68a5a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14b691a00;
 .timescale 0 0;
P_0x600002ce1540 .param/l "col" 1 7 214, +C4<010>;
L_0x6000012abe20 .functor AND 1, v0x600000bfabe0_0, L_0x6000008be260, C4<1>, C4<1>;
L_0x6000012abe90 .functor AND 1, L_0x6000008bc820, v0x600000bf9680_0, C4<1>, C4<1>;
L_0x6000012abf00 .functor OR 1, L_0x6000008bc6e0, L_0x6000012abe90, C4<0>, C4<0>;
L_0x6000012abf70 .functor AND 1, L_0x15009a4a0, L_0x6000012abf00, C4<1>, C4<1>;
L_0x6000012afbf0 .functor AND 1, L_0x6000012abf70, L_0x6000008bf8e0, C4<1>, C4<1>;
v0x600000b8f4e0_0 .net *"_ivl_0", 3 0, L_0x6000008be440;  1 drivers
L_0x1500997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b8f570_0 .net/2u *"_ivl_11", 2 0, L_0x1500997f8;  1 drivers
v0x600000b8f600_0 .net *"_ivl_13", 0 0, L_0x6000008bc6e0;  1 drivers
L_0x150099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b8f690_0 .net/2u *"_ivl_15", 2 0, L_0x150099840;  1 drivers
v0x600000b8f720_0 .net *"_ivl_17", 0 0, L_0x6000008bc820;  1 drivers
v0x600000b8f7b0_0 .net *"_ivl_20", 0 0, L_0x6000012abe90;  1 drivers
v0x600000b8f840_0 .net *"_ivl_22", 0 0, L_0x6000012abf00;  1 drivers
v0x600000b8f8d0_0 .net *"_ivl_24", 0 0, L_0x6000012abf70;  1 drivers
v0x600000b8f960_0 .net *"_ivl_25", 31 0, L_0x6000008bc8c0;  1 drivers
L_0x150099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b8f9f0_0 .net *"_ivl_28", 15 0, L_0x150099888;  1 drivers
L_0x1500998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b8fa80_0 .net/2u *"_ivl_29", 31 0, L_0x1500998d0;  1 drivers
L_0x150099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000b8fb10_0 .net *"_ivl_3", 1 0, L_0x150099768;  1 drivers
v0x600000b8fba0_0 .net *"_ivl_31", 0 0, L_0x6000008bf8e0;  1 drivers
L_0x1500997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000b8fc30_0 .net/2u *"_ivl_4", 3 0, L_0x1500997b0;  1 drivers
v0x600000b8fcc0_0 .net *"_ivl_6", 0 0, L_0x6000008be260;  1 drivers
v0x600000b8fd50_0 .net "do_clear", 0 0, L_0x6000012afbf0;  1 drivers
v0x600000b8fde0_0 .net "load_weight", 0 0, L_0x6000012abe20;  1 drivers
v0x600000b8fe70_0 .net "weight_in", 7 0, L_0x6000008be300;  1 drivers
L_0x6000008be440 .concat [ 2 2 0 0], v0x600000bfab50_0, L_0x150099768;
L_0x6000008be260 .cmp/eq 4, L_0x6000008be440, L_0x1500997b0;
L_0x6000008bc6e0 .cmp/eq 3, v0x600000b80990_0, L_0x1500997f8;
L_0x6000008bc820 .cmp/eq 3, v0x600000b80990_0, L_0x150099840;
L_0x6000008bc8c0 .concat [ 16 16 0 0], v0x600000b80090_0, L_0x150099888;
L_0x6000008bf8e0 .cmp/eq 32, L_0x6000008bc8c0, L_0x1500998d0;
S_0x14b68a710 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b68a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017a7b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017a7bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000b8e9a0_0 .net *"_ivl_11", 0 0, L_0x6000008b41e0;  1 drivers
v0x600000b8ea30_0 .net *"_ivl_12", 15 0, L_0x6000008b4280;  1 drivers
v0x600000b8eac0_0 .net/s *"_ivl_4", 15 0, L_0x6000008b4000;  1 drivers
v0x600000b8eb50_0 .net/s *"_ivl_6", 15 0, L_0x6000008b40a0;  1 drivers
v0x600000b8ebe0_0 .net/s "a_signed", 7 0, v0x600000b8ed90_0;  1 drivers
v0x600000b8ec70_0 .net "act_in", 7 0, v0x600000b8d7a0_0;  alias, 1 drivers
v0x600000b8ed00_0 .var "act_out", 7 0;
v0x600000b8ed90_0 .var "act_reg", 7 0;
v0x600000b8ee20_0 .net "clear_acc", 0 0, L_0x6000012afbf0;  alias, 1 drivers
v0x600000b8eeb0_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b8ef40_0 .net "enable", 0 0, L_0x6000012a4e70;  alias, 1 drivers
v0x600000b8efd0_0 .net "load_weight", 0 0, L_0x6000012abe20;  alias, 1 drivers
v0x600000b8f060_0 .net/s "product", 15 0, L_0x6000008b4140;  1 drivers
v0x600000b8f0f0_0 .net/s "product_ext", 31 0, L_0x6000008b4320;  1 drivers
v0x600000b8f180_0 .net "psum_in", 31 0, v0x600000b91c20_0;  alias, 1 drivers
v0x600000b8f210_0 .var "psum_out", 31 0;
v0x600000b8f2a0_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b8f330_0 .net/s "w_signed", 7 0, v0x600000b8f450_0;  1 drivers
v0x600000b8f3c0_0 .net "weight_in", 7 0, L_0x6000008be300;  alias, 1 drivers
v0x600000b8f450_0 .var "weight_reg", 7 0;
L_0x6000008b4000 .extend/s 16, v0x600000b8ed90_0;
L_0x6000008b40a0 .extend/s 16, v0x600000b8f450_0;
L_0x6000008b4140 .arith/mult 16, L_0x6000008b4000, L_0x6000008b40a0;
L_0x6000008b41e0 .part L_0x6000008b4140, 15, 1;
LS_0x6000008b4280_0_0 .concat [ 1 1 1 1], L_0x6000008b41e0, L_0x6000008b41e0, L_0x6000008b41e0, L_0x6000008b41e0;
LS_0x6000008b4280_0_4 .concat [ 1 1 1 1], L_0x6000008b41e0, L_0x6000008b41e0, L_0x6000008b41e0, L_0x6000008b41e0;
LS_0x6000008b4280_0_8 .concat [ 1 1 1 1], L_0x6000008b41e0, L_0x6000008b41e0, L_0x6000008b41e0, L_0x6000008b41e0;
LS_0x6000008b4280_0_12 .concat [ 1 1 1 1], L_0x6000008b41e0, L_0x6000008b41e0, L_0x6000008b41e0, L_0x6000008b41e0;
L_0x6000008b4280 .concat [ 4 4 4 4], LS_0x6000008b4280_0_0, LS_0x6000008b4280_0_4, LS_0x6000008b4280_0_8, LS_0x6000008b4280_0_12;
L_0x6000008b4320 .concat [ 16 16 0 0], L_0x6000008b4140, L_0x6000008b4280;
S_0x14b687f50 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14b691a00;
 .timescale 0 0;
P_0x600002ce1640 .param/l "col" 1 7 214, +C4<011>;
L_0x6000012aeed0 .functor AND 1, v0x600000bfabe0_0, L_0x6000008b4460, C4<1>, C4<1>;
L_0x6000012aea70 .functor AND 1, L_0x6000008b4640, v0x600000bf9680_0, C4<1>, C4<1>;
L_0x6000012ae610 .functor OR 1, L_0x6000008b45a0, L_0x6000012aea70, C4<0>, C4<0>;
L_0x6000012ae1b0 .functor AND 1, L_0x15009a4a0, L_0x6000012ae610, C4<1>, C4<1>;
L_0x6000012add50 .functor AND 1, L_0x6000012ae1b0, L_0x6000008b4780, C4<1>, C4<1>;
v0x600000b88ab0_0 .net *"_ivl_0", 3 0, L_0x6000008b43c0;  1 drivers
L_0x1500999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b88b40_0 .net/2u *"_ivl_11", 2 0, L_0x1500999a8;  1 drivers
v0x600000b88bd0_0 .net *"_ivl_13", 0 0, L_0x6000008b45a0;  1 drivers
L_0x1500999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b88c60_0 .net/2u *"_ivl_15", 2 0, L_0x1500999f0;  1 drivers
v0x600000b88cf0_0 .net *"_ivl_17", 0 0, L_0x6000008b4640;  1 drivers
v0x600000b88d80_0 .net *"_ivl_20", 0 0, L_0x6000012aea70;  1 drivers
v0x600000b88e10_0 .net *"_ivl_22", 0 0, L_0x6000012ae610;  1 drivers
v0x600000b88ea0_0 .net *"_ivl_24", 0 0, L_0x6000012ae1b0;  1 drivers
v0x600000b88f30_0 .net *"_ivl_25", 31 0, L_0x6000008b46e0;  1 drivers
L_0x150099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b88fc0_0 .net *"_ivl_28", 15 0, L_0x150099a38;  1 drivers
L_0x150099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b89050_0 .net/2u *"_ivl_29", 31 0, L_0x150099a80;  1 drivers
L_0x150099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000b890e0_0 .net *"_ivl_3", 1 0, L_0x150099918;  1 drivers
v0x600000b89170_0 .net *"_ivl_31", 0 0, L_0x6000008b4780;  1 drivers
L_0x150099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000b89200_0 .net/2u *"_ivl_4", 3 0, L_0x150099960;  1 drivers
v0x600000b89290_0 .net *"_ivl_6", 0 0, L_0x6000008b4460;  1 drivers
v0x600000b89320_0 .net "do_clear", 0 0, L_0x6000012add50;  1 drivers
v0x600000b893b0_0 .net "load_weight", 0 0, L_0x6000012aeed0;  1 drivers
v0x600000b89440_0 .net "weight_in", 7 0, L_0x6000008b4500;  1 drivers
L_0x6000008b43c0 .concat [ 2 2 0 0], v0x600000bfab50_0, L_0x150099918;
L_0x6000008b4460 .cmp/eq 4, L_0x6000008b43c0, L_0x150099960;
L_0x6000008b45a0 .cmp/eq 3, v0x600000b80990_0, L_0x1500999a8;
L_0x6000008b4640 .cmp/eq 3, v0x600000b80990_0, L_0x1500999f0;
L_0x6000008b46e0 .concat [ 16 16 0 0], v0x600000b80090_0, L_0x150099a38;
L_0x6000008b4780 .cmp/eq 32, L_0x6000008b46e0, L_0x150099a80;
S_0x14b6880c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b687f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017a7d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017a7d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000b8ff00_0 .net *"_ivl_11", 0 0, L_0x6000008b4a00;  1 drivers
v0x600000b88000_0 .net *"_ivl_12", 15 0, L_0x6000008b4aa0;  1 drivers
v0x600000b88090_0 .net/s *"_ivl_4", 15 0, L_0x6000008b4820;  1 drivers
v0x600000b88120_0 .net/s *"_ivl_6", 15 0, L_0x6000008b48c0;  1 drivers
v0x600000b881b0_0 .net/s "a_signed", 7 0, v0x600000b88360_0;  1 drivers
v0x600000b88240_0 .net "act_in", 7 0, v0x600000b8ed00_0;  alias, 1 drivers
v0x600000b882d0_0 .var "act_out", 7 0;
v0x600000b88360_0 .var "act_reg", 7 0;
v0x600000b883f0_0 .net "clear_acc", 0 0, L_0x6000012add50;  alias, 1 drivers
v0x600000b88480_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b88510_0 .net "enable", 0 0, L_0x6000012a4e70;  alias, 1 drivers
v0x600000b885a0_0 .net "load_weight", 0 0, L_0x6000012aeed0;  alias, 1 drivers
v0x600000b88630_0 .net/s "product", 15 0, L_0x6000008b4960;  1 drivers
v0x600000b886c0_0 .net/s "product_ext", 31 0, L_0x6000008b4b40;  1 drivers
v0x600000b88750_0 .net "psum_in", 31 0, v0x600000b93180_0;  alias, 1 drivers
v0x600000b887e0_0 .var "psum_out", 31 0;
v0x600000b88870_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b88900_0 .net/s "w_signed", 7 0, v0x600000b88a20_0;  1 drivers
v0x600000b88990_0 .net "weight_in", 7 0, L_0x6000008b4500;  alias, 1 drivers
v0x600000b88a20_0 .var "weight_reg", 7 0;
L_0x6000008b4820 .extend/s 16, v0x600000b88360_0;
L_0x6000008b48c0 .extend/s 16, v0x600000b88a20_0;
L_0x6000008b4960 .arith/mult 16, L_0x6000008b4820, L_0x6000008b48c0;
L_0x6000008b4a00 .part L_0x6000008b4960, 15, 1;
LS_0x6000008b4aa0_0_0 .concat [ 1 1 1 1], L_0x6000008b4a00, L_0x6000008b4a00, L_0x6000008b4a00, L_0x6000008b4a00;
LS_0x6000008b4aa0_0_4 .concat [ 1 1 1 1], L_0x6000008b4a00, L_0x6000008b4a00, L_0x6000008b4a00, L_0x6000008b4a00;
LS_0x6000008b4aa0_0_8 .concat [ 1 1 1 1], L_0x6000008b4a00, L_0x6000008b4a00, L_0x6000008b4a00, L_0x6000008b4a00;
LS_0x6000008b4aa0_0_12 .concat [ 1 1 1 1], L_0x6000008b4a00, L_0x6000008b4a00, L_0x6000008b4a00, L_0x6000008b4a00;
L_0x6000008b4aa0 .concat [ 4 4 4 4], LS_0x6000008b4aa0_0_0, LS_0x6000008b4aa0_0_4, LS_0x6000008b4aa0_0_8, LS_0x6000008b4aa0_0_12;
L_0x6000008b4b40 .concat [ 16 16 0 0], L_0x6000008b4960, L_0x6000008b4aa0;
S_0x14b685900 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce1740 .param/l "row" 1 7 213, +C4<011>;
S_0x14b685a70 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14b685900;
 .timescale 0 0;
P_0x600002ce17c0 .param/l "col" 1 7 214, +C4<00>;
L_0x6000012ad030 .functor AND 1, v0x600000bfabe0_0, L_0x6000008b4c80, C4<1>, C4<1>;
L_0x6000012acbd0 .functor AND 1, L_0x6000008b4e60, v0x600000bf9680_0, C4<1>, C4<1>;
L_0x6000012ac770 .functor OR 1, L_0x6000008b4dc0, L_0x6000012acbd0, C4<0>, C4<0>;
L_0x6000012ac310 .functor AND 1, L_0x15009a4a0, L_0x6000012ac770, C4<1>, C4<1>;
L_0x6000012b3e90 .functor AND 1, L_0x6000012ac310, L_0x6000008b4fa0, C4<1>, C4<1>;
v0x600000b8a010_0 .net *"_ivl_0", 2 0, L_0x6000008b4be0;  1 drivers
L_0x150099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b8a0a0_0 .net/2u *"_ivl_11", 2 0, L_0x150099b58;  1 drivers
v0x600000b8a130_0 .net *"_ivl_13", 0 0, L_0x6000008b4dc0;  1 drivers
L_0x150099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b8a1c0_0 .net/2u *"_ivl_15", 2 0, L_0x150099ba0;  1 drivers
v0x600000b8a250_0 .net *"_ivl_17", 0 0, L_0x6000008b4e60;  1 drivers
v0x600000b8a2e0_0 .net *"_ivl_20", 0 0, L_0x6000012acbd0;  1 drivers
v0x600000b8a370_0 .net *"_ivl_22", 0 0, L_0x6000012ac770;  1 drivers
v0x600000b8a400_0 .net *"_ivl_24", 0 0, L_0x6000012ac310;  1 drivers
v0x600000b8a490_0 .net *"_ivl_25", 31 0, L_0x6000008b4f00;  1 drivers
L_0x150099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b8a520_0 .net *"_ivl_28", 15 0, L_0x150099be8;  1 drivers
L_0x150099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b8a5b0_0 .net/2u *"_ivl_29", 31 0, L_0x150099c30;  1 drivers
L_0x150099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000b8a640_0 .net *"_ivl_3", 0 0, L_0x150099ac8;  1 drivers
v0x600000b8a6d0_0 .net *"_ivl_31", 0 0, L_0x6000008b4fa0;  1 drivers
L_0x150099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b8a760_0 .net/2u *"_ivl_4", 2 0, L_0x150099b10;  1 drivers
v0x600000b8a7f0_0 .net *"_ivl_6", 0 0, L_0x6000008b4c80;  1 drivers
v0x600000b8a880_0 .net "do_clear", 0 0, L_0x6000012b3e90;  1 drivers
v0x600000b8a910_0 .net "load_weight", 0 0, L_0x6000012ad030;  1 drivers
v0x600000b8a9a0_0 .net "weight_in", 7 0, L_0x6000008b4d20;  1 drivers
L_0x6000008b4be0 .concat [ 2 1 0 0], v0x600000bfab50_0, L_0x150099ac8;
L_0x6000008b4c80 .cmp/eq 3, L_0x6000008b4be0, L_0x150099b10;
L_0x6000008b4dc0 .cmp/eq 3, v0x600000b80990_0, L_0x150099b58;
L_0x6000008b4e60 .cmp/eq 3, v0x600000b80990_0, L_0x150099ba0;
L_0x6000008b4f00 .concat [ 16 16 0 0], v0x600000b80090_0, L_0x150099be8;
L_0x6000008b4fa0 .cmp/eq 32, L_0x6000008b4f00, L_0x150099c30;
S_0x14b6832b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b685a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017a7d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017a7dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000b894d0_0 .net *"_ivl_11", 0 0, L_0x6000008b5220;  1 drivers
v0x600000b89560_0 .net *"_ivl_12", 15 0, L_0x6000008b52c0;  1 drivers
v0x600000b895f0_0 .net/s *"_ivl_4", 15 0, L_0x6000008b5040;  1 drivers
v0x600000b89680_0 .net/s *"_ivl_6", 15 0, L_0x6000008b50e0;  1 drivers
v0x600000b89710_0 .net/s "a_signed", 7 0, v0x600000b898c0_0;  1 drivers
v0x600000b897a0_0 .net "act_in", 7 0, L_0x6000012a9570;  alias, 1 drivers
v0x600000b89830_0 .var "act_out", 7 0;
v0x600000b898c0_0 .var "act_reg", 7 0;
v0x600000b89950_0 .net "clear_acc", 0 0, L_0x6000012b3e90;  alias, 1 drivers
v0x600000b899e0_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b89a70_0 .net "enable", 0 0, L_0x6000012a4e70;  alias, 1 drivers
v0x600000b89b00_0 .net "load_weight", 0 0, L_0x6000012ad030;  alias, 1 drivers
v0x600000b89b90_0 .net/s "product", 15 0, L_0x6000008b5180;  1 drivers
v0x600000b89c20_0 .net/s "product_ext", 31 0, L_0x6000008b5360;  1 drivers
v0x600000b89cb0_0 .net "psum_in", 31 0, v0x600000b8c750_0;  alias, 1 drivers
v0x600000b89d40_0 .var "psum_out", 31 0;
v0x600000b89dd0_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b89e60_0 .net/s "w_signed", 7 0, v0x600000b89f80_0;  1 drivers
v0x600000b89ef0_0 .net "weight_in", 7 0, L_0x6000008b4d20;  alias, 1 drivers
v0x600000b89f80_0 .var "weight_reg", 7 0;
L_0x6000008b5040 .extend/s 16, v0x600000b898c0_0;
L_0x6000008b50e0 .extend/s 16, v0x600000b89f80_0;
L_0x6000008b5180 .arith/mult 16, L_0x6000008b5040, L_0x6000008b50e0;
L_0x6000008b5220 .part L_0x6000008b5180, 15, 1;
LS_0x6000008b52c0_0_0 .concat [ 1 1 1 1], L_0x6000008b5220, L_0x6000008b5220, L_0x6000008b5220, L_0x6000008b5220;
LS_0x6000008b52c0_0_4 .concat [ 1 1 1 1], L_0x6000008b5220, L_0x6000008b5220, L_0x6000008b5220, L_0x6000008b5220;
LS_0x6000008b52c0_0_8 .concat [ 1 1 1 1], L_0x6000008b5220, L_0x6000008b5220, L_0x6000008b5220, L_0x6000008b5220;
LS_0x6000008b52c0_0_12 .concat [ 1 1 1 1], L_0x6000008b5220, L_0x6000008b5220, L_0x6000008b5220, L_0x6000008b5220;
L_0x6000008b52c0 .concat [ 4 4 4 4], LS_0x6000008b52c0_0_0, LS_0x6000008b52c0_0_4, LS_0x6000008b52c0_0_8, LS_0x6000008b52c0_0_12;
L_0x6000008b5360 .concat [ 16 16 0 0], L_0x6000008b5180, L_0x6000008b52c0;
S_0x14b683420 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14b685900;
 .timescale 0 0;
P_0x600002ce18c0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000012b3d40 .functor AND 1, v0x600000bfabe0_0, L_0x6000008b54a0, C4<1>, C4<1>;
L_0x6000012b3c60 .functor AND 1, L_0x6000008b5680, v0x600000bf9680_0, C4<1>, C4<1>;
L_0x6000012b3cd0 .functor OR 1, L_0x6000008b55e0, L_0x6000012b3c60, C4<0>, C4<0>;
L_0x6000012a4000 .functor AND 1, L_0x15009a4a0, L_0x6000012b3cd0, C4<1>, C4<1>;
L_0x6000012a4070 .functor AND 1, L_0x6000012a4000, L_0x6000008b57c0, C4<1>, C4<1>;
v0x600000b8b570_0 .net *"_ivl_0", 2 0, L_0x6000008b5400;  1 drivers
L_0x150099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b8b600_0 .net/2u *"_ivl_11", 2 0, L_0x150099d08;  1 drivers
v0x600000b8b690_0 .net *"_ivl_13", 0 0, L_0x6000008b55e0;  1 drivers
L_0x150099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b8b720_0 .net/2u *"_ivl_15", 2 0, L_0x150099d50;  1 drivers
v0x600000b8b7b0_0 .net *"_ivl_17", 0 0, L_0x6000008b5680;  1 drivers
v0x600000b8b840_0 .net *"_ivl_20", 0 0, L_0x6000012b3c60;  1 drivers
v0x600000b8b8d0_0 .net *"_ivl_22", 0 0, L_0x6000012b3cd0;  1 drivers
v0x600000b8b960_0 .net *"_ivl_24", 0 0, L_0x6000012a4000;  1 drivers
v0x600000b8b9f0_0 .net *"_ivl_25", 31 0, L_0x6000008b5720;  1 drivers
L_0x150099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b8ba80_0 .net *"_ivl_28", 15 0, L_0x150099d98;  1 drivers
L_0x150099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b8bb10_0 .net/2u *"_ivl_29", 31 0, L_0x150099de0;  1 drivers
L_0x150099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000b8bba0_0 .net *"_ivl_3", 0 0, L_0x150099c78;  1 drivers
v0x600000b8bc30_0 .net *"_ivl_31", 0 0, L_0x6000008b57c0;  1 drivers
L_0x150099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000b8bcc0_0 .net/2u *"_ivl_4", 2 0, L_0x150099cc0;  1 drivers
v0x600000b8bd50_0 .net *"_ivl_6", 0 0, L_0x6000008b54a0;  1 drivers
v0x600000b8bde0_0 .net "do_clear", 0 0, L_0x6000012a4070;  1 drivers
v0x600000b8be70_0 .net "load_weight", 0 0, L_0x6000012b3d40;  1 drivers
v0x600000b8bf00_0 .net "weight_in", 7 0, L_0x6000008b5540;  1 drivers
L_0x6000008b5400 .concat [ 2 1 0 0], v0x600000bfab50_0, L_0x150099c78;
L_0x6000008b54a0 .cmp/eq 3, L_0x6000008b5400, L_0x150099cc0;
L_0x6000008b55e0 .cmp/eq 3, v0x600000b80990_0, L_0x150099d08;
L_0x6000008b5680 .cmp/eq 3, v0x600000b80990_0, L_0x150099d50;
L_0x6000008b5720 .concat [ 16 16 0 0], v0x600000b80090_0, L_0x150099d98;
L_0x6000008b57c0 .cmp/eq 32, L_0x6000008b5720, L_0x150099de0;
S_0x14b680c60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b683420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017a7e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017a7e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000b8aa30_0 .net *"_ivl_11", 0 0, L_0x6000008b5a40;  1 drivers
v0x600000b8aac0_0 .net *"_ivl_12", 15 0, L_0x6000008b5ae0;  1 drivers
v0x600000b8ab50_0 .net/s *"_ivl_4", 15 0, L_0x6000008b5860;  1 drivers
v0x600000b8abe0_0 .net/s *"_ivl_6", 15 0, L_0x6000008b5900;  1 drivers
v0x600000b8ac70_0 .net/s "a_signed", 7 0, v0x600000b8ae20_0;  1 drivers
v0x600000b8ad00_0 .net "act_in", 7 0, v0x600000b89830_0;  alias, 1 drivers
v0x600000b8ad90_0 .var "act_out", 7 0;
v0x600000b8ae20_0 .var "act_reg", 7 0;
v0x600000b8aeb0_0 .net "clear_acc", 0 0, L_0x6000012a4070;  alias, 1 drivers
v0x600000b8af40_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b8afd0_0 .net "enable", 0 0, L_0x6000012a4e70;  alias, 1 drivers
v0x600000b8b060_0 .net "load_weight", 0 0, L_0x6000012b3d40;  alias, 1 drivers
v0x600000b8b0f0_0 .net/s "product", 15 0, L_0x6000008b59a0;  1 drivers
v0x600000b8b180_0 .net/s "product_ext", 31 0, L_0x6000008b5b80;  1 drivers
v0x600000b8b210_0 .net "psum_in", 31 0, v0x600000b8dcb0_0;  alias, 1 drivers
v0x600000b8b2a0_0 .var "psum_out", 31 0;
v0x600000b8b330_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b8b3c0_0 .net/s "w_signed", 7 0, v0x600000b8b4e0_0;  1 drivers
v0x600000b8b450_0 .net "weight_in", 7 0, L_0x6000008b5540;  alias, 1 drivers
v0x600000b8b4e0_0 .var "weight_reg", 7 0;
L_0x6000008b5860 .extend/s 16, v0x600000b8ae20_0;
L_0x6000008b5900 .extend/s 16, v0x600000b8b4e0_0;
L_0x6000008b59a0 .arith/mult 16, L_0x6000008b5860, L_0x6000008b5900;
L_0x6000008b5a40 .part L_0x6000008b59a0, 15, 1;
LS_0x6000008b5ae0_0_0 .concat [ 1 1 1 1], L_0x6000008b5a40, L_0x6000008b5a40, L_0x6000008b5a40, L_0x6000008b5a40;
LS_0x6000008b5ae0_0_4 .concat [ 1 1 1 1], L_0x6000008b5a40, L_0x6000008b5a40, L_0x6000008b5a40, L_0x6000008b5a40;
LS_0x6000008b5ae0_0_8 .concat [ 1 1 1 1], L_0x6000008b5a40, L_0x6000008b5a40, L_0x6000008b5a40, L_0x6000008b5a40;
LS_0x6000008b5ae0_0_12 .concat [ 1 1 1 1], L_0x6000008b5a40, L_0x6000008b5a40, L_0x6000008b5a40, L_0x6000008b5a40;
L_0x6000008b5ae0 .concat [ 4 4 4 4], LS_0x6000008b5ae0_0_0, LS_0x6000008b5ae0_0_4, LS_0x6000008b5ae0_0_8, LS_0x6000008b5ae0_0_12;
L_0x6000008b5b80 .concat [ 16 16 0 0], L_0x6000008b59a0, L_0x6000008b5ae0;
S_0x14b680dd0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14b685900;
 .timescale 0 0;
P_0x600002ce19c0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000012a41c0 .functor AND 1, v0x600000bfabe0_0, L_0x6000008b5cc0, C4<1>, C4<1>;
L_0x6000012a4230 .functor AND 1, L_0x6000008b5ea0, v0x600000bf9680_0, C4<1>, C4<1>;
L_0x6000012a42a0 .functor OR 1, L_0x6000008b5e00, L_0x6000012a4230, C4<0>, C4<0>;
L_0x6000012a4310 .functor AND 1, L_0x15009a4a0, L_0x6000012a42a0, C4<1>, C4<1>;
L_0x6000012a4380 .functor AND 1, L_0x6000012a4310, L_0x6000008b5fe0, C4<1>, C4<1>;
v0x600000b84b40_0 .net *"_ivl_0", 3 0, L_0x6000008b5c20;  1 drivers
L_0x150099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b84bd0_0 .net/2u *"_ivl_11", 2 0, L_0x150099eb8;  1 drivers
v0x600000b84c60_0 .net *"_ivl_13", 0 0, L_0x6000008b5e00;  1 drivers
L_0x150099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b84cf0_0 .net/2u *"_ivl_15", 2 0, L_0x150099f00;  1 drivers
v0x600000b84d80_0 .net *"_ivl_17", 0 0, L_0x6000008b5ea0;  1 drivers
v0x600000b84e10_0 .net *"_ivl_20", 0 0, L_0x6000012a4230;  1 drivers
v0x600000b84ea0_0 .net *"_ivl_22", 0 0, L_0x6000012a42a0;  1 drivers
v0x600000b84f30_0 .net *"_ivl_24", 0 0, L_0x6000012a4310;  1 drivers
v0x600000b84fc0_0 .net *"_ivl_25", 31 0, L_0x6000008b5f40;  1 drivers
L_0x150099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b85050_0 .net *"_ivl_28", 15 0, L_0x150099f48;  1 drivers
L_0x150099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b850e0_0 .net/2u *"_ivl_29", 31 0, L_0x150099f90;  1 drivers
L_0x150099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000b85170_0 .net *"_ivl_3", 1 0, L_0x150099e28;  1 drivers
v0x600000b85200_0 .net *"_ivl_31", 0 0, L_0x6000008b5fe0;  1 drivers
L_0x150099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000b85290_0 .net/2u *"_ivl_4", 3 0, L_0x150099e70;  1 drivers
v0x600000b85320_0 .net *"_ivl_6", 0 0, L_0x6000008b5cc0;  1 drivers
v0x600000b853b0_0 .net "do_clear", 0 0, L_0x6000012a4380;  1 drivers
v0x600000b85440_0 .net "load_weight", 0 0, L_0x6000012a41c0;  1 drivers
v0x600000b854d0_0 .net "weight_in", 7 0, L_0x6000008b5d60;  1 drivers
L_0x6000008b5c20 .concat [ 2 2 0 0], v0x600000bfab50_0, L_0x150099e28;
L_0x6000008b5cc0 .cmp/eq 4, L_0x6000008b5c20, L_0x150099e70;
L_0x6000008b5e00 .cmp/eq 3, v0x600000b80990_0, L_0x150099eb8;
L_0x6000008b5ea0 .cmp/eq 3, v0x600000b80990_0, L_0x150099f00;
L_0x6000008b5f40 .concat [ 16 16 0 0], v0x600000b80090_0, L_0x150099f48;
L_0x6000008b5fe0 .cmp/eq 32, L_0x6000008b5f40, L_0x150099f90;
S_0x14b67e610 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b680dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017a7e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017a7ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000b84000_0 .net *"_ivl_11", 0 0, L_0x6000008b6260;  1 drivers
v0x600000b84090_0 .net *"_ivl_12", 15 0, L_0x6000008b6300;  1 drivers
v0x600000b84120_0 .net/s *"_ivl_4", 15 0, L_0x6000008b6080;  1 drivers
v0x600000b841b0_0 .net/s *"_ivl_6", 15 0, L_0x6000008b6120;  1 drivers
v0x600000b84240_0 .net/s "a_signed", 7 0, v0x600000b843f0_0;  1 drivers
v0x600000b842d0_0 .net "act_in", 7 0, v0x600000b8ad90_0;  alias, 1 drivers
v0x600000b84360_0 .var "act_out", 7 0;
v0x600000b843f0_0 .var "act_reg", 7 0;
v0x600000b84480_0 .net "clear_acc", 0 0, L_0x6000012a4380;  alias, 1 drivers
v0x600000b84510_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b845a0_0 .net "enable", 0 0, L_0x6000012a4e70;  alias, 1 drivers
v0x600000b84630_0 .net "load_weight", 0 0, L_0x6000012a41c0;  alias, 1 drivers
v0x600000b846c0_0 .net/s "product", 15 0, L_0x6000008b61c0;  1 drivers
v0x600000b84750_0 .net/s "product_ext", 31 0, L_0x6000008b63a0;  1 drivers
v0x600000b847e0_0 .net "psum_in", 31 0, v0x600000b8f210_0;  alias, 1 drivers
v0x600000b84870_0 .var "psum_out", 31 0;
v0x600000b84900_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b84990_0 .net/s "w_signed", 7 0, v0x600000b84ab0_0;  1 drivers
v0x600000b84a20_0 .net "weight_in", 7 0, L_0x6000008b5d60;  alias, 1 drivers
v0x600000b84ab0_0 .var "weight_reg", 7 0;
L_0x6000008b6080 .extend/s 16, v0x600000b843f0_0;
L_0x6000008b6120 .extend/s 16, v0x600000b84ab0_0;
L_0x6000008b61c0 .arith/mult 16, L_0x6000008b6080, L_0x6000008b6120;
L_0x6000008b6260 .part L_0x6000008b61c0, 15, 1;
LS_0x6000008b6300_0_0 .concat [ 1 1 1 1], L_0x6000008b6260, L_0x6000008b6260, L_0x6000008b6260, L_0x6000008b6260;
LS_0x6000008b6300_0_4 .concat [ 1 1 1 1], L_0x6000008b6260, L_0x6000008b6260, L_0x6000008b6260, L_0x6000008b6260;
LS_0x6000008b6300_0_8 .concat [ 1 1 1 1], L_0x6000008b6260, L_0x6000008b6260, L_0x6000008b6260, L_0x6000008b6260;
LS_0x6000008b6300_0_12 .concat [ 1 1 1 1], L_0x6000008b6260, L_0x6000008b6260, L_0x6000008b6260, L_0x6000008b6260;
L_0x6000008b6300 .concat [ 4 4 4 4], LS_0x6000008b6300_0_0, LS_0x6000008b6300_0_4, LS_0x6000008b6300_0_8, LS_0x6000008b6300_0_12;
L_0x6000008b63a0 .concat [ 16 16 0 0], L_0x6000008b61c0, L_0x6000008b6300;
S_0x14b67e780 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14b685900;
 .timescale 0 0;
P_0x600002ce1ac0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000012a44d0 .functor AND 1, v0x600000bfabe0_0, L_0x6000008b64e0, C4<1>, C4<1>;
L_0x6000012a4540 .functor AND 1, L_0x6000008b66c0, v0x600000bf9680_0, C4<1>, C4<1>;
L_0x6000012a45b0 .functor OR 1, L_0x6000008b6620, L_0x6000012a4540, C4<0>, C4<0>;
L_0x6000012a4620 .functor AND 1, L_0x15009a4a0, L_0x6000012a45b0, C4<1>, C4<1>;
L_0x6000012a4690 .functor AND 1, L_0x6000012a4620, L_0x6000008b6800, C4<1>, C4<1>;
v0x600000b860a0_0 .net *"_ivl_0", 3 0, L_0x6000008b6440;  1 drivers
L_0x15009a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000b86130_0 .net/2u *"_ivl_11", 2 0, L_0x15009a068;  1 drivers
v0x600000b861c0_0 .net *"_ivl_13", 0 0, L_0x6000008b6620;  1 drivers
L_0x15009a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000b86250_0 .net/2u *"_ivl_15", 2 0, L_0x15009a0b0;  1 drivers
v0x600000b862e0_0 .net *"_ivl_17", 0 0, L_0x6000008b66c0;  1 drivers
v0x600000b86370_0 .net *"_ivl_20", 0 0, L_0x6000012a4540;  1 drivers
v0x600000b86400_0 .net *"_ivl_22", 0 0, L_0x6000012a45b0;  1 drivers
v0x600000b86490_0 .net *"_ivl_24", 0 0, L_0x6000012a4620;  1 drivers
v0x600000b86520_0 .net *"_ivl_25", 31 0, L_0x6000008b6760;  1 drivers
L_0x15009a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b865b0_0 .net *"_ivl_28", 15 0, L_0x15009a0f8;  1 drivers
L_0x15009a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000b86640_0 .net/2u *"_ivl_29", 31 0, L_0x15009a140;  1 drivers
L_0x150099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000b866d0_0 .net *"_ivl_3", 1 0, L_0x150099fd8;  1 drivers
v0x600000b86760_0 .net *"_ivl_31", 0 0, L_0x6000008b6800;  1 drivers
L_0x15009a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000b867f0_0 .net/2u *"_ivl_4", 3 0, L_0x15009a020;  1 drivers
v0x600000b86880_0 .net *"_ivl_6", 0 0, L_0x6000008b64e0;  1 drivers
v0x600000b86910_0 .net "do_clear", 0 0, L_0x6000012a4690;  1 drivers
v0x600000b869a0_0 .net "load_weight", 0 0, L_0x6000012a44d0;  1 drivers
v0x600000b86a30_0 .net "weight_in", 7 0, L_0x6000008b6580;  1 drivers
L_0x6000008b6440 .concat [ 2 2 0 0], v0x600000bfab50_0, L_0x150099fd8;
L_0x6000008b64e0 .cmp/eq 4, L_0x6000008b6440, L_0x15009a020;
L_0x6000008b6620 .cmp/eq 3, v0x600000b80990_0, L_0x15009a068;
L_0x6000008b66c0 .cmp/eq 3, v0x600000b80990_0, L_0x15009a0b0;
L_0x6000008b6760 .concat [ 16 16 0 0], v0x600000b80090_0, L_0x15009a0f8;
L_0x6000008b6800 .cmp/eq 32, L_0x6000008b6760, L_0x15009a140;
S_0x14b677320 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b67e780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000017a7f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000017a7f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000b85560_0 .net *"_ivl_11", 0 0, L_0x6000008b6a80;  1 drivers
v0x600000b855f0_0 .net *"_ivl_12", 15 0, L_0x6000008b6b20;  1 drivers
v0x600000b85680_0 .net/s *"_ivl_4", 15 0, L_0x6000008b68a0;  1 drivers
v0x600000b85710_0 .net/s *"_ivl_6", 15 0, L_0x6000008b6940;  1 drivers
v0x600000b857a0_0 .net/s "a_signed", 7 0, v0x600000b85950_0;  1 drivers
v0x600000b85830_0 .net "act_in", 7 0, v0x600000b84360_0;  alias, 1 drivers
v0x600000b858c0_0 .var "act_out", 7 0;
v0x600000b85950_0 .var "act_reg", 7 0;
v0x600000b859e0_0 .net "clear_acc", 0 0, L_0x6000012a4690;  alias, 1 drivers
v0x600000b85a70_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b85b00_0 .net "enable", 0 0, L_0x6000012a4e70;  alias, 1 drivers
v0x600000b85b90_0 .net "load_weight", 0 0, L_0x6000012a44d0;  alias, 1 drivers
v0x600000b85c20_0 .net/s "product", 15 0, L_0x6000008b69e0;  1 drivers
v0x600000b85cb0_0 .net/s "product_ext", 31 0, L_0x6000008b6bc0;  1 drivers
v0x600000b85d40_0 .net "psum_in", 31 0, v0x600000b887e0_0;  alias, 1 drivers
v0x600000b85dd0_0 .var "psum_out", 31 0;
v0x600000b85e60_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b85ef0_0 .net/s "w_signed", 7 0, v0x600000b86010_0;  1 drivers
v0x600000b85f80_0 .net "weight_in", 7 0, L_0x6000008b6580;  alias, 1 drivers
v0x600000b86010_0 .var "weight_reg", 7 0;
L_0x6000008b68a0 .extend/s 16, v0x600000b85950_0;
L_0x6000008b6940 .extend/s 16, v0x600000b86010_0;
L_0x6000008b69e0 .arith/mult 16, L_0x6000008b68a0, L_0x6000008b6940;
L_0x6000008b6a80 .part L_0x6000008b69e0, 15, 1;
LS_0x6000008b6b20_0_0 .concat [ 1 1 1 1], L_0x6000008b6a80, L_0x6000008b6a80, L_0x6000008b6a80, L_0x6000008b6a80;
LS_0x6000008b6b20_0_4 .concat [ 1 1 1 1], L_0x6000008b6a80, L_0x6000008b6a80, L_0x6000008b6a80, L_0x6000008b6a80;
LS_0x6000008b6b20_0_8 .concat [ 1 1 1 1], L_0x6000008b6a80, L_0x6000008b6a80, L_0x6000008b6a80, L_0x6000008b6a80;
LS_0x6000008b6b20_0_12 .concat [ 1 1 1 1], L_0x6000008b6a80, L_0x6000008b6a80, L_0x6000008b6a80, L_0x6000008b6a80;
L_0x6000008b6b20 .concat [ 4 4 4 4], LS_0x6000008b6b20_0_0, LS_0x6000008b6b20_0_4, LS_0x6000008b6b20_0_8, LS_0x6000008b6b20_0_12;
L_0x6000008b6bc0 .concat [ 16 16 0 0], L_0x6000008b69e0, L_0x6000008b6b20;
S_0x14b677490 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce1bc0 .param/l "row" 1 7 198, +C4<00>;
L_0x6000012a97a0 .functor BUFZ 8, v0x600000b98870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14b674cd0 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce1c40 .param/l "row" 1 7 198, +C4<01>;
L_0x6000012a9650 .functor BUFZ 8, v0x600000b98b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14b674e40 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce1cc0 .param/l "row" 1 7 198, +C4<010>;
L_0x6000012a96c0 .functor BUFZ 8, v0x600000b98e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14b672680 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce1d40 .param/l "row" 1 7 198, +C4<011>;
L_0x6000012a9570 .functor BUFZ 8, v0x600000b990e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14b6727f0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce1dc0 .param/l "col" 1 7 279, +C4<00>;
L_0x6000012a4b60 .functor BUFZ 32, v0x600000b98510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000b86ac0_0 .net *"_ivl_2", 31 0, L_0x6000012a4b60;  1 drivers
S_0x14b670030 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce1e40 .param/l "col" 1 7 279, +C4<01>;
L_0x6000012a4bd0 .functor BUFZ 32, v0x600000b98630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000b86b50_0 .net *"_ivl_2", 31 0, L_0x6000012a4bd0;  1 drivers
S_0x14b6701a0 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce1ec0 .param/l "col" 1 7 279, +C4<010>;
L_0x6000012a4c40 .functor BUFZ 32, v0x600000b98750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000b86be0_0 .net *"_ivl_2", 31 0, L_0x6000012a4c40;  1 drivers
S_0x14b66d9e0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce1f40 .param/l "col" 1 7 279, +C4<011>;
L_0x6000012a4cb0 .functor BUFZ 32, L_0x6000012a4af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000b86c70_0 .net *"_ivl_2", 31 0, L_0x6000012a4cb0;  1 drivers
S_0x14b66db50 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce1fc0 .param/l "col" 1 7 206, +C4<00>;
S_0x14b6a6480 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce2040 .param/l "col" 1 7 206, +C4<01>;
S_0x14b6a65f0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce20c0 .param/l "col" 1 7 206, +C4<010>;
S_0x14b699960 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x14b6a9c10;
 .timescale 0 0;
P_0x600002ce2140 .param/l "col" 1 7 206, +C4<011>;
S_0x14b668ec0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x14b6a8810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14b669030 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x14b669070 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x14b6690b0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x14b6690f0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x14b669130 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x14b669170 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000012a5c70 .functor BUFZ 256, v0x600000b833c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000012a5ce0 .functor BUFZ 256, v0x600000b83f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000012a5d50 .functor BUFZ 256, v0x600000b82d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600000b822e0_0 .var/i "b", 31 0;
v0x600000b82370 .array "bank_addr", 3 0, 7 0;
v0x600000b82400_0 .net "bank_dma", 1 0, L_0x6000008b2760;  1 drivers
v0x600000b82490_0 .var "bank_dma_d", 1 0;
v0x600000b82520_0 .net "bank_mxu_a", 1 0, L_0x6000008b2580;  1 drivers
v0x600000b825b0_0 .var "bank_mxu_a_d", 1 0;
v0x600000b82640_0 .net "bank_mxu_o", 1 0, L_0x6000008b2620;  1 drivers
v0x600000b826d0_0 .net "bank_mxu_w", 1 0, L_0x6000008b24e0;  1 drivers
v0x600000b82760_0 .var "bank_mxu_w_d", 1 0;
v0x600000b827f0 .array "bank_rdata", 3 0;
v0x600000b827f0_0 .net v0x600000b827f0 0, 255 0, v0x600000b80f30_0; 1 drivers
v0x600000b827f0_1 .net v0x600000b827f0 1, 255 0, v0x600000b81440_0; 1 drivers
v0x600000b827f0_2 .net v0x600000b827f0 2, 255 0, v0x600000b81950_0; 1 drivers
v0x600000b827f0_3 .net v0x600000b827f0 3, 255 0, v0x600000b81e60_0; 1 drivers
v0x600000b82880_0 .var "bank_re", 3 0;
v0x600000b82910_0 .net "bank_vpu", 1 0, L_0x6000008b26c0;  1 drivers
v0x600000b829a0_0 .var "bank_vpu_d", 1 0;
v0x600000b82a30 .array "bank_wdata", 3 0, 255 0;
v0x600000b82ac0_0 .var "bank_we", 3 0;
v0x600000b82b50_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b82be0_0 .net "dma_addr", 19 0, v0x600000b9ce10_0;  alias, 1 drivers
v0x600000b82c70_0 .net "dma_rdata", 255 0, L_0x6000012a5d50;  alias, 1 drivers
v0x600000b82d00_0 .var "dma_rdata_reg", 255 0;
v0x600000b82d90_0 .net "dma_re", 0 0, L_0x6000012a5730;  alias, 1 drivers
v0x600000b82e20_0 .net "dma_ready", 0 0, L_0x6000008b2da0;  alias, 1 drivers
v0x600000b82eb0_0 .net "dma_wdata", 255 0, L_0x6000012a5650;  alias, 1 drivers
v0x600000b82f40_0 .net "dma_we", 0 0, L_0x6000012a56c0;  alias, 1 drivers
v0x600000b82fd0_0 .var "grant_dma", 3 0;
v0x600000b83060_0 .var "grant_mxu_a", 3 0;
v0x600000b830f0_0 .var "grant_mxu_o", 3 0;
v0x600000b83180_0 .var "grant_mxu_w", 3 0;
v0x600000b83210_0 .var "grant_vpu", 3 0;
v0x600000b832a0_0 .net "mxu_a_addr", 19 0, L_0x6000008b7980;  alias, 1 drivers
v0x600000b83330_0 .net "mxu_a_rdata", 255 0, L_0x6000012a5c70;  alias, 1 drivers
v0x600000b833c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600000b83450_0 .net "mxu_a_re", 0 0, L_0x6000008b7a20;  alias, 1 drivers
v0x600000b834e0_0 .net "mxu_a_ready", 0 0, L_0x6000008b2c60;  alias, 1 drivers
v0x600000b83570_0 .net "mxu_o_addr", 19 0, L_0x6000008b7c00;  alias, 1 drivers
v0x600000b83600_0 .net "mxu_o_ready", 0 0, L_0x6000008b2d00;  alias, 1 drivers
v0x600000b83690_0 .net "mxu_o_wdata", 255 0, L_0x6000008b7de0;  alias, 1 drivers
v0x600000b83720_0 .net "mxu_o_we", 0 0, L_0x6000012a5110;  alias, 1 drivers
v0x600000b837b0_0 .net "mxu_w_addr", 19 0, L_0x6000008b7700;  alias, 1 drivers
v0x600000b83840_0 .net "mxu_w_rdata", 255 0, v0x600000b838d0_0;  alias, 1 drivers
v0x600000b838d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600000b83960_0 .net "mxu_w_re", 0 0, L_0x6000008b77a0;  alias, 1 drivers
v0x600000b839f0_0 .net "mxu_w_ready", 0 0, L_0x6000008b2b20;  alias, 1 drivers
v0x600000b83a80_0 .var "req_dma", 3 0;
v0x600000b83b10_0 .var "req_mxu_a", 3 0;
v0x600000b83ba0_0 .var "req_mxu_o", 3 0;
v0x600000b83c30_0 .var "req_mxu_w", 3 0;
v0x600000b83cc0_0 .var "req_vpu", 3 0;
v0x600000b83d50_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000b83de0_0 .net "vpu_addr", 19 0, v0x600000bfd710_0;  alias, 1 drivers
v0x600000b83e70_0 .net "vpu_rdata", 255 0, L_0x6000012a5ce0;  alias, 1 drivers
v0x600000b83f00_0 .var "vpu_rdata_reg", 255 0;
v0x600000bfc000_0 .net "vpu_re", 0 0, L_0x6000012a5500;  alias, 1 drivers
v0x600000bfc090_0 .net "vpu_ready", 0 0, L_0x6000008b2bc0;  alias, 1 drivers
v0x600000bfc120_0 .net "vpu_wdata", 255 0, L_0x6000012a5420;  alias, 1 drivers
v0x600000bfc1b0_0 .net "vpu_we", 0 0, L_0x6000012a5490;  alias, 1 drivers
v0x600000bfc240_0 .net "word_dma", 7 0, L_0x6000008b2a80;  1 drivers
v0x600000bfc2d0_0 .net "word_mxu_a", 7 0, L_0x6000008b28a0;  1 drivers
v0x600000bfc360_0 .net "word_mxu_o", 7 0, L_0x6000008b2940;  1 drivers
v0x600000bfc3f0_0 .net "word_mxu_w", 7 0, L_0x6000008b2800;  1 drivers
v0x600000bfc480_0 .net "word_vpu", 7 0, L_0x6000008b29e0;  1 drivers
E_0x600002ce2940/0 .event anyedge, v0x600000b82760_0, v0x600000b80f30_0, v0x600000b81440_0, v0x600000b81950_0;
E_0x600002ce2940/1 .event anyedge, v0x600000b81e60_0, v0x600000b825b0_0, v0x600000b829a0_0, v0x600000b82490_0;
E_0x600002ce2940 .event/or E_0x600002ce2940/0, E_0x600002ce2940/1;
E_0x600002ce29c0/0 .event anyedge, v0x600000b83c30_0, v0x600000b83b10_0, v0x600000b83ba0_0, v0x600000b83cc0_0;
E_0x600002ce29c0/1 .event anyedge, v0x600000b83a80_0, v0x600000b83180_0, v0x600000bfc3f0_0, v0x600000b83060_0;
E_0x600002ce29c0/2 .event anyedge, v0x600000bfc2d0_0, v0x600000b830f0_0, v0x600000bfc360_0, v0x600000b83690_0;
E_0x600002ce29c0/3 .event anyedge, v0x600000b83210_0, v0x600000bfc480_0, v0x600000bfc120_0, v0x600000bfc1b0_0;
E_0x600002ce29c0/4 .event anyedge, v0x600000bfc000_0, v0x600000b82fd0_0, v0x600000bfc240_0, v0x600000b9d0e0_0;
E_0x600002ce29c0/5 .event anyedge, v0x600000b9d200_0, v0x600000b9cf30_0;
E_0x600002ce29c0 .event/or E_0x600002ce29c0/0, E_0x600002ce29c0/1, E_0x600002ce29c0/2, E_0x600002ce29c0/3, E_0x600002ce29c0/4, E_0x600002ce29c0/5;
E_0x600002ce2a00/0 .event anyedge, v0x600000b83960_0, v0x600000b826d0_0, v0x600000b83450_0, v0x600000b82520_0;
E_0x600002ce2a00/1 .event anyedge, v0x600000b83720_0, v0x600000b82640_0, v0x600000bfc1b0_0, v0x600000bfc000_0;
E_0x600002ce2a00/2 .event anyedge, v0x600000b82910_0, v0x600000b9d200_0, v0x600000b9cf30_0, v0x600000b82400_0;
E_0x600002ce2a00 .event/or E_0x600002ce2a00/0, E_0x600002ce2a00/1, E_0x600002ce2a00/2;
L_0x6000008b1fe0 .part v0x600000b82ac0_0, 0, 1;
L_0x6000008b2080 .part v0x600000b82880_0, 0, 1;
L_0x6000008b2120 .part v0x600000b82ac0_0, 1, 1;
L_0x6000008b21c0 .part v0x600000b82880_0, 1, 1;
L_0x6000008b2260 .part v0x600000b82ac0_0, 2, 1;
L_0x6000008b2300 .part v0x600000b82880_0, 2, 1;
L_0x6000008b23a0 .part v0x600000b82ac0_0, 3, 1;
L_0x6000008b2440 .part v0x600000b82880_0, 3, 1;
L_0x6000008b24e0 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_bank, 2, L_0x6000008b7700 (v0x600000b820a0_0) S_0x14b69a740;
L_0x6000008b2580 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_bank, 2, L_0x6000008b7980 (v0x600000b820a0_0) S_0x14b69a740;
L_0x6000008b2620 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_bank, 2, L_0x6000008b7c00 (v0x600000b820a0_0) S_0x14b69a740;
L_0x6000008b26c0 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_bank, 2, v0x600000bfd710_0 (v0x600000b820a0_0) S_0x14b69a740;
L_0x6000008b2760 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_bank, 2, v0x600000b9ce10_0 (v0x600000b820a0_0) S_0x14b69a740;
L_0x6000008b2800 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_word, 8, L_0x6000008b7700 (v0x600000b821c0_0) S_0x14b69a8b0;
L_0x6000008b28a0 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_word, 8, L_0x6000008b7980 (v0x600000b821c0_0) S_0x14b69a8b0;
L_0x6000008b2940 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_word, 8, L_0x6000008b7c00 (v0x600000b821c0_0) S_0x14b69a8b0;
L_0x6000008b29e0 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_word, 8, v0x600000bfd710_0 (v0x600000b821c0_0) S_0x14b69a8b0;
L_0x6000008b2a80 .ufunc/vec4 TD_tb_k_accumulation.dut.sram_inst.get_word, 8, v0x600000b9ce10_0 (v0x600000b821c0_0) S_0x14b69a8b0;
L_0x6000008b2b20 .part/v v0x600000b83180_0, L_0x6000008b24e0, 1;
L_0x6000008b2c60 .part/v v0x600000b83060_0, L_0x6000008b2580, 1;
L_0x6000008b2d00 .part/v v0x600000b830f0_0, L_0x6000008b2620, 1;
L_0x6000008b2bc0 .part/v v0x600000b83210_0, L_0x6000008b26c0, 1;
L_0x6000008b2da0 .part/v v0x600000b82fd0_0, L_0x6000008b2760, 1;
S_0x14b669f70 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x14b668ec0;
 .timescale 0 0;
P_0x600002ce2a40 .param/l "i" 1 9 184, +C4<00>;
S_0x14b66a0e0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14b669f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000017a7680 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000017a76c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000b82370_0 .array/port v0x600000b82370, 0;
v0x600000b80cf0_0 .net "addr", 7 0, v0x600000b82370_0;  1 drivers
v0x600000b80d80_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b80e10_0 .var/i "i", 31 0;
v0x600000b80ea0 .array "mem", 255 0, 255 0;
v0x600000b80f30_0 .var "rdata", 255 0;
v0x600000b80fc0_0 .net "re", 0 0, L_0x6000008b2080;  1 drivers
v0x600000b82a30_0 .array/port v0x600000b82a30, 0;
v0x600000b81050_0 .net "wdata", 255 0, v0x600000b82a30_0;  1 drivers
v0x600000b810e0_0 .net "we", 0 0, L_0x6000008b1fe0;  1 drivers
E_0x600002ce2b40 .event posedge, v0x600000b9c090_0;
S_0x14b66a250 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x14b668ec0;
 .timescale 0 0;
P_0x600002ce2bc0 .param/l "i" 1 9 184, +C4<01>;
S_0x14b66a3c0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14b66a250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000017a7f80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000017a7fc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000b82370_1 .array/port v0x600000b82370, 1;
v0x600000b81200_0 .net "addr", 7 0, v0x600000b82370_1;  1 drivers
v0x600000b81290_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b81320_0 .var/i "i", 31 0;
v0x600000b813b0 .array "mem", 255 0, 255 0;
v0x600000b81440_0 .var "rdata", 255 0;
v0x600000b814d0_0 .net "re", 0 0, L_0x6000008b21c0;  1 drivers
v0x600000b82a30_1 .array/port v0x600000b82a30, 1;
v0x600000b81560_0 .net "wdata", 255 0, v0x600000b82a30_1;  1 drivers
v0x600000b815f0_0 .net "we", 0 0, L_0x6000008b2120;  1 drivers
S_0x14b6a03d0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x14b668ec0;
 .timescale 0 0;
P_0x600002ce2d00 .param/l "i" 1 9 184, +C4<010>;
S_0x14b6a0540 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14b6a03d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000017abf80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000017abfc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000b82370_2 .array/port v0x600000b82370, 2;
v0x600000b81710_0 .net "addr", 7 0, v0x600000b82370_2;  1 drivers
v0x600000b817a0_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b81830_0 .var/i "i", 31 0;
v0x600000b818c0 .array "mem", 255 0, 255 0;
v0x600000b81950_0 .var "rdata", 255 0;
v0x600000b819e0_0 .net "re", 0 0, L_0x6000008b2300;  1 drivers
v0x600000b82a30_2 .array/port v0x600000b82a30, 2;
v0x600000b81a70_0 .net "wdata", 255 0, v0x600000b82a30_2;  1 drivers
v0x600000b81b00_0 .net "we", 0 0, L_0x6000008b2260;  1 drivers
S_0x14b6a06b0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x14b668ec0;
 .timescale 0 0;
P_0x600002ce2e40 .param/l "i" 1 9 184, +C4<011>;
S_0x14b69a5d0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14b6a06b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000017bc200 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000017bc240 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000b82370_3 .array/port v0x600000b82370, 3;
v0x600000b81c20_0 .net "addr", 7 0, v0x600000b82370_3;  1 drivers
v0x600000b81cb0_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000b81d40_0 .var/i "i", 31 0;
v0x600000b81dd0 .array "mem", 255 0, 255 0;
v0x600000b81e60_0 .var "rdata", 255 0;
v0x600000b81ef0_0 .net "re", 0 0, L_0x6000008b2440;  1 drivers
v0x600000b82a30_3 .array/port v0x600000b82a30, 3;
v0x600000b81f80_0 .net "wdata", 255 0, v0x600000b82a30_3;  1 drivers
v0x600000b82010_0 .net "we", 0 0, L_0x6000008b23a0;  1 drivers
S_0x14b69a740 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x14b668ec0;
 .timescale 0 0;
v0x600000b820a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14b69a740
TD_tb_k_accumulation.dut.sram_inst.get_bank ;
    %load/vec4 v0x600000b820a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600000b820a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14b69a8b0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x14b668ec0;
 .timescale 0 0;
v0x600000b821c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14b69a8b0
TD_tb_k_accumulation.dut.sram_inst.get_word ;
    %load/vec4 v0x600000b821c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14b69ac20 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x14b6a8810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14b80fc00 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x14b80fc40 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x14b80fc80 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x14b80fcc0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x14b80fd00 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x14b80fd40 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x14b80fd80 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x14b80fdc0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x14b80fe00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x14b80fe40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x14b80fe80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x14b80fec0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x14b80ff00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x14b80ff40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x14b80ff80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x14b80ffc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x14b810000 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x14b810040 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x14b810080 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x14b8100c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x14b810100 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x14b810140 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x14b810180 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x14b8101c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x14b810200 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x14b810240 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x14b810280 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x14b8102c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x14b810300 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x6000012a5260 .functor BUFZ 256, L_0x6000008b17c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000012a52d0 .functor BUFZ 256, L_0x6000008b1900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000012a5340 .functor BUFZ 1, v0x600000bfcea0_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a5420 .functor BUFZ 256, v0x600000bfda70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000012a5490 .functor BUFZ 1, v0x600000bfdb90_0, C4<0>, C4<0>, C4<0>;
L_0x6000012a5500 .functor BUFZ 1, v0x600000bfd8c0_0, C4<0>, C4<0>, C4<0>;
v0x600000bfc510_0 .net *"_ivl_48", 255 0, L_0x6000008b17c0;  1 drivers
v0x600000bfc5a0_0 .net *"_ivl_50", 6 0, L_0x6000008b1860;  1 drivers
L_0x15009a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000bfc630_0 .net *"_ivl_53", 1 0, L_0x15009a848;  1 drivers
v0x600000bfc6c0_0 .net *"_ivl_56", 255 0, L_0x6000008b1900;  1 drivers
v0x600000bfc750_0 .net *"_ivl_58", 6 0, L_0x6000008b19a0;  1 drivers
L_0x15009a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000bfc7e0_0 .net *"_ivl_61", 1 0, L_0x15009a890;  1 drivers
L_0x15009a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000bfc870_0 .net/2u *"_ivl_64", 2 0, L_0x15009a8d8;  1 drivers
v0x600000bfc900_0 .var "addr_reg", 19 0;
v0x600000bfc990_0 .var "alu_result", 255 0;
v0x600000bfca20_0 .net "clk", 0 0, v0x600000bfb720_0;  alias, 1 drivers
v0x600000bfcab0_0 .net "cmd", 127 0, v0x600000b98240_0;  alias, 1 drivers
v0x600000bfcb40_0 .net "cmd_done", 0 0, L_0x6000012a5340;  alias, 1 drivers
v0x600000bfcbd0_0 .net "cmd_ready", 0 0, L_0x6000008b1a40;  alias, 1 drivers
v0x600000bfcc60_0 .var "cmd_reg", 127 0;
v0x600000bfccf0_0 .net "cmd_valid", 0 0, L_0x6000012a9ce0;  alias, 1 drivers
v0x600000bfcd80_0 .net "count", 15 0, L_0x6000008b1720;  1 drivers
v0x600000bfce10_0 .var "count_reg", 15 0;
v0x600000bfcea0_0 .var "done_reg", 0 0;
v0x600000bfcf30_0 .var "elem_count", 15 0;
v0x600000bfcfc0_0 .net "imm", 15 0, L_0x6000008b15e0;  1 drivers
v0x600000bfd050_0 .var "imm_reg", 15 0;
v0x600000bfd0e0_0 .var/i "lane", 31 0;
v0x600000bfd170 .array "lane_a", 15 0;
v0x600000bfd170_0 .net v0x600000bfd170 0, 15 0, L_0x6000008b7f20; 1 drivers
v0x600000bfd170_1 .net v0x600000bfd170 1, 15 0, L_0x6000008b0000; 1 drivers
v0x600000bfd170_2 .net v0x600000bfd170 2, 15 0, L_0x6000008b0140; 1 drivers
v0x600000bfd170_3 .net v0x600000bfd170 3, 15 0, L_0x6000008b0280; 1 drivers
v0x600000bfd170_4 .net v0x600000bfd170 4, 15 0, L_0x6000008b03c0; 1 drivers
v0x600000bfd170_5 .net v0x600000bfd170 5, 15 0, L_0x6000008b0500; 1 drivers
v0x600000bfd170_6 .net v0x600000bfd170 6, 15 0, L_0x6000008b0640; 1 drivers
v0x600000bfd170_7 .net v0x600000bfd170 7, 15 0, L_0x6000008b0780; 1 drivers
v0x600000bfd170_8 .net v0x600000bfd170 8, 15 0, L_0x6000008b08c0; 1 drivers
v0x600000bfd170_9 .net v0x600000bfd170 9, 15 0, L_0x6000008b0a00; 1 drivers
v0x600000bfd170_10 .net v0x600000bfd170 10, 15 0, L_0x6000008b0be0; 1 drivers
v0x600000bfd170_11 .net v0x600000bfd170 11, 15 0, L_0x6000008b0c80; 1 drivers
v0x600000bfd170_12 .net v0x600000bfd170 12, 15 0, L_0x6000008b0dc0; 1 drivers
v0x600000bfd170_13 .net v0x600000bfd170 13, 15 0, L_0x6000008b0f00; 1 drivers
v0x600000bfd170_14 .net v0x600000bfd170 14, 15 0, L_0x6000008b1040; 1 drivers
v0x600000bfd170_15 .net v0x600000bfd170 15, 15 0, L_0x6000008b1180; 1 drivers
v0x600000bfd200 .array "lane_b", 15 0;
v0x600000bfd200_0 .net v0x600000bfd200 0, 15 0, L_0x6000008bc640; 1 drivers
v0x600000bfd200_1 .net v0x600000bfd200 1, 15 0, L_0x6000008b00a0; 1 drivers
v0x600000bfd200_2 .net v0x600000bfd200 2, 15 0, L_0x6000008b01e0; 1 drivers
v0x600000bfd200_3 .net v0x600000bfd200 3, 15 0, L_0x6000008b0320; 1 drivers
v0x600000bfd200_4 .net v0x600000bfd200 4, 15 0, L_0x6000008b0460; 1 drivers
v0x600000bfd200_5 .net v0x600000bfd200 5, 15 0, L_0x6000008b05a0; 1 drivers
v0x600000bfd200_6 .net v0x600000bfd200 6, 15 0, L_0x6000008b06e0; 1 drivers
v0x600000bfd200_7 .net v0x600000bfd200 7, 15 0, L_0x6000008b0820; 1 drivers
v0x600000bfd200_8 .net v0x600000bfd200 8, 15 0, L_0x6000008b0960; 1 drivers
v0x600000bfd200_9 .net v0x600000bfd200 9, 15 0, L_0x6000008b0b40; 1 drivers
v0x600000bfd200_10 .net v0x600000bfd200 10, 15 0, L_0x6000008b0aa0; 1 drivers
v0x600000bfd200_11 .net v0x600000bfd200 11, 15 0, L_0x6000008b0d20; 1 drivers
v0x600000bfd200_12 .net v0x600000bfd200 12, 15 0, L_0x6000008b0e60; 1 drivers
v0x600000bfd200_13 .net v0x600000bfd200 13, 15 0, L_0x6000008b0fa0; 1 drivers
v0x600000bfd200_14 .net v0x600000bfd200 14, 15 0, L_0x6000008b10e0; 1 drivers
v0x600000bfd200_15 .net v0x600000bfd200 15, 15 0, L_0x6000008b1220; 1 drivers
v0x600000bfd290 .array "lane_result", 15 0, 15 0;
v0x600000bfd320_0 .net "mem_addr", 19 0, L_0x6000008b1680;  1 drivers
v0x600000bfd3b0_0 .var "mem_addr_reg", 19 0;
v0x600000bfd440_0 .net "opcode", 7 0, L_0x6000008b12c0;  1 drivers
v0x600000bfd4d0_0 .var "reduce_result", 15 0;
v0x600000bfd560 .array "reduce_tree", 79 0, 15 0;
v0x600000bfd5f0_0 .net "rst_n", 0 0, v0x600000bf4090_0;  alias, 1 drivers
v0x600000bfd680_0 .net "sram_addr", 19 0, v0x600000bfd710_0;  alias, 1 drivers
v0x600000bfd710_0 .var "sram_addr_reg", 19 0;
v0x600000bfd7a0_0 .net "sram_rdata", 255 0, L_0x6000012a5ce0;  alias, 1 drivers
v0x600000bfd830_0 .net "sram_re", 0 0, L_0x6000012a5500;  alias, 1 drivers
v0x600000bfd8c0_0 .var "sram_re_reg", 0 0;
v0x600000bfd950_0 .net "sram_ready", 0 0, L_0x6000008b2bc0;  alias, 1 drivers
v0x600000bfd9e0_0 .net "sram_wdata", 255 0, L_0x6000012a5420;  alias, 1 drivers
v0x600000bfda70_0 .var "sram_wdata_reg", 255 0;
v0x600000bfdb00_0 .net "sram_we", 0 0, L_0x6000012a5490;  alias, 1 drivers
v0x600000bfdb90_0 .var "sram_we_reg", 0 0;
v0x600000bfdc20_0 .var/i "stage", 31 0;
v0x600000bfdcb0_0 .var "state", 2 0;
v0x600000bfdd40_0 .net "subop", 7 0, L_0x6000008b1360;  1 drivers
v0x600000bfddd0_0 .var "subop_reg", 7 0;
v0x600000bfde60_0 .net "vd", 4 0, L_0x6000008b1400;  1 drivers
v0x600000bfdef0_0 .var "vd_reg", 4 0;
v0x600000bfdf80 .array "vrf", 31 0, 255 0;
v0x600000bfe010_0 .net "vs1", 4 0, L_0x6000008b14a0;  1 drivers
v0x600000bfe0a0_0 .net "vs1_data", 255 0, L_0x6000012a5260;  1 drivers
v0x600000bfe130_0 .var "vs1_reg", 4 0;
v0x600000bfe1c0_0 .net "vs2", 4 0, L_0x6000008b1540;  1 drivers
v0x600000bfe250_0 .net "vs2_data", 255 0, L_0x6000012a52d0;  1 drivers
v0x600000bfe2e0_0 .var "vs2_reg", 4 0;
E_0x600002ce3740/0 .event anyedge, v0x600000bfd170_0, v0x600000bfd170_1, v0x600000bfd170_2, v0x600000bfd170_3;
E_0x600002ce3740/1 .event anyedge, v0x600000bfd170_4, v0x600000bfd170_5, v0x600000bfd170_6, v0x600000bfd170_7;
E_0x600002ce3740/2 .event anyedge, v0x600000bfd170_8, v0x600000bfd170_9, v0x600000bfd170_10, v0x600000bfd170_11;
E_0x600002ce3740/3 .event anyedge, v0x600000bfd170_12, v0x600000bfd170_13, v0x600000bfd170_14, v0x600000bfd170_15;
v0x600000bfd560_0 .array/port v0x600000bfd560, 0;
v0x600000bfd560_1 .array/port v0x600000bfd560, 1;
v0x600000bfd560_2 .array/port v0x600000bfd560, 2;
E_0x600002ce3740/4 .event anyedge, v0x600000bfddd0_0, v0x600000bfd560_0, v0x600000bfd560_1, v0x600000bfd560_2;
v0x600000bfd560_3 .array/port v0x600000bfd560, 3;
v0x600000bfd560_4 .array/port v0x600000bfd560, 4;
v0x600000bfd560_5 .array/port v0x600000bfd560, 5;
v0x600000bfd560_6 .array/port v0x600000bfd560, 6;
E_0x600002ce3740/5 .event anyedge, v0x600000bfd560_3, v0x600000bfd560_4, v0x600000bfd560_5, v0x600000bfd560_6;
v0x600000bfd560_7 .array/port v0x600000bfd560, 7;
v0x600000bfd560_8 .array/port v0x600000bfd560, 8;
v0x600000bfd560_9 .array/port v0x600000bfd560, 9;
v0x600000bfd560_10 .array/port v0x600000bfd560, 10;
E_0x600002ce3740/6 .event anyedge, v0x600000bfd560_7, v0x600000bfd560_8, v0x600000bfd560_9, v0x600000bfd560_10;
v0x600000bfd560_11 .array/port v0x600000bfd560, 11;
v0x600000bfd560_12 .array/port v0x600000bfd560, 12;
v0x600000bfd560_13 .array/port v0x600000bfd560, 13;
v0x600000bfd560_14 .array/port v0x600000bfd560, 14;
E_0x600002ce3740/7 .event anyedge, v0x600000bfd560_11, v0x600000bfd560_12, v0x600000bfd560_13, v0x600000bfd560_14;
v0x600000bfd560_15 .array/port v0x600000bfd560, 15;
v0x600000bfd560_16 .array/port v0x600000bfd560, 16;
v0x600000bfd560_17 .array/port v0x600000bfd560, 17;
v0x600000bfd560_18 .array/port v0x600000bfd560, 18;
E_0x600002ce3740/8 .event anyedge, v0x600000bfd560_15, v0x600000bfd560_16, v0x600000bfd560_17, v0x600000bfd560_18;
v0x600000bfd560_19 .array/port v0x600000bfd560, 19;
v0x600000bfd560_20 .array/port v0x600000bfd560, 20;
v0x600000bfd560_21 .array/port v0x600000bfd560, 21;
v0x600000bfd560_22 .array/port v0x600000bfd560, 22;
E_0x600002ce3740/9 .event anyedge, v0x600000bfd560_19, v0x600000bfd560_20, v0x600000bfd560_21, v0x600000bfd560_22;
v0x600000bfd560_23 .array/port v0x600000bfd560, 23;
v0x600000bfd560_24 .array/port v0x600000bfd560, 24;
v0x600000bfd560_25 .array/port v0x600000bfd560, 25;
v0x600000bfd560_26 .array/port v0x600000bfd560, 26;
E_0x600002ce3740/10 .event anyedge, v0x600000bfd560_23, v0x600000bfd560_24, v0x600000bfd560_25, v0x600000bfd560_26;
v0x600000bfd560_27 .array/port v0x600000bfd560, 27;
v0x600000bfd560_28 .array/port v0x600000bfd560, 28;
v0x600000bfd560_29 .array/port v0x600000bfd560, 29;
v0x600000bfd560_30 .array/port v0x600000bfd560, 30;
E_0x600002ce3740/11 .event anyedge, v0x600000bfd560_27, v0x600000bfd560_28, v0x600000bfd560_29, v0x600000bfd560_30;
v0x600000bfd560_31 .array/port v0x600000bfd560, 31;
v0x600000bfd560_32 .array/port v0x600000bfd560, 32;
v0x600000bfd560_33 .array/port v0x600000bfd560, 33;
v0x600000bfd560_34 .array/port v0x600000bfd560, 34;
E_0x600002ce3740/12 .event anyedge, v0x600000bfd560_31, v0x600000bfd560_32, v0x600000bfd560_33, v0x600000bfd560_34;
v0x600000bfd560_35 .array/port v0x600000bfd560, 35;
v0x600000bfd560_36 .array/port v0x600000bfd560, 36;
v0x600000bfd560_37 .array/port v0x600000bfd560, 37;
v0x600000bfd560_38 .array/port v0x600000bfd560, 38;
E_0x600002ce3740/13 .event anyedge, v0x600000bfd560_35, v0x600000bfd560_36, v0x600000bfd560_37, v0x600000bfd560_38;
v0x600000bfd560_39 .array/port v0x600000bfd560, 39;
v0x600000bfd560_40 .array/port v0x600000bfd560, 40;
v0x600000bfd560_41 .array/port v0x600000bfd560, 41;
v0x600000bfd560_42 .array/port v0x600000bfd560, 42;
E_0x600002ce3740/14 .event anyedge, v0x600000bfd560_39, v0x600000bfd560_40, v0x600000bfd560_41, v0x600000bfd560_42;
v0x600000bfd560_43 .array/port v0x600000bfd560, 43;
v0x600000bfd560_44 .array/port v0x600000bfd560, 44;
v0x600000bfd560_45 .array/port v0x600000bfd560, 45;
v0x600000bfd560_46 .array/port v0x600000bfd560, 46;
E_0x600002ce3740/15 .event anyedge, v0x600000bfd560_43, v0x600000bfd560_44, v0x600000bfd560_45, v0x600000bfd560_46;
v0x600000bfd560_47 .array/port v0x600000bfd560, 47;
v0x600000bfd560_48 .array/port v0x600000bfd560, 48;
v0x600000bfd560_49 .array/port v0x600000bfd560, 49;
v0x600000bfd560_50 .array/port v0x600000bfd560, 50;
E_0x600002ce3740/16 .event anyedge, v0x600000bfd560_47, v0x600000bfd560_48, v0x600000bfd560_49, v0x600000bfd560_50;
v0x600000bfd560_51 .array/port v0x600000bfd560, 51;
v0x600000bfd560_52 .array/port v0x600000bfd560, 52;
v0x600000bfd560_53 .array/port v0x600000bfd560, 53;
v0x600000bfd560_54 .array/port v0x600000bfd560, 54;
E_0x600002ce3740/17 .event anyedge, v0x600000bfd560_51, v0x600000bfd560_52, v0x600000bfd560_53, v0x600000bfd560_54;
v0x600000bfd560_55 .array/port v0x600000bfd560, 55;
v0x600000bfd560_56 .array/port v0x600000bfd560, 56;
v0x600000bfd560_57 .array/port v0x600000bfd560, 57;
v0x600000bfd560_58 .array/port v0x600000bfd560, 58;
E_0x600002ce3740/18 .event anyedge, v0x600000bfd560_55, v0x600000bfd560_56, v0x600000bfd560_57, v0x600000bfd560_58;
v0x600000bfd560_59 .array/port v0x600000bfd560, 59;
v0x600000bfd560_60 .array/port v0x600000bfd560, 60;
v0x600000bfd560_61 .array/port v0x600000bfd560, 61;
v0x600000bfd560_62 .array/port v0x600000bfd560, 62;
E_0x600002ce3740/19 .event anyedge, v0x600000bfd560_59, v0x600000bfd560_60, v0x600000bfd560_61, v0x600000bfd560_62;
v0x600000bfd560_63 .array/port v0x600000bfd560, 63;
v0x600000bfd560_64 .array/port v0x600000bfd560, 64;
v0x600000bfd560_65 .array/port v0x600000bfd560, 65;
v0x600000bfd560_66 .array/port v0x600000bfd560, 66;
E_0x600002ce3740/20 .event anyedge, v0x600000bfd560_63, v0x600000bfd560_64, v0x600000bfd560_65, v0x600000bfd560_66;
v0x600000bfd560_67 .array/port v0x600000bfd560, 67;
v0x600000bfd560_68 .array/port v0x600000bfd560, 68;
v0x600000bfd560_69 .array/port v0x600000bfd560, 69;
v0x600000bfd560_70 .array/port v0x600000bfd560, 70;
E_0x600002ce3740/21 .event anyedge, v0x600000bfd560_67, v0x600000bfd560_68, v0x600000bfd560_69, v0x600000bfd560_70;
v0x600000bfd560_71 .array/port v0x600000bfd560, 71;
v0x600000bfd560_72 .array/port v0x600000bfd560, 72;
v0x600000bfd560_73 .array/port v0x600000bfd560, 73;
v0x600000bfd560_74 .array/port v0x600000bfd560, 74;
E_0x600002ce3740/22 .event anyedge, v0x600000bfd560_71, v0x600000bfd560_72, v0x600000bfd560_73, v0x600000bfd560_74;
v0x600000bfd560_75 .array/port v0x600000bfd560, 75;
v0x600000bfd560_76 .array/port v0x600000bfd560, 76;
v0x600000bfd560_77 .array/port v0x600000bfd560, 77;
v0x600000bfd560_78 .array/port v0x600000bfd560, 78;
E_0x600002ce3740/23 .event anyedge, v0x600000bfd560_75, v0x600000bfd560_76, v0x600000bfd560_77, v0x600000bfd560_78;
v0x600000bfd560_79 .array/port v0x600000bfd560, 79;
E_0x600002ce3740/24 .event anyedge, v0x600000bfd560_79;
E_0x600002ce3740 .event/or E_0x600002ce3740/0, E_0x600002ce3740/1, E_0x600002ce3740/2, E_0x600002ce3740/3, E_0x600002ce3740/4, E_0x600002ce3740/5, E_0x600002ce3740/6, E_0x600002ce3740/7, E_0x600002ce3740/8, E_0x600002ce3740/9, E_0x600002ce3740/10, E_0x600002ce3740/11, E_0x600002ce3740/12, E_0x600002ce3740/13, E_0x600002ce3740/14, E_0x600002ce3740/15, E_0x600002ce3740/16, E_0x600002ce3740/17, E_0x600002ce3740/18, E_0x600002ce3740/19, E_0x600002ce3740/20, E_0x600002ce3740/21, E_0x600002ce3740/22, E_0x600002ce3740/23, E_0x600002ce3740/24;
L_0x6000008b7f20 .part L_0x6000012a5260, 0, 16;
L_0x6000008bc640 .part L_0x6000012a52d0, 0, 16;
L_0x6000008b0000 .part L_0x6000012a5260, 16, 16;
L_0x6000008b00a0 .part L_0x6000012a52d0, 16, 16;
L_0x6000008b0140 .part L_0x6000012a5260, 32, 16;
L_0x6000008b01e0 .part L_0x6000012a52d0, 32, 16;
L_0x6000008b0280 .part L_0x6000012a5260, 48, 16;
L_0x6000008b0320 .part L_0x6000012a52d0, 48, 16;
L_0x6000008b03c0 .part L_0x6000012a5260, 64, 16;
L_0x6000008b0460 .part L_0x6000012a52d0, 64, 16;
L_0x6000008b0500 .part L_0x6000012a5260, 80, 16;
L_0x6000008b05a0 .part L_0x6000012a52d0, 80, 16;
L_0x6000008b0640 .part L_0x6000012a5260, 96, 16;
L_0x6000008b06e0 .part L_0x6000012a52d0, 96, 16;
L_0x6000008b0780 .part L_0x6000012a5260, 112, 16;
L_0x6000008b0820 .part L_0x6000012a52d0, 112, 16;
L_0x6000008b08c0 .part L_0x6000012a5260, 128, 16;
L_0x6000008b0960 .part L_0x6000012a52d0, 128, 16;
L_0x6000008b0a00 .part L_0x6000012a5260, 144, 16;
L_0x6000008b0b40 .part L_0x6000012a52d0, 144, 16;
L_0x6000008b0be0 .part L_0x6000012a5260, 160, 16;
L_0x6000008b0aa0 .part L_0x6000012a52d0, 160, 16;
L_0x6000008b0c80 .part L_0x6000012a5260, 176, 16;
L_0x6000008b0d20 .part L_0x6000012a52d0, 176, 16;
L_0x6000008b0dc0 .part L_0x6000012a5260, 192, 16;
L_0x6000008b0e60 .part L_0x6000012a52d0, 192, 16;
L_0x6000008b0f00 .part L_0x6000012a5260, 208, 16;
L_0x6000008b0fa0 .part L_0x6000012a52d0, 208, 16;
L_0x6000008b1040 .part L_0x6000012a5260, 224, 16;
L_0x6000008b10e0 .part L_0x6000012a52d0, 224, 16;
L_0x6000008b1180 .part L_0x6000012a5260, 240, 16;
L_0x6000008b1220 .part L_0x6000012a52d0, 240, 16;
L_0x6000008b12c0 .part v0x600000b98240_0, 120, 8;
L_0x6000008b1360 .part v0x600000b98240_0, 112, 8;
L_0x6000008b1400 .part v0x600000b98240_0, 107, 5;
L_0x6000008b14a0 .part v0x600000b98240_0, 102, 5;
L_0x6000008b1540 .part v0x600000b98240_0, 97, 5;
L_0x6000008b15e0 .part v0x600000b98240_0, 32, 16;
L_0x6000008b1680 .part v0x600000b98240_0, 76, 20;
L_0x6000008b1720 .part v0x600000b98240_0, 48, 16;
L_0x6000008b17c0 .array/port v0x600000bfdf80, L_0x6000008b1860;
L_0x6000008b1860 .concat [ 5 2 0 0], v0x600000bfe130_0, L_0x15009a848;
L_0x6000008b1900 .array/port v0x600000bfdf80, L_0x6000008b19a0;
L_0x6000008b19a0 .concat [ 5 2 0 0], v0x600000bfe2e0_0, L_0x15009a890;
L_0x6000008b1a40 .cmp/eq 3, v0x600000bfdcb0_0, L_0x15009a8d8;
S_0x14b69b0a0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x14b69ac20;
 .timescale 0 0;
P_0x600002ce3780 .param/l "i" 1 10 137, +C4<00>;
v0x600000bfd290_0 .array/port v0x600000bfd290, 0;
v0x600000bfd290_1 .array/port v0x600000bfd290, 1;
v0x600000bfd290_2 .array/port v0x600000bfd290, 2;
v0x600000bfd290_3 .array/port v0x600000bfd290, 3;
E_0x600002ce3800/0 .event anyedge, v0x600000bfd290_0, v0x600000bfd290_1, v0x600000bfd290_2, v0x600000bfd290_3;
v0x600000bfd290_4 .array/port v0x600000bfd290, 4;
v0x600000bfd290_5 .array/port v0x600000bfd290, 5;
v0x600000bfd290_6 .array/port v0x600000bfd290, 6;
v0x600000bfd290_7 .array/port v0x600000bfd290, 7;
E_0x600002ce3800/1 .event anyedge, v0x600000bfd290_4, v0x600000bfd290_5, v0x600000bfd290_6, v0x600000bfd290_7;
v0x600000bfd290_8 .array/port v0x600000bfd290, 8;
v0x600000bfd290_9 .array/port v0x600000bfd290, 9;
v0x600000bfd290_10 .array/port v0x600000bfd290, 10;
v0x600000bfd290_11 .array/port v0x600000bfd290, 11;
E_0x600002ce3800/2 .event anyedge, v0x600000bfd290_8, v0x600000bfd290_9, v0x600000bfd290_10, v0x600000bfd290_11;
v0x600000bfd290_12 .array/port v0x600000bfd290, 12;
v0x600000bfd290_13 .array/port v0x600000bfd290, 13;
v0x600000bfd290_14 .array/port v0x600000bfd290, 14;
v0x600000bfd290_15 .array/port v0x600000bfd290, 15;
E_0x600002ce3800/3 .event anyedge, v0x600000bfd290_12, v0x600000bfd290_13, v0x600000bfd290_14, v0x600000bfd290_15;
E_0x600002ce3800 .event/or E_0x600002ce3800/0, E_0x600002ce3800/1, E_0x600002ce3800/2, E_0x600002ce3800/3;
E_0x600002ce3840/0 .event anyedge, v0x600000bfddd0_0, v0x600000bfd170_0, v0x600000bfd170_1, v0x600000bfd170_2;
E_0x600002ce3840/1 .event anyedge, v0x600000bfd170_3, v0x600000bfd170_4, v0x600000bfd170_5, v0x600000bfd170_6;
E_0x600002ce3840/2 .event anyedge, v0x600000bfd170_7, v0x600000bfd170_8, v0x600000bfd170_9, v0x600000bfd170_10;
E_0x600002ce3840/3 .event anyedge, v0x600000bfd170_11, v0x600000bfd170_12, v0x600000bfd170_13, v0x600000bfd170_14;
E_0x600002ce3840/4 .event anyedge, v0x600000bfd170_15, v0x600000bfd200_0, v0x600000bfd200_1, v0x600000bfd200_2;
E_0x600002ce3840/5 .event anyedge, v0x600000bfd200_3, v0x600000bfd200_4, v0x600000bfd200_5, v0x600000bfd200_6;
E_0x600002ce3840/6 .event anyedge, v0x600000bfd200_7, v0x600000bfd200_8, v0x600000bfd200_9, v0x600000bfd200_10;
E_0x600002ce3840/7 .event anyedge, v0x600000bfd200_11, v0x600000bfd200_12, v0x600000bfd200_13, v0x600000bfd200_14;
E_0x600002ce3840/8 .event anyedge, v0x600000bfd200_15, v0x600000bfd050_0;
E_0x600002ce3840 .event/or E_0x600002ce3840/0, E_0x600002ce3840/1, E_0x600002ce3840/2, E_0x600002ce3840/3, E_0x600002ce3840/4, E_0x600002ce3840/5, E_0x600002ce3840/6, E_0x600002ce3840/7, E_0x600002ce3840/8;
S_0x14b69b210 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x14b69ac20;
 .timescale 0 0;
P_0x600002ce3880 .param/l "i" 1 10 137, +C4<01>;
S_0x14b69b380 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x14b69ac20;
 .timescale 0 0;
P_0x600002ce3900 .param/l "i" 1 10 137, +C4<010>;
S_0x14b69b4f0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x14b69ac20;
 .timescale 0 0;
P_0x600002ce3980 .param/l "i" 1 10 137, +C4<011>;
S_0x14b69b660 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x14b69ac20;
 .timescale 0 0;
P_0x600002ce3a40 .param/l "i" 1 10 137, +C4<0100>;
S_0x14b69b7d0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x14b69ac20;
 .timescale 0 0;
P_0x600002ce3ac0 .param/l "i" 1 10 137, +C4<0101>;
S_0x14b69b940 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x14b69ac20;
 .timescale 0 0;
P_0x600002ce3b40 .param/l "i" 1 10 137, +C4<0110>;
S_0x14b69bab0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x14b69ac20;
 .timescale 0 0;
P_0x600002ce3bc0 .param/l "i" 1 10 137, +C4<0111>;
S_0x14b69bc20 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x14b69ac20;
 .timescale 0 0;
P_0x600002ce3a00 .param/l "i" 1 10 137, +C4<01000>;
S_0x14b69bd90 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x14b69ac20;
 .timescale 0 0;
P_0x600002ce3c80 .param/l "i" 1 10 137, +C4<01001>;
S_0x14b69bf00 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x14b69ac20;
 .timescale 0 0;
P_0x600002ce3d00 .param/l "i" 1 10 137, +C4<01010>;
S_0x14b69c070 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x14b69ac20;
 .timescale 0 0;
P_0x600002ce3d80 .param/l "i" 1 10 137, +C4<01011>;
S_0x14b69c1e0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x14b69ac20;
 .timescale 0 0;
P_0x600002ce3e00 .param/l "i" 1 10 137, +C4<01100>;
S_0x14b69c350 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x14b69ac20;
 .timescale 0 0;
P_0x600002ce3e80 .param/l "i" 1 10 137, +C4<01101>;
S_0x14b69c4c0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x14b69ac20;
 .timescale 0 0;
P_0x600002ce3f00 .param/l "i" 1 10 137, +C4<01110>;
S_0x14b69c630 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x14b69ac20;
 .timescale 0 0;
P_0x600002ce3f80 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x14b6a7250;
T_2 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b9fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b9fa80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b9fb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b9f9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600000b9f690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000b9fa80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600000b9fa80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000b9fa80_0, 0;
T_2.2 ;
    %load/vec4 v0x600000b982d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000b9fb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600000b9fb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000b9fb10_0, 0;
T_2.5 ;
    %load/vec4 v0x600000b9e9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000b9f9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600000b9f9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000b9f9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600000b9f840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600000b9f720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600000b9fa80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000b9fa80_0, 0;
T_2.11 ;
    %load/vec4 v0x600000b98480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600000b98360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600000b9fb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000b9fb10_0, 0;
T_2.14 ;
    %load/vec4 v0x600000b9eb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600000b9ea30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600000b9f9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000b9f9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14b6a7250;
T_3 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b9fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000b9f960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000b9f210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000b9f3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000b9ef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9f0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000b9f600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9f840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000b98240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b98480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000b9e910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9ed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b98090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b9e6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b9e760_0, 0;
    %fork t_1, S_0x14b6a9870;
    %jmp t_0;
    .scope S_0x14b6a9870;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b9d440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600000b9d440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600000b9d440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b9f450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600000b9d440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b9f330, 0, 4;
    %load/vec4 v0x600000b9d440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b9d440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x14b6a7250;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600000b9f840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600000b9f720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9f840_0, 0;
T_3.4 ;
    %load/vec4 v0x600000b98480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600000b98360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b98480_0, 0;
T_3.7 ;
    %load/vec4 v0x600000b9eb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600000b9ea30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9eb50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9f0f0_0, 0;
    %load/vec4 v0x600000b9fd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600000b9fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600000b9fcc0_0;
    %assign/vec4 v0x600000b9f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000b9f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9ed90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600000b9f960_0;
    %assign/vec4 v0x600000b9ef40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b9f0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600000b9f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600000b9efd0_0;
    %assign/vec4 v0x600000b9f210_0, 0;
    %load/vec4 v0x600000b9efd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600000b9e6d0_0, 0;
    %load/vec4 v0x600000b9efd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600000b9e760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600000b9e6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b9ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600000b9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000b9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600000b9f3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600000b9f960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600000b9f3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b9f450, 0, 4;
    %load/vec4 v0x600000b9f210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600000b9f3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b9f330, 0, 4;
    %load/vec4 v0x600000b9f3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600000b9f3c0_0, 0;
    %load/vec4 v0x600000b9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000b9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b9ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600000b9f3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600000b9f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000b9f330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600000b9f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000b9f330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600000b9f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b9f330, 0, 4;
    %load/vec4 v0x600000b9f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000b9f450, 4;
    %assign/vec4 v0x600000b9f960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600000b9f3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600000b9f3c0_0, 0;
    %load/vec4 v0x600000b9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000b9f960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b9ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b98090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600000b9e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b9ec70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600000b9e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600000b9e6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600000b9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000b9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600000b9f210_0;
    %assign/vec4 v0x600000b9f600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b9f840_0, 0;
    %load/vec4 v0x600000b9f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600000b9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000b9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600000b9f210_0;
    %assign/vec4 v0x600000b98240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b98480_0, 0;
    %load/vec4 v0x600000b98360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600000b9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000b9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600000b9f210_0;
    %assign/vec4 v0x600000b9e910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b9eb50_0, 0;
    %load/vec4 v0x600000b9ea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600000b9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000b9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600000b9e760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600000b9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000b9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600000b9f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600000b9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000b9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600000b98120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600000b9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000b9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600000b9e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600000b9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000b9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600000b9e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600000b9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000b9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600000b9fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b98090_0, 0;
    %load/vec4 v0x600000b9f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000b9f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600000b9fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600000b9fcc0_0;
    %assign/vec4 v0x600000b9f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000b9f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9ec70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600000b9fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9ed90_0, 0;
    %load/vec4 v0x600000b9fcc0_0;
    %assign/vec4 v0x600000b9f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000b9f3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000b9fd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14b6821b0;
T_4 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b806c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b98870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600000b80750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b807e0, 4;
    %assign/vec4 v0x600000b98870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14b67d510;
T_5 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b806c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b98ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600000b98ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000b98ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98a20, 0, 4;
    %load/vec4 v0x600000b98ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b98ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b98b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600000b80750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b807e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000b98ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600000b98ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600000b98ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b98a20, 4;
    %ix/getv/s 3, v0x600000b98ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98a20, 0, 4;
    %load/vec4 v0x600000b98ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b98ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b98a20, 4;
    %assign/vec4 v0x600000b98b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14b678870;
T_6 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b806c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b98d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600000b98d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000b98d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98cf0, 0, 4;
    %load/vec4 v0x600000b98d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b98d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b98e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600000b80750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b807e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000b98d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600000b98d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600000b98d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b98cf0, 4;
    %ix/getv/s 3, v0x600000b98d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98cf0, 0, 4;
    %load/vec4 v0x600000b98d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b98d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b98cf0, 4;
    %assign/vec4 v0x600000b98e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14b673bd0;
T_7 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b806c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b99050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600000b99050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000b99050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98fc0, 0, 4;
    %load/vec4 v0x600000b99050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b99050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b990e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600000b80750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b807e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000b99050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600000b99050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600000b99050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b98fc0, 4;
    %ix/getv/s 3, v0x600000b99050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98fc0, 0, 4;
    %load/vec4 v0x600000b99050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b99050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b98fc0, 4;
    %assign/vec4 v0x600000b990e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14b66c8e0;
T_8 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b99b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b99d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b99680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b995f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000b99b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600000b998c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600000b99cb0_0;
    %assign/vec4 v0x600000b99d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600000b99830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600000b99560_0;
    %assign/vec4 v0x600000b99680_0, 0;
    %load/vec4 v0x600000b99680_0;
    %assign/vec4 v0x600000b995f0_0, 0;
    %load/vec4 v0x600000b99710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600000b999e0_0;
    %assign/vec4 v0x600000b99b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600000b99a70_0;
    %load/vec4 v0x600000b999e0_0;
    %add;
    %assign/vec4 v0x600000b99b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14b60bc10;
T_9 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b9b0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b9b2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b9abe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b9ab50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000b9b060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600000b9ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600000b9b210_0;
    %assign/vec4 v0x600000b9b2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600000b9ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600000b9aac0_0;
    %assign/vec4 v0x600000b9abe0_0, 0;
    %load/vec4 v0x600000b9abe0_0;
    %assign/vec4 v0x600000b9ab50_0, 0;
    %load/vec4 v0x600000b9ac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600000b9af40_0;
    %assign/vec4 v0x600000b9b060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600000b9afd0_0;
    %load/vec4 v0x600000b9af40_0;
    %add;
    %assign/vec4 v0x600000b9b060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14b619db0;
T_10 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b946c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b94870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b941b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b94120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000b94630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600000b943f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600000b947e0_0;
    %assign/vec4 v0x600000b94870_0, 0;
T_10.2 ;
    %load/vec4 v0x600000b94360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600000b94090_0;
    %assign/vec4 v0x600000b941b0_0, 0;
    %load/vec4 v0x600000b941b0_0;
    %assign/vec4 v0x600000b94120_0, 0;
    %load/vec4 v0x600000b94240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600000b94510_0;
    %assign/vec4 v0x600000b94630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600000b945a0_0;
    %load/vec4 v0x600000b94510_0;
    %add;
    %assign/vec4 v0x600000b94630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14b61c210;
T_11 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b95c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b95dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b95710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b95680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000b95b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600000b95950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600000b95d40_0;
    %assign/vec4 v0x600000b95dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x600000b958c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600000b955f0_0;
    %assign/vec4 v0x600000b95710_0, 0;
    %load/vec4 v0x600000b95710_0;
    %assign/vec4 v0x600000b95680_0, 0;
    %load/vec4 v0x600000b957a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600000b95a70_0;
    %assign/vec4 v0x600000b95b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600000b95b00_0;
    %load/vec4 v0x600000b95a70_0;
    %add;
    %assign/vec4 v0x600000b95b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14b604b10;
T_12 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b97180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b97330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b96c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b96be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000b970f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600000b96eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600000b972a0_0;
    %assign/vec4 v0x600000b97330_0, 0;
T_12.2 ;
    %load/vec4 v0x600000b96e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600000b96b50_0;
    %assign/vec4 v0x600000b96c70_0, 0;
    %load/vec4 v0x600000b96c70_0;
    %assign/vec4 v0x600000b96be0_0, 0;
    %load/vec4 v0x600000b96d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600000b96fd0_0;
    %assign/vec4 v0x600000b970f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600000b97060_0;
    %load/vec4 v0x600000b96fd0_0;
    %add;
    %assign/vec4 v0x600000b970f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14b616100;
T_13 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b90750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b90900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b90240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b901b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000b906c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600000b90480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600000b90870_0;
    %assign/vec4 v0x600000b90900_0, 0;
T_13.2 ;
    %load/vec4 v0x600000b903f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600000b90120_0;
    %assign/vec4 v0x600000b90240_0, 0;
    %load/vec4 v0x600000b90240_0;
    %assign/vec4 v0x600000b901b0_0, 0;
    %load/vec4 v0x600000b902d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600000b905a0_0;
    %assign/vec4 v0x600000b906c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600000b90630_0;
    %load/vec4 v0x600000b905a0_0;
    %add;
    %assign/vec4 v0x600000b906c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14b697250;
T_14 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b91cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b91e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b917a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b91710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000b91c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600000b919e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600000b91dd0_0;
    %assign/vec4 v0x600000b91e60_0, 0;
T_14.2 ;
    %load/vec4 v0x600000b91950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600000b91680_0;
    %assign/vec4 v0x600000b917a0_0, 0;
    %load/vec4 v0x600000b917a0_0;
    %assign/vec4 v0x600000b91710_0, 0;
    %load/vec4 v0x600000b91830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600000b91b00_0;
    %assign/vec4 v0x600000b91c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600000b91b90_0;
    %load/vec4 v0x600000b91b00_0;
    %add;
    %assign/vec4 v0x600000b91c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14b691890;
T_15 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b93210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b933c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b92d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b92c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000b93180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600000b92f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600000b93330_0;
    %assign/vec4 v0x600000b933c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600000b92eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600000b92be0_0;
    %assign/vec4 v0x600000b92d00_0, 0;
    %load/vec4 v0x600000b92d00_0;
    %assign/vec4 v0x600000b92c70_0, 0;
    %load/vec4 v0x600000b92d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600000b93060_0;
    %assign/vec4 v0x600000b93180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600000b930f0_0;
    %load/vec4 v0x600000b93060_0;
    %add;
    %assign/vec4 v0x600000b93180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14b68f3b0;
T_16 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b8c7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b8c990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b8c2d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b8c240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000b8c750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600000b8c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600000b8c900_0;
    %assign/vec4 v0x600000b8c990_0, 0;
T_16.2 ;
    %load/vec4 v0x600000b8c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600000b8c1b0_0;
    %assign/vec4 v0x600000b8c2d0_0, 0;
    %load/vec4 v0x600000b8c2d0_0;
    %assign/vec4 v0x600000b8c240_0, 0;
    %load/vec4 v0x600000b8c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600000b8c630_0;
    %assign/vec4 v0x600000b8c750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600000b8c6c0_0;
    %load/vec4 v0x600000b8c630_0;
    %add;
    %assign/vec4 v0x600000b8c750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14b68cd60;
T_17 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b8dd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b8def0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b8d830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b8d7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000b8dcb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600000b8da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600000b8de60_0;
    %assign/vec4 v0x600000b8def0_0, 0;
T_17.2 ;
    %load/vec4 v0x600000b8d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600000b8d710_0;
    %assign/vec4 v0x600000b8d830_0, 0;
    %load/vec4 v0x600000b8d830_0;
    %assign/vec4 v0x600000b8d7a0_0, 0;
    %load/vec4 v0x600000b8d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600000b8db90_0;
    %assign/vec4 v0x600000b8dcb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600000b8dc20_0;
    %load/vec4 v0x600000b8db90_0;
    %add;
    %assign/vec4 v0x600000b8dcb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14b68a710;
T_18 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b8f2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b8f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b8ed90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b8ed00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000b8f210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600000b8efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600000b8f3c0_0;
    %assign/vec4 v0x600000b8f450_0, 0;
T_18.2 ;
    %load/vec4 v0x600000b8ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600000b8ec70_0;
    %assign/vec4 v0x600000b8ed90_0, 0;
    %load/vec4 v0x600000b8ed90_0;
    %assign/vec4 v0x600000b8ed00_0, 0;
    %load/vec4 v0x600000b8ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600000b8f0f0_0;
    %assign/vec4 v0x600000b8f210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600000b8f180_0;
    %load/vec4 v0x600000b8f0f0_0;
    %add;
    %assign/vec4 v0x600000b8f210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14b6880c0;
T_19 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b88870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b88a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b88360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b882d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000b887e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600000b885a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600000b88990_0;
    %assign/vec4 v0x600000b88a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600000b88510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600000b88240_0;
    %assign/vec4 v0x600000b88360_0, 0;
    %load/vec4 v0x600000b88360_0;
    %assign/vec4 v0x600000b882d0_0, 0;
    %load/vec4 v0x600000b883f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600000b886c0_0;
    %assign/vec4 v0x600000b887e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600000b88750_0;
    %load/vec4 v0x600000b886c0_0;
    %add;
    %assign/vec4 v0x600000b887e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x14b6832b0;
T_20 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b89dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b89f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b898c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b89830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000b89d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600000b89b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600000b89ef0_0;
    %assign/vec4 v0x600000b89f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600000b89a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600000b897a0_0;
    %assign/vec4 v0x600000b898c0_0, 0;
    %load/vec4 v0x600000b898c0_0;
    %assign/vec4 v0x600000b89830_0, 0;
    %load/vec4 v0x600000b89950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600000b89c20_0;
    %assign/vec4 v0x600000b89d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600000b89cb0_0;
    %load/vec4 v0x600000b89c20_0;
    %add;
    %assign/vec4 v0x600000b89d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14b680c60;
T_21 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b8b330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b8b4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b8ae20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b8ad90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000b8b2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600000b8b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600000b8b450_0;
    %assign/vec4 v0x600000b8b4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600000b8afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600000b8ad00_0;
    %assign/vec4 v0x600000b8ae20_0, 0;
    %load/vec4 v0x600000b8ae20_0;
    %assign/vec4 v0x600000b8ad90_0, 0;
    %load/vec4 v0x600000b8aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600000b8b180_0;
    %assign/vec4 v0x600000b8b2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600000b8b210_0;
    %load/vec4 v0x600000b8b180_0;
    %add;
    %assign/vec4 v0x600000b8b2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14b67e610;
T_22 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b84900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b84ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b843f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b84360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000b84870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600000b84630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600000b84a20_0;
    %assign/vec4 v0x600000b84ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x600000b845a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600000b842d0_0;
    %assign/vec4 v0x600000b843f0_0, 0;
    %load/vec4 v0x600000b843f0_0;
    %assign/vec4 v0x600000b84360_0, 0;
    %load/vec4 v0x600000b84480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600000b84750_0;
    %assign/vec4 v0x600000b84870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600000b847e0_0;
    %load/vec4 v0x600000b84750_0;
    %add;
    %assign/vec4 v0x600000b84870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x14b677320;
T_23 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b85e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b86010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b85950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b858c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000b85dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600000b85b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600000b85f80_0;
    %assign/vec4 v0x600000b86010_0, 0;
T_23.2 ;
    %load/vec4 v0x600000b85b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600000b85830_0;
    %assign/vec4 v0x600000b85950_0, 0;
    %load/vec4 v0x600000b85950_0;
    %assign/vec4 v0x600000b858c0_0, 0;
    %load/vec4 v0x600000b859e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600000b85cb0_0;
    %assign/vec4 v0x600000b85dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600000b85d40_0;
    %load/vec4 v0x600000b85cb0_0;
    %add;
    %assign/vec4 v0x600000b85dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14b66ad40;
T_24 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b806c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b985a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600000b985a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000b985a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98510, 0, 4;
    %load/vec4 v0x600000b985a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b985a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600000b80360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b803f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000b985a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600000b985a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600000b985a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b98510, 4;
    %ix/getv/s 3, v0x600000b985a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98510, 0, 4;
    %load/vec4 v0x600000b985a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b985a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x14b690790;
T_25 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b806c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b986c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600000b986c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000b986c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98630, 0, 4;
    %load/vec4 v0x600000b986c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b986c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600000b80360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b803f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000b986c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600000b986c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600000b986c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b98630, 4;
    %ix/getv/s 3, v0x600000b986c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98630, 0, 4;
    %load/vec4 v0x600000b986c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b986c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14b68baf0;
T_26 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b806c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b987e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600000b987e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000b987e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98750, 0, 4;
    %load/vec4 v0x600000b987e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b987e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600000b80360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b803f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000b987e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600000b987e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600000b987e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b98750, 4;
    %ix/getv/s 3, v0x600000b987e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b98750, 0, 4;
    %load/vec4 v0x600000b987e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b987e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14b6a9c10;
T_27 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b806c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000b80990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000b80090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600000b80a20_0;
    %assign/vec4 v0x600000b80990_0, 0;
    %load/vec4 v0x600000b80120_0;
    %assign/vec4 v0x600000b80090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14b6a9c10;
T_28 ;
    %wait E_0x600002ce0580;
    %load/vec4 v0x600000b80990_0;
    %store/vec4 v0x600000b80a20_0, 0, 3;
    %load/vec4 v0x600000b80090_0;
    %store/vec4 v0x600000b80120_0, 0, 16;
    %load/vec4 v0x600000b80990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600000b80900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600000b80bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600000b80a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000b80120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600000b80bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600000b80a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000b80120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600000b80090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600000b80120_0, 0, 16;
    %load/vec4 v0x600000b87e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000b80090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600000b80a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000b80120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600000b80090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600000b80120_0, 0, 16;
    %load/vec4 v0x600000b802d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600000b80090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600000b80a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000b80120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600000b80a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x14b69b0a0;
T_29 ;
    %wait E_0x600002ce3840;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600000bfd050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x14b69b0a0;
T_30 ;
    %wait E_0x600002ce3800;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000bfc990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x14b69b210;
T_31 ;
    %wait E_0x600002ce3840;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600000bfd050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14b69b210;
T_32 ;
    %wait E_0x600002ce3800;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000bfc990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x14b69b380;
T_33 ;
    %wait E_0x600002ce3840;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600000bfd050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14b69b380;
T_34 ;
    %wait E_0x600002ce3800;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000bfc990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x14b69b4f0;
T_35 ;
    %wait E_0x600002ce3840;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600000bfd050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x14b69b4f0;
T_36 ;
    %wait E_0x600002ce3800;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000bfc990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x14b69b660;
T_37 ;
    %wait E_0x600002ce3840;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600000bfd050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x14b69b660;
T_38 ;
    %wait E_0x600002ce3800;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000bfc990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x14b69b7d0;
T_39 ;
    %wait E_0x600002ce3840;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600000bfd050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x14b69b7d0;
T_40 ;
    %wait E_0x600002ce3800;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000bfc990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x14b69b940;
T_41 ;
    %wait E_0x600002ce3840;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600000bfd050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x14b69b940;
T_42 ;
    %wait E_0x600002ce3800;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000bfc990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x14b69bab0;
T_43 ;
    %wait E_0x600002ce3840;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600000bfd050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x14b69bab0;
T_44 ;
    %wait E_0x600002ce3800;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000bfc990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x14b69bc20;
T_45 ;
    %wait E_0x600002ce3840;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600000bfd050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x14b69bc20;
T_46 ;
    %wait E_0x600002ce3800;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000bfc990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x14b69bd90;
T_47 ;
    %wait E_0x600002ce3840;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600000bfd050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x14b69bd90;
T_48 ;
    %wait E_0x600002ce3800;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000bfc990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x14b69bf00;
T_49 ;
    %wait E_0x600002ce3840;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600000bfd050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x14b69bf00;
T_50 ;
    %wait E_0x600002ce3800;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000bfc990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x14b69c070;
T_51 ;
    %wait E_0x600002ce3840;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600000bfd050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x14b69c070;
T_52 ;
    %wait E_0x600002ce3800;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000bfc990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14b69c1e0;
T_53 ;
    %wait E_0x600002ce3840;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600000bfd050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x14b69c1e0;
T_54 ;
    %wait E_0x600002ce3800;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000bfc990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x14b69c350;
T_55 ;
    %wait E_0x600002ce3840;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600000bfd050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x14b69c350;
T_56 ;
    %wait E_0x600002ce3800;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000bfc990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x14b69c4c0;
T_57 ;
    %wait E_0x600002ce3840;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600000bfd050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x14b69c4c0;
T_58 ;
    %wait E_0x600002ce3800;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000bfc990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x14b69c630;
T_59 ;
    %wait E_0x600002ce3840;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600000bfd050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000bfd290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x14b69c630;
T_60 ;
    %wait E_0x600002ce3800;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000bfc990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x14b69ac20;
T_61 ;
    %wait E_0x600002ce3740;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000bfd0e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600000bfd0e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600000bfd0e0_0;
    %load/vec4a v0x600000bfd170, 4;
    %ix/getv/s 4, v0x600000bfd0e0_0;
    %store/vec4a v0x600000bfd560, 4, 0;
    %load/vec4 v0x600000bfd0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfd0e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000bfdc20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600000bfdc20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000bfd0e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600000bfd0e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600000bfdc20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600000bfdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000bfd0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000bfd560, 4;
    %load/vec4 v0x600000bfdc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000bfd0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000bfd560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600000bfdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000bfd0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000bfd560, 4;
    %load/vec4 v0x600000bfdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000bfd0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000bfd560, 4;
    %add;
    %load/vec4 v0x600000bfdc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000bfd0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000bfd560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600000bfdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000bfd0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000bfd560, 4;
    %load/vec4 v0x600000bfdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000bfd0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000bfd560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600000bfdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000bfd0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000bfd560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600000bfdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000bfd0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000bfd560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600000bfdc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000bfd0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000bfd560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600000bfdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000bfd0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000bfd560, 4;
    %load/vec4 v0x600000bfdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000bfd0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000bfd560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600000bfdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000bfd0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000bfd560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600000bfdc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000bfd0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000bfd560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600000bfdc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000bfd0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000bfd560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600000bfd0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfd0e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600000bfdc20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfdc20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000bfd560, 4;
    %store/vec4 v0x600000bfd4d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x14b69ac20;
T_62 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000bfd5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000bfdcb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000bfcc60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000bfcf30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000bfc900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bfdb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bfd8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bfcea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000bfddd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000bfdef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000bfe130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000bfe2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000bfd050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000bfd3b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000bfce10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bfdb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bfd8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bfcea0_0, 0;
    %load/vec4 v0x600000bfdcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000bfdcb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600000bfccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600000bfcab0_0;
    %assign/vec4 v0x600000bfcc60_0, 0;
    %load/vec4 v0x600000bfdd40_0;
    %assign/vec4 v0x600000bfddd0_0, 0;
    %load/vec4 v0x600000bfde60_0;
    %assign/vec4 v0x600000bfdef0_0, 0;
    %load/vec4 v0x600000bfe010_0;
    %assign/vec4 v0x600000bfe130_0, 0;
    %load/vec4 v0x600000bfe1c0_0;
    %assign/vec4 v0x600000bfe2e0_0, 0;
    %load/vec4 v0x600000bfcfc0_0;
    %assign/vec4 v0x600000bfd050_0, 0;
    %load/vec4 v0x600000bfd320_0;
    %assign/vec4 v0x600000bfd3b0_0, 0;
    %load/vec4 v0x600000bfcd80_0;
    %assign/vec4 v0x600000bfce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000bfdcb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600000bfce10_0;
    %assign/vec4 v0x600000bfcf30_0, 0;
    %load/vec4 v0x600000bfd3b0_0;
    %assign/vec4 v0x600000bfc900_0, 0;
    %load/vec4 v0x600000bfddd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000bfdcb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bfd8c0_0, 0;
    %load/vec4 v0x600000bfd3b0_0;
    %assign/vec4 v0x600000bfd710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000bfdcb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bfdb90_0, 0;
    %load/vec4 v0x600000bfd3b0_0;
    %assign/vec4 v0x600000bfd710_0, 0;
    %load/vec4 v0x600000bfe0a0_0;
    %assign/vec4 v0x600000bfda70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000bfdcb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000bfdcb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000bfdcb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000bfdcb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600000bfc990_0;
    %load/vec4 v0x600000bfdef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bfdf80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000bfdcb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600000bfd950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600000bfddd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600000bfdcb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000bfdcb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600000bfd7a0_0;
    %load/vec4 v0x600000bfdef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bfdf80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000bfdcb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600000bfd4d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000bfdef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bfdf80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000bfdcb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bfcea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000bfdcb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x14b6a8290;
T_63 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000b9ccf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000b9cb40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000b9cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000b9c360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000b9cc60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000b9c3f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000b9c7e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000b9cab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000b9c630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000b9c6c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000b9c900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000b9c990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000b9c480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000b9ce10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000b9d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9cfc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000ba3450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000ba3060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000ba3570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000ba3180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba3720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba3330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000ba3cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba3de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba46c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba3b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9c510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9cfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000b9c510_0, 0;
    %load/vec4 v0x600000b9d320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600000b9c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600000b9d3b0_0;
    %assign/vec4 v0x600000b9cb40_0, 0;
    %load/vec4 v0x600000b9c5a0_0;
    %assign/vec4 v0x600000b9c630_0, 0;
    %load/vec4 v0x600000b9c870_0;
    %assign/vec4 v0x600000b9c900_0, 0;
    %load/vec4 v0x600000b9c000_0;
    %assign/vec4 v0x600000b9cc60_0, 0;
    %load/vec4 v0x600000ba4630_0;
    %assign/vec4 v0x600000b9c3f0_0, 0;
    %load/vec4 v0x600000b9c750_0;
    %assign/vec4 v0x600000b9c7e0_0, 0;
    %load/vec4 v0x600000b9ca20_0;
    %assign/vec4 v0x600000b9cab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600000b9c630_0;
    %assign/vec4 v0x600000b9c6c0_0, 0;
    %load/vec4 v0x600000b9c900_0;
    %assign/vec4 v0x600000b9c990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000b9cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000b9c360_0, 0;
    %load/vec4 v0x600000b9cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600000b9c6c0_0;
    %assign/vec4 v0x600000ba3060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000ba3180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ba3330_0, 0;
    %load/vec4 v0x600000ba3210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600000ba3330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba3330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ba3b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600000ba3ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600000ba3b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600000ba3960_0;
    %assign/vec4 v0x600000b9c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba3b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600000b9c990_0;
    %assign/vec4 v0x600000b9ce10_0, 0;
    %load/vec4 v0x600000b9c480_0;
    %assign/vec4 v0x600000b9d170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b9d290_0, 0;
    %load/vec4 v0x600000b9d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600000b9c990_0;
    %assign/vec4 v0x600000b9ce10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b9cfc0_0, 0;
    %load/vec4 v0x600000b9d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600000b9cea0_0;
    %assign/vec4 v0x600000b9c480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600000b9c6c0_0;
    %assign/vec4 v0x600000ba3450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000ba3570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ba3720_0, 0;
    %load/vec4 v0x600000ba3600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600000ba3720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba3720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600000b9c480_0;
    %assign/vec4 v0x600000ba3cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ba3de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ba46c0_0, 0;
    %load/vec4 v0x600000ba3e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600000ba46c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba46c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ba3de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600000ba38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600000b9c360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600000b9c360_0, 0;
    %load/vec4 v0x600000b9c6c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600000b9c6c0_0, 0;
    %load/vec4 v0x600000b9c990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600000b9c990_0, 0;
    %load/vec4 v0x600000b9c3f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000b9c360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600000b9cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600000b9cbd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600000b9cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000b9c360_0, 0;
    %load/vec4 v0x600000b9cc60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000b9cbd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600000b9c630_0;
    %load/vec4 v0x600000b9cbd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600000b9c7e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600000b9c6c0_0, 0;
    %load/vec4 v0x600000b9c900_0;
    %load/vec4 v0x600000b9cbd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600000b9cab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600000b9c990_0, 0;
    %load/vec4 v0x600000b9cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000b9c510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000b9d320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x14b66a0e0;
T_64 ;
    %wait E_0x600002ce2b40;
    %load/vec4 v0x600000b810e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600000b81050_0;
    %load/vec4 v0x600000b80cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b80ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600000b80fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600000b80cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000b80ea0, 4;
    %assign/vec4 v0x600000b80f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x14b66a0e0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b80e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600000b80e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000b80e10_0;
    %store/vec4a v0x600000b80ea0, 4, 0;
    %load/vec4 v0x600000b80e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b80e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x14b66a3c0;
T_66 ;
    %wait E_0x600002ce2b40;
    %load/vec4 v0x600000b815f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600000b81560_0;
    %load/vec4 v0x600000b81200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b813b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600000b814d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600000b81200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000b813b0, 4;
    %assign/vec4 v0x600000b81440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x14b66a3c0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b81320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600000b81320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000b81320_0;
    %store/vec4a v0x600000b813b0, 4, 0;
    %load/vec4 v0x600000b81320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b81320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x14b6a0540;
T_68 ;
    %wait E_0x600002ce2b40;
    %load/vec4 v0x600000b81b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600000b81a70_0;
    %load/vec4 v0x600000b81710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b818c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600000b819e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600000b81710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000b818c0, 4;
    %assign/vec4 v0x600000b81950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x14b6a0540;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b81830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600000b81830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000b81830_0;
    %store/vec4a v0x600000b818c0, 4, 0;
    %load/vec4 v0x600000b81830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b81830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x14b69a5d0;
T_70 ;
    %wait E_0x600002ce2b40;
    %load/vec4 v0x600000b82010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600000b81f80_0;
    %load/vec4 v0x600000b81c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000b81dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600000b81ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600000b81c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000b81dd0, 4;
    %assign/vec4 v0x600000b81e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x14b69a5d0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b81d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600000b81d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000b81d40_0;
    %store/vec4a v0x600000b81dd0, 4, 0;
    %load/vec4 v0x600000b81d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b81d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x14b668ec0;
T_72 ;
    %wait E_0x600002ce2a00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b822e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600000b822e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600000b83960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600000b826d0_0;
    %pad/u 32;
    %load/vec4 v0x600000b822e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b83c30_0, 4, 1;
    %load/vec4 v0x600000b83450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600000b82520_0;
    %pad/u 32;
    %load/vec4 v0x600000b822e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b83b10_0, 4, 1;
    %load/vec4 v0x600000b83720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600000b82640_0;
    %pad/u 32;
    %load/vec4 v0x600000b822e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b83ba0_0, 4, 1;
    %load/vec4 v0x600000bfc1b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600000bfc000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600000b82910_0;
    %pad/u 32;
    %load/vec4 v0x600000b822e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b83cc0_0, 4, 1;
    %load/vec4 v0x600000b82f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600000b82d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600000b82400_0;
    %pad/u 32;
    %load/vec4 v0x600000b822e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b83a80_0, 4, 1;
    %load/vec4 v0x600000b822e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b822e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x14b668ec0;
T_73 ;
    %wait E_0x600002ce29c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b822e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600000b822e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600000b83c30_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b83180_0, 4, 1;
    %load/vec4 v0x600000b83b10_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600000b83c30_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b83060_0, 4, 1;
    %load/vec4 v0x600000b83ba0_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600000b83c30_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600000b83b10_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b830f0_0, 4, 1;
    %load/vec4 v0x600000b83cc0_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600000b83c30_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600000b83b10_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600000b83ba0_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b83210_0, 4, 1;
    %load/vec4 v0x600000b83a80_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600000b83c30_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600000b83b10_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600000b83ba0_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600000b83cc0_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b82fd0_0, 4, 1;
    %load/vec4 v0x600000b83180_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600000bfc3f0_0;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4a v0x600000b82370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4a v0x600000b82a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b82ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b82880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600000b83060_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600000bfc2d0_0;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4a v0x600000b82370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4a v0x600000b82a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b82ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b82880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600000b830f0_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600000bfc360_0;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4a v0x600000b82370, 4, 0;
    %load/vec4 v0x600000b83690_0;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4a v0x600000b82a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b82ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b82880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600000b83210_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600000bfc480_0;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4a v0x600000b82370, 4, 0;
    %load/vec4 v0x600000bfc120_0;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4a v0x600000b82a30, 4, 0;
    %load/vec4 v0x600000bfc1b0_0;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b82ac0_0, 4, 1;
    %load/vec4 v0x600000bfc000_0;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b82880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600000b82fd0_0;
    %load/vec4 v0x600000b822e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600000bfc240_0;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4a v0x600000b82370, 4, 0;
    %load/vec4 v0x600000b82eb0_0;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4a v0x600000b82a30, 4, 0;
    %load/vec4 v0x600000b82f40_0;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b82ac0_0, 4, 1;
    %load/vec4 v0x600000b82d90_0;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b82880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4a v0x600000b82370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4a v0x600000b82a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b82ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000b822e0_0;
    %store/vec4 v0x600000b82880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600000b822e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b822e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x14b668ec0;
T_74 ;
    %wait E_0x600002ce2b40;
    %load/vec4 v0x600000b826d0_0;
    %assign/vec4 v0x600000b82760_0, 0;
    %load/vec4 v0x600000b82520_0;
    %assign/vec4 v0x600000b825b0_0, 0;
    %load/vec4 v0x600000b82910_0;
    %assign/vec4 v0x600000b829a0_0, 0;
    %load/vec4 v0x600000b82400_0;
    %assign/vec4 v0x600000b82490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x14b668ec0;
T_75 ;
    %wait E_0x600002ce2940;
    %load/vec4 v0x600000b82760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000b827f0, 4;
    %store/vec4 v0x600000b838d0_0, 0, 256;
    %load/vec4 v0x600000b825b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000b827f0, 4;
    %store/vec4 v0x600000b833c0_0, 0, 256;
    %load/vec4 v0x600000b829a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000b827f0, 4;
    %store/vec4 v0x600000b83f00_0, 0, 256;
    %load/vec4 v0x600000b82490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000b827f0, 4;
    %store/vec4 v0x600000b82d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x14b6a8810;
T_76 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000bfa010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000bf8360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf83f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600000bf86c0_0;
    %assign/vec4 v0x600000bf83f0_0, 0;
    %load/vec4 v0x600000bf86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600000bf85a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600000bf82d0, 4;
    %assign/vec4 v0x600000bf8360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x14b6a8810;
T_77 ;
    %wait E_0x600002ce2b40;
    %load/vec4 v0x600000bf9d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600000bf9cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600000bf9c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600000bf9b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600000bf9b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000bf82d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x14b6a8810;
T_78 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000bfa010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bfabe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000bfab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bff0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bff180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf9680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000bff060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600000bf9710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600000bfabe0_0, 0;
    %load/vec4 v0x600000bf8e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600000bfab50_0, 0;
    %load/vec4 v0x600000bf9710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600000bff0f0_0, 0;
    %load/vec4 v0x600000bff0f0_0;
    %assign/vec4 v0x600000bff180_0, 0;
    %load/vec4 v0x600000bf95f0_0;
    %assign/vec4 v0x600000bf9680_0, 0;
    %load/vec4 v0x600000bf8ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600000bff060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x14b6a8810;
T_79 ;
    %wait E_0x600002ce7d80;
    %load/vec4 v0x600000bfa010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000bf9710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000bf8ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000bf93b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000bf8e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf95f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bf9440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf8f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf95f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf8f30_0, 0;
    %load/vec4 v0x600000bfa370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600000bf9200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600000bf9710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600000bf9710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600000bf93b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000bf93b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600000bf9710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bf9440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000bf93b0_0, 0;
    %load/vec4 v0x600000bf8870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000bf9440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000bf8e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000bf9710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600000bf99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600000bf8e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600000bf8e10_0, 0;
    %load/vec4 v0x600000bf8e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bf95f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000bf8ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000bf9710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600000bf8bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600000bf8ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000bf8ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600000bfa250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000bf9710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600000bf93b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000bf9710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000bf8f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000bf9710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x14b6a8d90;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bfb720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bf4090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bf43f0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600000bf4480_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bfb840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bf4120_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600000bfba80_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600000bfb9f0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bfbc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bfbb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000bfbde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000bfafd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000bfad90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000bfb600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bfb210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bfb450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bfb330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000bfb180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600000bfb2a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x14b6a8d90;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600000bfb720_0;
    %inv;
    %store/vec4 v0x600000bfb720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x14b6a8d90;
T_82 ;
    %vpi_call/w 3 109 "$display", "\000" {0 0 0};
    %vpi_call/w 3 110 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 111 "$display", "\342\225\221        K-Accumulation Test: Tiled GEMM with VPU ADD          \342\225\221" {0 0 0};
    %vpi_call/w 3 112 "$display", "\342\225\221        4\303\2274 output, K=2 inner tiles                           \342\225\221" {0 0 0};
    %vpi_call/w 3 113 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 114 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000bfb7b0_0, 0, 32;
    %pushi/vec4 16843009, 0, 256;
    %store/vec4 v0x600000bfbf00_0, 0, 256;
    %vpi_call/w 3 124 "$display", "[SETUP] Initializing SRAM..." {0 0 0};
    %load/vec4 v0x600000bfbf00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b80ea0, 4, 0;
    %load/vec4 v0x600000bfbf00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b813b0, 4, 0;
    %load/vec4 v0x600000bfbf00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b818c0, 4, 0;
    %load/vec4 v0x600000bfbf00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b81dd0, 4, 0;
    %load/vec4 v0x600000bfbf00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b80ea0, 4, 0;
    %load/vec4 v0x600000bfbf00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b813b0, 4, 0;
    %load/vec4 v0x600000bfbf00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b818c0, 4, 0;
    %load/vec4 v0x600000bfbf00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b81dd0, 4, 0;
    %load/vec4 v0x600000bfbf00_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b80ea0, 4, 0;
    %load/vec4 v0x600000bfbf00_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b813b0, 4, 0;
    %load/vec4 v0x600000bfbf00_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b818c0, 4, 0;
    %load/vec4 v0x600000bfbf00_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b81dd0, 4, 0;
    %load/vec4 v0x600000bfbf00_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b80ea0, 4, 0;
    %load/vec4 v0x600000bfbf00_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b813b0, 4, 0;
    %load/vec4 v0x600000bfbf00_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b818c0, 4, 0;
    %load/vec4 v0x600000bfbf00_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000b81dd0, 4, 0;
    %vpi_call/w 3 151 "$display", "  A[0] @ 0x0000, A[1] @ 0x0004 (all 1s)" {0 0 0};
    %vpi_call/w 3 152 "$display", "  B[0] @ 0x0010, B[1] @ 0x0014 (all 1s)" {0 0 0};
    %vpi_call/w 3 153 "$display", "  Expected: C = 8 for all elements" {0 0 0};
    %vpi_call/w 3 158 "$display", "\000" {0 0 0};
    %vpi_call/w 3 159 "$display", "[SETUP] Loading program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000bfb8d0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x600000bfb8d0_0;
    %store/vec4a v0x600000bf82d0, 4, 0;
    %load/vec4 v0x600000bfb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfb8d0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600000bfb8d0_0;
    %store/vec4a v0x600000bf82d0, 4, 0;
    %load/vec4 v0x600000bfb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfb8d0_0, 0, 32;
    %pushi/vec4 2155876864, 0, 39;
    %concati/vec4 2684362752, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x600000bfb8d0_0;
    %store/vec4a v0x600000bf82d0, 4, 0;
    %load/vec4 v0x600000bfb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfb8d0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600000bfb8d0_0;
    %store/vec4a v0x600000bf82d0, 4, 0;
    %load/vec4 v0x600000bfb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfb8d0_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x600000bfb8d0_0;
    %store/vec4a v0x600000bf82d0, 4, 0;
    %load/vec4 v0x600000bfb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfb8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600000bfb8d0_0;
    %store/vec4a v0x600000bf82d0, 4, 0;
    %load/vec4 v0x600000bfb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfb8d0_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 2415919105, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x600000bfb8d0_0;
    %store/vec4a v0x600000bf82d0, 4, 0;
    %load/vec4 v0x600000bfb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfb8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600000bfb8d0_0;
    %store/vec4a v0x600000bf82d0, 4, 0;
    %load/vec4 v0x600000bfb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfb8d0_0, 0, 32;
    %pushi/vec4 2151678080, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600000bfb8d0_0;
    %store/vec4a v0x600000bf82d0, 4, 0;
    %load/vec4 v0x600000bfb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfb8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600000bfb8d0_0;
    %store/vec4a v0x600000bf82d0, 4, 0;
    %load/vec4 v0x600000bfb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfb8d0_0, 0, 32;
    %pushi/vec4 2353004544, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x600000bfb8d0_0;
    %store/vec4a v0x600000bf82d0, 4, 0;
    %load/vec4 v0x600000bfb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfb8d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600000bfb8d0_0;
    %store/vec4a v0x600000bf82d0, 4, 0;
    %load/vec4 v0x600000bfb8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfb8d0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600000bfb8d0_0;
    %store/vec4a v0x600000bf82d0, 4, 0;
    %load/vec4 v0x600000bfb8d0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 244 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 245 "$display", "    GEMM P0 = A[0] \303\227 B[0]" {0 0 0};
    %vpi_call/w 3 246 "$display", "    GEMM P1 = A[1] \303\227 B[1]" {0 0 0};
    %vpi_call/w 3 247 "$display", "    VPU: C = P0 + P1" {0 0 0};
    %vpi_call/w 3 252 "$display", "\000" {0 0 0};
    %vpi_call/w 3 253 "$display", "[EXEC] Running..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bf4090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000bf4090_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600002ce73c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000bf43f0_0, 0, 1;
    %wait E_0x600002ce2b40;
    %wait E_0x600002ce2b40;
    %wait E_0x600002ce73c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000bf43f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000bfb960_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600000bfb960_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600002ce2b40;
    %load/vec4 v0x600000bf42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 269 "$display", "  Completed in %0d cycles", v0x600000bfb960_0 {0 0 0};
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x600000bfb960_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600000bfb960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfb960_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x600000bfb960_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 275 "$display", "  TIMEOUT waiting for completion" {0 0 0};
    %load/vec4 v0x600000bfb7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfb7b0_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 284 "$display", "\000" {0 0 0};
    %vpi_call/w 3 285 "$display", "[VERIFY] Checking results..." {0 0 0};
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b80ea0, 4;
    %store/vec4 v0x600000bf4000_0, 0, 256;
    %vpi_call/w 3 306 "$display", "  C row 0: %h", &PV<v0x600000bf4000_0, 0, 32> {0 0 0};
    %load/vec4 v0x600000bf4000_0;
    %parti/s 32, 0, 2;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_82.6, 4;
    %vpi_call/w 3 311 "$display", "    PASS: C[0,0] = 8" {0 0 0};
    %jmp T_82.7;
T_82.6 ;
    %vpi_call/w 3 313 "$display", "    FAIL: C[0,0] = %0d, expected 8", &PV<v0x600000bf4000_0, 0, 32> {0 0 0};
    %load/vec4 v0x600000bfb7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000bfb7b0_0, 0, 32;
T_82.7 ;
    %vpi_call/w 3 318 "$display", "\000" {0 0 0};
    %vpi_call/w 3 319 "$display", "  Intermediate results:" {0 0 0};
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b80ea0, 4;
    %store/vec4 v0x600000bf4000_0, 0, 256;
    %vpi_call/w 3 321 "$display", "  P0 row 0: %h (expected 4s)", &PV<v0x600000bf4000_0, 0, 32> {0 0 0};
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000b80ea0, 4;
    %store/vec4 v0x600000bf4000_0, 0, 256;
    %vpi_call/w 3 324 "$display", "  P1 row 0: %h (expected 4s)", &PV<v0x600000bf4000_0, 0, 32> {0 0 0};
    %vpi_call/w 3 329 "$display", "\000" {0 0 0};
    %vpi_call/w 3 330 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 331 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 332 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600000bfb7b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 334 "$display", "\342\225\221   PASSED: K-accumulation with VPU ADD                       \342\225\221" {0 0 0};
    %vpi_call/w 3 335 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 336 "$display", ">>> K-ACCUMULATION TEST PASSED! <<<" {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 338 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x600000bfb7b0_0 {0 0 0};
    %vpi_call/w 3 339 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 340 "$display", ">>> K-ACCUMULATION TEST FAILED <<<" {0 0 0};
T_82.9 ;
    %delay 100000, 0;
    %vpi_call/w 3 344 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x14b6a8d90;
T_83 ;
    %delay 100000000, 0;
    %vpi_call/w 3 350 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 351 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_k_accumulation.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
