verilog xil_defaultlib --include "../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/8c62/hdl" --include "../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0" \
"../../../bd/zynq_design/ip/zynq_design_processing_system7_0_0/zynq_design_processing_system7_0_0_sim_netlist.v" \

sv xil_defaultlib --include "../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/8c62/hdl" --include "../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0" \
"../../../bd/zynq_design/ipshared/4b60/src/bram.sv" \
"../../../bd/zynq_design/ipshared/4b60/hdl/hi_speed_sampler_v21_37_S00_AXI.v" \
"../../../bd/zynq_design/ipshared/4b60/src/logic_analyzer.sv" \
"../../../bd/zynq_design/ipshared/4b60/src/prescaler.sv" \
"../../../bd/zynq_design/ipshared/4b60/src/sampler.sv" \

verilog xil_defaultlib --include "../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/ec67/hdl" --include "../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ipshared/8c62/hdl" --include "../../../../logic_analyzer_zynq.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0" \
"../../../bd/zynq_design/ipshared/4b60/hdl/hi_speed_sampler_v21_37.v" \
"../../../bd/zynq_design/ip/zynq_design_hi_speed_sampler_0_0/sim/zynq_design_hi_speed_sampler_0_0.v" \
"../../../bd/zynq_design/ip/zynq_design_xbar_0/zynq_design_xbar_0_sim_netlist.v" \
"../../../bd/zynq_design/ip/zynq_design_rst_ps7_0_100M_0/zynq_design_rst_ps7_0_100M_0_sim_netlist.v" \
"../../../bd/zynq_design/ip/zynq_design_auto_pc_0/zynq_design_auto_pc_0_sim_netlist.v" \
"../../../bd/zynq_design/sim/zynq_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
