# UART-Transreceiver
VHDL module for UART trans-receiver  
-configurable Baud rate / Data width.  
-turn on/off the parity bit and choose even or odd parity.  
-Oversampling can be configured for the received data.  
-Full dublix mode only.  
