## ğŸ§  Ø£ÙˆÙ„Ø§Ù‹: ÙŠØ¹Ù†ÙŠ Ø¥ÙŠÙ‡ Multi-Cycle MIPS ProcessorØŸ

Ø§Ù„Ù…Ø¹Ø§Ù„Ø¬ (Processor) Ø§Ù„Ù„ÙŠ Ø¨ÙŠÙ†ÙØ° ØªØ¹Ù„ÙŠÙ…Ø§Øª MIPS Ø¨ÙŠØ¹Ø¯Ù‘ÙŠ Ø¨Ø¹Ø¯Ø© Ù…Ø±Ø§Ø­Ù„ Ø£Ø³Ø§Ø³ÙŠØ©:

![image](https://github.com/user-attachments/assets/d7eecd76-cd12-444d-89e1-c8e01b78d043)

1. **Instruction Fetch (IF)** â€“ Ø¬Ù„Ø¨ Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø© Ù…Ù† Ø§Ù„Ø°Ø§ÙƒØ±Ø©.
2. **Instruction Decode (ID)** â€“ ÙÙƒ Ø´ÙØ±Ø© Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø© ÙˆØªØ¬Ù‡ÙŠØ² Ø§Ù„Ø¨ÙŠØ§Ù†Ø§Øª.
3. **Execute (EX)** â€“ ØªÙ†ÙÙŠØ° Ø§Ù„Ø¹Ù…Ù„ÙŠØ© (Ø²ÙŠ Ø¬Ù…Ø¹ØŒ Ø·Ø±Ø­ØŒ Ù…Ù‚Ø§Ø±Ù†Ø©).
4. **Memory Access (MEM)** â€“ Ù‚Ø±Ø§Ø¡Ø© Ø£Ùˆ ÙƒØªØ§Ø¨Ø© ÙÙŠ Ø§Ù„Ø°Ø§ÙƒØ±Ø©.
5. **Write Back (WB)** â€“ ÙƒØªØ§Ø¨Ø© Ø§Ù„Ù†Ø§ØªØ¬ ÙÙŠ Ø§Ù„Ø±ÙŠØ¬Ø³ØªØ±.

ÙÙŠ **Multi-Cycle Processor**ØŒ ÙƒÙ„ Ø®Ø·ÙˆØ© Ù…Ù† Ø¯ÙˆÙ„ Ø¨ØªØªÙ†ÙØ° ÙÙŠ **Ø¯ÙˆØ±Ø© Ø³Ø§Ø¹Ø© (Clock Cycle) Ù…Ø®ØªÙ„ÙØ©**ØŒ Ù…Ø´ ÙÙŠ Ù†ÙØ³ Ø§Ù„Ø¯ÙˆØ±Ø©. Ø¯Ù‡ Ø¨ÙŠØ¯ÙŠ Ø§Ù„Ù…Ø¹Ø§Ù„Ø¬ Ù…Ø±ÙˆÙ†Ø© Ø£ÙƒØªØ± ÙˆÙŠÙ‚Ù„Ù„ Ø§Ù„Ù‡Ø¯Ø± Ù…Ù‚Ø§Ø±Ù†Ø© Ø¨Ù€ Single-Cycle.

---

## ğŸ§© Ø«Ø§Ù†ÙŠØ§Ù‹: Ø§Ù„Ù…Ø¹Ø§Ù„Ø¬ Ø¯Ù‡ Ø¨ÙŠØªÙƒÙˆÙ† Ù…Ù† Ø¥ÙŠÙ‡ØŸ (Ø£Ø¬Ø²Ø§Ø¡ Ø±Ø¦ÙŠØ³ÙŠØ©)

- **Registers File** â€“ Ù…ÙƒØ§Ù† ØªØ®Ø²ÙŠÙ† Ø§Ù„Ø¨ÙŠØ§Ù†Ø§Øª Ø§Ù„Ù…Ø¤Ù‚ØªØ© (Ø§Ù„Ø±ÙŠØ¬Ø³ØªØ±Ø§Øª).
- **ALU** â€“ ÙˆØ­Ø¯Ø© Ø§Ù„Ø­Ø³Ø§Ø¨ ÙˆØ§Ù„Ù…Ù†Ø·Ù‚.
- **Shifter** â€“ ÙˆØ­Ø¯Ø© Ø§Ù„Ø¥Ø²Ø§Ø­Ø© (Shift left / right).
- **Sign Extension** â€“ ØªØ­ÙˆÙŠÙ„ Ø§Ù„Ø£Ø±Ù‚Ø§Ù… Ø§Ù„ØµØºÙŠØ±Ø© (16-bit) Ù„Ù€ 32-bit Ù…Ø¹ Ø§Ù„Ø­ÙØ§Ø¸ Ø¹Ù„Ù‰ Ø§Ù„Ø¥Ø´Ø§Ø±Ø©.
- **MUX (Multiplexer)** â€“ ÙŠØ®ØªØ§Ø± Ù…Ø§ Ø¨ÙŠÙ† Ù…Ø¯Ø®Ù„Ø§Øª Ù…Ø®ØªÙ„ÙØ© Ø­Ø³Ø¨ Ø¥Ø´Ø§Ø±Ø© ØªØ­ÙƒÙ….
- **Memory** â€“ Ø°Ø§ÙƒØ±Ø© Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø§Øª Ùˆ Ø§Ù„Ø¨ÙŠØ§Ù†Ø§Øª.
- **Control Unit** â€“ ÙˆØ­Ø¯Ø© Ø§Ù„ØªØ­ÙƒÙ…ØŒ ØªØ­Ø¯Ø¯ Ø¥Ø´Ø§Ø±Ø§Øª Ø§Ù„ØªØ­ÙƒÙ… ÙÙŠ ÙƒÙ„ Cycle.
- **Program Counter (PC)** â€“ ÙŠØ¹Ø¯ Ù…Ø¤Ø´Ø± Ù„Ù„ØªØ¹Ù„ÙŠÙ…Ø§Øª.

---
ÙƒÙ„Ù…Ø© **"ØªØ¹Ù„ÙŠÙ…Ø©"** ÙÙŠ Ø³ÙŠØ§Ù‚ Ø§Ù„Ù…Ø¹Ø§Ù„Ø¬ (Processor) Ù…Ø¹Ù†Ø§Ù‡Ø§:

> ğŸ”¹ **Ø£Ù…Ø± Ø¨Ø³ÙŠØ· Ø¨ÙŠØ·Ù„Ø¨ Ù…Ù† Ø§Ù„Ù…Ø¹Ø§Ù„Ø¬ ÙŠÙ†ÙØ° Ø¹Ù…Ù„ÙŠØ© Ù…Ø¹ÙŠÙ†Ø©.**

---

## âœ… Ù…Ø«Ø§Ù„ Ù…Ø¨Ø³Ø·:

Ù„Ù…Ø§ ØªÙƒØªØ¨ÙŠ Ø¨Ø±Ù†Ø§Ù…Ø¬ Ø¨Ù„ØºØ© C Ù…Ø«Ù„Ø§Ù‹:

```c
int a = b + c;
```

Ø§Ù„ÙƒÙ…Ø¨Ø§ÙŠÙ„Ø± Ø¨ÙŠØ­ÙˆÙ‘Ù„Ù‡ Ù„ØªØ¹Ù„ÙŠÙ…Ø© (Ø£Ùˆ Ø£ÙƒØ«Ø±) Ø¨Ù„ØºØ© Ø§Ù„Ø¢Ù„Ø©ØŒ Ø²ÙŠ Ù…Ø«Ù„Ø§Ù‹:

```asm
add $t0, $t1, $t2
```

Ø¯ÙŠ ØªØ¹Ù„ÙŠÙ…Ø© Ø¨Ù„ØºØ© MIPSØŒ ÙˆÙ…Ø¹Ù†Ø§Ù‡Ø§:

> Ø§Ø¬Ù…Ø¹ Ù‚ÙŠÙ…Ø© Ø§Ù„Ù…Ø³Ø¬Ù„ `$t1` Ù…Ø¹ `$t2`ØŒ ÙˆØ®Ø²Ù‘Ù† Ø§Ù„Ù†Ø§ØªØ¬ ÙÙŠ `$t0`.

---

## ğŸ“‹ Ø£Ù†ÙˆØ§Ø¹ Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø§Øª (Instructions):

1. **Arithmetic Instructions** â€“ ØªØ¹Ù„ÙŠÙ…Ø§Øª Ø­Ø³Ø§Ø¨ÙŠØ©:
   - `add`, `sub`, `mul`, `div` â€¦
2. **Logical Instructions** â€“ ØªØ¹Ù„ÙŠÙ…Ø§Øª Ù…Ù†Ø·Ù‚ÙŠØ©:
   - `and`, `or`, `xor`, `not` â€¦
3. **Memory Instructions** â€“ ØªØ¹Ù„ÙŠÙ…Ø§Øª Ø°Ø§ÙƒØ±Ø©:
   - `lw` (load word), `sw` (store word)
4. **Branch/Jump Instructions** â€“ ØªØ¹Ù„ÙŠÙ…Ø§Øª Ø§Ù„Ù‚ÙØ²:
   - `beq` (branch if equal), `j` (jump)

---

## ğŸ’¡ Ø§Ù„Ù…Ù‡Ù… ØªØ¹Ø±ÙÙŠÙ‡:

- ÙƒÙ„ ØªØ¹Ù„ÙŠÙ…Ø© Ø¨ÙŠÙƒÙˆÙ† Ù„ÙŠÙ‡Ø§ **ØµÙŠØºØ© Ù…Ø­Ø¯Ø¯Ø© (Format)** ÙˆØ¹Ø¯Ø¯ Ù…Ø¹ÙŠÙ† Ù…Ù† Ø§Ù„Ø¨ØªØ§Øª (Ø¹Ø§Ø¯Ø©Ù‹ 32-bit ÙÙŠ MIPS).
- Ø§Ù„Ù…Ø¹Ø§Ù„Ø¬ Ø¨ÙŠÙ‚Ø±Ø£ Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø© Ù…Ù† Ø§Ù„Ø°Ø§ÙƒØ±Ø© ÙˆÙŠÙ†ÙØ°Ù‡Ø§ Ø®Ø·ÙˆØ© Ø¨Ø®Ø·ÙˆØ© Ø­Ø³Ø¨ Ø§Ù„ØªØµÙ…ÙŠÙ….

---

## ğŸš€ Ø£ÙˆÙ„Ø§Ù‹: Single-Cycle Processor

### âœ… Ø§Ù„ÙÙƒØ±Ø©:
- ÙƒÙ„ ØªØ¹Ù„ÙŠÙ…Ø© (Instruction) Ø¨ØªØªÙ†ÙØ° **ÙÙŠ Ø¯ÙˆØ±Ø© Ø³Ø§Ø¹Ø© ÙˆØ§Ø­Ø¯Ø© (1 Clock Cycle)**.
- Ø§Ù„Ø¯ÙˆØ±Ø© Ø¯ÙŠ Ù„Ø§Ø²Ù… ØªÙƒÙˆÙ† **Ø·ÙˆÙŠÙ„Ø© Ø¨Ù…Ø§ ÙÙŠÙ‡ Ø§Ù„ÙƒÙØ§ÙŠØ©** Ø¹Ø´Ø§Ù† ØªØ®Ù„Ù‘Øµ Ø£ØµØ¹Ø¨ ØªØ¹Ù„ÙŠÙ…Ø©.

### ğŸ“ Ù…Ø«Ø§Ù„:
Ù„Ùˆ Ø¹Ù†Ø¯Ùƒ ØªØ¹Ù„ÙŠÙ…Ø© `lw` (load word) Ø¨ØªØ­ØªØ§Ø¬:
- Ø¬Ù„Ø¨ ØªØ¹Ù„ÙŠÙ…Ø©
- ÙÙƒ Ø§Ù„Ø´ÙØ±Ø©
- Ø­Ø³Ø§Ø¨ Ø¹Ù†ÙˆØ§Ù†
- Ù‚Ø±Ø§Ø¡Ø© Ù…Ù† Ø§Ù„Ø°Ø§ÙƒØ±Ø©
- ÙƒØªØ§Ø¨Ø© ÙÙŠ register

ÙƒÙ„ Ø¯Ù‡ Ù„Ø§Ø²Ù… ÙŠØªÙ… ÙÙŠ **Ù†ÙØ³ Ø¯ÙˆØ±Ø© Ø§Ù„Ø³Ø§Ø¹Ø©**. Ø¨Ø§Ù„ØªØ§Ù„ÙŠØŒ Ø¨Ø§Ù‚ÙŠ Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø§Øª (Ø²ÙŠ `add`) Ø§Ù„Ù„ÙŠ Ø£Ø³Ù‡Ù„ Ù‡ØªØ¶Ø·Ø± ØªØ³ØªÙ†Ù‰ Ù†ÙØ³ Ø§Ù„ÙˆÙ‚ØªØŒ ÙˆØ¯Ù‡ Ø¨ÙŠØ¨Ù‚Ù‰ **Ù‡Ø¯Ø± Ø²Ù…Ù†ÙŠ**.

### âœ´ï¸ Ø§Ù„Ù…Ù…ÙŠØ²Ø§Øª:
- Ø¨Ø³ÙŠØ· ÙÙŠ Ø§Ù„ØªØµÙ…ÙŠÙ….
- ÙƒÙ„ ØªØ¹Ù„ÙŠÙ…Ø© ØªØ§Ø®Ø¯ Ù†ÙØ³ Ø§Ù„ÙˆÙ‚Øª.

### âŒ Ø§Ù„Ø¹ÙŠÙˆØ¨:
- Ø§Ù„Ø¯ÙˆØ±Ø© Ù„Ø§Ø²Ù… ØªÙƒÙˆÙ† Ø·ÙˆÙŠÙ„Ø© Ø¬Ø¯Ù‹Ø§ Ù„Ø§Ø³ØªÙŠØ¹Ø§Ø¨ Ø£ØµØ¹Ø¨ ØªØ¹Ù„ÙŠÙ…Ø© â†’ Ø¯Ù‡ Ø¨ÙŠØ¨Ø·Ù‘Ø£ Ø¨Ø§Ù‚ÙŠ Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø§Øª.
- ØºÙŠØ± ÙØ¹Ø§Ù„ Ù…Ù† Ø­ÙŠØ« Ø§Ù„Ø³Ø±Ø¹Ø© ÙˆØ§Ù„Ø·Ø§Ù‚Ø©.

---

## âš™ï¸ Ø«Ø§Ù†ÙŠØ§Ù‹: Multi-Cycle Processor

### âœ… Ø§Ù„ÙÙƒØ±Ø©:
- ÙƒÙ„ ØªØ¹Ù„ÙŠÙ…Ø© Ø¨ØªØªÙ‚Ø³Ù… Ø¥Ù„Ù‰ **Ù…Ø±Ø§Ø­Ù„ (Ù…Ø«Ù„ IF, ID, EX, MEM, WB)**.
- ÙƒÙ„ Ù…Ø±Ø­Ù„Ø© ØªØ§Ø®Ø¯ **Ø¯ÙˆØ±Ø© ÙˆØ§Ø­Ø¯Ø© ÙÙ‚Ø·**.
- ÙÙƒÙ„ ØªØ¹Ù„ÙŠÙ…Ø© Ù…Ù…ÙƒÙ† ØªØ§Ø®Ø¯ **3 Ø¥Ù„Ù‰ 5 Ø¯ÙˆØ±Ø§Øª** Ø­Ø³Ø¨ ØªØ¹Ù‚ÙŠØ¯Ù‡Ø§ØŒ Ù…Ø´ ÙƒÙ„Ù‡Ø§ Ù…ØªØ³Ø§ÙˆÙŠØ©.

### ğŸ“ Ù…Ø«Ø§Ù„:
- `add` â†’ ØªØ§Ø®Ø¯ 4 Ø¯ÙˆØ±Ø§Øª (IF â†’ ID â†’ EX â†’ WB)
- `lw` â†’ ØªØ§Ø®Ø¯ 5 Ø¯ÙˆØ±Ø§Øª (IF â†’ ID â†’ EX â†’ MEM â†’ WB)

ÙŠØ¹Ù†ÙŠ Ø§Ù„Ù…Ø¹Ø§Ù„Ø¬ Ø¨ÙŠÙƒÙ…Ù„ Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø© Ø¹Ù„Ù‰ Ù…Ø±Ø§Ø­Ù„ØŒ ÙˆØ¯Ù‡ ÙŠØ®Ù„ÙŠ ÙƒÙ„ Ø¯ÙˆØ±Ø© Ù‚ØµÙŠØ±Ø© ÙˆÙ…Ø­Ø¯Ø¯Ø©.

### âœ´ï¸ Ø§Ù„Ù…Ù…ÙŠØ²Ø§Øª:
- Ø£ÙƒØªØ± ÙƒÙØ§Ø¡Ø© (Ù…ÙÙŠØ´ Ù‡Ø¯Ø±).
- ÙƒÙ„ Ù…Ø±Ø­Ù„Ø© Ø¨Ø³ÙŠØ·Ø© ÙˆØ³Ø±ÙŠØ¹Ø©.
- Ù…Ù…ÙƒÙ† Ø¥Ø¹Ø§Ø¯Ø© Ø§Ø³ØªØ®Ø¯Ø§Ù… ÙˆØ­Ø¯Ø§Øª Ø²ÙŠ Ø§Ù„Ù€ ALU ÙÙŠ Ø£ÙƒØªØ± Ù…Ù† Ù…Ø±Ø­Ù„Ø©.

### âŒ Ø§Ù„Ø¹ÙŠÙˆØ¨:
- Ø§Ù„ØªØµÙ…ÙŠÙ… Ø£Ø¹Ù‚Ø¯.
- Ù…Ø­ØªØ§Ø¬ ÙˆØ­Ø¯Ø© ØªØ­ÙƒÙ… Ù…ØªÙ‚Ø¯Ù…Ø© (Finite State Machine) Ù„ØªÙˆÙ„ÙŠØ¯ Ø¥Ø´Ø§Ø±Ø§Øª Ø§Ù„ØªØ­ÙƒÙ… Ø§Ù„Ù…Ù†Ø§Ø³Ø¨Ø© Ù„ÙƒÙ„ Cycle.

---

## ğŸ†š Ù…Ù‚Ø§Ø±Ù†Ø© Ø³Ø±ÙŠØ¹Ø©:

| Ø§Ù„Ù…Ù‚Ø§Ø±Ù†Ø©            | Single-Cycle               | Multi-Cycle                  |
|---------------------|----------------------------|------------------------------|
| Ø¹Ø¯Ø¯ Ø§Ù„Ø¯ÙˆØ±Ø§Øª Ù„ÙƒÙ„ ØªØ¹Ù„ÙŠÙ…Ø© | 1                          | 3 Ø¥Ù„Ù‰ 5 (Ø­Ø³Ø¨ Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø©)      |
| Ø·ÙˆÙ„ Ø¯ÙˆØ±Ø© Ø§Ù„Ø³Ø§Ø¹Ø©       | Ø·ÙˆÙŠÙ„ Ø¬Ø¯Ù‹Ø§                  | Ù‚ØµÙŠØ±                         |
| Ø§Ù„Ø£Ø¯Ø§Ø¡               | Ø£Ø¨Ø·Ø£ Ù†Ø³Ø¨ÙŠÙ‹Ø§ (Ø¨Ø³Ø¨Ø¨ Ø§Ù„Ù‡Ø¯Ø±)    | Ø£Ø³Ø±Ø¹ (Ø£ÙƒÙØ£)                  |
| Ø§Ù„ØªØ¹Ù‚ÙŠØ¯ ÙÙŠ Ø§Ù„ØªØµÙ…ÙŠÙ…    | Ø¨Ø³ÙŠØ·                        | Ø£Ø¹Ù‚Ø¯                        |
| Ø§Ø³ØªØ®Ø¯Ø§Ù… Ø§Ù„ÙˆØ­Ø¯Ø§Øª      | ØºÙŠØ± Ù…Ø´ØªØ±Ùƒ                   | Ù…Ø´ØªØ±Ùƒ (ØªÙˆÙÙŠØ± ÙÙŠ Ø§Ù„Ù‡Ø§Ø±Ø¯ÙˆÙŠØ±)   |

---

## ğŸ’¡ Ø§Ù„Ø®Ù„Ø§ØµØ©:
- **Single-Cycle** Ù…Ù†Ø§Ø³Ø¨ Ù„Ù„ØªØµÙ…ÙŠÙ…Ø§Øª Ø§Ù„ØªØ¹Ù„ÙŠÙ…ÙŠØ© Ø£Ùˆ Ø§Ù„Ø¨Ø³ÙŠØ·Ø©.
- **Multi-Cycle** Ø£ÙƒØ«Ø± ÙˆØ§Ù‚Ø¹ÙŠØ© ÙˆÙØ¹Ø§Ù„ÙŠØ©ØŒ ÙˆÙŠÙØ³ØªØ®Ø¯Ù… ÙÙŠ Ø§Ù„Ù…Ø¹Ø§Ù„Ø¬Ø§Øª Ø§Ù„ÙØ¹Ù„ÙŠØ© ØºØ§Ù„Ø¨Ù‹Ø§.

---
# **Ù…Ø±Ø­Ù„Ø© Ø§Ù„ØªÙ†ÙÙŠØ° (Execution Cycle)**
![image](https://github.com/user-attachments/assets/6dd2a5bf-c42a-4107-b2db-5a51a60a1608)


1. **Memory Reference Instructions (SW, LW)**  
   - Ø¯ÙŠ Ø§Ù„ØªØ¹Ù„ÙŠÙ…Ø§Øª Ø§Ù„Ù„ÙŠ Ø¨ØªØªØ¹Ø§Ù…Ù„ Ù…Ø¹ Ø§Ù„Ø°Ø§ÙƒØ±Ø©.  
   - ÙÙŠ Ù…Ø±Ø­Ù„Ø© Ø§Ù„ØªÙ†ÙÙŠØ°ØŒ Ø¨ÙŠØªÙ… Ø§Ø³ØªØ®Ø¯Ø§Ù… **ALU** Ù„Ø­Ø³Ø§Ø¨ Ø¹Ù†ÙˆØ§Ù† Ø§Ù„Ø°Ø§ÙƒØ±Ø©.  
   - **MUX** Ùˆ **Sign Extension** Ø¨ÙŠØ´ØªØºÙ„ÙˆØ§ Ù‡Ù†Ø§ Ø¹Ø´Ø§Ù† ÙŠØ­Ø¯Ø¯ÙˆØ§ Ø§Ù„Ù‚ÙŠÙ…Ø© Ø§Ù„Ù„ÙŠ ØªØ¯Ø®Ù„ ALU.

2. **R-Type Instructions (Ø²ÙŠ add, sub, and...)**  
   - Ù‡Ù†Ø§ Ø§Ù„Ù€ **ALU** Ø¨ØªÙƒÙˆÙ† Ù…Ø³Ø¤ÙˆÙ„Ø© Ø¹Ù† ØªÙ†ÙÙŠØ° Ø§Ù„Ø¹Ù…Ù„ÙŠØ© (Ø¬Ù…Ø¹ØŒ Ø·Ø±Ø­...).  
   - **MUX** ÙŠØ®ØªØ§Ø± Ø§Ù„Ø¨ÙŠØ§Ù†Ø§Øª Ø§Ù„Ù„ÙŠ Ù‡ØªØ¯Ø®Ù„ Ù„Ù„Ù€ ALU.  
   - Ù…Ø´ Ù…Ø­ØªØ§Ø¬ÙŠÙ† Sign Extension Ù„Ø£Ù† ÙƒÙ„Ù‡ Ù…Ù† Ø§Ù„Ù€ registers.

3. **Branch Instructions (BEQ, BNE)**  
   - Ø§Ù„Ù€ **ALU** Ø¨ØªØ³ØªØ®Ø¯Ù… Ù„Ù…Ù‚Ø§Ø±Ù†Ø© Ø§Ù„Ù‚ÙŠÙ… (Ù‡Ù„ Ù‚ÙŠÙ…ØªÙŠÙ† Ù…ØªØ³Ø§ÙˆÙŠØªÙŠÙ† Ø£Ùˆ Ù„Ø£).  
   - Ø§Ù„Ù†Ø§ØªØ¬ Ù…Ù† Ø§Ù„Ù€ ALU Ø¨ÙŠØ­Ø¯Ø¯ Ù‡Ù„ Ù‡Ù†ÙØ±Ù‘Ø¹ ÙˆÙ„Ø§ Ù„Ø£.  
   - **Sign Extension** Ø¨ØªØ¬Ù‡Ø² Ø§Ù„Ø¥Ø²Ø§Ø­Ø© (offset) Ø§Ù„Ù„ÙŠ Ù…Ù…ÙƒÙ† Ù†Ø¶ÙŠÙÙ‡ Ù„Ù„Ù€ PC Ù„Ùˆ ÙÙŠÙ‡ ÙØ±Ø¹.

4. **Jump Instructions (J, JAL)**  
   - Ù…Ø´ Ø¨ÙŠØ¹ØªÙ…Ø¯ÙˆØ§ Ø¹Ù„Ù‰ ALU Ø£Ùˆ ShifterØŒ Ù„ÙƒÙ† Ù…Ù…ÙƒÙ† Ù†Ø­ØªØ§Ø¬ Ø¨Ø¹Ø¶ Ø§Ù„Ù€ MUXØ§Øª Ø¹Ø´Ø§Ù† Ù†ØºÙŠØ± Ù‚ÙŠÙ…Ø© Ø§Ù„Ù€ PC.  
---

---
## Resource : 

#### Book : Processor Implementation in VHDL According to Computer Organisation & Design by David A. Patterson and John L. Hennessy


To begin understanding how MIPS instructions are executed, we first identify the essential components and how they are connected.

![image](https://github.com/user-attachments/assets/57c63c82-12be-4b9b-9ebd-cf743e0b2022)

**Instruction Memory**  which stores the program instructions and provides them based on a given address.
This address is held in the **Program Counter (PC)**, which keeps track of the current instruction.
To move to the next instruction, we use an **Adder** that increments the PC by 4 (since each instruction is 4 bytes long), updating it to the address of the next instruction.

After fetching one instruction from the instruction memory, the program counter has to be incremented so that it points to the address of the next instruction 4 bytes later.

![image](https://github.com/user-attachments/assets/0cc9df4d-2e7f-4663-aa9c-04806f48221c)


---
### ğŸŒŸ What is a **Register**?

A **register** is a small, fast memory location inside the processor.
Think of it like a **named box** that temporarily holds data (usually numbers) while the CPU is working.

In MIPS, we have **32 registers**, named `$0, $1, ..., $31`. Each register holds **32 bits** (i.e., 4 bytes) of data.

---

### ğŸ§® What is `slt`?

`slt` stands for **Set on Less Than**.
It's an instruction used to compare two numbers.

#### Example:

```assembly
slt $t0, $t1, $t2
```

This means:

> If the value in `$t1` is **less than** the value in `$t2`, then set `$t0 = 1`.
> Otherwise, set `$t0 = 0`.

It's useful for making decisions (like in `if` statements).

---

![image](https://github.com/user-attachments/assets/34d0241f-ef88-456a-b192-52d8e1802819)

The MIPS instructions we focus on typically read two registers, perform an ALU operation, and then write the result back to a register. These arithmetic and logical operations are known as **R-type instructions** (as described in \[PaHe98], p. 154), and include instructions such as `add`, `sub`, `slt`, `and`, and `or`.

The processor contains **32 general-purpose registers**, organized in a component called the **Register File**.

* To **read data**, the Register File requires **two 5-bit input lines**, each specifying a register number, and provides **two 32-bit output lines** carrying the corresponding register values.
* To **write data**, it needs **one 5-bit input** to indicate the destination register and **one 32-bit input** to supply the data to be written.
  
---

### ğŸ§  Why **32 registers**?

MIPS architecture is **designed with 32 general-purpose registers** to:

* Make the CPU fast (data in registers is accessed faster than in memory),
* Be efficient (not too few, not too many),
* Follow standard ISA conventions (MIPS is designed this way).

---
### ğŸ”Œ Why **two 5-bit inputs**?

To select a register, we need to **specify its number** (0 to 31).
And to represent numbers from 0 to 31 in binary, we need **5 bits** (because 2âµ = 32).

So:

* We need **two 5-bit inputs** to read from **two registers** (e.g., source operands for `add`, `slt`, etc.)

---

### ğŸ”„ Why **two 32-bit outputs**?

Each register stores a 32-bit value (since MIPS is a 32-bit architecture).
So when we read data from two registers, we get **two 32-bit outputs**.

---

### âœ… Example in practice:

Imagine this instruction:

```assembly
add $t0, $t1, $t2
```

This means:

> \$t0 = \$t1 + \$t2

The processor:

1. **Reads** the values in `$t1` and `$t2` â†’ needs two 5-bit inputs (to choose the registers), and two 32-bit outputs (the data in the registers).
2. **Sends them to the ALU**, which adds the values.
3. **Writes** the result into `$t0` â†’ needs one 5-bit input (to choose the destination register) and one 32-bit input (the result).

---

### ğŸ“¥ Why do we need separate **data inputs**?

Once you choose a register, you still need to:

* Give it **data to store** (when writing),
* Or **get its data out** (when reading).

So there's a difference between:

* ğŸ”¢ The **5-bit input**: says *"which register?"*
* ğŸ“¦ The **32-bit input/output**: is the *actual data* going in or out of the register

---

### ğŸ§® Example: Writing a value into a register

Imagine we want to put the number `42` into register `$t0` (which is register 8).

In hardware, that would mean:

* 5-bit input: `01000` (this selects register 8)
* 32-bit input: `0000...101010` (this is the binary of 42)
* The control signal `RegWrite` would be `1` to allow writing

So now register 8 stores the value `42`.

---

### âœ… Summary

| Purpose                                 | Bits    | Why it's needed                           |
| --------------------------------------- | ------- | ----------------------------------------- |
| **Choose which register** to read/write | 5 bits  | 32 registers â†’ needs 5 bits to select one |
| **Move data in/out** of the register    | 32 bits | Each register stores a 32-bit value       |
| **Control signals** (like RegWrite)     | 1 bit   | Enables the write operation               |

---

  ![image](https://github.com/user-attachments/assets/9d1c5bab-ae3f-41cd-a3d7-34826a4580ff)


```
add $t0, $t1, $t2
```

Which means:

```
$t0 = $t1 + $t2
```

Now step-by-step through the diagram:

---

### ğŸ“¥ **Instruction**

* The instruction comes into the datapath.

* For this `add` instruction, the 32-bit format is:

  ```
  op   rs   rt   rd   shamt  funct
  000000 01001 01010 01000 00000 100000
   add  $t1   $t2   $t0   -      add
  ```

* So:

  * `rs` (source 1) = `$t1` = register 9
  * `rt` (source 2) = `$t2` = register 10
  * `rd` (destination) = `$t0` = register 8

---

### ğŸ“Œ **Read register 1**

* Input: `rs` = 9 â†’ selects register 9
* Output: **Read data 1** = value of `$t1`, say **7**

---

### ğŸ“Œ **Read register 2**

* Input: `rt` = 10 â†’ selects register 10
* Output: **Read data 2** = value of `$t2`, say **5**

---

### ğŸ§  **These two values go into the ALU**

* ALU operation: `add`
* Inputs: 7 and 5
* Output: 12

---

### ğŸ“Œ **Write register**

* Input: `rd` = 8 â†’ tells the register file to write to register 8 (`$t0`)

---

### ğŸ“Œ **Write data**

* Input: the result from the ALU = **12**
* This is what gets written into register 8

---

### âœ… **RegWrite**

* A control signal that enables writing to the register file.
* Set to `1` (enabled) for this instruction

---

### ğŸ§¾ Summary Table for `add $t0, $t1, $t2`

| Signal          | Value               | Purpose              |
| --------------- | ------------------- | -------------------- |
| Instruction     | `add $t0, $t1, $t2` | Encoded in 32 bits   |
| Read register 1 | 9                   | Selects `$t1`        |
| Read register 2 | 10                  | Selects `$t2`        |
| Write register  | 8                   | Targets `$t0`        |
| Read data 1     | 7                   | Value in `$t1`       |
| Read data 2     | 5                   | Value in `$t2`       |
| ALU operation   | `add`               | Adds the inputs      |
| ALU result      | 12                  | Output of `7 + 5`    |
| Write data      | 12                  | What goes into `$t0` |
| RegWrite        | 1                   | Enables the write    |

---

### ğŸ§  Why do we **choose** a register?

Think of **registers like lockers in a gym**. Each locker has a number (0 to 31). If you want to:

* Get something from a locker,
* Or put something into a locker,

You have to **specify the locker number**. The CPU works the same wayâ€”it has to **select** which register to use.

So:

* To **read** from a register, you must tell the CPU **which one** (e.g., register 5? register 12?).
* To **write** to a register, again you must **choose which** register to write into.

Thatâ€™s why we need **5-bit addresses** (to select one of 32 registers).

---
# Load word (lw) and store word (sw) instructions

### Additional Elements for `lw` and `sw` Instructions

To support `lw` (load word) and `sw` (store word) instructions in a MIPS datapath, **two additional components** are required:

![image](https://github.com/user-attachments/assets/70206eb4-41b2-4407-965e-35808875aedf)

1. **Data Memory** â€“ for reading from and writing to memory.
2. **Sign Extension Unit** â€“ for converting 16-bit immediate offsets to 32-bit values.

#### Memory Address Calculation

Both `lw` and `sw` instructions compute a **memory address** by **adding**:

* A value from a **base register**, and
* A **16-bit signed offset** provided in the instruction.

Since the ALU operates on **32-bit values**, the 16-bit offset must first be **sign-extended** to 32 bits. This is done by replicating the **sign bit** (the most significant bit of the 16-bit offset) to fill the upper 16 bits. This preserves the offsetâ€™s sign in 32-bit form.

![image](https://github.com/user-attachments/assets/a8f08fd2-374e-4272-9d5f-b969e3bff858)


---
### ğŸ§  What are `lw` and `sw` Instructions?

These are **I-type (Immediate-type)** MIPS instructions used for **memory access**:

| Instruction | Meaning        | Purpose                                    |
| ----------- | -------------- | ------------------------------------------ |
| `lw`        | **Load Word**  | Loads 4 bytes from memory into a register  |
| `sw`        | **Store Word** | Stores 4 bytes from a register into memory |

---

### ğŸ§¾ Syntax:

* **`lw $t1, 8($t2)`**
  â†’ Load the word from memory address `$t2 + 8` into `$t1`

* **`sw $t1, 8($t2)`**
  â†’ Store the word in `$t1` into memory address `$t2 + 8`

Here:

* `$t2` = base address
* `8` = offset
* Offset is a **signed 16-bit immediate** (can be negative)

---

### ğŸ” Data Path Flow of `lw $t1, 8($t2)`

1. **Instruction fetched** from memory (e.g., `lw $t1, 8($t2)`).

2. The instruction fields are:

   * Base register = `$t2`
   * Offset = `8`
   * Destination register = `$t1`

3. **Register file** reads:

   * Value of `$t2` (base address)

4. **Sign-extension unit**:

   * Converts the 16-bit offset `8` to a 32-bit signed value

5. **ALU**:

   * Adds `$t2` value + extended offset to calculate the memory address

6. **Data memory**:

   * Reads the 32-bit word stored at the calculated memory address

7. **Register file**:

   * Writes the data to register `$t1`

---

### ğŸ” Data Path Flow of `sw $t1, 8($t2)`

Same steps as `lw`, except:

* The register file reads both `$t1` (data to store) and `$t2` (base address)
* ALU calculates address as `$t2 + 8`
* **Data Memory** writes the value in `$t1` to the computed address

---

### ğŸ”§ Example:

Assume:

* `$t2 = 1000` (base address)
* `$t1 = 42` (value to store)
* `sw $t1, 8($t2)`

Then:

* Effective address = `1000 + 8 = 1008`
* Memory location 1008 will store the value `42`

---

### ğŸ“¦ 1. Why We Need **Memory** If We Have **Registers**

Think of it like this:

| Registers (like \$t0, \$t1...) | Memory (RAM)                                  |
| ------------------------------ | --------------------------------------------- |
| Very small (only 32 registers) | Very large (can be thousands of words)        |
| Super fast to access           | Slower than registers                         |
| Used for quick calculations    | Used to store large data, arrays, files, etc. |
| Inside the CPU                 | Outside CPU, but connected to it              |

#### âœ… Analogy:

Imagine registers as your **desk space** â€” fast and right in front of you. But itâ€™s small.

Memory is like your **bookshelf** â€” holds lots of info, but you need to go over and get stuff from it.

When you're writing programs, 32 registers are NOT enough to store everything, so you store most data in memory (RAM), and move it into registers only when needed (using `lw`) or back into memory (using `sw`).

---

### ğŸ” 2. Why We Need a **Sign Extension Unit**

The **Sign Extension Unit** is *not memory*. Itâ€™s a small logic circuit that takes a **16-bit signed number** and turns it into a **32-bit signed number**, preserving its value.

#### Example:

You have this instruction:

```
lw $t1, -4($t2)
```

Here `-4` is a 16-bit number: `1111 1111 1111 1100`

The ALU needs a 32-bit number. So the sign extender takes this 16-bit value and makes it:

```
1111 1111 1111 1111 1111 1111 1111 1100   â† still -4 in 32-bit
```

It **doesnâ€™t store** anything â€” it just stretches the bits to match ALU size.

---

### âœ… Summary

| Component             | What It Does                           | Is It Memory? |
| --------------------- | -------------------------------------- | ------------- |
| **Registers**         | Fast small storage inside CPU          | âœ… Yes (small) |
| **Main Memory (RAM)** | Big storage for program/data           | âœ… Yes         |
| **Sign Extender**     | Just extends a 16-bit number to 32-bit | âŒ No (logic)  |

---

![image](https://github.com/user-attachments/assets/49f40396-f46b-4009-a841-494e128de5dc)

---

### ğŸ‘‡ In the diagram:

* There are **two control signals** coming into the **Data Memory** block:

  * `MemWrite`
  * `MemRead`

And another control signal:

* `RegWrite` to the **Registers** block.

---

### âœ… What happens depending on the instruction?

#### ğŸ“Œ If the instruction is **`lw` (load word)**:

* The processor should:

  * Compute the address (via ALU),
  * **Read** from memory at that address,
  * **Write** that data into a register.

So the control signals are:

* `MemRead = 1`
* `MemWrite = 0`
* `RegWrite = 1`

#### ğŸ“Œ If the instruction is **`sw` (store word)**:

* The processor should:

  * Compute the address (via ALU),
  * **Write** register data into memory at that address,
  * **Not write** anything back to a register.

So the control signals are:

* `MemRead = 0`
* `MemWrite = 1`
* `RegWrite = 0`

---

### ğŸ§  Therefore, yes â€” **there is a condition (based on the instruction opcode)**, and the control unit ensures that:

* When `sw` is active â†’ `MemWrite = 1`, `MemRead = 0`, `RegWrite = 0`
* When `lw` is active â†’ `MemWrite = 0`, `MemRead = 1`, `RegWrite = 1`

Itâ€™s either one **or** the other â€” just as you said: **if one is 1, the other is 0**, because they represent different actions on memory.

---

![image](https://github.com/user-attachments/assets/6b7ed501-dfd1-4293-bd07-f5923ab9ee25)

Sure! Let's break this down clearly and explain both the **branch on equal (`beq`)** instruction and the flow shown in the **Figure 2.8 datapath**.

---

### ğŸ”„ **Summary: beq Instruction Flow**

The `beq` instruction is used for conditional branching. It checks **if two registers are equal**, and **if they are**, the program branches (jumps) to a target address. If not, it continues to the next instruction.

**Operands in `beq`**:

* Two registers to compare (e.g., `beq $t1, $t2, label`)
* A **16-bit offset** to calculate the **branch target address** (relative to current instruction)

---

### ğŸ§  **What Happens Internally (as shown in the diagram)**

This datapath does two main things:

1. **Compares the contents of two registers**
2. **Computes the branch target address** if they are equal

---

### âœ… **Step-by-Step Flow in the Datapath Diagram**:

1. **Instruction Input**:

   * The `beq` instruction is fetched and enters the datapath.
   * The instruction provides:

     * 2 registers to compare
     * A 16-bit offset value

2. **Register File Access**:

   * Two **read registers** are selected based on the instruction.
   * Their **values (Read data 1 & Read data 2)** are fetched from the register file.

3. **ALU Comparison**:

   * The ALU subtracts `Read data 1 - Read data 2`.
   * If the result is **zero**, it means the values are **equal** â†’ ALU outputs **Zero = 1**.
   * This **Zero flag** is sent to the **branch control logic**.

4. **Sign Extend & Shift**:

   * The **16-bit offset** is sign-extended to 32 bits.
   * Itâ€™s then **shifted left by 2 bits** to make it a word-aligned address (because instructions are word-aligned).

5. **Branch Target Address Calculation**:

   * The **PC + 4** (address of the next instruction) is added to the **shifted offset**.
   * The result is the **branch target address**.

6. **Decision to Branch**:

   * If the **Zero flag is 1** (i.e., registers are equal), the branch control logic selects the **branch target address** as the next PC.

---

### ğŸª‚ **Jump vs. Branch (from 2.1.5)**:

* **Branch (`beq`)**:

  * **Conditional**
  * Uses **offset + PC + 4**
* **Jump (`j`)**:

  * **Unconditional**
  * Builds the jump address differently:

    * Takes upper 4 bits of `PC+4`
    * Adds 26-bit address from instruction
    * Appends 2 zeros at the end (since instructions are word-aligned)

---

### ğŸ–¼ï¸ Diagram Focus Highlights:

* **Registers block**: Reads operands and outputs their values
* **ALU**: Compares the register values
* **Sign Extend & Shift Left 2**: Prepares the offset
* **Add Unit**: Computes final target address
* **MUX**: Selects between continuing sequentially or branching

---

### ğŸ” What is a Jump?

A **jump (`j`)** is like saying:

> "Forget the normal order. I want the CPU to go directly to a specific instruction somewhere else in memory."

* It's **unconditional** â€“ it always happens.
* Example: `j 1000` means â†’ "Go to instruction at address 1000".

So the **CPU sets the Program Counter (PC)** to this new address instead of just going to the next instruction.

---

### ğŸ¤” What is Branch on Equal (`beq`)?

Branching is **like a decision**: "If condition is true, jump somewhere. Otherwise, continue normally."

`beq $t1, $t2, label` means:

> â€œIf `$t1 == $t2`, go to the instruction labeled `label`. Otherwise, just go to the next instruction.â€

This is how loops and `if` statements work in assembly language.

---

### ğŸ’¡ Why Compare Registers? (Why equality matters)

To make **decisions**, the CPU needs to **compare data**.

Letâ€™s say youâ€™re writing code like:

```c
if (x == y) {
    // do something
}
```

In assembly, this turns into:

```asm
beq $t1, $t2, LABEL
```

So comparing register values lets the CPU **decide** what to do next. If they are equal â†’ branch. If not â†’ move on.

---

### ğŸ§® Whatâ€™s with Shifting and Word-Aligned Addresses?

In MIPS (the architecture here):

* **Each instruction is 4 bytes (32 bits)**.
* Memory addresses increase in steps of 4: `0, 4, 8, 12, ...`
* This is called **word-aligned**.

When an instruction says â€œjump 2 instructions aheadâ€, we multiply that number by 4 to get the byte offset â†’ hence the **shift left by 2** (i.e., multiply by 4).

---

### ğŸ§± Why do we Shift the Offset Left 2 Bits?

Because:

* The **instruction gives an offset in words**, not bytes.
* But memory addresses are in bytes.
* So, we **shift left 2 bits** (multiply by 4) to convert the word offset into a byte offset.

#### Example:

If offset = `3` (as in `beq $t1, $t2, 3`)

* It's really 3 \* 4 = 12 bytes forward
* So the branch target = `PC + 4 + 12`

---
### ğŸ’¡ How Do We Convert?

We use a **shift left by 2 bits**, which multiplies the number by 4.

> So yes, **because we need 3 â†’ 12**, we shift it left by 2.

#### Example:

* Offset in instruction: `0000 0000 0000 0011` (which is 3)
* After shift left 2 bits: `0000 0000 0000 1100` â†’ now it's 12 (in binary)

### ğŸ”— Putting It All Together

| Instruction       | Meaning                                                                   |
| ----------------- | ------------------------------------------------------------------------- |
| `beq $s0, $s1, 4` | If \$s0 == \$s1, go 4 instructions ahead (i.e., `PC + 4 + (4 Ã— 4)` bytes) |
| `j 1024`          | Go directly to address 1024 (no condition)                                |


---

### âœ… **Clarifying `beq` (Branch if Equal):**

> "So `beq` first checks, and if the result is 1, we jump. If not, we continue normally."

**Exactly right.** Hereâ€™s how it works:

1. `beq $s0, $s1, label` means:

   * Compare contents of `$s0` and `$s1`
2. If they are **equal**, the ALU sets a flag called **Zero = 1**
3. That Zero flag tells the control unit: â€œYes, branch!â€
4. So the CPU **jumps** to the instruction at `label`
5. If theyâ€™re **not equal**, Zero = 0 â†’ the CPU just goes to the **next instruction**

---

### â“ Is the Jump Like a â€œPriorityâ€ Instruction?

Thatâ€™s a good question. The short answer is:

> **No, itâ€™s not higher priority. Itâ€™s a control flow change.**

* The **jump or branch isn't more important**, it just tells the CPU:
  â€œNext, donâ€™t go to the next line. Go to this specific address instead.â€
* Itâ€™s like giving directions:

  * Normally: go to the next house
  * With `beq` (or `j`): if the condition is met, take a shortcut or detour

---

### ğŸš¦Analogy Time: Traffic Light

* You're driving (executing instructions)
* **Green light = go to the next instruction**
* **Beq is like a detour sign**:

  * â€œIf the road is blocked (condition met), turn leftâ€
  * Otherwise, keep going straight

---

### ğŸ§­ Summary of Concepts:

| Concept       | Meaning                                                 |
| ------------- | ------------------------------------------------------- |
| `beq`         | Branches *only if* two registers are equal              |
| `Zero = 1`    | ALU found the values are equal (subtraction result = 0) |
| Jump (`j`)    | Always goes to a new address, no condition              |
| Shift left 2  | Converts word offset to byte offset (multiplies by 4)   |
| PC + 4        | The address of the next instruction normally            |
| Branch target | PC + 4 + shifted offset                                 |

---

### ğŸ’¬ Think of Jump Like This:

* You're reading a recipe.
* Normally, you follow step by step.
* But it says: â€œ**If you already boiled the pasta, skip to Step 7**.â€
* That â€œskip to Step 7â€ is like a **jump**.

---




