Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  8 15:51:54 2024
| Host         : LAPTOP-ADPEJ7RL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file IP2SOC_Top_timing_summary_routed.rpt -pb IP2SOC_Top_timing_summary_routed.pb -rpx IP2SOC_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : IP2SOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: rstn (HIGH)

 There are 2607 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 2607 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[25]/Q (HIGH)

 There are 2607 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_SCPU/EX_MEM/out_reg[105]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_SCPU/EX_MEM/out_reg[106]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_SCPU/EX_MEM/out_reg[107]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_SCPU/ID_EX/out_reg[154]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_SCPU/ID_EX/out_reg[155]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_SCPU/ID_EX/out_reg[156]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_SCPU/ID_EX/out_reg[157]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_SCPU/MEM_WB/out_reg[69]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_SCPU/MEM_WB/out_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_SCPU/U_RF/rf_reg[0][9]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.310        0.000                      0                   48        0.254        0.000                      0                   48       49.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.310        0.000                      0                   48        0.254        0.000                      0                   48       49.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.310ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.148ns (31.491%)  route 2.497ns (68.509%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.222    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y101        FDCE                                         r  U_7SEG/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  U_7SEG/i_data_store_reg[0]/Q
                         net (fo=1, routed)           1.150     6.890    U_7SEG/i_data_store[0]
    SLICE_X42Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.014 r  U_7SEG/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     7.014    U_7SEG/o_seg_r[6]_i_8_n_3
    SLICE_X42Y105        MUXF7 (Prop_muxf7_I0_O)      0.209     7.223 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.348     8.571    U_7SEG/sel0[0]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.297     8.868 r  U_7SEG/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.868    U_7SEG/o_seg_r[0]_i_1_n_3
    SLICE_X40Y100        FDPE                                         r  U_7SEG/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.503   104.925    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y100        FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X40Y100        FDPE (Setup_fdpe_C_D)        0.029   105.178    U_7SEG/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.178    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                 96.310    

Slack (MET) :             96.319ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.148ns (31.554%)  route 2.490ns (68.446%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.222    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y101        FDCE                                         r  U_7SEG/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  U_7SEG/i_data_store_reg[0]/Q
                         net (fo=1, routed)           1.150     6.890    U_7SEG/i_data_store[0]
    SLICE_X42Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.014 r  U_7SEG/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     7.014    U_7SEG/o_seg_r[6]_i_8_n_3
    SLICE_X42Y105        MUXF7 (Prop_muxf7_I0_O)      0.209     7.223 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.340     8.564    U_7SEG/sel0[0]
    SLICE_X40Y100        LUT4 (Prop_lut4_I3_O)        0.297     8.861 r  U_7SEG/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.861    U_7SEG/o_seg_r[4]_i_1_n_3
    SLICE_X40Y100        FDPE                                         r  U_7SEG/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.503   104.925    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y100        FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X40Y100        FDPE (Setup_fdpe_C_D)        0.031   105.180    U_7SEG/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.180    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                 96.319    

Slack (MET) :             96.328ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 1.176ns (32.013%)  route 2.497ns (67.987%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.222    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y101        FDCE                                         r  U_7SEG/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  U_7SEG/i_data_store_reg[0]/Q
                         net (fo=1, routed)           1.150     6.890    U_7SEG/i_data_store[0]
    SLICE_X42Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.014 r  U_7SEG/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     7.014    U_7SEG/o_seg_r[6]_i_8_n_3
    SLICE_X42Y105        MUXF7 (Prop_muxf7_I0_O)      0.209     7.223 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.348     8.571    U_7SEG/sel0[0]
    SLICE_X40Y100        LUT4 (Prop_lut4_I2_O)        0.325     8.896 r  U_7SEG/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.896    U_7SEG/o_seg_r[1]_i_1_n_3
    SLICE_X40Y100        FDPE                                         r  U_7SEG/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.503   104.925    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y100        FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X40Y100        FDPE (Setup_fdpe_C_D)        0.075   105.224    U_7SEG/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.224    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                 96.328    

Slack (MET) :             96.335ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.176ns (32.077%)  route 2.490ns (67.923%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.222    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y101        FDCE                                         r  U_7SEG/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  U_7SEG/i_data_store_reg[0]/Q
                         net (fo=1, routed)           1.150     6.890    U_7SEG/i_data_store[0]
    SLICE_X42Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.014 r  U_7SEG/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     7.014    U_7SEG/o_seg_r[6]_i_8_n_3
    SLICE_X42Y105        MUXF7 (Prop_muxf7_I0_O)      0.209     7.223 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.340     8.564    U_7SEG/sel0[0]
    SLICE_X40Y100        LUT4 (Prop_lut4_I1_O)        0.325     8.889 r  U_7SEG/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.889    U_7SEG/o_seg_r[6]_i_1_n_3
    SLICE_X40Y100        FDPE                                         r  U_7SEG/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.503   104.925    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y100        FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X40Y100        FDPE (Setup_fdpe_C_D)        0.075   105.224    U_7SEG/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.224    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                 96.335    

Slack (MET) :             96.524ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.148ns (33.434%)  route 2.286ns (66.566%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.222    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y101        FDCE                                         r  U_7SEG/i_data_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  U_7SEG/i_data_store_reg[0]/Q
                         net (fo=1, routed)           1.150     6.890    U_7SEG/i_data_store[0]
    SLICE_X42Y105        LUT6 (Prop_lut6_I5_O)        0.124     7.014 r  U_7SEG/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     7.014    U_7SEG/o_seg_r[6]_i_8_n_3
    SLICE_X42Y105        MUXF7 (Prop_muxf7_I0_O)      0.209     7.223 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.136     8.359    U_7SEG/sel0[0]
    SLICE_X40Y100        LUT4 (Prop_lut4_I3_O)        0.297     8.656 r  U_7SEG/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.656    U_7SEG/o_seg_r[5]_i_1_n_3
    SLICE_X40Y100        FDPE                                         r  U_7SEG/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.503   104.925    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y100        FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X40Y100        FDPE (Setup_fdpe_C_D)        0.031   105.180    U_7SEG/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.180    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                 96.524    

Slack (MET) :             96.918ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.091ns (35.416%)  route 1.990ns (64.584%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.623     5.225    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y103        FDCE                                         r  U_7SEG/i_data_store_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDCE (Prop_fdce_C_Q)         0.456     5.681 r  U_7SEG/i_data_store_reg[13]/Q
                         net (fo=1, routed)           1.138     6.820    U_7SEG/i_data_store[13]
    SLICE_X41Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.944 r  U_7SEG/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     6.944    U_7SEG/o_seg_r[6]_i_12_n_3
    SLICE_X41Y107        MUXF7 (Prop_muxf7_I0_O)      0.212     7.156 r  U_7SEG/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           0.851     8.007    U_7SEG/sel0[1]
    SLICE_X42Y105        LUT4 (Prop_lut4_I2_O)        0.299     8.306 r  U_7SEG/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.306    U_7SEG/o_seg_r[2]_i_1_n_3
    SLICE_X42Y105        FDPE                                         r  U_7SEG/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.499   104.921    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y105        FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X42Y105        FDPE (Setup_fdpe_C_D)        0.079   105.224    U_7SEG/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.224    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                 96.918    

Slack (MET) :             96.928ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 1.120ns (36.018%)  route 1.990ns (63.982%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.623     5.225    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y103        FDCE                                         r  U_7SEG/i_data_store_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDCE (Prop_fdce_C_Q)         0.456     5.681 r  U_7SEG/i_data_store_reg[13]/Q
                         net (fo=1, routed)           1.138     6.820    U_7SEG/i_data_store[13]
    SLICE_X41Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.944 r  U_7SEG/o_seg_r[6]_i_12/O
                         net (fo=1, routed)           0.000     6.944    U_7SEG/o_seg_r[6]_i_12_n_3
    SLICE_X41Y107        MUXF7 (Prop_muxf7_I0_O)      0.212     7.156 r  U_7SEG/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           0.851     8.007    U_7SEG/sel0[1]
    SLICE_X42Y105        LUT4 (Prop_lut4_I3_O)        0.328     8.335 r  U_7SEG/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.335    U_7SEG/o_seg_r[3]_i_1_n_3
    SLICE_X42Y105        FDPE                                         r  U_7SEG/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.499   104.921    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y105        FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X42Y105        FDPE (Setup_fdpe_C_D)        0.118   105.263    U_7SEG/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.263    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 96.928    

Slack (MET) :             97.431ns  (required time - arrival time)
  Source:                 U_CLKDIV/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 2.034ns (79.056%)  route 0.539ns (20.944%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 104.928 - 100.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.624     5.227    U_CLKDIV/clk_IBUF_BUFG
    SLICE_X52Y91         FDCE                                         r  U_CLKDIV/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U_CLKDIV/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.539     6.222    U_CLKDIV/clkdiv_reg_n_3_[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.896 r  U_CLKDIV/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.896    U_CLKDIV/clkdiv_reg[0]_i_1_n_3
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  U_CLKDIV/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    U_CLKDIV/clkdiv_reg[4]_i_1_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    U_CLKDIV/clkdiv_reg[8]_i_1_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    U_CLKDIV/clkdiv_reg[12]_i_1_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    U_CLKDIV/clkdiv_reg[16]_i_1_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  U_CLKDIV/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    U_CLKDIV/clkdiv_reg[20]_i_1_n_3
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.800 r  U_CLKDIV/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.800    U_CLKDIV/clkdiv_reg[24]_i_1_n_9
    SLICE_X52Y97         FDCE                                         r  U_CLKDIV/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.505   104.928    U_CLKDIV/clk_IBUF_BUFG
    SLICE_X52Y97         FDCE                                         r  U_CLKDIV/clkdiv_reg[25]/C
                         clock pessimism              0.276   105.204    
                         clock uncertainty           -0.035   105.168    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   105.230    U_CLKDIV/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.230    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                 97.431    

Slack (MET) :             97.542ns  (required time - arrival time)
  Source:                 U_CLKDIV/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.923ns (78.112%)  route 0.539ns (21.888%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 104.928 - 100.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.624     5.227    U_CLKDIV/clk_IBUF_BUFG
    SLICE_X52Y91         FDCE                                         r  U_CLKDIV/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U_CLKDIV/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.539     6.222    U_CLKDIV/clkdiv_reg_n_3_[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.896 r  U_CLKDIV/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.896    U_CLKDIV/clkdiv_reg[0]_i_1_n_3
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  U_CLKDIV/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    U_CLKDIV/clkdiv_reg[4]_i_1_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    U_CLKDIV/clkdiv_reg[8]_i_1_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    U_CLKDIV/clkdiv_reg[12]_i_1_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    U_CLKDIV/clkdiv_reg[16]_i_1_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  U_CLKDIV/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    U_CLKDIV/clkdiv_reg[20]_i_1_n_3
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.689 r  U_CLKDIV/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.689    U_CLKDIV/clkdiv_reg[24]_i_1_n_10
    SLICE_X52Y97         FDCE                                         r  U_CLKDIV/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.505   104.928    U_CLKDIV/clk_IBUF_BUFG
    SLICE_X52Y97         FDCE                                         r  U_CLKDIV/clkdiv_reg[24]/C
                         clock pessimism              0.276   105.204    
                         clock uncertainty           -0.035   105.168    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   105.230    U_CLKDIV/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.230    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                 97.542    

Slack (MET) :             97.544ns  (required time - arrival time)
  Source:                 U_CLKDIV/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.624     5.227    U_CLKDIV/clk_IBUF_BUFG
    SLICE_X52Y91         FDCE                                         r  U_CLKDIV/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U_CLKDIV/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.539     6.222    U_CLKDIV/clkdiv_reg_n_3_[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.896 r  U_CLKDIV/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.896    U_CLKDIV/clkdiv_reg[0]_i_1_n_3
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  U_CLKDIV/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    U_CLKDIV/clkdiv_reg[4]_i_1_n_3
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    U_CLKDIV/clkdiv_reg[8]_i_1_n_3
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    U_CLKDIV/clkdiv_reg[12]_i_1_n_3
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    U_CLKDIV/clkdiv_reg[16]_i_1_n_3
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.686    U_CLKDIV/clkdiv_reg[20]_i_1_n_9
    SLICE_X52Y96         FDCE                                         r  U_CLKDIV/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504   104.927    U_CLKDIV/clk_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  U_CLKDIV/clkdiv_reg[21]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062   105.229    U_CLKDIV/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                 97.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.557     1.476    U_7SEG/clk_IBUF_BUFG
    SLICE_X54Y109        FDCE                                         r  U_7SEG/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDCE (Prop_fdce_C_Q)         0.164     1.640 r  U_7SEG/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.755    U_7SEG/cnt_reg_n_3_[2]
    SLICE_X54Y109        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  U_7SEG/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    U_7SEG/cnt_reg[0]_i_1_n_8
    SLICE_X54Y109        FDCE                                         r  U_7SEG/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.826     1.992    U_7SEG/clk_IBUF_BUFG
    SLICE_X54Y109        FDCE                                         r  U_7SEG/cnt_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X54Y109        FDCE (Hold_fdce_C_D)         0.134     1.610    U_7SEG/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.556     1.475    U_7SEG/clk_IBUF_BUFG
    SLICE_X54Y111        FDCE                                         r  U_7SEG/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_7SEG/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.754    U_7SEG/cnt_reg_n_3_[10]
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  U_7SEG/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    U_7SEG/cnt_reg[8]_i_1_n_8
    SLICE_X54Y111        FDCE                                         r  U_7SEG/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.826     1.991    U_7SEG/clk_IBUF_BUFG
    SLICE_X54Y111        FDCE                                         r  U_7SEG/cnt_reg[10]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X54Y111        FDCE (Hold_fdce_C_D)         0.134     1.609    U_7SEG/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.556     1.475    U_7SEG/clk_IBUF_BUFG
    SLICE_X54Y110        FDCE                                         r  U_7SEG/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_7SEG/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.754    U_7SEG/cnt_reg_n_3_[6]
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  U_7SEG/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    U_7SEG/cnt_reg[4]_i_1_n_8
    SLICE_X54Y110        FDCE                                         r  U_7SEG/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.826     1.991    U_7SEG/clk_IBUF_BUFG
    SLICE_X54Y110        FDCE                                         r  U_7SEG/cnt_reg[6]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X54Y110        FDCE (Hold_fdce_C_D)         0.134     1.609    U_7SEG/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.483    U_CLKDIV/clk_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U_CLKDIV/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.121     1.746    U_CLKDIV/clkdiv_reg_n_3_[10]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  U_CLKDIV/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    U_CLKDIV/clkdiv_reg[8]_i_1_n_8
    SLICE_X52Y93         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.834     1.999    U_CLKDIV/clk_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  U_CLKDIV/clkdiv_reg[10]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.105     1.588    U_CLKDIV/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.483    U_CLKDIV/clk_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  U_CLKDIV/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U_CLKDIV/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.121     1.746    U_CLKDIV/clkdiv_reg_n_3_[14]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  U_CLKDIV/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    U_CLKDIV/clkdiv_reg[12]_i_1_n_8
    SLICE_X52Y94         FDCE                                         r  U_CLKDIV/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.834     1.999    U_CLKDIV/clk_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  U_CLKDIV/clkdiv_reg[14]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    U_CLKDIV/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.483    U_CLKDIV/clk_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U_CLKDIV/clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.121     1.746    U_CLKDIV/clkdiv_reg_n_3_[18]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    U_CLKDIV/clkdiv_reg[16]_i_1_n_8
    SLICE_X52Y95         FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.834     1.999    U_CLKDIV/clk_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    U_CLKDIV/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.483    U_CLKDIV/clk_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U_CLKDIV/clkdiv_reg[22]/Q
                         net (fo=1, routed)           0.121     1.746    U_CLKDIV/clkdiv_reg_n_3_[22]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    U_CLKDIV/clkdiv_reg[20]_i_1_n_8
    SLICE_X52Y96         FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.834     1.999    U_CLKDIV/clk_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     1.588    U_CLKDIV/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.482    U_CLKDIV/clk_IBUF_BUFG
    SLICE_X52Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  U_CLKDIV/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.121     1.745    U_CLKDIV/clkdiv_reg_n_3_[6]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  U_CLKDIV/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    U_CLKDIV/clkdiv_reg[4]_i_1_n_8
    SLICE_X52Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.833     1.998    U_CLKDIV/clk_IBUF_BUFG
    SLICE_X52Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[6]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y92         FDCE (Hold_fdce_C_D)         0.105     1.587    U_CLKDIV/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.555     1.474    U_7SEG/clk_IBUF_BUFG
    SLICE_X54Y112        FDCE                                         r  U_7SEG/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y112        FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_7SEG/cnt_reg[14]/Q
                         net (fo=4, routed)           0.129     1.767    U_7SEG/seg7_clk
    SLICE_X54Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  U_7SEG/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    U_7SEG/cnt_reg[12]_i_1_n_8
    SLICE_X54Y112        FDCE                                         r  U_7SEG/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.823     1.989    U_7SEG/clk_IBUF_BUFG
    SLICE_X54Y112        FDCE                                         r  U_7SEG/cnt_reg[14]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X54Y112        FDCE (Hold_fdce_C_D)         0.134     1.608    U_7SEG/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.556     1.475    U_7SEG/clk_IBUF_BUFG
    SLICE_X54Y111        FDCE                                         r  U_7SEG/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_7SEG/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.754    U_7SEG/cnt_reg_n_3_[10]
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.900 r  U_7SEG/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    U_7SEG/cnt_reg[8]_i_1_n_7
    SLICE_X54Y111        FDCE                                         r  U_7SEG/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.826     1.991    U_7SEG/clk_IBUF_BUFG
    SLICE_X54Y111        FDCE                                         r  U_7SEG/cnt_reg[11]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X54Y111        FDCE (Hold_fdce_C_D)         0.134     1.609    U_7SEG/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y109   U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y111   U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y111   U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y112   U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y112   U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y112   U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y109   U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y109   U_7SEG/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y109   U_7SEG/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y109   U_7SEG/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y111   U_7SEG/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y111   U_7SEG/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y112   U_7SEG/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y112   U_7SEG/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y112   U_7SEG/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y109   U_7SEG/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y109   U_7SEG/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y109   U_7SEG/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y110   U_7SEG/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y109   U_7SEG/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y112   U_7SEG/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y112   U_7SEG/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y112   U_7SEG/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y109   U_7SEG/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y109   U_7SEG/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y109   U_7SEG/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y110   U_7SEG/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y110   U_7SEG/cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y110   U_7SEG/cnt_reg[6]/C



