{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 12:02:22 2013 " "Info: Processing started: Sat Apr 27 12:02:22 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[2\] " "Info: Assuming node \"ADDR\[2\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[4\] " "Info: Assuming node \"ADDR\[4\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[3\] " "Info: Assuming node \"ADDR\[3\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[5\] " "Info: Assuming node \"ADDR\[5\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[0\] " "Info: Assuming node \"ADDR\[0\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "GetSring " "Info: Assuming node \"GetSring\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 88 -752 -584 104 "GetSring" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GetSring" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ADDR\[1\] " "Info: Assuming node \"ADDR\[1\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SetString " "Info: Assuming node \"SetString\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 112 -752 -584 128 "SetString" "" } { 104 -584 -533 120 "setString" "" } { 504 -768 -752 704 "setString" "" } { -24 -376 -324 -12 "setString" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SetString" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -32 -752 -584 -16 "CLK" "" } { 200 536 584 212 "clk" "" } { 304 536 584 316 "clk" "" } { 408 536 584 420 "clk" "" } { 512 536 584 524 "clk" "" } { 208 1040 1088 220 "clk" "" } { 312 1040 1088 324 "clk" "" } { 416 1040 1088 428 "clk" "" } { 520 1040 1088 532 "clk" "" } { 216 1536 1584 228 "clk" "" } { 320 1536 1584 332 "clk" "" } { 424 1536 1584 436 "clk" "" } { 528 1536 1584 540 "clk" "" } { 224 2040 2088 236 "clk" "" } { 328 2040 2088 340 "clk" "" } { 432 2040 2088 444 "clk" "" } { 536 2040 2088 548 "clk" "" } { -40 -584 -536 -24 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "WRITE_CMD " "Info: Assuming node \"WRITE_CMD\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -8 -752 -584 8 "WRITE_CMD" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WRITE_CMD" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[5\] " "Info: Assuming node \"CNTR\[5\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[4\] " "Info: Assuming node \"CNTR\[4\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[3\] " "Info: Assuming node \"CNTR\[3\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[1\] " "Info: Assuming node \"CNTR\[1\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[2\] " "Info: Assuming node \"CNTR\[2\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CNTR\[0\] " "Info: Assuming node \"CNTR\[0\]\" is an undefined clock" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNTR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst81 " "Info: Detected gated clock \"inst81\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 504 1584 1648 552 "inst81" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst97 " "Info: Detected gated clock \"inst97\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 512 2088 2152 560 "inst97" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst65 " "Info: Detected gated clock \"inst65\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 496 1088 1152 544 "inst65" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst50 " "Info: Detected gated clock \"inst50\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 488 584 648 536 "inst50" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 280 584 648 328 "inst48" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst94 " "Info: Detected gated clock \"inst94\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 200 2088 2152 248 "inst94" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst78 " "Info: Detected gated clock \"inst78\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 192 1584 1648 240 "inst78" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst78" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst62 " "Info: Detected gated clock \"inst62\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 184 1088 1152 232 "inst62" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst47~0 " "Info: Detected gated clock \"inst47~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 176 584 648 224 "inst47" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst47~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst24~0 " "Info: Detected gated clock \"inst24~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1280 -360 -296 1328 "inst24" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst23~2 " "Info: Detected gated clock \"inst23~2\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1232 -360 -296 1280 "inst23" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst23~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst23~1 " "Info: Detected gated clock \"inst23~1\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1232 -360 -296 1280 "inst23" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst23~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst22~2 " "Info: Detected gated clock \"inst22~2\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1184 -360 -296 1232 "inst22" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst22~1 " "Info: Detected gated clock \"inst22~1\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1184 -360 -296 1232 "inst22" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst22~0 " "Info: Detected gated clock \"inst22~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1184 -360 -296 1232 "inst22" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\] " "Info: Detected gated clock \"lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]\" as buffer" {  } { { "db/cmpr_big.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_big.tdf" 30 18 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare_4bit:inst33\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst194~1 " "Info: Detected gated clock \"inst194~1\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 640 -528 -464 688 "inst194" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst194~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst23~0 " "Info: Detected gated clock \"inst23~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1232 -360 -296 1280 "inst23" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst194~0 " "Info: Detected gated clock \"inst194~0\" as buffer" {  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 640 -528 -464 688 "inst194" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst194~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[2\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[4\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[3\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[5\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[5\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[0\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "GetSring " "Info: No valid register-to-register data paths exist for clock \"GetSring\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ADDR\[1\] " "Info: No valid register-to-register data paths exist for clock \"ADDR\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SetString " "Info: No valid register-to-register data paths exist for clock \"SetString\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "WRITE_CMD " "Info: No valid register-to-register data paths exist for clock \"WRITE_CMD\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CNTR\[5\] " "Info: No valid register-to-register data paths exist for clock \"CNTR\[5\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CNTR\[4\] " "Info: No valid register-to-register data paths exist for clock \"CNTR\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CNTR\[3\] " "Info: No valid register-to-register data paths exist for clock \"CNTR\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CNTR\[1\] " "Info: No valid register-to-register data paths exist for clock \"CNTR\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CNTR\[2\] " "Info: No valid register-to-register data paths exist for clock \"CNTR\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CNTR\[0\] " "Info: No valid register-to-register data paths exist for clock \"CNTR\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[7\] DATA_IN\[7\] ADDR\[1\] 1.571 ns register " "Info: tsu for register \"lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"DATA_IN\[7\]\", clock pin = \"ADDR\[1\]\") is 1.571 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.753 ns + Longest pin register " "Info: + Longest pin to register delay is 6.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns DATA_IN\[7\] 1 PIN PIN_AA11 9 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 9; PIN Node = 'DATA_IN\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[7] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.423 ns) + CELL(0.366 ns) 6.598 ns lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[7\]~feeder 2 COMB LCCOMB_X5_Y25_N0 1 " "Info: 2: + IC(5.423 ns) + CELL(0.366 ns) = 6.598 ns; Loc. = LCCOMB_X5_Y25_N0; Fanout = 1; COMB Node = 'lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[7\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.789 ns" { DATA_IN[7] lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[7]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.753 ns lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X5_Y25_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.753 ns; Loc. = LCFF_X5_Y25_N1; Fanout = 1; REG Node = 'lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[7]~feeder lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 19.69 % ) " "Info: Total cell delay = 1.330 ns ( 19.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.423 ns ( 80.31 % ) " "Info: Total interconnect delay = 5.423 ns ( 80.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.753 ns" { DATA_IN[7] lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[7]~feeder lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.753 ns" { DATA_IN[7] {} DATA_IN[7]~combout {} lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[7]~feeder {} lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 5.423ns 0.000ns } { 0.000ns 0.809ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ADDR\[1\] destination 5.272 ns - Shortest register " "Info: - Shortest clock path from clock \"ADDR\[1\]\" to destination register is 5.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns ADDR\[1\] 1 CLK PIN_N1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N1; Fanout = 16; CLK Node = 'ADDR\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[1] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.272 ns) 2.434 ns inst62 2 COMB LCCOMB_X29_Y12_N26 1 " "Info: 2: + IC(1.298 ns) + CELL(0.272 ns) = 2.434 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 1; COMB Node = 'inst62'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { ADDR[1] inst62 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 184 1088 1152 232 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.000 ns) 3.967 ns inst62~clkctrl 3 COMB CLKCTRL_G9 8 " "Info: 3: + IC(1.533 ns) + CELL(0.000 ns) = 3.967 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'inst62~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { inst62 inst62~clkctrl } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 184 1088 1152 232 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.618 ns) 5.272 ns lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X5_Y25_N1 1 " "Info: 4: + IC(0.687 ns) + CELL(0.618 ns) = 5.272 ns; Loc. = LCFF_X5_Y25_N1; Fanout = 1; REG Node = 'lpm_dff_8bit:inst46\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst62~clkctrl lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.754 ns ( 33.27 % ) " "Info: Total cell delay = 1.754 ns ( 33.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.518 ns ( 66.73 % ) " "Info: Total interconnect delay = 3.518 ns ( 66.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.272 ns" { ADDR[1] inst62 inst62~clkctrl lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.272 ns" { ADDR[1] {} ADDR[1]~combout {} inst62 {} inst62~clkctrl {} lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.298ns 1.533ns 0.687ns } { 0.000ns 0.864ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.753 ns" { DATA_IN[7] lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[7]~feeder lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.753 ns" { DATA_IN[7] {} DATA_IN[7]~combout {} lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[7]~feeder {} lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 5.423ns 0.000ns } { 0.000ns 0.809ns 0.366ns 0.155ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.272 ns" { ADDR[1] inst62 inst62~clkctrl lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.272 ns" { ADDR[1] {} ADDR[1]~combout {} inst62 {} inst62~clkctrl {} lpm_dff_8bit:inst46|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.298ns 1.533ns 0.687ns } { 0.000ns 0.864ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CNTR\[3\] DATA_OUT\[1\] lpm_dff_8bit:inst20\|lpm_ff:lpm_ff_component\|dffs\[1\] 12.068 ns register " "Info: tco from clock \"CNTR\[3\]\" to destination pin \"DATA_OUT\[1\]\" through register \"lpm_dff_8bit:inst20\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is 12.068 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[3\] source 6.870 ns + Longest register " "Info: + Longest clock path from clock \"CNTR\[3\]\" to source register is 6.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns CNTR\[3\] 1 CLK PIN_L20 14 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L20; Fanout = 14; CLK Node = 'CNTR\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[3] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.777 ns) + CELL(0.228 ns) 2.869 ns inst194~1 2 COMB LCCOMB_X31_Y12_N12 12 " "Info: 2: + IC(1.777 ns) + CELL(0.228 ns) = 2.869 ns; Loc. = LCCOMB_X31_Y12_N12; Fanout = 12; COMB Node = 'inst194~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.005 ns" { CNTR[3] inst194~1 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 640 -528 -464 688 "inst194" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.378 ns) 3.624 ns inst50 3 COMB LCCOMB_X30_Y12_N8 1 " "Info: 3: + IC(0.377 ns) + CELL(0.378 ns) = 3.624 ns; Loc. = LCCOMB_X30_Y12_N8; Fanout = 1; COMB Node = 'inst50'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { inst194~1 inst50 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 488 584 648 536 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.964 ns) + CELL(0.000 ns) 5.588 ns inst50~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(1.964 ns) + CELL(0.000 ns) = 5.588 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst50~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { inst50 inst50~clkctrl } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 488 584 648 536 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 6.870 ns lpm_dff_8bit:inst20\|lpm_ff:lpm_ff_component\|dffs\[1\] 5 REG LCFF_X30_Y12_N17 1 " "Info: 5: + IC(0.664 ns) + CELL(0.618 ns) = 6.870 ns; Loc. = LCFF_X30_Y12_N17; Fanout = 1; REG Node = 'lpm_dff_8bit:inst20\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { inst50~clkctrl lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.088 ns ( 30.39 % ) " "Info: Total cell delay = 2.088 ns ( 30.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.782 ns ( 69.61 % ) " "Info: Total interconnect delay = 4.782 ns ( 69.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.870 ns" { CNTR[3] inst194~1 inst50 inst50~clkctrl lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.870 ns" { CNTR[3] {} CNTR[3]~combout {} inst194~1 {} inst50 {} inst50~clkctrl {} lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.777ns 0.377ns 1.964ns 0.664ns } { 0.000ns 0.864ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.104 ns + Longest register pin " "Info: + Longest register to pin delay is 5.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff_8bit:inst20\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X30_Y12_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y12_N17; Fanout = 1; REG Node = 'lpm_dff_8bit:inst20\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns lpm_bustri_8bit:inst45\|lpm_bustri:lpm_bustri_component\|dout\[1\]~6 2 COMB LCCOMB_X30_Y12_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X30_Y12_N16; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst45\|lpm_bustri:lpm_bustri_component\|dout\[1\]~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[1] lpm_bustri_8bit:inst45|lpm_bustri:lpm_bustri_component|dout[1]~6 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.357 ns) 1.224 ns lpm_bustri_8bit:inst74\|lpm_bustri:lpm_bustri_component\|dout\[1\]~7 3 COMB LCCOMB_X33_Y12_N28 1 " "Info: 3: + IC(0.534 ns) + CELL(0.357 ns) = 1.224 ns; Loc. = LCCOMB_X33_Y12_N28; Fanout = 1; COMB Node = 'lpm_bustri_8bit:inst74\|lpm_bustri:lpm_bustri_component\|dout\[1\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { lpm_bustri_8bit:inst45|lpm_bustri:lpm_bustri_component|dout[1]~6 lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[1]~7 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(2.154 ns) 5.104 ns DATA_OUT\[1\] 4 PIN PIN_R22 0 " "Info: 4: + IC(1.726 ns) + CELL(2.154 ns) = 5.104 ns; Loc. = PIN_R22; Fanout = 0; PIN Node = 'DATA_OUT\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.880 ns" { lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[1]~7 DATA_OUT[1] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2801 576 "DATA_OUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.844 ns ( 55.72 % ) " "Info: Total cell delay = 2.844 ns ( 55.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.260 ns ( 44.28 % ) " "Info: Total interconnect delay = 2.260 ns ( 44.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.104 ns" { lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[1] lpm_bustri_8bit:inst45|lpm_bustri:lpm_bustri_component|dout[1]~6 lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[1]~7 DATA_OUT[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.104 ns" { lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[1] {} lpm_bustri_8bit:inst45|lpm_bustri:lpm_bustri_component|dout[1]~6 {} lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[1]~7 {} DATA_OUT[1] {} } { 0.000ns 0.000ns 0.534ns 1.726ns } { 0.000ns 0.333ns 0.357ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.870 ns" { CNTR[3] inst194~1 inst50 inst50~clkctrl lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.870 ns" { CNTR[3] {} CNTR[3]~combout {} inst194~1 {} inst50 {} inst50~clkctrl {} lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.777ns 0.377ns 1.964ns 0.664ns } { 0.000ns 0.864ns 0.228ns 0.378ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.104 ns" { lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[1] lpm_bustri_8bit:inst45|lpm_bustri:lpm_bustri_component|dout[1]~6 lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[1]~7 DATA_OUT[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.104 ns" { lpm_dff_8bit:inst20|lpm_ff:lpm_ff_component|dffs[1] {} lpm_bustri_8bit:inst45|lpm_bustri:lpm_bustri_component|dout[1]~6 {} lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[1]~7 {} DATA_OUT[1] {} } { 0.000ns 0.000ns 0.534ns 1.726ns } { 0.000ns 0.333ns 0.357ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CNTR\[3\] DATA_OUT\[6\] 10.807 ns Longest " "Info: Longest tpd from source pin \"CNTR\[3\]\" to destination pin \"DATA_OUT\[6\]\" is 10.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns CNTR\[3\] 1 CLK PIN_L20 14 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L20; Fanout = 14; CLK Node = 'CNTR\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[3] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.570 ns) + CELL(0.053 ns) 5.487 ns inst22~3 2 COMB LCCOMB_X29_Y12_N10 2 " "Info: 2: + IC(4.570 ns) + CELL(0.053 ns) = 5.487 ns; Loc. = LCCOMB_X29_Y12_N10; Fanout = 2; COMB Node = 'inst22~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { CNTR[3] inst22~3 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1184 -360 -296 1232 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.378 ns) 6.452 ns lpm_bustri_8bit:inst74\|lpm_bustri:lpm_bustri_component\|dout\[7\]~1 3 COMB LCCOMB_X33_Y12_N18 8 " "Info: 3: + IC(0.587 ns) + CELL(0.378 ns) = 6.452 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 8; COMB Node = 'lpm_bustri_8bit:inst74\|lpm_bustri:lpm_bustri_component\|dout\[7\]~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { inst22~3 lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[7]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.215 ns) + CELL(2.140 ns) 10.807 ns DATA_OUT\[6\] 4 PIN PIN_L21 0 " "Info: 4: + IC(2.215 ns) + CELL(2.140 ns) = 10.807 ns; Loc. = PIN_L21; Fanout = 0; PIN Node = 'DATA_OUT\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.355 ns" { lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[7]~1 DATA_OUT[6] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2801 576 "DATA_OUT\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.435 ns ( 31.78 % ) " "Info: Total cell delay = 3.435 ns ( 31.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.372 ns ( 68.22 % ) " "Info: Total interconnect delay = 7.372 ns ( 68.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.807 ns" { CNTR[3] inst22~3 lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[7]~1 DATA_OUT[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.807 ns" { CNTR[3] {} CNTR[3]~combout {} inst22~3 {} lpm_bustri_8bit:inst74|lpm_bustri:lpm_bustri_component|dout[7]~1 {} DATA_OUT[6] {} } { 0.000ns 0.000ns 4.570ns 0.587ns 2.215ns } { 0.000ns 0.864ns 0.053ns 0.378ns 2.140ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff_8bit:inst82\|lpm_ff:lpm_ff_component\|dffs\[2\] DATA_IN\[2\] CNTR\[3\] 2.153 ns register " "Info: th for register \"lpm_dff_8bit:inst82\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"DATA_IN\[2\]\", clock pin = \"CNTR\[3\]\") is 2.153 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNTR\[3\] destination 6.842 ns + Longest register " "Info: + Longest clock path from clock \"CNTR\[3\]\" to destination register is 6.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns CNTR\[3\] 1 CLK PIN_L20 14 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L20; Fanout = 14; CLK Node = 'CNTR\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[3] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.366 ns) 3.026 ns inst24~0 2 COMB LCCOMB_X31_Y12_N30 3 " "Info: 2: + IC(1.796 ns) + CELL(0.366 ns) = 3.026 ns; Loc. = LCCOMB_X31_Y12_N30; Fanout = 3; COMB Node = 'inst24~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { CNTR[3] inst24~0 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1280 -360 -296 1328 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.053 ns) 3.603 ns inst94 3 COMB LCCOMB_X29_Y12_N0 1 " "Info: 3: + IC(0.524 ns) + CELL(0.053 ns) = 3.603 ns; Loc. = LCCOMB_X29_Y12_N0; Fanout = 1; COMB Node = 'inst94'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { inst24~0 inst94 } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 200 2088 2152 248 "inst94" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(0.000 ns) 5.550 ns inst94~clkctrl 4 COMB CLKCTRL_G14 8 " "Info: 4: + IC(1.947 ns) + CELL(0.000 ns) = 5.550 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'inst94~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { inst94 inst94~clkctrl } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 200 2088 2152 248 "inst94" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 6.842 ns lpm_dff_8bit:inst82\|lpm_ff:lpm_ff_component\|dffs\[2\] 5 REG LCFF_X39_Y26_N1 1 " "Info: 5: + IC(0.674 ns) + CELL(0.618 ns) = 6.842 ns; Loc. = LCFF_X39_Y26_N1; Fanout = 1; REG Node = 'lpm_dff_8bit:inst82\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst94~clkctrl lpm_dff_8bit:inst82|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.901 ns ( 27.78 % ) " "Info: Total cell delay = 1.901 ns ( 27.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.941 ns ( 72.22 % ) " "Info: Total interconnect delay = 4.941 ns ( 72.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.842 ns" { CNTR[3] inst24~0 inst94 inst94~clkctrl lpm_dff_8bit:inst82|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.842 ns" { CNTR[3] {} CNTR[3]~combout {} inst24~0 {} inst94 {} inst94~clkctrl {} lpm_dff_8bit:inst82|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.796ns 0.524ns 1.947ns 0.674ns } { 0.000ns 0.864ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.838 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns DATA_IN\[2\] 1 PIN PIN_J8 9 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_J8; Fanout = 9; PIN Node = 'DATA_IN\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[2] } "NODE_NAME" } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.749 ns) + CELL(0.309 ns) 4.838 ns lpm_dff_8bit:inst82\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LCFF_X39_Y26_N1 1 " "Info: 2: + IC(3.749 ns) + CELL(0.309 ns) = 4.838 ns; Loc. = LCFF_X39_Y26_N1; Fanout = 1; REG Node = 'lpm_dff_8bit:inst82\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.058 ns" { DATA_IN[2] lpm_dff_8bit:inst82|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.089 ns ( 22.51 % ) " "Info: Total cell delay = 1.089 ns ( 22.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.749 ns ( 77.49 % ) " "Info: Total interconnect delay = 3.749 ns ( 77.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.838 ns" { DATA_IN[2] lpm_dff_8bit:inst82|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.838 ns" { DATA_IN[2] {} DATA_IN[2]~combout {} lpm_dff_8bit:inst82|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 3.749ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.842 ns" { CNTR[3] inst24~0 inst94 inst94~clkctrl lpm_dff_8bit:inst82|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.842 ns" { CNTR[3] {} CNTR[3]~combout {} inst24~0 {} inst94 {} inst94~clkctrl {} lpm_dff_8bit:inst82|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.796ns 0.524ns 1.947ns 0.674ns } { 0.000ns 0.864ns 0.366ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.838 ns" { DATA_IN[2] lpm_dff_8bit:inst82|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.838 ns" { DATA_IN[2] {} DATA_IN[2]~combout {} lpm_dff_8bit:inst82|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 3.749ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 12:02:23 2013 " "Info: Processing ended: Sat Apr 27 12:02:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
