[INF:CM0023] Creating log file ../../build/tests/CondOpPred/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<118> s<117> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<5> s<2> l<1:1> el<1:7>
n<GOOD> u<2> t<StringConst> p<5> s<4> l<1:8> el<1:12>
n<> u<3> t<Port> p<4> l<1:13> el<1:13>
n<> u<4> t<List_of_ports> p<5> c<3> l<1:12> el<1:14>
n<> u<5> t<Module_nonansi_header> p<6> c<1> l<1:1> el<1:15>
n<> u<6> t<Module_declaration> p<7> c<5> l<1:1> el<3:10>
n<> u<7> t<Description> p<117> c<6> s<116> l<1:1> el<3:10>
n<> u<8> t<Module_keyword> p<34> s<9> l<5:1> el<5:7>
n<top> u<9> t<StringConst> p<34> s<24> l<5:8> el<5:11>
n<> u<10> t<IntegerAtomType_Int> p<11> l<6:14> el<6:17>
n<> u<11> t<Data_type> p<12> c<10> l<6:14> el<6:17>
n<> u<12> t<Data_type_or_implicit> p<22> c<11> s<21> l<6:14> el<6:17>
n<Width> u<13> t<StringConst> p<20> s<19> l<6:18> el<6:23>
n<16> u<14> t<IntConst> p<15> l<6:26> el<6:28>
n<> u<15> t<Primary_literal> p<16> c<14> l<6:26> el<6:28>
n<> u<16> t<Constant_primary> p<17> c<15> l<6:26> el<6:28>
n<> u<17> t<Constant_expression> p<18> c<16> l<6:26> el<6:28>
n<> u<18> t<Constant_mintypmax_expression> p<19> c<17> l<6:26> el<6:28>
n<> u<19> t<Constant_param_expression> p<20> c<18> l<6:26> el<6:28>
n<> u<20> t<Param_assignment> p<21> c<13> l<6:18> el<6:28>
n<> u<21> t<List_of_param_assignments> p<22> c<20> l<6:18> el<6:28>
n<> u<22> t<Parameter_declaration> p<23> c<12> l<6:3> el<6:28>
n<> u<23> t<Parameter_port_declaration> p<24> c<22> l<6:3> el<6:28>
n<> u<24> t<Parameter_port_list> p<34> c<23> s<33> l<5:12> el<7:2>
n<> u<25> t<PortDir_Out> p<30> s<29> l<8:4> el<8:10>
n<> u<26> t<IntVec_TypeLogic> p<27> l<8:11> el<8:16>
n<> u<27> t<Data_type> p<28> c<26> l<8:11> el<8:16>
n<> u<28> t<Data_type_or_implicit> p<29> c<27> l<8:11> el<8:16>
n<> u<29> t<Net_port_type> p<30> c<28> l<8:11> el<8:16>
n<> u<30> t<Net_port_header> p<32> c<25> s<31> l<8:4> el<8:16>
n<o> u<31> t<StringConst> p<32> l<8:17> el<8:18>
n<> u<32> t<Ansi_port_declaration> p<33> c<30> l<8:4> el<8:18>
n<> u<33> t<List_of_port_declarations> p<34> c<32> l<7:3> el<9:2>
n<> u<34> t<Module_ansi_header> p<115> c<8> s<88> l<5:1> el<9:3>
n<> u<35> t<IntegerAtomType_Int> p<36> l<10:14> el<10:17>
n<> u<36> t<Data_type> p<37> c<35> l<10:14> el<10:17>
n<> u<37> t<Data_type_or_implicit> p<83> c<36> s<82> l<10:14> el<10:17>
n<ParWidth> u<38> t<StringConst> p<81> s<80> l<10:18> el<10:26>
n<Width> u<39> t<StringConst> p<40> l<10:30> el<10:35>
n<> u<40> t<Primary_literal> p<41> c<39> l<10:30> el<10:35>
n<> u<41> t<Constant_primary> p<42> c<40> l<10:30> el<10:35>
n<> u<42> t<Constant_expression> p<48> c<41> s<47> l<10:30> el<10:35>
n<26> u<43> t<IntConst> p<44> l<10:40> el<10:42>
n<> u<44> t<Primary_literal> p<45> c<43> l<10:40> el<10:42>
n<> u<45> t<Constant_primary> p<46> c<44> l<10:40> el<10:42>
n<> u<46> t<Constant_expression> p<48> c<45> l<10:40> el<10:42>
n<> u<47> t<BinOp_LessEqual> p<48> s<46> l<10:36> el<10:38>
n<> u<48> t<Constant_expression> p<49> c<42> l<10:30> el<10:42>
n<> u<49> t<Constant_primary> p<50> c<48> l<10:29> el<10:43>
n<> u<50> t<Constant_expression> p<78> c<49> s<51> l<10:29> el<10:43>
n<> u<51> t<Conditional_operator> p<78> s<55> l<10:44> el<10:45>
n<6> u<52> t<IntConst> p<53> l<10:46> el<10:47>
n<> u<53> t<Primary_literal> p<54> c<52> l<10:46> el<10:47>
n<> u<54> t<Primary> p<55> c<53> l<10:46> el<10:47>
n<> u<55> t<Expression> p<78> c<54> s<77> l<10:46> el<10:47>
n<Width> u<56> t<StringConst> p<57> l<11:30> el<11:35>
n<> u<57> t<Primary_literal> p<58> c<56> l<11:30> el<11:35>
n<> u<58> t<Constant_primary> p<59> c<57> l<11:30> el<11:35>
n<> u<59> t<Constant_expression> p<65> c<58> s<64> l<11:30> el<11:35>
n<120> u<60> t<IntConst> p<61> l<11:39> el<11:42>
n<> u<61> t<Primary_literal> p<62> c<60> l<11:39> el<11:42>
n<> u<62> t<Constant_primary> p<63> c<61> l<11:39> el<11:42>
n<> u<63> t<Constant_expression> p<65> c<62> l<11:39> el<11:42>
n<> u<64> t<BinOp_LessEqual> p<65> s<63> l<11:36> el<11:38>
n<> u<65> t<Constant_expression> p<66> c<59> l<11:30> el<11:42>
n<> u<66> t<Constant_primary> p<67> c<65> l<11:29> el<11:43>
n<> u<67> t<Constant_expression> p<77> c<66> s<68> l<11:29> el<11:43>
n<> u<68> t<Conditional_operator> p<77> s<72> l<11:44> el<11:45>
n<7> u<69> t<IntConst> p<70> l<11:46> el<11:47>
n<> u<70> t<Primary_literal> p<71> c<69> l<11:46> el<11:47>
n<> u<71> t<Primary> p<72> c<70> l<11:46> el<11:47>
n<> u<72> t<Expression> p<77> c<71> s<76> l<11:46> el<11:47>
n<8> u<73> t<IntConst> p<74> l<11:50> el<11:51>
n<> u<74> t<Primary_literal> p<75> c<73> l<11:50> el<11:51>
n<> u<75> t<Constant_primary> p<76> c<74> l<11:50> el<11:51>
n<> u<76> t<Constant_expression> p<77> c<75> l<11:50> el<11:51>
n<> u<77> t<Constant_expression> p<78> c<67> l<11:29> el<11:51>
n<> u<78> t<Constant_expression> p<79> c<50> l<10:29> el<11:51>
n<> u<79> t<Constant_mintypmax_expression> p<80> c<78> l<10:29> el<11:51>
n<> u<80> t<Constant_param_expression> p<81> c<79> l<10:29> el<11:51>
n<> u<81> t<Param_assignment> p<82> c<38> l<10:18> el<11:51>
n<> u<82> t<List_of_param_assignments> p<83> c<81> l<10:18> el<11:51>
n<> u<83> t<Local_parameter_declaration> p<84> c<37> l<10:3> el<11:51>
n<> u<84> t<Package_or_generate_item_declaration> p<85> c<83> l<10:3> el<11:52>
n<> u<85> t<Module_or_generate_item_declaration> p<86> c<84> l<10:3> el<11:52>
n<> u<86> t<Module_common_item> p<87> c<85> l<10:3> el<11:52>
n<> u<87> t<Module_or_generate_item> p<88> c<86> l<10:3> el<11:52>
n<> u<88> t<Non_port_module_item> p<115> c<87> s<114> l<10:3> el<11:52>
n<ParWidth> u<89> t<StringConst> p<90> l<13:7> el<13:15>
n<> u<90> t<Primary_literal> p<91> c<89> l<13:7> el<13:15>
n<> u<91> t<Constant_primary> p<92> c<90> l<13:7> el<13:15>
n<> u<92> t<Constant_expression> p<98> c<91> s<97> l<13:7> el<13:15>
n<6> u<93> t<IntConst> p<94> l<13:19> el<13:20>
n<> u<94> t<Primary_literal> p<95> c<93> l<13:19> el<13:20>
n<> u<95> t<Constant_primary> p<96> c<94> l<13:19> el<13:20>
n<> u<96> t<Constant_expression> p<98> c<95> l<13:19> el<13:20>
n<> u<97> t<BinOp_Equiv> p<98> s<96> l<13:16> el<13:18>
n<> u<98> t<Constant_expression> p<110> c<92> s<109> l<13:7> el<13:20>
n<GOOD> u<99> t<StringConst> p<105> s<104> l<14:6> el<14:10>
n<good> u<100> t<StringConst> p<101> l<14:11> el<14:15>
n<> u<101> t<Name_of_instance> p<104> c<100> s<103> l<14:11> el<14:15>
n<> u<102> t<Ordered_port_connection> p<103> l<14:16> el<14:16>
n<> u<103> t<List_of_port_connections> p<104> c<102> l<14:16> el<14:16>
n<> u<104> t<Hierarchical_instance> p<105> c<101> l<14:11> el<14:17>
n<> u<105> t<Module_instantiation> p<106> c<99> l<14:6> el<14:18>
n<> u<106> t<Module_or_generate_item> p<107> c<105> l<14:6> el<14:18>
n<> u<107> t<Generate_item> p<109> c<106> s<108> l<14:6> el<14:18>
n<> u<108> t<End> p<109> l<15:3> el<15:6>
n<> u<109> t<Generate_block> p<110> c<107> l<13:22> el<15:6>
n<> u<110> t<If_generate_construct> p<111> c<98> l<13:3> el<15:6>
n<> u<111> t<Conditional_generate_construct> p<112> c<110> l<13:3> el<15:6>
n<> u<112> t<Module_common_item> p<113> c<111> l<13:3> el<15:6>
n<> u<113> t<Module_or_generate_item> p<114> c<112> l<13:3> el<15:6>
n<> u<114> t<Non_port_module_item> p<115> c<113> l<13:3> el<15:6>
n<> u<115> t<Module_declaration> p<116> c<34> l<5:1> el<17:10>
n<> u<116> t<Description> p<117> c<115> l<5:1> el<17:10>
n<> u<117> t<Source_text> p<118> c<7> l<1:1> el<17:10>
n<> u<118> t<Top_level_rule> l<1:1> el<18:1>
[WRN:PA0205] dut.sv:1: No timescale set for "GOOD".

[WRN:PA0205] dut.sv:5: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@GOOD".

[INF:CP0303] dut.sv:5: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:13: Compile generate block "work@top.genblk1".

[NTE:EL0503] dut.sv:5: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/CondOpPred/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/CondOpPred/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/CondOpPred/slpp_all//surelog.uhdm...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiName:work@top
|vpiElaborated:1
|uhdmallModules:
\_module: work@GOOD (work@GOOD) dut.sv:1:1: , endln:3:10, parent:work@top
  |vpiDefName:work@GOOD
  |vpiFullName:work@GOOD
|uhdmallModules:
\_module: work@top (work@top) dut.sv:5:1: , endln:17:10, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiPort:
  \_port: (o), line:8:17, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:8:17, parent:work@top
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.o), line:8:17, parent:work@top
  |vpiParameter:
  \_parameter: (work@top.Width), line:6:18, endln:6:28, parent:work@top
    |vpiName:Width
    |vpiFullName:work@top.Width
    |UINT:16
    |vpiTypespec:
    \_int_typespec: , line:6:14, endln:6:17, parent:work@top.Width
  |vpiParameter:
  \_parameter: (work@top.ParWidth), line:10:18, endln:11:51, parent:work@top
    |vpiName:ParWidth
    |vpiFullName:work@top.ParWidth
    |vpiLocalParam:1
    |vpiTypespec:
    \_int_typespec: , line:10:14, endln:10:17, parent:work@top.ParWidth
  |vpiParamAssign:
  \_param_assign: , line:6:18, endln:6:28, parent:work@top
    |vpiRhs:
    \_constant: , line:6:26, endln:6:28
      |vpiConstType:9
      |vpiDecompile:16
      |vpiSize:32
      |UINT:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17, parent:work@top.Width
    |vpiLhs:
    \_parameter: (work@top.Width), line:6:18, endln:6:28, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:10:18, endln:11:51, parent:work@top
    |vpiRhs:
    \_operation: , line:10:29, endln:11:51
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:10:29, endln:10:43
        |vpiOpType:21
        |vpiOperand:
        \_ref_obj: (Width), line:10:30, endln:10:35
          |vpiName:Width
        |vpiOperand:
        \_constant: , line:10:40, endln:10:42
          |vpiConstType:9
          |vpiDecompile:26
          |vpiSize:64
          |UINT:26
      |vpiOperand:
      \_constant: , line:10:46, endln:10:47
        |vpiConstType:9
        |vpiDecompile:6
        |vpiSize:64
        |UINT:6
      |vpiOperand:
      \_operation: , line:11:29, endln:11:43
        |vpiOpType:32
        |vpiOperand:
        \_operation: , line:11:29, endln:11:43
          |vpiOpType:21
          |vpiOperand:
          \_ref_obj: (Width), line:11:30, endln:11:35
            |vpiName:Width
          |vpiOperand:
          \_constant: , line:11:39, endln:11:42
            |vpiConstType:9
            |vpiDecompile:120
            |vpiSize:64
            |UINT:120
        |vpiOperand:
        \_constant: , line:11:46, endln:11:47
          |vpiConstType:9
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
        |vpiOperand:
        \_constant: , line:11:50, endln:11:51
          |vpiConstType:9
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
    |vpiLhs:
    \_parameter: (work@top.ParWidth), line:10:18, endln:11:51, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:5:1: , endln:17:10
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiPort:
  \_port: (o), line:8:17, endln:8:18, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), parent:o
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:8:17, endln:8:18, parent:work@top
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiNetType:36
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:5:1: , endln:17:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:13:3, endln:15:6, parent:work@top
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1), parent:work@top.genblk1
      |vpiFullName:work@top.genblk1
      |vpiModule:
      \_module: work@GOOD (work@top.genblk1.good) dut.sv:14:6: , endln:14:18, parent:work@top.genblk1
        |vpiDefName:work@GOOD
        |vpiDefFile:dut.sv
        |vpiDefLineNo:1
        |vpiName:good
        |vpiFullName:work@top.genblk1.good
  |vpiNet:
  \_logic_net: (work@top.o), line:8:17, endln:8:18, parent:work@top
  |vpiParameter:
  \_parameter: (work@top.Width), line:6:18, endln:6:28, parent:work@top
    |vpiName:Width
    |vpiFullName:work@top.Width
    |UINT:16
    |vpiTypespec:
    \_int_typespec: , line:6:14, endln:6:17, parent:work@top.Width
  |vpiParameter:
  \_parameter: (work@top.ParWidth), line:10:18, endln:11:51, parent:work@top
    |vpiName:ParWidth
    |vpiFullName:work@top.ParWidth
    |vpiLocalParam:1
    |vpiTypespec:
    \_int_typespec: , line:10:14, endln:10:17, parent:work@top.ParWidth
  |vpiParamAssign:
  \_param_assign: , line:6:18, endln:6:28, parent:work@top
    |vpiRhs:
    \_constant: , line:6:26, endln:6:28
      |vpiConstType:9
      |vpiDecompile:16
      |vpiSize:32
      |UINT:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17, parent:work@top.Width
    |vpiLhs:
    \_parameter: (work@top.Width), line:6:18, endln:6:28, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:10:18, endln:11:51, parent:work@top
    |vpiRhs:
    \_constant: , line:10:29, endln:11:51
      |vpiConstType:7
      |vpiDecompile:6
      |vpiSize:32
      |INT:6
      |vpiTypespec:
      \_int_typespec: , line:10:14, endln:10:17, parent:work@top.ParWidth
    |vpiLhs:
    \_parameter: (work@top.ParWidth), line:10:18, endln:11:51, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

