\doxysubsubsubsection{UART Advanced Feature RX Pin Active Level Inversion}
\hypertarget{group__UART__Rx__Inv}{}\label{group__UART__Rx__Inv}\index{UART Advanced Feature RX Pin Active Level Inversion@{UART Advanced Feature RX Pin Active Level Inversion}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__UART__Rx__Inv_gae9598a2e4fec4b9166ad5eab24027870}{UART\+\_\+\+ADVFEATURE\+\_\+\+RXINV\+\_\+\+DISABLE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__UART__Rx__Inv_gae12343bc2373080ae518ce7b536205cb}{UART\+\_\+\+ADVFEATURE\+\_\+\+RXINV\+\_\+\+ENABLE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafff10115e1adb07c00f42627cedf01e5}{USART\+\_\+\+CR2\+\_\+\+RXINV}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__UART__Rx__Inv_gae9598a2e4fec4b9166ad5eab24027870}\label{group__UART__Rx__Inv_gae9598a2e4fec4b9166ad5eab24027870} 
\index{UART Advanced Feature RX Pin Active Level Inversion@{UART Advanced Feature RX Pin Active Level Inversion}!UART\_ADVFEATURE\_RXINV\_DISABLE@{UART\_ADVFEATURE\_RXINV\_DISABLE}}
\index{UART\_ADVFEATURE\_RXINV\_DISABLE@{UART\_ADVFEATURE\_RXINV\_DISABLE}!UART Advanced Feature RX Pin Active Level Inversion@{UART Advanced Feature RX Pin Active Level Inversion}}
\doxysubsubsubsubsubsection{\texorpdfstring{UART\_ADVFEATURE\_RXINV\_DISABLE}{UART\_ADVFEATURE\_RXINV\_DISABLE}}
{\footnotesize\ttfamily \#define UART\+\_\+\+ADVFEATURE\+\_\+\+RXINV\+\_\+\+DISABLE~0x00000000U}

RX pin active level inversion disable 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00566}{566}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

\Hypertarget{group__UART__Rx__Inv_gae12343bc2373080ae518ce7b536205cb}\label{group__UART__Rx__Inv_gae12343bc2373080ae518ce7b536205cb} 
\index{UART Advanced Feature RX Pin Active Level Inversion@{UART Advanced Feature RX Pin Active Level Inversion}!UART\_ADVFEATURE\_RXINV\_ENABLE@{UART\_ADVFEATURE\_RXINV\_ENABLE}}
\index{UART\_ADVFEATURE\_RXINV\_ENABLE@{UART\_ADVFEATURE\_RXINV\_ENABLE}!UART Advanced Feature RX Pin Active Level Inversion@{UART Advanced Feature RX Pin Active Level Inversion}}
\doxysubsubsubsubsubsection{\texorpdfstring{UART\_ADVFEATURE\_RXINV\_ENABLE}{UART\_ADVFEATURE\_RXINV\_ENABLE}}
{\footnotesize\ttfamily \#define UART\+\_\+\+ADVFEATURE\+\_\+\+RXINV\+\_\+\+ENABLE~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafff10115e1adb07c00f42627cedf01e5}{USART\+\_\+\+CR2\+\_\+\+RXINV}}}

RX pin active level inversion enable ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source_l00567}{567}} of file \mbox{\hyperlink{stm32wlxx__hal__uart_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart.\+h}}.

