Analysis & Synthesis report for assignment2
Wed Oct 05 13:41:06 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |assignment2|assign2_system:inst|assign2_system_sdram:sdram|m_next
 12. State Machine - |assignment2|assign2_system:inst|assign2_system_sdram:sdram|m_state
 13. State Machine - |assignment2|assign2_system:inst|assign2_system_sdram:sdram|i_next
 14. State Machine - |assignment2|assign2_system:inst|assign2_system_sdram:sdram|i_state
 15. State Machine - |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|DRsize
 16. State Machine - |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state
 17. State Machine - |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state
 18. State Machine - |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|state
 19. State Machine - |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|state
 20. Registers Protected by Synthesis
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 27. Source assignments for assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 28. Source assignments for assign2_system:inst|assign2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_qdh1:auto_generated
 29. Source assignments for assign2_system:inst|assign2_system_sdram:sdram
 30. Source assignments for assign2_system:inst|assign2_system_uart:uart
 31. Source assignments for assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_rx:the_assign2_system_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
 32. Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO
 33. Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated
 34. Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p
 35. Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p
 36. Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram
 37. Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp
 38. Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12
 39. Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp
 40. Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp
 41. Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp
 42. Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16
 43. Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_demux:cmd_demux
 44. Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 45. Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux
 46. Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_001
 47. Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_002
 48. Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 49. Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_004
 50. Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_005
 51. Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_006
 52. Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_007
 53. Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_008
 54. Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_009
 55. Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_010
 56. Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_011
 57. Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_012
 58. Source assignments for assign2_system:inst|altera_reset_controller:rst_controller
 59. Source assignments for assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 60. Source assignments for assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 61. Source assignments for assign2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Source assignments for assign2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Source assignments for assign2_system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for assign2_system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0
 66. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo
 67. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r|scfifo:rfifo
 68. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_onchip_mem:onchip_mem
 69. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll
 71. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards
 72. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_rx:the_assign2_system_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
 73. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0
 74. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO
 75. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll
 76. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards
 77. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0
 78. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0
 79. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
 80. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 81. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 82. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 83. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator
 84. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator
 85. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 86. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_green_s1_translator
 87. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_red_s1_translator
 88. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator
 89. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator
 90. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator
 91. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 92. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator
 93. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 94. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator
 95. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 96. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 97. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 98. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 99. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
100. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent
101. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor
102. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo
103. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_control_slave_agent
104. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo
106. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
107. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
108. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
109. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_green_s1_agent
110. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_green_s1_agent|altera_merlin_burst_uncompressor:uncompressor
111. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo
112. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_red_s1_agent
113. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_red_s1_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent
116. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor
117. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo
118. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent
119. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent
122. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
123. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo
124. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
125. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
126. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
127. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent
128. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
131. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
134. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent
135. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router:router|assign2_system_mm_interconnect_0_router_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_001:router_001|assign2_system_mm_interconnect_0_router_001_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_002|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_003|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_004|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_005:router_005|assign2_system_mm_interconnect_0_router_005_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_006|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_007|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_008|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_009|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_010|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_011|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_012|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_013:router_013|assign2_system_mm_interconnect_0_router_013_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_013:router_014|assign2_system_mm_interconnect_0_router_013_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
153. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
154. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
155. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
156. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_mem_s1_burst_adapter
157. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_mem_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
158. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
159. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
160. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb
161. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
162. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_012|altera_merlin_arbitrator:arb
163. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
164. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
165. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
166. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
167. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
168. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
169. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
170. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter
171. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
172. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
173. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter
174. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
175. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
176. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
177. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
178. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
179. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
180. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
181. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
182. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
183. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
184. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
185. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011
186. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_012
187. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter
188. Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo
189. Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller
190. Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
191. Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
192. Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller_001
193. Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
194. Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
195. Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller_002
196. Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
197. Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
198. scfifo Parameter Settings by Entity Instance
199. dcfifo Parameter Settings by Entity Instance
200. altsyncram Parameter Settings by Entity Instance
201. altpll Parameter Settings by Entity Instance
202. Port Connectivity Checks: "assign2_system:inst|altera_reset_controller:rst_controller_002"
203. Port Connectivity Checks: "assign2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
204. Port Connectivity Checks: "assign2_system:inst|altera_reset_controller:rst_controller_001"
205. Port Connectivity Checks: "assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
206. Port Connectivity Checks: "assign2_system:inst|altera_reset_controller:rst_controller"
207. Port Connectivity Checks: "assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo"
208. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter"
209. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
210. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter"
211. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
212. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
213. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
214. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
215. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
216. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_013:router_013|assign2_system_mm_interconnect_0_router_013_default_decode:the_default_decode"
217. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_005:router_005|assign2_system_mm_interconnect_0_router_005_default_decode:the_default_decode"
218. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_002|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
219. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_001:router_001|assign2_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
220. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router:router|assign2_system_mm_interconnect_0_router_default_decode:the_default_decode"
221. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo"
222. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent"
223. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
224. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
225. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
226. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo"
227. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent"
228. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
229. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
230. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo"
231. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent"
232. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo"
233. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent"
234. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo"
235. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent"
236. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo"
237. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_red_s1_agent"
238. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo"
239. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_green_s1_agent"
240. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
241. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
242. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo"
243. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_control_slave_agent"
244. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo"
245. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent"
246. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
247. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
248. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
249. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
250. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
251. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
252. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator"
253. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
254. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator"
255. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator"
256. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator"
257. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_red_s1_translator"
258. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_green_s1_translator"
259. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
260. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator"
261. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator"
262. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
263. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
264. Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
265. Port Connectivity Checks: "assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"
266. Port Connectivity Checks: "assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0"
267. Port Connectivity Checks: "assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0"
268. Port Connectivity Checks: "assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll"
269. Port Connectivity Checks: "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0"
270. Port Connectivity Checks: "assign2_system:inst|assign2_system_uart:uart"
271. Port Connectivity Checks: "assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll"
272. Port Connectivity Checks: "assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0"
273. Port Connectivity Checks: "assign2_system:inst|assign2_system_sdram:sdram|assign2_system_sdram_input_efifo_module:the_assign2_system_sdram_input_efifo_module"
274. Port Connectivity Checks: "assign2_system:inst|assign2_system_onchip_mem:onchip_mem"
275. Port Connectivity Checks: "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic"
276. Port Connectivity Checks: "assign2_system:inst|assign2_system_jtag_uart:jtag_uart"
277. Port Connectivity Checks: "assign2_system:inst|assign2_system_cpu:cpu"
278. Port Connectivity Checks: "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst"
279. Port Connectivity Checks: "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out"
280. Post-Synthesis Netlist Statistics for Top Partition
281. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
282. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
283. Elapsed Time Per Partition
284. Analysis & Synthesis Messages
285. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 05 13:41:06 2022           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; assignment2                                     ;
; Top-level Entity Name              ; assignment2                                     ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 6,504                                           ;
;     Total combinational functions  ; 5,033                                           ;
;     Dedicated logic registers      ; 3,860                                           ;
; Total registers                    ; 3860                                            ;
; Total pins                         ; 130                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 313,856                                         ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; assignment2        ; assignment2        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                                                                                                                                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                                    ; Library        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; assignment2.bdf                                                                                                                                                                                                 ; yes             ; User Block Diagram/Schematic File            ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/assignment2.bdf                                                                                                                ;                ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/assign2_system.v                                                                                          ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/assign2_system.v                                                                                          ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v                                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v                                                                        ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv                                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv                                                                    ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter.sv                                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter.sv                                                                 ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv                                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv                                                          ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_burst_uncompressor.sv                                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_burst_uncompressor.sv                                                            ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_master_agent.sv                                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_master_agent.sv                                                                  ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_master_translator.sv                                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_master_translator.sv                                                             ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv                                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv                                                                   ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_slave_translator.sv                                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_slave_translator.sv                                                              ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_traffic_limiter.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_traffic_limiter.sv                                                               ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv                                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv                                                                 ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_reset_controller.v                                                                      ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_reset_controller.v                                                                      ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_reset_synchronizer.v                                                                    ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_reset_synchronizer.v                                                                    ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_up_altpll.v                                                                             ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_up_altpll.v                                                                             ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_up_avalon_reset_from_locked_signal.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_up_avalon_reset_from_locked_signal.v                                                    ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v                                                            ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v                                                            ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v                                                              ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v                                                              ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0_scheduler.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0_scheduler.sv                                                   ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter.v                                                             ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter.v                                                             ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0.sv                                           ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv                                      ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu.v                                                                           ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu.v                                                                           ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v                                                                       ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_sysclk.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_sysclk.v                                                    ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_tck.v                                                       ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_tck.v                                                       ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v                                                   ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v                                                             ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v                                                             ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_test_bench.v                                                            ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_test_bench.v                                                            ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_irq_mapper.sv                                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_irq_mapper.sv                                                                   ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v                                                                     ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_keys.v                                                                          ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_keys.v                                                                          ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_lcd.v                                                                           ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_lcd.v                                                                           ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_leds_green.v                                                                    ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_leds_green.v                                                                    ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_leds_red.v                                                                      ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_leds_red.v                                                                      ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v                                                             ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v                                                             ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter.v                                           ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011.v                                       ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv                      ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv                      ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                          ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux.sv                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux.sv                                                  ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux_001.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux_001.sv                                              ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux.sv                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux.sv                                                    ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux_003.sv                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux_003.sv                                                ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv                                                     ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv                                                 ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv                                                 ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv                                                 ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv                                                 ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux.sv                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux.sv                                                  ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux_003.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux_003.sv                                              ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux.sv                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux.sv                                                    ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux_001.sv                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux_001.sv                                                ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_onchip_mem.hex                                                                  ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_onchip_mem.hex                                                                  ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_onchip_mem.v                                                                    ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_onchip_mem.v                                                                    ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v                                                                         ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v                                                                         ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_switches.v                                                                      ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_switches.v                                                                      ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v                                                               ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v                                                               ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_timer_0.v                                                                       ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_timer_0.v                                                                       ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_uart.v                                                                          ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_uart.v                                                                          ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v                                                     ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_video_pll_0.v                                                                   ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_video_pll_0.v                                                                   ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v                                                         ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_video_vga_controller_0.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/assign2_system_video_vga_controller_0.v                                                        ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv                                                                   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv                                                                   ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv       ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv       ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv    ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv        ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv       ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv                                                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv                                                           ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv                                                   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv                                                   ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv                                                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv                                                         ; assign2_system ;
; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv                                                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; //files.auckland.ac.nz/myhome/documents/github/video-processing-group-10/quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv                                                         ; assign2_system ;
; altsyncram.tdf                                                                                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                ;                ;
; stratix_ram_block.inc                                                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                         ;                ;
; lpm_mux.inc                                                                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                   ;                ;
; lpm_decode.inc                                                                                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                ;                ;
; aglobal181.inc                                                                                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                                                                ;                ;
; a_rdenreg.inc                                                                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                 ;                ;
; altrom.inc                                                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                    ;                ;
; altram.inc                                                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                                    ;                ;
; altdpram.inc                                                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                  ;                ;
; db/altsyncram_cjd1.tdf                                                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_cjd1.tdf                                                                                                         ;                ;
; db/altsyncram_5ad1.tdf                                                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_5ad1.tdf                                                                                                         ;                ;
; db/altsyncram_97d1.tdf                                                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_97d1.tdf                                                                                                         ;                ;
; db/altsyncram_fic1.tdf                                                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_fic1.tdf                                                                                                         ;                ;
; altera_mult_add.tdf                                                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                                                                           ;                ;
; db/altera_mult_add_vkp2.v                                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v                                                                                                      ;                ;
; altera_mult_add_rtl.v                                                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                                                                         ;                ;
; db/altsyncram_vic1.tdf                                                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vic1.tdf                                                                                                         ;                ;
; db/altsyncram_kdf1.tdf                                                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_kdf1.tdf                                                                                                         ;                ;
; db/altsyncram_r3d1.tdf                                                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_r3d1.tdf                                                                                                         ;                ;
; altera_std_synchronizer.v                                                                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                                     ;                ;
; db/altsyncram_ac71.tdf                                                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_ac71.tdf                                                                                                         ;                ;
; sld_virtual_jtag_basic.v                                                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                                      ;                ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                 ;                ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                             ;                ;
; scfifo.tdf                                                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                                                    ;                ;
; a_regfifo.inc                                                                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                                                 ;                ;
; a_dpfifo.inc                                                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                                                  ;                ;
; a_i2fifo.inc                                                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                                                  ;                ;
; a_fffifo.inc                                                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                                                  ;                ;
; a_f2fifo.inc                                                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                                                  ;                ;
; db/scfifo_jr21.tdf                                                                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/scfifo_jr21.tdf                                                                                                             ;                ;
; db/a_dpfifo_l011.tdf                                                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_dpfifo_l011.tdf                                                                                                           ;                ;
; db/a_fefifo_7cf.tdf                                                                                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_fefifo_7cf.tdf                                                                                                            ;                ;
; db/cntr_do7.tdf                                                                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/cntr_do7.tdf                                                                                                                ;                ;
; db/altsyncram_nio1.tdf                                                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_nio1.tdf                                                                                                         ;                ;
; db/cntr_1ob.tdf                                                                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/cntr_1ob.tdf                                                                                                                ;                ;
; alt_jtag_atlantic.v                                                                                                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                                                           ;                ;
; db/altsyncram_qdh1.tdf                                                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_qdh1.tdf                                                                                                         ;                ;
; db/decode_jsa.tdf                                                                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/decode_jsa.tdf                                                                                                              ;                ;
; db/mux_iob.tdf                                                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/mux_iob.tdf                                                                                                                 ;                ;
; altpll.tdf                                                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                                                                    ;                ;
; stratix_pll.inc                                                                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                                                               ;                ;
; stratixii_pll.inc                                                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                                                             ;                ;
; cycloneii_pll.inc                                                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                                                             ;                ;
; db/altpll_3lb2.tdf                                                                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_3lb2.tdf                                                                                                             ;                ;
; dcfifo.tdf                                                                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                                                                    ;                ;
; lpm_counter.inc                                                                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                                               ;                ;
; lpm_add_sub.inc                                                                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                                               ;                ;
; a_graycounter.inc                                                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                                                             ;                ;
; a_fefifo.inc                                                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                                                                  ;                ;
; a_gray2bin.inc                                                                                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                                                                ;                ;
; dffpipe.inc                                                                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                                                                   ;                ;
; alt_sync_fifo.inc                                                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                                                             ;                ;
; lpm_compare.inc                                                                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                                               ;                ;
; altsyncram_fifo.inc                                                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                                                           ;                ;
; db/dcfifo_nsj1.tdf                                                                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf                                                                                                             ;                ;
; db/a_gray2bin_tgb.tdf                                                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_gray2bin_tgb.tdf                                                                                                          ;                ;
; db/a_graycounter_qn6.tdf                                                                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_graycounter_qn6.tdf                                                                                                       ;                ;
; db/a_graycounter_m5c.tdf                                                                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_graycounter_m5c.tdf                                                                                                       ;                ;
; db/altsyncram_j421.tdf                                                                                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf                                                                                                         ;                ;
; db/alt_synch_pipe_g9l.tdf                                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/alt_synch_pipe_g9l.tdf                                                                                                      ;                ;
; db/dffpipe_1v8.tdf                                                                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dffpipe_1v8.tdf                                                                                                             ;                ;
; db/dffpipe_0v8.tdf                                                                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dffpipe_0v8.tdf                                                                                                             ;                ;
; db/alt_synch_pipe_h9l.tdf                                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/alt_synch_pipe_h9l.tdf                                                                                                      ;                ;
; db/dffpipe_2v8.tdf                                                                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dffpipe_2v8.tdf                                                                                                             ;                ;
; db/cmpr_a66.tdf                                                                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/cmpr_a66.tdf                                                                                                                ;                ;
; db/mux_j28.tdf                                                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/mux_j28.tdf                                                                                                                 ;                ;
; db/altpll_8fb2.tdf                                                                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_8fb2.tdf                                                                                                             ;                ;
; pzdyqx.vhd                                                                                                                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                                                                    ;                ;
; sld_hub.vhd                                                                                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                   ; altera_sld     ;
; db/ip/sld20a8fde8/alt_sld_fab.v                                                                                                                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/alt_sld_fab.v                                                                                                ; alt_sld_fab    ;
; db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab.v                                                                         ; alt_sld_fab    ;
; db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                  ; alt_sld_fab    ;
; db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                               ; alt_sld_fab    ;
; db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                                                              ; yes             ; Encrypted Auto-Found VHDL File               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                             ; alt_sld_fab    ;
; db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                               ; alt_sld_fab    ;
; sld_jtag_hub.vhd                                                                                                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                              ;                ;
; sld_rom_sr.vhd                                                                                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                ;                ;
; lpm_mult.tdf                                                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                                                                  ;                ;
; multcore.inc                                                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                                                                                  ;                ;
; bypassff.inc                                                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                                                  ;                ;
; altshift.inc                                                                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                                                                                  ;                ;
; db/mult_jp01.tdf                                                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/mult_jp01.tdf                                                                                                               ;                ;
; db/mult_j011.tdf                                                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/mult_j011.tdf                                                                                                               ;                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,504                                                                                                                                                         ;
;                                             ;                                                                                                                                                               ;
; Total combinational functions               ; 5033                                                                                                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                               ;
;     -- 4 input functions                    ; 2702                                                                                                                                                          ;
;     -- 3 input functions                    ; 1407                                                                                                                                                          ;
;     -- <=2 input functions                  ; 924                                                                                                                                                           ;
;                                             ;                                                                                                                                                               ;
; Logic elements by mode                      ;                                                                                                                                                               ;
;     -- normal mode                          ; 4631                                                                                                                                                          ;
;     -- arithmetic mode                      ; 402                                                                                                                                                           ;
;                                             ;                                                                                                                                                               ;
; Total registers                             ; 3860                                                                                                                                                          ;
;     -- Dedicated logic registers            ; 3860                                                                                                                                                          ;
;     -- I/O registers                        ; 0                                                                                                                                                             ;
;                                             ;                                                                                                                                                               ;
; I/O pins                                    ; 130                                                                                                                                                           ;
; Total memory bits                           ; 313856                                                                                                                                                        ;
;                                             ;                                                                                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                                                                                             ;
;                                             ;                                                                                                                                                               ;
; Total PLLs                                  ; 2                                                                                                                                                             ;
;     -- PLLs                                 ; 2                                                                                                                                                             ;
;                                             ;                                                                                                                                                               ;
; Maximum fan-out node                        ; assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 3794                                                                                                                                                          ;
; Total fan-out                               ; 35984                                                                                                                                                         ;
; Average fan-out                             ; 3.79                                                                                                                                                          ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                             ; Entity Name                                            ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------+
; |assignment2                                                                                                                            ; 5033 (1)            ; 3860 (0)                  ; 313856      ; 6            ; 0       ; 3         ; 130  ; 0            ; |assignment2                                                                                                                                                                                                                                                                                                                                                                                    ; assignment2                                            ; work           ;
;    |assign2_system:inst|                                                                                                                ; 4741 (0)            ; 3697 (0)                  ; 313856      ; 6            ; 0       ; 3         ; 0    ; 0            ; |assignment2|assign2_system:inst                                                                                                                                                                                                                                                                                                                                                                ; assign2_system                                         ; assign2_system ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                                ; assign2_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                              ; assign2_system ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                                ; assign2_system ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                              ; assign2_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                              ; assign2_system ;
;       |assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|                                                                                ; 292 (0)             ; 177 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0                                                                                                                                                                                                                                                                                                               ; assign2_system_alt_vip_cl_tpg_0                        ; assign2_system ;
;          |alt_vip_tpg_bars_alg_core:core_0|                                                                                             ; 151 (140)           ; 73 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0                                                                                                                                                                                                                                                                              ; alt_vip_tpg_bars_alg_core                              ; assign2_system ;
;             |alt_vip_common_event_packet_decode:cmd_decode|                                                                             ; 7 (7)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode                                                                                                                                                                                                                                ; alt_vip_common_event_packet_decode                     ; assign2_system ;
;             |alt_vip_common_event_packet_encode:dout_encode|                                                                            ; 1 (1)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode                                                                                                                                                                                                                               ; alt_vip_common_event_packet_encode                     ; assign2_system ;
;             |alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[0].in_par_lut|                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[0].in_par_lut                                                                                                                                                                                                           ; alt_vip_tpg_bars_alg_core_par_lut                      ; assign2_system ;
;             |alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[1].in_par_lut|                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[1].in_par_lut                                                                                                                                                                                                           ; alt_vip_tpg_bars_alg_core_par_lut                      ; assign2_system ;
;             |alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[2].in_par_lut|                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[2].in_par_lut                                                                                                                                                                                                           ; alt_vip_tpg_bars_alg_core_par_lut                      ; assign2_system ;
;          |alt_vip_video_output_bridge:video_out|                                                                                        ; 91 (27)             ; 64 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out                                                                                                                                                                                                                                                                         ; alt_vip_video_output_bridge                            ; assign2_system ;
;             |alt_vip_common_event_packet_decode:cmd_input|                                                                              ; 7 (7)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                                            ; alt_vip_common_event_packet_decode                     ; assign2_system ;
;             |alt_vip_common_video_packet_encode:video_output|                                                                           ; 57 (52)             ; 43 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output                                                                                                                                                                                                                         ; alt_vip_common_video_packet_encode                     ; assign2_system ;
;                |alt_vip_common_latency_0_to_latency_1:latency_converter|                                                                ; 5 (5)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter                                                                                                                                                                 ; alt_vip_common_latency_0_to_latency_1                  ; assign2_system ;
;          |assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|                                                                          ; 50 (0)              ; 40 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler                                                                                                                                                                                                                                                           ; assign2_system_alt_vip_cl_tpg_0_scheduler              ; assign2_system ;
;             |alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|                                                                      ; 50 (28)             ; 40 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst                                                                                                                                                                                                      ; alt_vip_tpg_multi_scheduler                            ; assign2_system ;
;                |alt_vip_common_event_packet_encode:ac_cmd_encoder|                                                                      ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder                                                                                                                                                    ; alt_vip_common_event_packet_encode                     ; assign2_system ;
;                |alt_vip_common_event_packet_encode:vob_cmd_encoder|                                                                     ; 6 (6)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder                                                                                                                                                   ; alt_vip_common_event_packet_encode                     ; assign2_system ;
;       |assign2_system_avalon_st_adapter:avalon_st_adapter|                                                                              ; 131 (0)             ; 198 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                             ; assign2_system_avalon_st_adapter                       ; assign2_system ;
;          |assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|                                                           ; 131 (1)             ; 198 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0                                                                                                                                                                                                                                          ; assign2_system_avalon_st_adapter_timing_adapter_0      ; assign2_system ;
;             |assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo|             ; 130 (130)           ; 198 (198)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo                                                                                                                            ; assign2_system_avalon_st_adapter_timing_adapter_0_fifo ; assign2_system ;
;       |assign2_system_cpu:cpu|                                                                                                          ; 2237 (0)            ; 1707 (0)                  ; 63872       ; 6            ; 0       ; 3         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu                                                                                                                                                                                                                                                                                                                                         ; assign2_system_cpu                                     ; assign2_system ;
;          |assign2_system_cpu_cpu:cpu|                                                                                                   ; 2237 (1935)         ; 1707 (1370)               ; 63872       ; 6            ; 0       ; 3         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                              ; assign2_system_cpu_cpu                                 ; assign2_system ;
;             |assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht|                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht                                                                                                                                                                                                                                                 ; assign2_system_cpu_cpu_bht_module                      ; assign2_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                             ; work           ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                        ; altsyncram_97d1                                        ; work           ;
;             |assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data|                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data                                                                                                                                                                                                                                         ; assign2_system_cpu_cpu_dc_data_module                  ; assign2_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                             ; work           ;
;                   |altsyncram_kdf1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                ; altsyncram_kdf1                                        ; work           ;
;             |assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag|                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag                                                                                                                                                                                                                                           ; assign2_system_cpu_cpu_dc_tag_module                   ; assign2_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; altsyncram                                             ; work           ;
;                   |altsyncram_vic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vic1:auto_generated                                                                                                                                                                                  ; altsyncram_vic1                                        ; work           ;
;             |assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim|                                                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim                                                                                                                                                                                                                                     ; assign2_system_cpu_cpu_dc_victim_module                ; assign2_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                             ; work           ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                            ; altsyncram_r3d1                                        ; work           ;
;             |assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data|                                                      ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data                                                                                                                                                                                                                                         ; assign2_system_cpu_cpu_ic_data_module                  ; assign2_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                             ; work           ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                ; altsyncram_cjd1                                        ; work           ;
;             |assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag|                                                        ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag                                                                                                                                                                                                                                           ; assign2_system_cpu_cpu_ic_tag_module                   ; assign2_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; altsyncram                                             ; work           ;
;                   |altsyncram_5ad1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ad1:auto_generated                                                                                                                                                                                  ; altsyncram_5ad1                                        ; work           ;
;             |assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|                                                     ; 0 (0)               ; 64 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell                                                                                                                                                                                                                                        ; assign2_system_cpu_cpu_mult_cell                       ; assign2_system ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                     ; altera_mult_add                                        ; work           ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                 ; altera_mult_add_vkp2                                   ; work           ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                        ; altera_mult_add_rtl                                    ; work           ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                               ; ama_multiplier_function                                ; work           ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                             ; ama_register_function                                  ; work           ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                ; lpm_mult                                               ; work           ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                       ; mult_jp01                                              ; work           ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                     ; altera_mult_add                                        ; work           ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                 ; altera_mult_add_vkp2                                   ; work           ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                        ; altera_mult_add_rtl                                    ; work           ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                               ; ama_multiplier_function                                ; work           ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                             ; ama_register_function                                  ; work           ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                ; lpm_mult                                               ; work           ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                       ; mult_j011                                              ; work           ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                     ; altera_mult_add                                        ; work           ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                 ; altera_mult_add_vkp2                                   ; work           ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                        ; altera_mult_add_rtl                                    ; work           ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                               ; ama_multiplier_function                                ; work           ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                             ; ama_register_function                                  ; work           ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                ; lpm_mult                                               ; work           ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                       ; mult_j011                                              ; work           ;
;             |assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|                                                     ; 300 (41)            ; 272 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci                                                                                                                                                                                                                                        ; assign2_system_cpu_cpu_nios2_oci                       ; assign2_system ;
;                |assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|                              ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper                                                                                                                                              ; assign2_system_cpu_cpu_debug_slave_wrapper             ; assign2_system ;
;                   |assign2_system_cpu_cpu_debug_slave_sysclk:the_assign2_system_cpu_cpu_debug_slave_sysclk|                             ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_sysclk:the_assign2_system_cpu_cpu_debug_slave_sysclk                                                      ; assign2_system_cpu_cpu_debug_slave_sysclk              ; assign2_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_sysclk:the_assign2_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                ; work           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_sysclk:the_assign2_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                ; work           ;
;                   |assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|                                   ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck                                                            ; assign2_system_cpu_cpu_debug_slave_tck                 ; assign2_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                ; work           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                ; work           ;
;                   |sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy|                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy                                                                                ; sld_virtual_jtag_basic                                 ; work           ;
;                |assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|                                    ; 12 (12)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg                                                                                                                                                    ; assign2_system_cpu_cpu_nios2_avalon_reg                ; assign2_system ;
;                |assign2_system_cpu_cpu_nios2_oci_break:the_assign2_system_cpu_cpu_nios2_oci_break|                                      ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_break:the_assign2_system_cpu_cpu_nios2_oci_break                                                                                                                                                      ; assign2_system_cpu_cpu_nios2_oci_break                 ; assign2_system ;
;                |assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug|                                      ; 8 (8)               ; 8 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug                                                                                                                                                      ; assign2_system_cpu_cpu_nios2_oci_debug                 ; assign2_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                  ; altera_std_synchronizer                                ; work           ;
;                |assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem|                                            ; 115 (115)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem                                                                                                                                                            ; assign2_system_cpu_cpu_nios2_ocimem                    ; assign2_system ;
;                   |assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram|                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram                                                                           ; assign2_system_cpu_cpu_ociram_sp_ram_module            ; assign2_system ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                             ; work           ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                        ; work           ;
;             |assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a                                                                                                                                                                                                                         ; assign2_system_cpu_cpu_register_bank_a_module          ; assign2_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                             ; work           ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                ; altsyncram_fic1                                        ; work           ;
;             |assign2_system_cpu_cpu_register_bank_b_module:assign2_system_cpu_cpu_register_bank_b|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_register_bank_b_module:assign2_system_cpu_cpu_register_bank_b                                                                                                                                                                                                                         ; assign2_system_cpu_cpu_register_bank_b_module          ; assign2_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_register_bank_b_module:assign2_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                             ; work           ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_register_bank_b_module:assign2_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                ; altsyncram_fic1                                        ; work           ;
;       |assign2_system_jtag_uart:jtag_uart|                                                                                              ; 141 (35)            ; 112 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                             ; assign2_system_jtag_uart                               ; assign2_system ;
;          |alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|                                                                 ; 55 (55)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                ; alt_jtag_atlantic                                      ; work           ;
;          |assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r|                                                      ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                     ; assign2_system_jtag_uart_scfifo_r                      ; assign2_system ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                        ; scfifo                                                 ; work           ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                             ; scfifo_jr21                                            ; work           ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                        ; a_dpfifo_l011                                          ; work           ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                ; a_fefifo_7cf                                           ; work           ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                           ; cntr_do7                                               ; work           ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                ; altsyncram_nio1                                        ; work           ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                  ; cntr_1ob                                               ; work           ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                        ; cntr_1ob                                               ; work           ;
;          |assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|                                                      ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                     ; assign2_system_jtag_uart_scfifo_w                      ; assign2_system ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                        ; scfifo                                                 ; work           ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                             ; scfifo_jr21                                            ; work           ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                        ; a_dpfifo_l011                                          ; work           ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                ; a_fefifo_7cf                                           ; work           ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                           ; cntr_do7                                               ; work           ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                ; altsyncram_nio1                                        ; work           ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                  ; cntr_1ob                                               ; work           ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                        ; cntr_1ob                                               ; work           ;
;       |assign2_system_keys:keys|                                                                                                        ; 12 (12)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_keys:keys                                                                                                                                                                                                                                                                                                                                       ; assign2_system_keys                                    ; assign2_system ;
;       |assign2_system_lcd:lcd|                                                                                                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_lcd:lcd                                                                                                                                                                                                                                                                                                                                         ; assign2_system_lcd                                     ; assign2_system ;
;       |assign2_system_leds_green:leds_green|                                                                                            ; 13 (13)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_leds_green:leds_green                                                                                                                                                                                                                                                                                                                           ; assign2_system_leds_green                              ; assign2_system ;
;       |assign2_system_leds_red:leds_red|                                                                                                ; 19 (19)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_leds_red:leds_red                                                                                                                                                                                                                                                                                                                               ; assign2_system_leds_red                                ; assign2_system ;
;       |assign2_system_mm_interconnect_0:mm_interconnect_0|                                                                              ; 1067 (0)            ; 645 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                             ; assign2_system_mm_interconnect_0                       ; assign2_system ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                  ; assign2_system ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                  ; assign2_system ;
;          |altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|                                                                                 ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                  ; assign2_system ;
;          |altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|                                                                       ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                  ; assign2_system ;
;          |altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|                                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                  ; assign2_system ;
;          |altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|                                                                             ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                  ; assign2_system ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|                                                                           ; 15 (15)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                  ; assign2_system ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                  ; assign2_system ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 67 (67)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                  ; assign2_system ;
;          |altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                  ; assign2_system ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                  ; assign2_system ;
;          |altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                  ; assign2_system ;
;          |altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                  ; assign2_system ;
;          |altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|                                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                  ; assign2_system ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                             ; assign2_system ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                              ; assign2_system ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                              ; assign2_system ;
;          |altera_merlin_slave_agent:keys_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                              ; assign2_system ;
;          |altera_merlin_slave_agent:lcd_control_slave_agent|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_control_slave_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                              ; assign2_system ;
;          |altera_merlin_slave_agent:leds_red_s1_agent|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_red_s1_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                              ; assign2_system ;
;          |altera_merlin_slave_agent:onchip_mem_s1_agent|                                                                                ; 14 (6)              ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                              ; assign2_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                       ; assign2_system ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 18 (10)             ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                              ; assign2_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                       ; assign2_system ;
;          |altera_merlin_slave_agent:switches_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                              ; assign2_system ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                              ; assign2_system ;
;          |altera_merlin_slave_agent:timer_1_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                              ; assign2_system ;
;          |altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                              ; assign2_system ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                         ; assign2_system ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                         ; assign2_system ;
;          |altera_merlin_slave_translator:keys_s1_translator|                                                                            ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                         ; assign2_system ;
;          |altera_merlin_slave_translator:lcd_control_slave_translator|                                                                  ; 14 (14)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                         ; assign2_system ;
;          |altera_merlin_slave_translator:leds_green_s1_translator|                                                                      ; 6 (6)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_green_s1_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                         ; assign2_system ;
;          |altera_merlin_slave_translator:leds_red_s1_translator|                                                                        ; 7 (7)               ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_red_s1_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                         ; assign2_system ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                                                                      ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                         ; assign2_system ;
;          |altera_merlin_slave_translator:switches_s1_translator|                                                                        ; 6 (6)               ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                         ; assign2_system ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 7 (7)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                         ; assign2_system ;
;          |altera_merlin_slave_translator:timer_1_s1_translator|                                                                         ; 7 (7)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                         ; assign2_system ;
;          |altera_merlin_slave_translator:uart_s1_translator|                                                                            ; 9 (9)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                         ; assign2_system ;
;          |altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|                                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator                         ; assign2_system ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 23 (23)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                          ; assign2_system ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 16 (16)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                          ; assign2_system ;
;          |altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|                                                                  ; 38 (38)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter                                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                            ; assign2_system ;
;          |altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|                                                                  ; 49 (49)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter                                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                            ; assign2_system ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 43 (43)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                            ; assign2_system ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                            ; assign2_system ;
;          |assign2_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                         ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                        ; assign2_system_mm_interconnect_0_cmd_demux             ; assign2_system ;
;          |assign2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                 ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                ; assign2_system_mm_interconnect_0_cmd_demux_001         ; assign2_system ;
;          |assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                     ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                    ; assign2_system_mm_interconnect_0_cmd_mux_003           ; assign2_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                       ; altera_merlin_arbitrator                               ; assign2_system ;
;          |assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_011|                                                                     ; 49 (45)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_011                                                                                                                                                                                                                                                    ; assign2_system_mm_interconnect_0_cmd_mux_003           ; assign2_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                       ; altera_merlin_arbitrator                               ; assign2_system ;
;          |assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_012|                                                                     ; 40 (36)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_012                                                                                                                                                                                                                                                    ; assign2_system_mm_interconnect_0_cmd_mux_003           ; assign2_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                       ; altera_merlin_arbitrator                               ; assign2_system ;
;          |assign2_system_mm_interconnect_0_router:router|                                                                               ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                              ; assign2_system_mm_interconnect_0_router                ; assign2_system ;
;          |assign2_system_mm_interconnect_0_router_001:router_001|                                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                      ; assign2_system_mm_interconnect_0_router_001            ; assign2_system ;
;          |assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                ; assign2_system_mm_interconnect_0_rsp_demux_003         ; assign2_system ;
;          |assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_011|                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_011                                                                                                                                                                                                                                                ; assign2_system_mm_interconnect_0_rsp_demux_003         ; assign2_system ;
;          |assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_012|                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_012                                                                                                                                                                                                                                                ; assign2_system_mm_interconnect_0_rsp_demux_003         ; assign2_system ;
;          |assign2_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                             ; 170 (170)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                            ; assign2_system_mm_interconnect_0_rsp_mux               ; assign2_system ;
;          |assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                     ; 97 (97)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                    ; assign2_system_mm_interconnect_0_rsp_mux_001           ; assign2_system ;
;       |assign2_system_onchip_mem:onchip_mem|                                                                                            ; 2 (0)               ; 1 (0)                     ; 245760      ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                                                           ; assign2_system_onchip_mem                              ; assign2_system ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 2 (0)               ; 1 (0)                     ; 245760      ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                 ; altsyncram                                             ; work           ;
;             |altsyncram_qdh1:auto_generated|                                                                                            ; 2 (0)               ; 1 (1)                     ; 245760      ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_qdh1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_qdh1                                        ; work           ;
;                |decode_jsa:decode3|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_qdh1:auto_generated|decode_jsa:decode3                                                                                                                                                                                                                                               ; decode_jsa                                             ; work           ;
;       |assign2_system_sdram:sdram|                                                                                                      ; 263 (212)           ; 238 (152)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_sdram:sdram                                                                                                                                                                                                                                                                                                                                     ; assign2_system_sdram                                   ; assign2_system ;
;          |assign2_system_sdram_input_efifo_module:the_assign2_system_sdram_input_efifo_module|                                          ; 51 (51)             ; 86 (86)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_sdram:sdram|assign2_system_sdram_input_efifo_module:the_assign2_system_sdram_input_efifo_module                                                                                                                                                                                                                                                 ; assign2_system_sdram_input_efifo_module                ; assign2_system ;
;       |assign2_system_switches:switches|                                                                                                ; 18 (18)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_switches:switches                                                                                                                                                                                                                                                                                                                               ; assign2_system_switches                                ; assign2_system ;
;       |assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0                                                                                                                                                                                                                                                                                                                 ; assign2_system_sys_sdram_pll_0                         ; assign2_system ;
;          |altera_up_altpll:sys_pll|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll                                                                                                                                                                                                                                                                                        ; altera_up_altpll                                       ; assign2_system ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards                                                                                                                                                                                                                                                        ; altpll                                                 ; work           ;
;                |altpll_3lb2:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated                                                                                                                                                                                                                             ; altpll_3lb2                                            ; work           ;
;       |assign2_system_timer_0:timer_0|                                                                                                  ; 123 (123)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                 ; assign2_system_timer_0                                 ; assign2_system ;
;       |assign2_system_timer_0:timer_1|                                                                                                  ; 123 (123)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_timer_0:timer_1                                                                                                                                                                                                                                                                                                                                 ; assign2_system_timer_0                                 ; assign2_system ;
;       |assign2_system_uart:uart|                                                                                                        ; 122 (0)             ; 92 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_uart:uart                                                                                                                                                                                                                                                                                                                                       ; assign2_system_uart                                    ; assign2_system ;
;          |assign2_system_uart_regs:the_assign2_system_uart_regs|                                                                        ; 39 (39)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_regs:the_assign2_system_uart_regs                                                                                                                                                                                                                                                                                 ; assign2_system_uart_regs                               ; assign2_system ;
;          |assign2_system_uart_rx:the_assign2_system_uart_rx|                                                                            ; 47 (47)             ; 37 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_rx:the_assign2_system_uart_rx                                                                                                                                                                                                                                                                                     ; assign2_system_uart_rx                                 ; assign2_system ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_rx:the_assign2_system_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer                                ; work           ;
;          |assign2_system_uart_tx:the_assign2_system_uart_tx|                                                                            ; 36 (36)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_tx:the_assign2_system_uart_tx                                                                                                                                                                                                                                                                                     ; assign2_system_uart_tx                                 ; assign2_system ;
;       |assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|                                                              ; 70 (2)              ; 102 (0)                   ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0                                                                                                                                                                                                                                                                                             ; assign2_system_video_dual_clock_buffer_0               ; assign2_system ;
;          |dcfifo:Data_FIFO|                                                                                                             ; 68 (0)              ; 102 (0)                   ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO                                                                                                                                                                                                                                                                            ; dcfifo                                                 ; work           ;
;             |dcfifo_nsj1:auto_generated|                                                                                                ; 68 (11)             ; 102 (34)                  ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated                                                                                                                                                                                                                                                 ; dcfifo_nsj1                                            ; work           ;
;                |a_gray2bin_tgb:wrptr_g_gray2bin|                                                                                        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin                                                                                                                                                                                                                 ; a_gray2bin_tgb                                         ; work           ;
;                |a_gray2bin_tgb:ws_dgrp_gray2bin|                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin                                                                                                                                                                                                                 ; a_gray2bin_tgb                                         ; work           ;
;                |a_graycounter_m5c:wrptr_g1p|                                                                                            ; 15 (15)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p                                                                                                                                                                                                                     ; a_graycounter_m5c                                      ; work           ;
;                |a_graycounter_qn6:rdptr_g1p|                                                                                            ; 17 (17)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p                                                                                                                                                                                                                     ; a_graycounter_qn6                                      ; work           ;
;                |alt_synch_pipe_g9l:rs_dgwp|                                                                                             ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp                                                                                                                                                                                                                      ; alt_synch_pipe_g9l                                     ; work           ;
;                   |dffpipe_1v8:dffpipe12|                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12                                                                                                                                                                                                ; dffpipe_1v8                                            ; work           ;
;                |alt_synch_pipe_h9l:ws_dgrp|                                                                                             ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp                                                                                                                                                                                                                      ; alt_synch_pipe_h9l                                     ; work           ;
;                   |dffpipe_2v8:dffpipe16|                                                                                               ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16                                                                                                                                                                                                ; dffpipe_2v8                                            ; work           ;
;                |altsyncram_j421:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram                                                                                                                                                                                                                        ; altsyncram_j421                                        ; work           ;
;                |cmpr_a66:rdempty_eq_comp_lsb|                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|cmpr_a66:rdempty_eq_comp_lsb                                                                                                                                                                                                                    ; cmpr_a66                                               ; work           ;
;                |cmpr_a66:rdempty_eq_comp_msb|                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|cmpr_a66:rdempty_eq_comp_msb                                                                                                                                                                                                                    ; cmpr_a66                                               ; work           ;
;                |dffpipe_0v8:ws_brp|                                                                                                     ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                                                                                              ; dffpipe_0v8                                            ; work           ;
;                |dffpipe_0v8:ws_bwp|                                                                                                     ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                                                                                              ; dffpipe_0v8                                            ; work           ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                   ; mux_j28                                                ; work           ;
;                |mux_j28:rdemp_eq_comp_msb_mux|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                   ; mux_j28                                                ; work           ;
;       |assign2_system_video_pll_0:video_pll_0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_pll_0:video_pll_0                                                                                                                                                                                                                                                                                                                         ; assign2_system_video_pll_0                             ; assign2_system ;
;          |altera_up_altpll:video_pll|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll                                                                                                                                                                                                                                                                                              ; altera_up_altpll                                       ; assign2_system ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards                                                                                                                                                                                                                                                              ; altpll                                                 ; work           ;
;                |altpll_8fb2:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated                                                                                                                                                                                                                                   ; altpll_8fb2                                            ; work           ;
;       |assign2_system_video_rgb_resampler_0:video_rgb_resampler_0|                                                                      ; 25 (25)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0                                                                                                                                                                                                                                                                                                     ; assign2_system_video_rgb_resampler_0                   ; assign2_system ;
;       |assign2_system_video_vga_controller_0:video_vga_controller_0|                                                                    ; 73 (1)              ; 83 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0                                                                                                                                                                                                                                                                                                   ; assign2_system_video_vga_controller_0                  ; assign2_system ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|                                                                                 ; 72 (72)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                                                                                                      ; altera_up_avalon_video_vga_timing                      ; assign2_system ;
;    |pzdyqx:nabboc|                                                                                                                      ; 121 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                      ; pzdyqx                                                 ; work           ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 121 (12)            ; 72 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                         ; pzdyqx_impl                                            ; work           ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                           ; GHVD5181                                               ; work           ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                         ; LQYT7093                                               ; work           ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                       ; KIFI3548                                               ; work           ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                       ; LQYT7093                                               ; work           ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                       ; PUDL0439                                               ; work           ;
;    |sld_hub:auto_hub|                                                                                                                   ; 170 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                                ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 169 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                            ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 169 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                ; alt_sld_fab                                            ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 169 (1)             ; 91 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                                ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 168 (0)             ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                      ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 168 (124)           ; 84 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                   ; sld_jtag_hub                                           ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 26 (26)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                           ; sld_rom_sr                                             ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                         ; sld_shadow_jsm                                         ; altera_sld     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                          ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                          ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vic1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                          ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                          ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                          ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ad1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688   ; None                          ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                          ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                          ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_register_bank_b_module:assign2_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                          ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                          ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                          ;
; assign2_system:inst|assign2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_qdh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; Single Port      ; 15360        ; 16           ; --           ; --           ; 245760 ; assign2_system_onchip_mem.hex ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                          ; IP Include File                                                                                           ;
+--------+------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                         ;                                                                                                           ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                     ;                                                                                                           ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                           ;                                                                                                           ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                         ;                                                                                                           ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                           ;                                                                                                           ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst                                                                                                                                                                                                                                                                                                                         ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; alt_vip_cl_tpg                     ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0                                                                                                                                                                                                                                                                        ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; Video and Image Processing Suite   ; N/A     ; N/A          ; OpenCore Plus ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0                                                                                                                                                                                                                                       ;                                                                                                           ;
; Altera ; 6AF7_FFFF                          ; N/A     ; N/A          ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode                                                                                                                                                                                         ;                                                                                                           ;
; Altera ; 6AF7_FFFF                          ; N/A     ; N/A          ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode                                                                                                                                                                                        ;                                                                                                           ;
; Altera ; Video and Image Processing Suite   ; N/A     ; N/A          ; OpenCore Plus ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[0].in_par_lut                                                                                                                                                                    ;                                                                                                           ;
; Altera ; Video and Image Processing Suite   ; N/A     ; N/A          ; OpenCore Plus ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[1].in_par_lut                                                                                                                                                                    ;                                                                                                           ;
; Altera ; Video and Image Processing Suite   ; N/A     ; N/A          ; OpenCore Plus ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[2].in_par_lut                                                                                                                                                                    ;                                                                                                           ;
; Altera ; alt_vip_tpg_multi_scheduler        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler                                                                                                                                                                                                                    ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; Video and Image Processing Suite   ; N/A     ; N/A          ; OpenCore Plus ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst                                                                                                                                                               ;                                                                                                           ;
; Altera ; 6AF7_FFFF                          ; N/A     ; N/A          ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder                                                                                                             ;                                                                                                           ;
; Altera ; 6AF7_FFFF                          ; N/A     ; N/A          ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder                                                                                                            ;                                                                                                           ;
; Altera ; 6AF7_FFFF                          ; N/A     ; N/A          ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out                                                                                                                                                                                                                                  ;                                                                                                           ;
; Altera ; 6AF7_FFFF                          ; N/A     ; N/A          ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                     ;                                                                                                           ;
; Altera ; 6AF7_FFFF                          ; N/A     ; N/A          ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:data_input                                                                                                                                                                                    ;                                                                                                           ;
; Altera ; 6AF7_FFFF                          ; N/A     ; N/A          ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_message_pipeline_stage:din_pipe_stage                                                                                                                                                                             ;                                                                                                           ;
; Altera ; 6AF7_FFFF                          ; N/A     ; N/A          ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output                                                                                                                                                                                  ;                                                                                                           ;
; Altera ; 6AF7_FFFF                          ; N/A     ; N/A          ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_video_packet_empty:empty_converter                                                                                                                                ;                                                                                                           ;
; Altera ; 6AF7_FFFF                          ; N/A     ; N/A          ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter                                                                                                                          ;                                                                                                           ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                      ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; timing_adapter                     ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0                                                                                                                                                                                                   ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_nios2_gen2                  ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu                                                                                                                                                                                                                                                                                                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu                                                                                                                                                                                                                                                                       ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht                                                                                                                                                                                                          ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data                                                                                                                                                                                                  ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag                                                                                                                                                                                                    ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim                                                                                                                                                                                              ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data                                                                                                                                                                                                  ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag                                                                                                                                                                                                    ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a                                                                                                                                                                                  ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_register_bank_b_module:assign2_system_cpu_cpu_register_bank_b                                                                                                                                                                                  ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci                                                                                                                                                                                                 ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg                                                                                                             ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_break:the_assign2_system_cpu_cpu_nios2_oci_break                                                                                                               ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_dbrk:the_assign2_system_cpu_cpu_nios2_oci_dbrk                                                                                                                 ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug                                                                                                               ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_dtrace:the_assign2_system_cpu_cpu_nios2_oci_dtrace                                                                                                             ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_dtrace:the_assign2_system_cpu_cpu_nios2_oci_dtrace|assign2_system_cpu_cpu_nios2_oci_td_mode:assign2_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo                                                                                                                 ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo|assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo|assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc                 ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo|assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc             ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_im:the_assign2_system_cpu_cpu_nios2_oci_im                                                                                                                     ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_itrace:the_assign2_system_cpu_cpu_nios2_oci_itrace                                                                                                             ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_pib:the_assign2_system_cpu_cpu_nios2_oci_pib                                                                                                                   ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_xbrk:the_assign2_system_cpu_cpu_nios2_oci_xbrk                                                                                                                 ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem                                                                                                                     ;                                                                                                           ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed      ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram                                    ;                                                                                                           ;
; Altera ; altera_irq_mapper                  ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                    ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                      ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_keys:keys                                                                                                                                                                                                                                                                                                ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_lcd_16207            ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_lcd:lcd                                                                                                                                                                                                                                                                                                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_leds_green:leds_green                                                                                                                                                                                                                                                                                    ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_leds_red:leds_red                                                                                                                                                                                                                                                                                        ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                      ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                 ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                              ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011                                                                                                                                                                                         ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011|assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0:error_adapter_0                                                                                                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_012                                                                                                                                                                                         ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_012|assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0:error_adapter_0                                                                                                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                 ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                         ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                     ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                 ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                 ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                 ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                 ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                 ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                 ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                 ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                 ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                 ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_011                                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_012                                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                     ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                           ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                        ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                                              ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                         ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                    ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                     ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent                                                                                                                                                                                                                              ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo                                                                                                                                                                                                                         ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator                                                                                                                                                                                                                    ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_control_slave_agent                                                                                                                                                                                                                    ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo                                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator                                                                                                                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_green_s1_agent                                                                                                                                                                                                                        ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo                                                                                                                                                                                                                   ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_green_s1_translator                                                                                                                                                                                                              ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_red_s1_agent                                                                                                                                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_red_s1_translator                                                                                                                                                                                                                ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                                                                                                                                        ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                   ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_mem_s1_burst_adapter                                                                                                                                                                                                              ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter                                                                                                                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter                                                                                                                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                              ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router:router                                                                                                                                                                                                                       ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_008                                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_009                                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_010                                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_011                                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_012                                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_013:router_013                                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_013:router_014                                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                 ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                         ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_011                                                                                                                                                                                                         ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_012                                                                                                                                                                                                         ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                     ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                             ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                      ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                        ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                   ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                                                                   ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent                                                                                                                                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                                                                ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                           ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                      ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                 ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent                                                                                                                                                                                                                           ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                      ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                 ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent                                                                                                                                                                                                                              ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                         ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                    ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent                                                                                                                                                                                               ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo                                                                                                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator                                                                                                                                                                                     ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                    ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                  ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                              ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                              ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_sdram:sdram                                                                                                                                                                                                                                                                                              ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_switches:switches                                                                                                                                                                                                                                                                                        ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_timer                ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_timer_0:timer_0                                                                                                                                                                                                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_timer                ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_timer_0:timer_1                                                                                                                                                                                                                                                                                          ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
; Altera ; altera_avalon_uart                 ; 18.1    ; N/A          ; N/A           ; |assignment2|assign2_system:inst|assign2_system_uart:uart                                                                                                                                                                                                                                                                                                ; //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/Qsys/assign2_system.qsys ;
+--------+------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |assignment2|assign2_system:inst|assign2_system_sdram:sdram|m_next           ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |assignment2|assign2_system:inst|assign2_system_sdram:sdram|m_state                                                                                                                   ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |assignment2|assign2_system:inst|assign2_system_sdram:sdram|i_next ;
+------------+------------+------------+------------+--------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                     ;
+------------+------------+------------+------------+--------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                              ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                              ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                              ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                              ;
+------------+------------+------------+------------+--------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |assignment2|assign2_system:inst|assign2_system_sdram:sdram|i_state             ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                             ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                             ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                             ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                             ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                             ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state                                                           ;
+---------------------------+-----------------+-------------------+------------------------+-------------------------+-------------------+-----------------------+---------------------------+------------+
; Name                      ; state.TERMINATE ; state.CONCATENATE ; state.WAIT_FOR_COMMAND ; state.SEND_EMPTY_PACKET ; state.SEND_PACKET ; state.SEND_PACKET_SOP ; state.SEND_CONTROL_PACKET ; state.IDLE ;
+---------------------------+-----------------+-------------------+------------------------+-------------------------+-------------------+-----------------------+---------------------------+------------+
; state.IDLE                ; 0               ; 0                 ; 0                      ; 0                       ; 0                 ; 0                     ; 0                         ; 0          ;
; state.SEND_CONTROL_PACKET ; 0               ; 0                 ; 0                      ; 0                       ; 0                 ; 0                     ; 1                         ; 1          ;
; state.SEND_PACKET_SOP     ; 0               ; 0                 ; 0                      ; 0                       ; 0                 ; 1                     ; 0                         ; 1          ;
; state.SEND_PACKET         ; 0               ; 0                 ; 0                      ; 0                       ; 1                 ; 0                     ; 0                         ; 1          ;
; state.SEND_EMPTY_PACKET   ; 0               ; 0                 ; 0                      ; 1                       ; 0                 ; 0                     ; 0                         ; 1          ;
; state.WAIT_FOR_COMMAND    ; 0               ; 0                 ; 1                      ; 0                       ; 0                 ; 0                     ; 0                         ; 1          ;
; state.CONCATENATE         ; 0               ; 1                 ; 0                      ; 0                       ; 0                 ; 0                     ; 0                         ; 1          ;
; state.TERMINATE           ; 1               ; 0                 ; 0                      ; 0                       ; 0                 ; 0                     ; 0                         ; 1          ;
+---------------------------+-----------------+-------------------+------------------------+-------------------------+-------------------+-----------------------+---------------------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state ;
+-------------------------+-------------------+-------------------------+----------------------+---------------------+----------------------+---------------------------------------------------+
; Name                    ; state.SEND_PACKET ; state.SEND_EMPTY_PACKET ; state.TYPE_11_PACKET ; state.CONTROL_FINAL ; state.CONTROL_PACKET ; state.IDLE                                        ;
+-------------------------+-------------------+-------------------------+----------------------+---------------------+----------------------+---------------------------------------------------+
; state.IDLE              ; 0                 ; 0                       ; 0                    ; 0                   ; 0                    ; 0                                                 ;
; state.CONTROL_PACKET    ; 0                 ; 0                       ; 0                    ; 0                   ; 1                    ; 1                                                 ;
; state.CONTROL_FINAL     ; 0                 ; 0                       ; 0                    ; 1                   ; 0                    ; 1                                                 ;
; state.TYPE_11_PACKET    ; 0                 ; 0                       ; 1                    ; 0                   ; 0                    ; 1                                                 ;
; state.SEND_EMPTY_PACKET ; 0                 ; 1                       ; 0                    ; 0                   ; 0                    ; 1                                                 ;
; state.SEND_PACKET       ; 1                 ; 0                       ; 0                    ; 0                   ; 0                    ; 1                                                 ;
+-------------------------+-------------------+-------------------------+----------------------+---------------------+----------------------+---------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|state ;
+----------------------+-----------------+--------------------+--------------------+-------------------+---------------------+----------------------+---------------+----------------------------------------------+
; Name                 ; state.EOF_CHECK ; state.SEND_VOB_CMD ; state.SEND_MUX_CMD ; state.SEND_AC_CMD ; state.SEND_CTRL_CMD ; state.SEND_SETUP_CMD ; state.STOPPED ; state.IDLE                                   ;
+----------------------+-----------------+--------------------+--------------------+-------------------+---------------------+----------------------+---------------+----------------------------------------------+
; state.IDLE           ; 0               ; 0                  ; 0                  ; 0                 ; 0                   ; 0                    ; 0             ; 0                                            ;
; state.STOPPED        ; 0               ; 0                  ; 0                  ; 0                 ; 0                   ; 0                    ; 1             ; 1                                            ;
; state.SEND_SETUP_CMD ; 0               ; 0                  ; 0                  ; 0                 ; 0                   ; 1                    ; 0             ; 1                                            ;
; state.SEND_CTRL_CMD  ; 0               ; 0                  ; 0                  ; 0                 ; 1                   ; 0                    ; 0             ; 1                                            ;
; state.SEND_AC_CMD    ; 0               ; 0                  ; 0                  ; 1                 ; 0                   ; 0                    ; 0             ; 1                                            ;
; state.SEND_MUX_CMD   ; 0               ; 0                  ; 1                  ; 0                 ; 0                   ; 0                    ; 0             ; 1                                            ;
; state.SEND_VOB_CMD   ; 0               ; 1                  ; 0                  ; 0                 ; 0                   ; 0                    ; 0             ; 1                                            ;
; state.EOF_CHECK      ; 1               ; 0                  ; 0                  ; 0                 ; 0                   ; 0                    ; 0             ; 1                                            ;
+----------------------+-----------------+--------------------+--------------------+-------------------+---------------------+----------------------+---------------+----------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|state ;
+-------------+-----------+-------------+-------------+------------------------------------------------------------------------------------+
; Name        ; state.RUN ; state.INIT2 ; state.INIT1 ; state.IDLE                                                                         ;
+-------------+-----------+-------------+-------------+------------------------------------------------------------------------------------+
; state.IDLE  ; 0         ; 0           ; 0           ; 0                                                                                  ;
; state.INIT1 ; 0         ; 0           ; 1           ; 1                                                                                  ;
; state.INIT2 ; 0         ; 1           ; 0           ; 1                                                                                  ;
; state.RUN   ; 1         ; 0           ; 0           ; 1                                                                                  ;
+-------------+-----------+-------------+-------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; assign2_system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_sysclk:the_assign2_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_sysclk:the_assign2_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; assign2_system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[4]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[5]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[7]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[6]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[3]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[2]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_sysclk:the_assign2_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_sysclk:the_assign2_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_rx:the_assign2_system_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_rx:the_assign2_system_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Total number of protected registers is 90                                                                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_012|locked[0,1]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_011|locked[0,1]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|av_chipselect_pre                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_chipselect_pre                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|av_chipselect_pre                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_chipselect_pre                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_red_s1_translator|av_readdata_pre[18..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_red_s1_translator|av_chipselect_pre                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_green_s1_translator|av_readdata_pre[9..31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_green_s1_translator|av_chipselect_pre                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0|VGA_SYNC                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_regs:the_assign2_system_uart_regs|readdata[10..15]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_switches:switches|readdata[18..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_keys:keys|readdata[3..31]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[5..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_control_reg_rddata[25..31]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_im:the_assign2_system_cpu_cpu_nios2_oci_im|trc_wrap                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_im:the_assign2_system_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_dbrk:the_assign2_system_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_dbrk:the_assign2_system_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_dbrk:the_assign2_system_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_xbrk:the_assign2_system_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_xbrk:the_assign2_system_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_xbrk:the_assign2_system_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_xbrk:the_assign2_system_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_xbrk:the_assign2_system_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[4..6,10..20,25..31,49..55]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder|av_st_dout_data[1..3,5,6,8]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode|av_st_dout_data[22]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode|av_st_dout_data[20]                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode|av_st_dout_data[14,16,17,19]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode|av_st_dout_data[12]                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode|av_st_dout_data[6,8,9,11]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode|av_st_dout_data[4]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode|av_st_dout_data[0,1,3]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|arguments_reg[0][1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|arguments_reg[0][2]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|arguments_reg[0][3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|arguments_reg[0][5]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|arguments_reg[0][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|arguments_reg[0][8]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[3..31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[18..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][28]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][29]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][30]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][31]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][4]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][5]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][6]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][10]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][11]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][12]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][13]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][14]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][15]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][16]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][17]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][18]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][19]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][20]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][25]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][26]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][27]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][28]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][29]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][30]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][31]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[1..7]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo|out_data[0]                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_endofpacket                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[0,1,10,11,20,21]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_endofpacket_1                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][28]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][29]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][30]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][4]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][5]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][6]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][10]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][11]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][12]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][13]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][14]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][15]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][16]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][17]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][18]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][19]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][20]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][25]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][26]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][27]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][28]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][29]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][30]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[7]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[7]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                   ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                   ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                        ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                     ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                     ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                     ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                  ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                  ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                  ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                  ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                  ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                  ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                     ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                     ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                         ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                         ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                         ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                         ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                           ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                          ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                           ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                           ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                      ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                      ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                      ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[1,2,4,16,19,20]                                                                                                                                                                                                                      ; Merged with assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[0]                                                                                                                                                                                                                                   ;
; assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[5..15,17,18,21..31]                                                                                                                                                                                                                  ; Merged with assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[3]                                                                                                                                                                                                                                   ;
; assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_rx:the_assign2_system_uart_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                              ; Merged with assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_rx:the_assign2_system_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                              ;
; assign2_system:inst|assign2_system_sdram:sdram|i_addr[0..3,6..10]                                                                                                                                                                                                                                                                  ; Merged with assign2_system:inst|assign2_system_sdram:sdram|i_addr[11]                                                                                                                                                                                                                                                                          ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_badaddr_reg_baddr[0..23]                                                                                                                                                                                                                                   ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                                                      ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][21]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][21]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][23]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][21]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][5]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][21]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][15]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][21]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][20]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][21]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][13]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][21]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][6]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][21]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][22]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][21]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][4]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][21]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][7]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][21]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][14]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][21]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][12]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][21]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[0,1]                                                                              ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_startofpacket                                                                          ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder|av_st_dout_data[49]                                                                                ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder|av_st_dout_data[48]                                                                                ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|bar_width[8,9]                                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|bar_width[7]                                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode|av_st_dout_data[18,21]                                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode|av_st_dout_data[23]                                                                                                                                                           ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode|av_st_dout_data[10,13]                                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode|av_st_dout_data[15]                                                                                                                                                           ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode|av_st_dout_data[2,5]                                                                                                                                                          ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode|av_st_dout_data[7]                                                                                                                                                            ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|task_reg[1]                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|task_reg[0]                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                     ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                              ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                         ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                        ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                           ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                           ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                      ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                      ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][1]                                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][0]                                                                                                                                                        ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][1]                                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][0]                                                                                                                                                        ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                         ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][0]                                                                                                                                                                                                      ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][1]                                                                                                                                                                                                      ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][1]                                                                                                                                                                                                      ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][0]                                                                                                                                                                                                      ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                           ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                            ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|waitrequest_reset_override                                                                                                                                                                                ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator|waitrequest_reset_override                                                                                                                                                                      ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_green_s1_translator|waitrequest_reset_override                                                                                                                                                                          ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_red_s1_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|waitrequest_reset_override                                                                                                                                                                          ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                             ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|waitrequest_reset_override                                                                                                                                                                             ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|waitrequest_reset_override                                                                                                                                                                                ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator|waitrequest_reset_override                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][3]                                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][2]                                                                                                                                                        ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][22]                                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][21]                                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][23]                                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][21]                                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][24]                                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][21]                                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][7]                                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][21]                                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][9]                                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][21]                                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][3]                                                                                                                                                                                                      ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][2]                                                                                                                                                                                                      ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                         ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                         ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                         ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                         ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                         ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                      ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                      ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                      ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                      ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                      ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                           ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                          ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                           ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                           ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                           ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                           ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                         ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                        ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                              ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                     ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                     ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                     ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                  ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                  ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                  ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                  ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                  ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                  ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                     ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                     ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                     ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[1]                                                                                                                                                                                ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[3]                                                                                ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[2]                                                                                ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[7,9,22..24]                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[21]                                                                               ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|arguments_reg[0][9]                                                                                                                                                            ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|arguments_reg[0][7]                                                                                                                                                            ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder|av_st_dout_data[9]                                                                                 ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder|av_st_dout_data[7]                                                                                 ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                             ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                              ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                            ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                             ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_control_reg_rddata[5..9,11..24]                                                                                                                                                                                                                            ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[4,20]                                                                                         ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[12]                                                                                           ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[7]                                                                                            ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[5]                                                                                            ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[6,22]                                                                                         ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[14]                                                                                           ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[15]                                                                                           ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[13]                                                                                           ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[23]                                                                                           ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[21]                                                                                           ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][82]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][13]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][14]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][15]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][20]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][21]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][22]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][23]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][4]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][5]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][6]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][7]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][12]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][13]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][14]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][15]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][20]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][21]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][22]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][23]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][4]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][5]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][6]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][7]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][11]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][10]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][9]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][8]                                                                                                                                        ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][22]                                                                                                                                                                                                     ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][21]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][23]                                                                                                                                                                                                     ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][21]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][24]                                                                                                                                                                                                     ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][21]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][7]                                                                                                                                                                                                      ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][21]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][9]                                                                                                                                                                                                      ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][21]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][11]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][10]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][19]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][18]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][2]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][1]                                                                                                                                        ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][9]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][8]                                                                                                                                        ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][11]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][10]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][17]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][16]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][19]                                                                                                                                       ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][18]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][3]                                                                                                                                                                                                      ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][2]                                                                                                                                                                                                      ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][3]                                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][2]                                                                                                                                                        ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0|slave_readdata[3]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_break:the_assign2_system_cpu_cpu_nios2_oci_break|trigger_state                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|is_context                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|bar_width[7]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_green_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_green_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][10]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][8]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[14]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][10]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][8]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo|out_data[8,16,24]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][10]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[11]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo|out_data[13]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[8,15,18,28]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_dbrk:the_assign2_system_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_break:the_assign2_system_cpu_cpu_nios2_oci_break|trigbrktype                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                               ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                                    ; Merged with assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][1]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][3]                                                                                                                                        ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[13]                                                                                           ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[10]                                                                                           ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|bar_width[3]                                                                                                                                                                                                                 ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|bar_width[2]                                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|pixels_per_line[1..3]                                                                                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|pixels_per_line[0]                                                                                                                                                                                                           ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|pixels_per_line[6]                                                                                                                                                                                                           ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|pixels_per_line[5]                                                                                                                                                                                                           ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][0]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_011|share_count_zero_flag                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_012|share_count_zero_flag                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_011|share_count[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_012|share_count[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][3]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][2]                                                                                                                                        ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][3]                                                                                                                                        ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][2]                                                                                                                                        ;
; assign2_system:inst|assign2_system_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state~4                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state~5                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state~6                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state~10                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state~11                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state~12                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|state~4                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|state~5                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|state~6                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|state~4                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|state~5                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|state.STOPPED                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|DRsize.001 ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.TYPE_11_PACKET                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder|av_st_dout_data[7]                                                                                 ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder|av_st_dout_endofpacket                                                                             ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[24]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[23]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[22]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[21]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[20]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[19]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[18]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[17]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[16]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[15]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_endofpacket                                                                            ; Merged with assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[21]                                                                               ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|state.SEND_EMPTY_PACKET                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; assign2_system:inst|assign2_system_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 1447                                                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                    ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[24],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[23],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[22],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[21],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[20],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[19],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[18],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[17],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[16],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[15],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                         ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                    ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_green_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_green_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_green_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_green_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                           ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                             ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                         ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                            ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                      ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                      ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                               ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                               ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_red_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                       ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                          ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                    ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                       ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                               ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                  ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[12]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][12],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][12],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][8],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][0]                                                                                                                                        ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[16]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][16],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][16],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][8],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][0]                                                                                                                                        ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[28]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][28],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][28],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][28],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][28]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[29]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][29],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][29],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][29],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][29]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[30]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][30],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][30],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][30],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][30]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[31]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][31],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][31],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][31],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][31]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port clock_enable ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port clock_enable ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[14]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][14],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][14],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][10]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[10]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][10],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][10],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][10]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[4]                                                                              ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][4],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][4],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][0]                                                                                                                                        ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[18]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][18],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][18],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][10]                                                                                                                                       ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode|av_st_dout_data[14]                                                                                                                                                         ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[14],                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo|out_data[8],                                                               ;
;                                                                                                                                                                                                                                                                                                                                  ;                                ; assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[8]                                                                                                                                                                                                                                  ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[19]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][19],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][19]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[20]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][20],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][20]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[25]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][25],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][25]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[26]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][26],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][26]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[27]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][27],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][27]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[17]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][17],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][17]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[5]                                                                              ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][5],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][5]                                                                                                                                                                                                      ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[6]                                                                              ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][6],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][6]                                                                                                                                                                                                      ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                               ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                            ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                               ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[15]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][15],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][15]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[11]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][11],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][11]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[13]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][13],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][13]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_dbrk:the_assign2_system_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_dbrk:the_assign2_system_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_break:the_assign2_system_cpu_cpu_nios2_oci_break|trigbrktype                                                                                          ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                 ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                                                      ;
; assign2_system:inst|assign2_system_keys:keys|readdata[25]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[25]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[24]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[24]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[23]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[23]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[22]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[22]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[21]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[21]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[20]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[20]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[19]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[19]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[18]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[18]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[17]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[17]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[16]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[16]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[15]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[15]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[14]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[14]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[13]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[13]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[12]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[12]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[11]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[11]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[10]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[10]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[9]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[9]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[8]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[8]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[7]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[7]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[6]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[6]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[5]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[5]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[4]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[4]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[3]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[3]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                       ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                       ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                       ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                       ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                            ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                           ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_dbrk:the_assign2_system_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_break:the_assign2_system_cpu_cpu_nios2_oci_break|trigger_state                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_xbrk:the_assign2_system_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                           ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_xbrk:the_assign2_system_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                         ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_xbrk:the_assign2_system_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_xbrk:the_assign2_system_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                         ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_xbrk:the_assign2_system_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[30]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[30]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_regs:the_assign2_system_uart_regs|readdata[15]                                                                                                                                                                                                                  ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[15]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_regs:the_assign2_system_uart_regs|readdata[14]                                                                                                                                                                                                                  ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[14]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_regs:the_assign2_system_uart_regs|readdata[13]                                                                                                                                                                                                                  ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[13]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_regs:the_assign2_system_uart_regs|readdata[12]                                                                                                                                                                                                                  ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[12]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_regs:the_assign2_system_uart_regs|readdata[11]                                                                                                                                                                                                                  ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[11]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_regs:the_assign2_system_uart_regs|readdata[10]                                                                                                                                                                                                                  ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[10]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_switches:switches|readdata[31]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[31]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_switches:switches|readdata[30]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[30]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_switches:switches|readdata[29]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[29]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_switches:switches|readdata[28]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[28]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[49]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[1]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[50]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[2]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[51]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[3]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[52]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[4]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[53]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[5]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[54]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[6]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[55]                                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[7]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder|av_st_dout_data[1]                                                                               ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|arguments_reg[0][1]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder|av_st_dout_data[2]                                                                               ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|arguments_reg[0][2]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder|av_st_dout_data[3]                                                                               ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|arguments_reg[0][3]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder|av_st_dout_data[5]                                                                               ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|arguments_reg[0][5]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder|av_st_dout_data[6]                                                                               ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|arguments_reg[0][6]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder|av_st_dout_data[8]                                                                               ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode|arguments_reg[0][8]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_switches:switches|readdata[27]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[27]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode|av_st_dout_data[11]                                                                                                                                                         ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[11]                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                   ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                   ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                   ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                   ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                  ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                   ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                   ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                   ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                   ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                     ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                               ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                               ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                               ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                               ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                               ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                               ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                               ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                               ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                             ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                             ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_switches:switches|readdata[26]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[26]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                             ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                               ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                         ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                           ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                         ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                           ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                         ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                           ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                         ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                           ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                    ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                      ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                    ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                      ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                    ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                      ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                    ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                      ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                               ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                               ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                               ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                               ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                 ;
; assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo|out_data[0]                                                              ; Lost Fanouts                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_endofpacket_1                                                                                        ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                     ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_switches:switches|readdata[25]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[25]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_switches:switches|readdata[24]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[24]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_switches:switches|readdata[23]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[23]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_switches:switches|readdata[22]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[22]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_switches:switches|readdata[21]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[21]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_switches:switches|readdata[20]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[20]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_switches:switches|readdata[19]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[19]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_switches:switches|readdata[18]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[18]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                       ; Stuck at GND                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[31]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[31]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[29]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[29]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[28]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[28]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo|out_data[16]                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[18]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo|out_data[24]                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[28]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo|out_data[13]                                                             ; Stuck at GND                   ; assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[15]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_keys:keys|readdata[27]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[27]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                   ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                              ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                            ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                              ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                              ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                  ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                               ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                               ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                  ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][0]                                                                                                                                                      ; Stuck at GND                   ; assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][0]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_011|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_011|share_count[0]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_012|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_012|share_count[0]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|DRsize.101 ;
; assign2_system:inst|assign2_system_keys:keys|readdata[26]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[26]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                    ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                             ; Lost Fanouts                   ; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3860  ;
; Number of registers using Synchronous Clear  ; 165   ;
; Number of registers using Synchronous Load   ; 316   ;
; Number of registers using Asynchronous Clear ; 2663  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2660  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; assign2_system:inst|assign2_system_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                          ; 3       ;
; assign2_system:inst|assign2_system_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                          ; 3       ;
; assign2_system:inst|assign2_system_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                          ; 3       ;
; assign2_system:inst|assign2_system_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                          ; 3       ;
; assign2_system:inst|assign2_system_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                          ; 3       ;
; assign2_system:inst|assign2_system_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                          ; 3       ;
; assign2_system:inst|assign2_system_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                          ; 3       ;
; assign2_system:inst|assign2_system_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                         ; 3       ;
; assign2_system:inst|assign2_system_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                         ; 3       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|internal_counter[0]                                                                                                                                                                                                                                                          ; 3       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|internal_counter[1]                                                                                                                                                                                                                                                          ; 3       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|internal_counter[2]                                                                                                                                                                                                                                                          ; 3       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|internal_counter[3]                                                                                                                                                                                                                                                          ; 3       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|internal_counter[6]                                                                                                                                                                                                                                                          ; 3       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|internal_counter[8]                                                                                                                                                                                                                                                          ; 3       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|internal_counter[9]                                                                                                                                                                                                                                                          ; 3       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|internal_counter[14]                                                                                                                                                                                                                                                         ; 3       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|internal_counter[15]                                                                                                                                                                                                                                                         ; 3       ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                            ; 54      ;
; assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_tx:the_assign2_system_uart_tx|txd                                                                                                                                                                                                                              ; 1       ;
; assign2_system:inst|assign2_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                         ; 1       ;
; assign2_system:inst|assign2_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                           ; 5       ;
; assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_tx:the_assign2_system_uart_tx|pre_txd                                                                                                                                                                                                                          ; 2       ;
; assign2_system:inst|assign2_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_sdram:sdram|i_addr[11]                                                                                                                                                                                                                                                                       ; 10      ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; 2       ;
; assign2_system:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                  ; 1       ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                              ; 14      ;
; assign2_system:inst|assign2_system_sdram:sdram|refresh_counter[12]                                                                                                                                                                                                                                                              ; 2       ;
; assign2_system:inst|assign2_system_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                               ; 2       ;
; assign2_system:inst|assign2_system_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                               ; 2       ;
; assign2_system:inst|assign2_system_sdram:sdram|refresh_counter[7]                                                                                                                                                                                                                                                               ; 2       ;
; assign2_system:inst|assign2_system_sdram:sdram|refresh_counter[3]                                                                                                                                                                                                                                                               ; 2       ;
; assign2_system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; 39      ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; 11      ;
; assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                               ; 1       ;
; assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                               ; 4       ;
; assign2_system:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                  ; 2       ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                  ; 2       ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                  ; 2       ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                  ; 2       ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                  ; 2       ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                  ; 2       ;
; assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                    ; 2       ;
; assign2_system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                ; 1       ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                        ; 1       ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                        ; 1       ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                                                                                       ; 8       ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                    ; 3       ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                       ; 1       ;
; assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                               ; 1       ;
; assign2_system:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                  ; 1       ;
; assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_tx:the_assign2_system_uart_tx|tx_shift_empty                                                                                                                                                                                                                   ; 2       ;
; assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_tx:the_assign2_system_uart_tx|tx_ready                                                                                                                                                                                                                         ; 6       ;
; assign2_system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                ; 1       ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                                                                                                                                                       ; 6       ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                                                                                                                                                          ; 4       ;
; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                        ; 3       ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_pipe_flush_waddr[21]                                                                                                                                                                                                                                    ; 1       ;
; assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                     ; 1       ;
; assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                               ; 1       ;
; assign2_system:inst|assign2_system_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_timer_0:timer_0|period_l_register[6]                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_timer_0:timer_0|period_l_register[8]                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_timer_0:timer_0|period_l_register[9]                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_timer_0:timer_0|period_l_register[14]                                                                                                                                                                                                                                                        ; 2       ;
; assign2_system:inst|assign2_system_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                        ; 2       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|period_l_register[0]                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|period_l_register[1]                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|period_l_register[2]                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|period_l_register[3]                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|period_l_register[6]                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|period_l_register[8]                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|period_l_register[9]                                                                                                                                                                                                                                                         ; 2       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|period_l_register[14]                                                                                                                                                                                                                                                        ; 2       ;
; assign2_system:inst|assign2_system_timer_0:timer_1|period_l_register[15]                                                                                                                                                                                                                                                        ; 2       ;
; assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo|empty                                                                   ; 2       ;
; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity9                                                                                                                                                          ; 4       ;
; assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 1       ;
; assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1       ;
; assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 94                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder|av_st_dout_data[19]                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder|av_st_dout_data[24]                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[2]                                                                                                                                                                                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                               ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|d_address_tag_field[7]                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_green_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_red_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|pixel_count[8]                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_st_data[27]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |assignment2|assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                                                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                             ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |assignment2|assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[2]                                                                                                                                                                                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|line_count[4]                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |assignment2|assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_rx:the_assign2_system_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|colour_count[1]                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|colour_boundary_count[9]                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                               ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|d_writedata[15]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_tx:the_assign2_system_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]                                                                                                                                                                                            ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem|MonDReg[24]                                                                                                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem|MonDReg[12]                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_break:the_assign2_system_cpu_cpu_nios2_oci_break|break_readreg[27]                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_inst_result[25]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_inst_result[5]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|colour_boundary_count[0]                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|bar_width[2]                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|bar_width[4]                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|sr[36]                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|sr[33]                           ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|sr[11]                           ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck|sr[19]                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|control_packet_beat[2]                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem|MonAReg[7]                                                                                                                       ;
; 5:1                ; 23 bits   ; 69 LEs        ; 69 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_pipe_flush_waddr[6]                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_sdram:sdram|assign2_system_sdram_input_efifo_module:the_assign2_system_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|F_pc[19]                                                                                                                                                                                                                                                                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[10]                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 41 bits   ; 164 LEs       ; 0 LEs                ; 164 LEs                ; Yes        ; |assignment2|assign2_system:inst|assign2_system_sdram:sdram|active_data[6]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|vid_dout_packet_type[3]                                                                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|E_logic_result[14]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|dc_data_rd_port_addr[4]                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|dc_data_wr_port_data[23]                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|dc_data_wr_port_data[11]                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|dc_data_wr_port_data[31]                                                                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|D_src2_reg[13]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_wr_data_unfiltered[8]                                                                                                                                                                                                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_wr_data_unfiltered[18]                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|Selector3                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|A_wr_data_unfiltered[5]                                                                                                                                                                                                                                                            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|F_ic_data_rd_addr_nxt[2]                                                                                                                                                                                                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state                                                                                                                                                                                         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|Selector6                                                                                                                                                                  ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|Selector5                                                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |assignment2|assign2_system:inst|assign2_system_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                ;
; 13:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; No         ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|Selector2                                                                                                                                                                                                                                     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|Selector6                                                                                                                                                                                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |assignment2|assign2_system:inst|assign2_system_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |assignment2|assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|Selector5                                                                                                                                                                                                                                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |assignment2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |assignment2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_qdh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_sdram:sdram ;
+-----------------------------+-------+------+--------------------------+
; Assignment                  ; Value ; From ; To                       ;
+-----------------------------+-------+------+--------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0          ;
+-----------------------------+-------+------+--------------------------+


+---------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_uart:uart ;
+-----------------------------+-------+------+------------------------+
; Assignment                  ; Value ; From ; To                     ;
+-----------------------------+-------+------+------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                      ;
+-----------------------------+-------+------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_rx:the_assign2_system_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                                        ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                                       ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                               ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                               ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------------+
; Assignment        ; Value ; From ; To                                             ;
+-------------------+-------+------+------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]         ;
+-------------------+-------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for assign2_system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0 ;
+--------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------+
; PIXELS_IN_PARALLEL ; 1     ; Signed Integer                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                  ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                  ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                  ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                  ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_onchip_mem:onchip_mem ;
+----------------+-------------------------------+------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                 ;
+----------------+-------------------------------+------------------------------------------------------+
; INIT_FILE      ; assign2_system_onchip_mem.hex ; String                                               ;
+----------------+-------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                       ;
+------------------------------------+-------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                                                    ;
; WIDTH_A                            ; 16                            ; Signed Integer                                             ;
; WIDTHAD_A                          ; 14                            ; Signed Integer                                             ;
; NUMWORDS_A                         ; 15360                         ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                    ;
; WIDTH_B                            ; 1                             ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                             ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                             ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 2                             ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                             ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                    ;
; INIT_FILE                          ; assign2_system_onchip_mem.hex ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 15360                         ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_qdh1               ; Untyped                                                    ;
+------------------------------------+-------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll ;
+----------------+------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                       ;
+----------------+------------+------------------------------------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 1          ; Signed Integer                                                                                             ;
; OUTCLK0_DIV    ; 1          ; Signed Integer                                                                                             ;
; OUTCLK1_MULT   ; 1          ; Signed Integer                                                                                             ;
; OUTCLK1_DIV    ; 1          ; Signed Integer                                                                                             ;
; OUTCLK2_MULT   ; 1          ; Signed Integer                                                                                             ;
; OUTCLK2_DIV    ; 1          ; Signed Integer                                                                                             ;
; PHASE_SHIFT    ; -3000      ; Signed Integer                                                                                             ;
; DEVICE_FAMILY  ; Cyclone IV ; String                                                                                                     ;
+----------------+------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                                 ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                                              ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                                              ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                              ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                              ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                              ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                              ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                              ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                              ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                              ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                              ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                              ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                              ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                              ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                              ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                              ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                              ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                              ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                              ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                              ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                              ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                              ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                              ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                              ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                              ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                              ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                              ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                              ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                                       ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                                       ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                                       ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                              ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                              ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                              ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                              ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                              ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                              ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                              ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                       ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                       ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                       ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK1_PHASE_SHIFT              ; -3000             ; Signed Integer                                                                                                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                              ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                              ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                              ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                              ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                              ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                              ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                              ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                              ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                              ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                              ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                              ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                              ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                              ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                              ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                              ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                              ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                              ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                              ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                              ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                              ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                              ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                              ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                              ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                              ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                              ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                              ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                              ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                              ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                              ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                              ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                              ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                              ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                              ;
; M                             ; 0                 ; Untyped                                                                                                              ;
; N                             ; 1                 ; Untyped                                                                                                              ;
; M2                            ; 1                 ; Untyped                                                                                                              ;
; N2                            ; 1                 ; Untyped                                                                                                              ;
; SS                            ; 1                 ; Untyped                                                                                                              ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C0_PH                         ; 0                 ; Untyped                                                                                                              ;
; C1_PH                         ; 0                 ; Untyped                                                                                                              ;
; C2_PH                         ; 0                 ; Untyped                                                                                                              ;
; C3_PH                         ; 0                 ; Untyped                                                                                                              ;
; C4_PH                         ; 0                 ; Untyped                                                                                                              ;
; C5_PH                         ; 0                 ; Untyped                                                                                                              ;
; C6_PH                         ; 0                 ; Untyped                                                                                                              ;
; C7_PH                         ; 0                 ; Untyped                                                                                                              ;
; C8_PH                         ; 0                 ; Untyped                                                                                                              ;
; C9_PH                         ; 0                 ; Untyped                                                                                                              ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                              ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                              ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                              ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                              ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                              ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                              ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                              ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                              ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                              ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                              ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; L0_PH                         ; 0                 ; Untyped                                                                                                              ;
; L1_PH                         ; 0                 ; Untyped                                                                                                              ;
; G0_PH                         ; 0                 ; Untyped                                                                                                              ;
; G1_PH                         ; 0                 ; Untyped                                                                                                              ;
; G2_PH                         ; 0                 ; Untyped                                                                                                              ;
; G3_PH                         ; 0                 ; Untyped                                                                                                              ;
; E0_PH                         ; 0                 ; Untyped                                                                                                              ;
; E1_PH                         ; 0                 ; Untyped                                                                                                              ;
; E2_PH                         ; 0                 ; Untyped                                                                                                              ;
; E3_PH                         ; 0                 ; Untyped                                                                                                              ;
; M_PH                          ; 0                 ; Untyped                                                                                                              ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                              ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                              ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                              ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                              ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                              ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                              ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                              ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                              ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                              ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                              ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                              ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                              ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                              ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                              ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                              ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                              ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                              ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                              ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                              ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                              ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                              ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                              ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                              ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                                                                              ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                              ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                              ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                              ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                              ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                                              ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                              ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; CBXI_PARAMETER                ; altpll_3lb2       ; Untyped                                                                                                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                              ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                              ;
; DEVICE_FAMILY                 ; Cyclone IV        ; Untyped                                                                                                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                       ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_rx:the_assign2_system_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                                             ;
; EW             ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                        ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                              ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                     ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                              ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED          ; 7            ; Untyped                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                     ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_nsj1  ; Untyped                                                                                                     ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll ;
+----------------+------------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                 ;
+----------------+------------+------------------------------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 1          ; Signed Integer                                                                                       ;
; OUTCLK0_DIV    ; 2          ; Signed Integer                                                                                       ;
; OUTCLK1_MULT   ; 1          ; Signed Integer                                                                                       ;
; OUTCLK1_DIV    ; 2          ; Signed Integer                                                                                       ;
; OUTCLK2_MULT   ; 2          ; Signed Integer                                                                                       ;
; OUTCLK2_DIV    ; 3          ; Signed Integer                                                                                       ;
; PHASE_SHIFT    ; 0          ; Signed Integer                                                                                       ;
; DEVICE_FAMILY  ; Cyclone IV ; String                                                                                               ;
+----------------+------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                           ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                        ;
; CLK2_MULTIPLY_BY              ; 2                 ; Signed Integer                                                                                                 ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                                 ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                        ;
; CLK2_DIVIDE_BY                ; 3                 ; Signed Integer                                                                                                 ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                                 ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Signed Integer                                                                                                 ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                 ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                 ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                        ;
; M                             ; 0                 ; Untyped                                                                                                        ;
; N                             ; 1                 ; Untyped                                                                                                        ;
; M2                            ; 1                 ; Untyped                                                                                                        ;
; N2                            ; 1                 ; Untyped                                                                                                        ;
; SS                            ; 1                 ; Untyped                                                                                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                        ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                        ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                        ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                        ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                        ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                        ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                        ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                        ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                        ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                        ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; C0_PH                         ; 0                 ; Untyped                                                                                                        ;
; C1_PH                         ; 0                 ; Untyped                                                                                                        ;
; C2_PH                         ; 0                 ; Untyped                                                                                                        ;
; C3_PH                         ; 0                 ; Untyped                                                                                                        ;
; C4_PH                         ; 0                 ; Untyped                                                                                                        ;
; C5_PH                         ; 0                 ; Untyped                                                                                                        ;
; C6_PH                         ; 0                 ; Untyped                                                                                                        ;
; C7_PH                         ; 0                 ; Untyped                                                                                                        ;
; C8_PH                         ; 0                 ; Untyped                                                                                                        ;
; C9_PH                         ; 0                 ; Untyped                                                                                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                        ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                        ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                        ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                        ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                        ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                        ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                        ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                        ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                        ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                        ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                        ;
; L0_PH                         ; 0                 ; Untyped                                                                                                        ;
; L1_PH                         ; 0                 ; Untyped                                                                                                        ;
; G0_PH                         ; 0                 ; Untyped                                                                                                        ;
; G1_PH                         ; 0                 ; Untyped                                                                                                        ;
; G2_PH                         ; 0                 ; Untyped                                                                                                        ;
; G3_PH                         ; 0                 ; Untyped                                                                                                        ;
; E0_PH                         ; 0                 ; Untyped                                                                                                        ;
; E1_PH                         ; 0                 ; Untyped                                                                                                        ;
; E2_PH                         ; 0                 ; Untyped                                                                                                        ;
; E3_PH                         ; 0                 ; Untyped                                                                                                        ;
; M_PH                          ; 0                 ; Untyped                                                                                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                        ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                        ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                        ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                        ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                                        ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                        ;
; CBXI_PARAMETER                ; altpll_8fb2       ; Untyped                                                                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                        ;
; DEVICE_FAMILY                 ; Cyclone IV        ; Untyped                                                                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                 ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0 ;
+----------------+------------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                    ;
+----------------+------------------+-----------------------------------------------------------------------------------------+
; IDW            ; 23               ; Signed Integer                                                                          ;
; ODW            ; 29               ; Signed Integer                                                                          ;
; IEW            ; 1                ; Signed Integer                                                                          ;
; OEW            ; 1                ; Signed Integer                                                                          ;
; ALPHA          ; 1111111111       ; Unsigned Binary                                                                         ;
; STATUS_IN      ; 0000000000010111 ; Unsigned Binary                                                                         ;
; STATUS_OUT     ; 0000000000011001 ; Unsigned Binary                                                                         ;
+----------------+------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0 ;
+-------------------------+------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                   ;
+-------------------------+------------+----------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                         ;
; DW                      ; 29         ; Signed Integer                                                                         ;
; R_UI                    ; 29         ; Signed Integer                                                                         ;
; R_LI                    ; 22         ; Signed Integer                                                                         ;
; G_UI                    ; 19         ; Signed Integer                                                                         ;
; G_LI                    ; 12         ; Signed Integer                                                                         ;
; B_UI                    ; 9          ; Signed Integer                                                                         ;
; B_LI                    ; 2          ; Signed Integer                                                                         ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                         ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                         ;
; H_SYNC                  ; 96         ; Signed Integer                                                                         ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                         ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                         ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                         ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                         ;
; V_SYNC                  ; 2          ; Signed Integer                                                                         ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                         ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                         ;
; LW                      ; 10         ; Signed Integer                                                                         ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                        ;
; PW                      ; 10         ; Signed Integer                                                                         ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                        ;
+-------------------------+------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                                                ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                                                                      ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                                                      ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                                                      ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                                                      ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                                                      ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                                                      ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                                                      ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                                                      ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                                                      ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                                                      ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                                                      ;
; PW                      ; 10         ; Signed Integer                                                                                                                      ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                                                                     ;
; LW                      ; 10         ; Signed Integer                                                                                                                      ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                                                                     ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                              ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 13    ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 13    ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 13    ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 13    ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_green_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_red_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                                   ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                                          ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                                          ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                          ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                          ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                         ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                         ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                    ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_control_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_green_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_green_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_red_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_red_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 64    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 47    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 44    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 64    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router:router|assign2_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 11    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_001:router_001|assign2_system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_002|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_003|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_004|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_005:router_005|assign2_system_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_006|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_007|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_008|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_009|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_010|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_011|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_012|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_013:router_013|assign2_system_mm_interconnect_0_router_013_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_013:router_014|assign2_system_mm_interconnect_0_router_013_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                        ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                        ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                        ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                        ;
; VALID_WIDTH               ; 13    ; Signed Integer                                                                                                                        ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                        ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                        ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                        ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                               ;
; VALID_WIDTH               ; 13    ; Signed Integer                                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                             ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 59    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 58    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                     ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                     ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                     ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                     ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                     ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                     ;
; OUT_BYTE_CNT_H            ; 50    ; Signed Integer                                                                                                                     ;
; OUT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 51    ; Signed Integer                                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L ; 49    ; Signed Integer                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                          ;
; ST_DATA_W      ; 85    ; Signed Integer                                                                                                                                                                                                                                          ;
; ST_CHANNEL_W   ; 13    ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_mem_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 45    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 46    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 59    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 58    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                          ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                          ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                          ;
; OUT_BYTE_CNT_H            ; 50    ; Signed Integer                                                                                                                          ;
; OUT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_mem_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 51    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_BYTE_CNT_L ; 49    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                               ;
; ST_DATA_W      ; 85    ; Signed Integer                                                                                                                                                                                                                                               ;
; ST_CHANNEL_W   ; 13    ; Signed Integer                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 13     ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 26    ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                               ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                     ;
; IN_PKT_ADDR_H                 ; 42    ; Signed Integer                                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                     ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 43    ; Signed Integer                                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 49    ; Signed Integer                                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 51    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 52    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 54    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 55    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 57    ; Signed Integer                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 48    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 58    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 59    ; Signed Integer                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 82    ; Signed Integer                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 84    ; Signed Integer                                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 45    ; Signed Integer                                                                                                                     ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                                                                                     ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; OUT_PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                     ;
; OUT_ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                     ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                     ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 42    ; Signed Integer                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                          ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 43    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 49    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 51    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 52    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 54    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 55    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 57    ; Signed Integer                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 48    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 58    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 59    ; Signed Integer                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 82    ; Signed Integer                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 84    ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 45    ; Signed Integer                                                                                                                          ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                          ;
; OUT_ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                          ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                          ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                               ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                     ;
; IN_PKT_ADDR_H                 ; 60    ; Signed Integer                                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                     ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 61    ; Signed Integer                                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 67    ; Signed Integer                                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 69    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 70    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 72    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 73    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 75    ; Signed Integer                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 98    ; Signed Integer                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 99    ; Signed Integer                                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 66    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 76    ; Signed Integer                                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 77    ; Signed Integer                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 100   ; Signed Integer                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 102   ; Signed Integer                                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 63    ; Signed Integer                                                                                                                     ;
; IN_ST_DATA_W                  ; 103   ; Signed Integer                                                                                                                     ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                     ;
; OUT_PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 48    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 58    ; Signed Integer                                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 59    ; Signed Integer                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                     ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                     ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                     ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 60    ; Signed Integer                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                          ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 61    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 67    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 69    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 70    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 72    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 73    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 75    ; Signed Integer                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 98    ; Signed Integer                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 99    ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 66    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 76    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 77    ; Signed Integer                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 100   ; Signed Integer                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 102   ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 63    ; Signed Integer                                                                                                                          ;
; IN_ST_DATA_W                  ; 103   ; Signed Integer                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 42    ; Signed Integer                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 43    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 49    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 48    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 58    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 59    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                          ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                          ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                          ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 8     ; Signed Integer                                                                            ;
; inUsePackets    ; 1     ; Signed Integer                                                                            ;
; inDataWidth     ; 24    ; Signed Integer                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                            ;
; inReadyLatency  ; 1     ; Signed Integer                                                                            ;
; outDataWidth    ; 24    ; Signed Integer                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                            ;
; outErrorWidth   ; 0     ; Signed Integer                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                              ;
; DATA_WIDTH     ; 26    ; Signed Integer                                                                                                                                                                                                                                                              ;
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                 ;
+---------------------------+----------+----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                       ;
+---------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                 ;
+---------------------------+----------+----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                       ;
+---------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: assign2_system:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                           ;
; Entity Instance            ; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                          ;
; Entity Instance            ; assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                       ;
; Entity Instance            ; assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO ;
;     -- FIFO Type           ; Dual Clock                                                                                              ;
;     -- LPM_WIDTH           ; 32                                                                                                      ;
;     -- LPM_NUMWORDS        ; 128                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                      ;
+----------------------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                  ;
; Entity Instance                           ; assign2_system:inst|assign2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                 ;
;     -- NUMWORDS_A                         ; 15360                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                                ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                                           ;
; Entity Instance               ; assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                      ;
;     -- PLL_TYPE               ; FAST                                                                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                           ;
; Entity Instance               ; assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards       ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                      ;
;     -- PLL_TYPE               ; FAST                                                                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                           ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                               ;
+----------------+--------+----------+-------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                          ;
+----------------+--------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                     ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                               ;
+----------------+--------+----------+-------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                          ;
+----------------+--------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                            ;
+----------------+-------+----------+----------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                       ;
+----------------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                               ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                              ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                         ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                         ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                    ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                              ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                         ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                      ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                 ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                 ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                         ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                    ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[25..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                   ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                              ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_013:router_013|assign2_system_mm_interconnect_0_router_013_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_005:router_005|assign2_system_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_002|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_001:router_001|assign2_system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router:router|assign2_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_red_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_green_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_control_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_rgb_resampler_0_avalon_rgb_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                        ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_red_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_green_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                             ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; end_of_frame    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; vga_c_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; vga_data_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; vga_color_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0"                                                            ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0"                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll" ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; outclk0 ; Output ; Info     ; Explicitly unconnected                                                              ;
; outclk2 ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0"                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_uart:uart"                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------+
; outclk2 ; Output ; Info     ; Explicitly unconnected                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0" ;
+--------------------+--------+----------+-------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                               ;
+--------------------+--------+----------+-------------------------------------------------------+
; reset_source_reset ; Output ; Info     ; Explicitly unconnected                                ;
+--------------------+--------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_sdram:sdram|assign2_system_sdram_input_efifo_module:the_assign2_system_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_onchip_mem:onchip_mem" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                             ;
+--------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic"                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_jtag_uart:jtag_uart"                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_cpu:cpu" ;
+---------------------+--------+----------+------------------------------+
; Port                ; Type   ; Severity ; Details                      ;
+---------------------+--------+----------+------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected       ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected       ;
+---------------------+--------+----------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst"                            ;
+-----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_st_cmd_mux_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; av_st_cmd_mux_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; av_st_cmd_mux_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; av_st_cmd_mux_data          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; av_mm_control_address       ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; av_mm_control_writedata     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; av_mm_control_waitrequest   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; av_mm_control_readdata      ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND.            ;
; av_mm_control_readdata[0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; av_mm_control_readdatavalid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out"              ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_st_vid_dout_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 170                         ;
; cycloneiii_ff         ; 3697                        ;
;     CLR               ; 737                         ;
;     CLR SCLR          ; 17                          ;
;     CLR SLD           ; 42                          ;
;     ENA               ; 705                         ;
;     ENA CLR           ; 1567                        ;
;     ENA CLR SCLR      ; 42                          ;
;     ENA CLR SCLR SLD  ; 50                          ;
;     ENA CLR SLD       ; 156                         ;
;     ENA SCLR          ; 19                          ;
;     ENA SLD           ; 33                          ;
;     SCLR              ; 6                           ;
;     SLD               ; 21                          ;
;     plain             ; 302                         ;
; cycloneiii_io_obuf    ; 24                          ;
; cycloneiii_lcell_comb ; 4749                        ;
;     arith             ; 389                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 245                         ;
;         3 data inputs ; 141                         ;
;     normal            ; 4360                        ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 106                         ;
;         2 data inputs ; 474                         ;
;         3 data inputs ; 1204                        ;
;         4 data inputs ; 2569                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 304                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 3.41                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 10                                    ;
;     ENA CLR SLD       ; 3                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 121                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 117                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 21                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.01                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 191                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 170                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 161                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 34                                       ;
;         3 data inputs ; 41                                       ;
;         4 data inputs ; 79                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.10                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:12     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Oct 05 13:38:48 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off assignment2 -c assignment2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12248): Elaborating Platform Designer system entity "assign2_system.qsys"
Info (12250): 2022.10.05.13:39:04 Progress: Loading Qsys/assign2_system.qsys
Info (12250): 2022.10.05.13:39:05 Progress: Reading input file
Info (12250): 2022.10.05.13:39:05 Progress: Adding alt_vip_cl_tpg_0 [alt_vip_cl_tpg 18.1]
Info (12250): 2022.10.05.13:39:05 Progress: Parameterizing module alt_vip_cl_tpg_0
Info (12250): 2022.10.05.13:39:05 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2022.10.05.13:39:06 Progress: Parameterizing module clk_0
Info (12250): 2022.10.05.13:39:06 Progress: Adding cpu [altera_nios2_gen2 18.1]
Info (12250): 2022.10.05.13:39:06 Progress: Parameterizing module cpu
Info (12250): 2022.10.05.13:39:06 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2022.10.05.13:39:06 Progress: Parameterizing module jtag_uart
Info (12250): 2022.10.05.13:39:06 Progress: Adding keys [altera_avalon_pio 18.1]
Info (12250): 2022.10.05.13:39:06 Progress: Parameterizing module keys
Info (12250): 2022.10.05.13:39:06 Progress: Adding lcd [altera_avalon_lcd_16207 18.1]
Info (12250): 2022.10.05.13:39:06 Progress: Parameterizing module lcd
Info (12250): 2022.10.05.13:39:06 Progress: Adding leds_green [altera_avalon_pio 18.1]
Info (12250): 2022.10.05.13:39:06 Progress: Parameterizing module leds_green
Info (12250): 2022.10.05.13:39:06 Progress: Adding leds_red [altera_avalon_pio 18.1]
Info (12250): 2022.10.05.13:39:06 Progress: Parameterizing module leds_red
Info (12250): 2022.10.05.13:39:06 Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Info (12250): 2022.10.05.13:39:06 Progress: Parameterizing module onchip_mem
Info (12250): 2022.10.05.13:39:06 Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2022.10.05.13:39:06 Progress: Parameterizing module sdram
Info (12250): 2022.10.05.13:39:06 Progress: Adding switches [altera_avalon_pio 18.1]
Info (12250): 2022.10.05.13:39:06 Progress: Parameterizing module switches
Info (12250): 2022.10.05.13:39:06 Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Info (12250): 2022.10.05.13:39:06 Progress: Parameterizing module sys_sdram_pll_0
Info (12250): 2022.10.05.13:39:06 Progress: Adding timer_0 [altera_avalon_timer 18.1]
Info (12250): 2022.10.05.13:39:06 Progress: Parameterizing module timer_0
Info (12250): 2022.10.05.13:39:06 Progress: Adding timer_1 [altera_avalon_timer 18.1]
Info (12250): 2022.10.05.13:39:06 Progress: Parameterizing module timer_1
Info (12250): 2022.10.05.13:39:06 Progress: Adding uart [altera_avalon_uart 18.1]
Info (12250): 2022.10.05.13:39:06 Progress: Parameterizing module uart
Info (12250): 2022.10.05.13:39:06 Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Info (12250): 2022.10.05.13:39:06 Progress: Parameterizing module video_dual_clock_buffer_0
Info (12250): 2022.10.05.13:39:06 Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Info (12250): 2022.10.05.13:39:06 Progress: Parameterizing module video_pll_0
Info (12250): 2022.10.05.13:39:06 Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Info (12250): 2022.10.05.13:39:07 Progress: Parameterizing module video_rgb_resampler_0
Info (12250): 2022.10.05.13:39:07 Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Info (12250): 2022.10.05.13:39:07 Progress: Parameterizing module video_vga_controller_0
Info (12250): 2022.10.05.13:39:07 Progress: Building connections
Info (12250): 2022.10.05.13:39:07 Progress: Parameterizing connections
Info (12250): 2022.10.05.13:39:07 Progress: Validating
Info (12250): 2022.10.05.13:39:08 Progress: Done reading input file
Info (12250): Assign2_system.alt_vip_cl_tpg_0: The output interface will have 3 colours per pixel
Info (12250): Assign2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Assign2_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Assign2_system.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Assign2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Assign2_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Assign2_system.sys_sdram_pll_0: Refclk Freq: 50.0
Info (12250): Assign2_system.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info (12250): Assign2_system.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info (12250): Assign2_system.alt_vip_cl_tpg_0.dout/video_rgb_resampler_0.avalon_rgb_sink: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info (12250): Assign2_system: Generating assign2_system "assign2_system" for QUARTUS_SYNTH
Info (12250): Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info (12250): Alt_vip_cl_tpg_0: "assign2_system" instantiated alt_vip_cl_tpg "alt_vip_cl_tpg_0"
Info (12250): Cpu: "assign2_system" instantiated altera_nios2_gen2 "cpu"
Info (12250): Jtag_uart: Starting RTL generation for module 'assign2_system_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=assign2_system_jtag_uart --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0002_jtag_uart_gen//assign2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'assign2_system_jtag_uart'
Info (12250): Jtag_uart: "assign2_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Keys: Starting RTL generation for module 'assign2_system_keys'
Info (12250): Keys:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_keys --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0003_keys_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0003_keys_gen//assign2_system_keys_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Keys: Done RTL generation for module 'assign2_system_keys'
Info (12250): Keys: "assign2_system" instantiated altera_avalon_pio "keys"
Info (12250): Lcd: Starting RTL generation for module 'assign2_system_lcd'
Info (12250): Lcd:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=assign2_system_lcd --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0004_lcd_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0004_lcd_gen//assign2_system_lcd_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Lcd: Done RTL generation for module 'assign2_system_lcd'
Info (12250): Lcd: "assign2_system" instantiated altera_avalon_lcd_16207 "lcd"
Info (12250): Leds_green: Starting RTL generation for module 'assign2_system_leds_green'
Info (12250): Leds_green:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_leds_green --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0005_leds_green_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0005_leds_green_gen//assign2_system_leds_green_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Leds_green: Done RTL generation for module 'assign2_system_leds_green'
Info (12250): Leds_green: "assign2_system" instantiated altera_avalon_pio "leds_green"
Info (12250): Leds_red: Starting RTL generation for module 'assign2_system_leds_red'
Info (12250): Leds_red:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_leds_red --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0006_leds_red_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0006_leds_red_gen//assign2_system_leds_red_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Leds_red: Done RTL generation for module 'assign2_system_leds_red'
Info (12250): Leds_red: "assign2_system" instantiated altera_avalon_pio "leds_red"
Info (12250): Onchip_mem: Starting RTL generation for module 'assign2_system_onchip_mem'
Info (12250): Onchip_mem:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=assign2_system_onchip_mem --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0007_onchip_mem_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0007_onchip_mem_gen//assign2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_mem: Done RTL generation for module 'assign2_system_onchip_mem'
Info (12250): Onchip_mem: "assign2_system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info (12250): Sdram: Starting RTL generation for module 'assign2_system_sdram'
Info (12250): Sdram:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=assign2_system_sdram --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0008_sdram_gen//assign2_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'assign2_system_sdram'
Info (12250): Sdram: "assign2_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Switches: Starting RTL generation for module 'assign2_system_switches'
Info (12250): Switches:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=assign2_system_switches --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0009_switches_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0009_switches_gen//assign2_system_switches_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Switches: Done RTL generation for module 'assign2_system_switches'
Info (12250): Switches: "assign2_system" instantiated altera_avalon_pio "switches"
Info (12250): Sys_sdram_pll_0: "assign2_system" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info (12250): Timer_0: Starting RTL generation for module 'assign2_system_timer_0'
Info (12250): Timer_0:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=assign2_system_timer_0 --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0010_timer_0_gen//assign2_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'assign2_system_timer_0'
Info (12250): Timer_0: "assign2_system" instantiated altera_avalon_timer "timer_0"
Info (12250): Uart: Starting RTL generation for module 'assign2_system_uart'
Info (12250): Uart:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=assign2_system_uart --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0011_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0011_uart_gen//assign2_system_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart: Done RTL generation for module 'assign2_system_uart'
Info (12250): Uart: "assign2_system" instantiated altera_avalon_uart "uart"
Info (12250): Video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer
Info (12250): Video_dual_clock_buffer_0: "assign2_system" instantiated altera_up_avalon_video_dual_clock_buffer "video_dual_clock_buffer_0"
Info (12250): Video_pll_0: "assign2_system" instantiated altera_up_avalon_video_pll "video_pll_0"
Info (12250): Video_rgb_resampler_0: Starting Generation of Video RGB Resampler
Info (12250): Video_rgb_resampler_0: "assign2_system" instantiated altera_up_avalon_video_rgb_resampler "video_rgb_resampler_0"
Info (12250): Video_vga_controller_0: Starting Generation of VGA Controller
Info (12250): Video_vga_controller_0: "assign2_system" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "assign2_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "assign2_system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Avalon_st_adapter: "assign2_system" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Rst_controller: "assign2_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Video_out: "alt_vip_cl_tpg_0" instantiated alt_vip_video_output_bridge "video_out"
Info (12250): Scheduler: "alt_vip_cl_tpg_0" instantiated alt_vip_tpg_multi_scheduler "scheduler"
Info (12250): Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv
Info (12250): Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info (12250): Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info (12250): Core_0: "alt_vip_cl_tpg_0" instantiated alt_vip_tpg_bars_alg_core "core_0"
Info (12250): Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv
Info (12250): Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info (12250): Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info (12250): Cpu: Starting RTL generation for module 'assign2_system_cpu_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=assign2_system_cpu_cpu --dir=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0020_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9270_4419211951330613616.dir/0020_cpu_gen//assign2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2022.10.05 13:39:25 (*) Starting Nios II generation
Info (12250): Cpu: # 2022.10.05 13:39:25 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2022.10.05 13:39:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/
Info (12250): Cpu: # 2022.10.05 13:39:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.10.05 13:39:26 (*)   Plaintext license not found.
Info (12250): Cpu: # 2022.10.05 13:39:26 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2022.10.05 13:39:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/
Info (12250): Cpu: # 2022.10.05 13:39:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.10.05 13:39:26 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2022.10.05 13:39:26 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2022.10.05 13:39:26 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2022.10.05 13:39:26 (*)     Testbench
Info (12250): Cpu: # 2022.10.05 13:39:26 (*)     Instruction decoding
Info (12250): Cpu: # 2022.10.05 13:39:26 (*)       Instruction fields
Info (12250): Cpu: # 2022.10.05 13:39:26 (*)       Instruction decodes
Info (12250): Cpu: # 2022.10.05 13:39:27 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2022.10.05 13:39:27 (*)       Instruction controls
Info (12250): Cpu: # 2022.10.05 13:39:27 (*)     Pipeline frontend
Info (12250): Cpu: # 2022.10.05 13:39:27 (*)     Pipeline backend
Info (12250): Cpu: # 2022.10.05 13:39:29 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2022.10.05 13:39:30 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2022.10.05 13:39:31 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'assign2_system_cpu_cpu'
Info (12250): Cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Sys_pll: "sys_sdram_pll_0" instantiated altera_up_altpll "sys_pll"
Info (12250): Reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info (12250): Cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info (12250): Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v
Info (12250): Sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info (12250): Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info (12250): Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info (12250): Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_011: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_011"
Info (12250): Timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_011" instantiated error_adapter "error_adapter_0"
Info (12250): Assign2_system: Done "assign2_system" with 54 modules, 100 files
Info (12249): Finished elaborating Platform Designer system entity "assign2_system.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file assignment2.bdf
    Info (12023): Found entity 1: assignment2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/assign2_system.v
    Info (12023): Found entity 1: assign2_system File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_up_altpll.v
    Info (12023): Found entity 1: altera_up_altpll File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v
    Info (12023): Found entity 1: assign2_system_alt_vip_cl_tpg_0 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0_scheduler.sv
    Info (12023): Found entity 1: assign2_system_alt_vip_cl_tpg_0_scheduler File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0_scheduler.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter.v
    Info (12023): Found entity 1: assign2_system_avalon_st_adapter File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0.sv
    Info (12023): Found entity 1: assign2_system_avalon_st_adapter_timing_adapter_0 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv
    Info (12023): Found entity 1: assign2_system_avalon_st_adapter_timing_adapter_0_fifo File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu.v
    Info (12023): Found entity 1: assign2_system_cpu File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v
    Info (12023): Found entity 1: assign2_system_cpu_cpu_ic_data_module File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: assign2_system_cpu_cpu_ic_tag_module File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: assign2_system_cpu_cpu_bht_module File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: assign2_system_cpu_cpu_register_bank_a_module File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: assign2_system_cpu_cpu_register_bank_b_module File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: assign2_system_cpu_cpu_dc_tag_module File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: assign2_system_cpu_cpu_dc_data_module File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: assign2_system_cpu_cpu_dc_victim_module File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: assign2_system_cpu_cpu_nios2_oci_debug File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: assign2_system_cpu_cpu_nios2_oci_break File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: assign2_system_cpu_cpu_nios2_oci_xbrk File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: assign2_system_cpu_cpu_nios2_oci_dbrk File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: assign2_system_cpu_cpu_nios2_oci_itrace File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: assign2_system_cpu_cpu_nios2_oci_td_mode File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: assign2_system_cpu_cpu_nios2_oci_dtrace File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: assign2_system_cpu_cpu_nios2_oci_fifo File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: assign2_system_cpu_cpu_nios2_oci_pib File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: assign2_system_cpu_cpu_nios2_oci_im File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: assign2_system_cpu_cpu_nios2_performance_monitors File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: assign2_system_cpu_cpu_nios2_avalon_reg File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: assign2_system_cpu_cpu_ociram_sp_ram_module File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: assign2_system_cpu_cpu_nios2_ocimem File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: assign2_system_cpu_cpu_nios2_oci File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: assign2_system_cpu_cpu File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: assign2_system_cpu_cpu_debug_slave_sysclk File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: assign2_system_cpu_cpu_debug_slave_tck File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: assign2_system_cpu_cpu_debug_slave_wrapper File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: assign2_system_cpu_cpu_mult_cell File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: assign2_system_cpu_cpu_test_bench File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_irq_mapper.sv
    Info (12023): Found entity 1: assign2_system_irq_mapper File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/assign2_system/submodules/assign2_system_jtag_uart.v
    Info (12023): Found entity 1: assign2_system_jtag_uart_sim_scfifo_w File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v Line: 21
    Info (12023): Found entity 2: assign2_system_jtag_uart_scfifo_w File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v Line: 78
    Info (12023): Found entity 3: assign2_system_jtag_uart_sim_scfifo_r File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v Line: 164
    Info (12023): Found entity 4: assign2_system_jtag_uart_scfifo_r File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v Line: 243
    Info (12023): Found entity 5: assign2_system_jtag_uart File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_keys.v
    Info (12023): Found entity 1: assign2_system_keys File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_keys.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_lcd.v
    Info (12023): Found entity 1: assign2_system_lcd File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_lcd.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_leds_green.v
    Info (12023): Found entity 1: assign2_system_leds_green File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_leds_green.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_leds_red.v
    Info (12023): Found entity 1: assign2_system_leds_red File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_leds_red.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0_avalon_st_adapter File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011.v
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0_avalon_st_adapter_011 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0_cmd_demux File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0_cmd_demux_001 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0_cmd_mux File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0_cmd_mux_003 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0_router_default_decode File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: assign2_system_mm_interconnect_0_router File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0_router_001_default_decode File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: assign2_system_mm_interconnect_0_router_001 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0_router_002_default_decode File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: assign2_system_mm_interconnect_0_router_002 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0_router_005_default_decode File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: assign2_system_mm_interconnect_0_router_005 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0_router_013_default_decode File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv Line: 45
    Info (12023): Found entity 2: assign2_system_mm_interconnect_0_router_013 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0_rsp_demux File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0_rsp_demux_003 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0_rsp_mux File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: assign2_system_mm_interconnect_0_rsp_mux_001 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_onchip_mem.v
    Info (12023): Found entity 1: assign2_system_onchip_mem File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_onchip_mem.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/assign2_system/submodules/assign2_system_sdram.v
    Info (12023): Found entity 1: assign2_system_sdram_input_efifo_module File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v Line: 21
    Info (12023): Found entity 2: assign2_system_sdram File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_switches.v
    Info (12023): Found entity 1: assign2_system_switches File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_switches.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v
    Info (12023): Found entity 1: assign2_system_sys_sdram_pll_0 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_timer_0.v
    Info (12023): Found entity 1: assign2_system_timer_0 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_timer_0.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/assign2_system/submodules/assign2_system_uart.v
    Info (12023): Found entity 1: assign2_system_uart_tx File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v Line: 21
    Info (12023): Found entity 2: assign2_system_uart_rx_stimulus_source File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v Line: 194
    Info (12023): Found entity 3: assign2_system_uart_rx File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v Line: 288
    Info (12023): Found entity 4: assign2_system_uart_regs File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v Line: 547
    Info (12023): Found entity 5: assign2_system_uart File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v Line: 793
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v
    Info (12023): Found entity 1: assign2_system_video_dual_clock_buffer_0 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_video_pll_0.v
    Info (12023): Found entity 1: assign2_system_video_pll_0 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v
    Info (12023): Found entity 1: assign2_system_video_rgb_resampler_0 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/assign2_system_video_vga_controller_0.v
    Info (12023): Found entity 1: assign2_system_video_vga_controller_0 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_vga_controller_0.v Line: 28
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv
    Info (12022): Found design unit 1: alt_vip_common_pkg (SystemVerilog) (assign2_system) File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/common/alt_vip_common_pkg.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
    Info (12023): Found entity 1: alt_vip_common_event_packet_decode File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
    Info (12023): Found entity 1: alt_vip_common_event_packet_encode File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv
    Info (12023): Found entity 1: alt_vip_common_message_pipeline_stage File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv
    Info (12023): Found entity 1: alt_vip_common_slave_interface File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv
    Info (12023): Found entity 1: alt_vip_common_slave_interface_mux File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv
    Info (12023): Found entity 1: alt_vip_common_sop_align File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv
    Info (12023): Found entity 1: alt_vip_common_latency_0_to_latency_1 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv
    Info (12023): Found entity 1: alt_vip_common_video_packet_empty File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv
    Info (12023): Found entity 1: alt_vip_common_video_packet_encode File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv
    Info (12023): Found entity 1: alt_vip_tpg_bars_alg_core File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv
    Info (12023): Found entity 1: alt_vip_tpg_bars_alg_core_par_lut File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv
    Info (12023): Found entity 1: alt_vip_tpg_bars_alg_core_seq_lut File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv
    Info (12023): Found entity 1: alt_vip_tpg_multi_scheduler File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv
    Info (12023): Found entity 1: alt_vip_video_output_bridge File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv Line: 14
Warning (10037): Verilog HDL or VHDL warning at assign2_system_sdram.v(318): conditional expression evaluates to a constant File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at assign2_system_sdram.v(328): conditional expression evaluates to a constant File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at assign2_system_sdram.v(338): conditional expression evaluates to a constant File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at assign2_system_sdram.v(682): conditional expression evaluates to a constant File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v Line: 682
Info (12127): Elaborating entity "assignment2" for the top level hierarchy
Info (12128): Elaborating entity "assign2_system" for hierarchy "assign2_system:inst"
Info (12128): Elaborating entity "assign2_system_alt_vip_cl_tpg_0" for hierarchy "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 170
Info (12128): Elaborating entity "alt_vip_video_output_bridge" for hierarchy "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v Line: 89
Info (12128): Elaborating entity "alt_vip_common_event_packet_decode" for hierarchy "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv Line: 188
Info (12128): Elaborating entity "alt_vip_common_event_packet_decode" for hierarchy "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:data_input" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv Line: 223
Info (12128): Elaborating entity "alt_vip_common_message_pipeline_stage" for hierarchy "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_message_pipeline_stage:din_pipe_stage" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv Line: 262
Info (12128): Elaborating entity "alt_vip_common_video_packet_encode" for hierarchy "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_video_output_bridge.sv Line: 366
Info (12128): Elaborating entity "alt_vip_common_video_packet_empty" for hierarchy "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_video_packet_empty:empty_converter" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv Line: 145
Info (12128): Elaborating entity "alt_vip_common_latency_0_to_latency_1" for hierarchy "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv Line: 191
Info (12128): Elaborating entity "assign2_system_alt_vip_cl_tpg_0_scheduler" for hierarchy "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v Line: 104
Info (12128): Elaborating entity "alt_vip_tpg_multi_scheduler" for hierarchy "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0_scheduler.sv Line: 104
Info (12128): Elaborating entity "alt_vip_common_event_packet_encode" for hierarchy "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|assign2_system_alt_vip_cl_tpg_0_scheduler:scheduler|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst|alt_vip_common_event_packet_encode:ac_cmd_encoder" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv Line: 258
Info (12128): Elaborating entity "alt_vip_tpg_bars_alg_core" for hierarchy "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_alt_vip_cl_tpg_0.v Line: 135
Info (12128): Elaborating entity "alt_vip_common_event_packet_decode" for hierarchy "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_decode:cmd_decode" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv Line: 187
Info (12128): Elaborating entity "alt_vip_common_event_packet_encode" for hierarchy "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_common_event_packet_encode:dout_encode" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv Line: 225
Info (12128): Elaborating entity "alt_vip_tpg_bars_alg_core_par_lut" for hierarchy "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[0].in_par_lut" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv Line: 568
Info (12128): Elaborating entity "alt_vip_tpg_bars_alg_core_par_lut" for hierarchy "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[1].in_par_lut" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv Line: 568
Info (12128): Elaborating entity "alt_vip_tpg_bars_alg_core_par_lut" for hierarchy "assign2_system:inst|assign2_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0|alt_vip_tpg_bars_alg_core:core_0|alt_vip_tpg_bars_alg_core_par_lut:pip_gen[0].col_gen[2].in_par_lut" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv Line: 568
Info (12128): Elaborating entity "assign2_system_cpu" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 201
Info (12128): Elaborating entity "assign2_system_cpu_cpu" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu.v Line: 69
Info (12128): Elaborating entity "assign2_system_cpu_cpu_test_bench" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_test_bench:the_assign2_system_cpu_cpu_test_bench" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 6000
Info (12128): Elaborating entity "assign2_system_cpu_cpu_ic_data_module" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 7002
Info (12128): Elaborating entity "altsyncram" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 61
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_cjd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_data_module:assign2_system_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "assign2_system_cpu_cpu_ic_tag_module" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 7068
Info (12128): Elaborating entity "altsyncram" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 129
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "width_b" = "21"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ad1.tdf
    Info (12023): Found entity 1: altsyncram_5ad1 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_5ad1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5ad1" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_ic_tag_module:assign2_system_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ad1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "assign2_system_cpu_cpu_bht_module" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 7266
Info (12128): Elaborating entity "altsyncram" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 198
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_97d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_bht_module:assign2_system_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "assign2_system_cpu_cpu_register_bank_a_module" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 8223
Info (12128): Elaborating entity "altsyncram" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 264
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_fic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_register_bank_a_module:assign2_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "assign2_system_cpu_cpu_register_bank_b_module" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_register_bank_b_module:assign2_system_cpu_cpu_register_bank_b" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 8241
Info (12128): Elaborating entity "assign2_system_cpu_cpu_mult_cell" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 8826
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v Line: 116
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v Line: 116
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altera_mult_add_vkp2.v Line: 116
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "assign2_system_cpu_cpu_dc_tag_module" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 9248
Info (12128): Elaborating entity "altsyncram" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 396
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vic1.tdf
    Info (12023): Found entity 1: altsyncram_vic1 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_vic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vic1" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_tag_module:assign2_system_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vic1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "assign2_system_cpu_cpu_dc_data_module" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 9314
Info (12128): Elaborating entity "altsyncram" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 465
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_kdf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_data_module:assign2_system_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "assign2_system_cpu_cpu_dc_victim_module" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 9426
Info (12128): Elaborating entity "altsyncram" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 534
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_r3d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_dc_victim_module:assign2_system_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "assign2_system_cpu_cpu_nios2_oci" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 10283
Info (12128): Elaborating entity "assign2_system_cpu_cpu_nios2_oci_debug" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 632
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_debug:the_assign2_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "assign2_system_cpu_cpu_nios2_oci_break" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_break:the_assign2_system_cpu_cpu_nios2_oci_break" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 3128
Info (12128): Elaborating entity "assign2_system_cpu_cpu_nios2_oci_xbrk" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_xbrk:the_assign2_system_cpu_cpu_nios2_oci_xbrk" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 3151
Info (12128): Elaborating entity "assign2_system_cpu_cpu_nios2_oci_dbrk" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_dbrk:the_assign2_system_cpu_cpu_nios2_oci_dbrk" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 3178
Info (12128): Elaborating entity "assign2_system_cpu_cpu_nios2_oci_itrace" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_itrace:the_assign2_system_cpu_cpu_nios2_oci_itrace" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 3216
Info (12128): Elaborating entity "assign2_system_cpu_cpu_nios2_oci_dtrace" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_dtrace:the_assign2_system_cpu_cpu_nios2_oci_dtrace" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 3231
Info (12128): Elaborating entity "assign2_system_cpu_cpu_nios2_oci_td_mode" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_dtrace:the_assign2_system_cpu_cpu_nios2_oci_dtrace|assign2_system_cpu_cpu_nios2_oci_td_mode:assign2_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 1752
Info (12128): Elaborating entity "assign2_system_cpu_cpu_nios2_oci_fifo" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 3246
Info (12128): Elaborating entity "assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo|assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_assign2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 2065
Info (12128): Elaborating entity "assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo|assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_assign2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 2074
Info (12128): Elaborating entity "assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_fifo:the_assign2_system_cpu_cpu_nios2_oci_fifo|assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_assign2_system_cpu_cpu_nios2_oci_fifo_cnt_inc" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 2083
Info (12128): Elaborating entity "assign2_system_cpu_cpu_nios2_oci_pib" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_pib:the_assign2_system_cpu_cpu_nios2_oci_pib" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 3251
Info (12128): Elaborating entity "assign2_system_cpu_cpu_nios2_oci_im" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_oci_im:the_assign2_system_cpu_cpu_nios2_oci_im" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 3265
Info (12128): Elaborating entity "assign2_system_cpu_cpu_nios2_avalon_reg" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_avalon_reg:the_assign2_system_cpu_cpu_nios2_avalon_reg" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 3284
Info (12128): Elaborating entity "assign2_system_cpu_cpu_nios2_ocimem" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 3304
Info (12128): Elaborating entity "assign2_system_cpu_cpu_ociram_sp_ram_module" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 2675
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 2675
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 2675
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_nios2_ocimem:the_assign2_system_cpu_cpu_nios2_ocimem|assign2_system_cpu_cpu_ociram_sp_ram_module:assign2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "assign2_system_cpu_cpu_debug_slave_wrapper" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 3406
Info (12128): Elaborating entity "assign2_system_cpu_cpu_debug_slave_tck" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_tck:the_assign2_system_cpu_cpu_debug_slave_tck" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "assign2_system_cpu_cpu_debug_slave_sysclk" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|assign2_system_cpu_cpu_debug_slave_sysclk:the_assign2_system_cpu_cpu_debug_slave_sysclk" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_nios2_oci:the_assign2_system_cpu_cpu_nios2_oci|assign2_system_cpu_cpu_debug_slave_wrapper:the_assign2_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:assign2_system_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "assign2_system_jtag_uart" for hierarchy "assign2_system:inst|assign2_system_jtag_uart:jtag_uart" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 214
Info (12128): Elaborating entity "assign2_system_jtag_uart_scfifo_w" for hierarchy "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_w:the_assign2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "assign2_system_jtag_uart_scfifo_r" for hierarchy "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|assign2_system_jtag_uart_scfifo_r:the_assign2_system_jtag_uart_scfifo_r" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "assign2_system:inst|assign2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:assign2_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "assign2_system_keys" for hierarchy "assign2_system:inst|assign2_system_keys:keys" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 226
Info (12128): Elaborating entity "assign2_system_lcd" for hierarchy "assign2_system:inst|assign2_system_lcd:lcd" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 241
Info (12128): Elaborating entity "assign2_system_leds_green" for hierarchy "assign2_system:inst|assign2_system_leds_green:leds_green" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 252
Info (12128): Elaborating entity "assign2_system_leds_red" for hierarchy "assign2_system:inst|assign2_system_leds_red:leds_red" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 263
Info (12128): Elaborating entity "assign2_system_onchip_mem" for hierarchy "assign2_system:inst|assign2_system_onchip_mem:onchip_mem" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 277
Info (12128): Elaborating entity "altsyncram" for hierarchy "assign2_system:inst|assign2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_onchip_mem.v Line: 69
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_onchip_mem.v Line: 69
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_onchip_mem.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "assign2_system_onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "15360"
    Info (12134): Parameter "numwords_a" = "15360"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qdh1.tdf
    Info (12023): Found entity 1: altsyncram_qdh1 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_qdh1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_qdh1" for hierarchy "assign2_system:inst|assign2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_qdh1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "assign2_system:inst|assign2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_qdh1:auto_generated|decode_jsa:decode3" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_qdh1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iob.tdf
    Info (12023): Found entity 1: mux_iob File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/mux_iob.tdf Line: 22
Info (12128): Elaborating entity "mux_iob" for hierarchy "assign2_system:inst|assign2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_qdh1:auto_generated|mux_iob:mux2" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_qdh1.tdf Line: 44
Info (12128): Elaborating entity "assign2_system_sdram" for hierarchy "assign2_system:inst|assign2_system_sdram:sdram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 300
Info (12128): Elaborating entity "assign2_system_sdram_input_efifo_module" for hierarchy "assign2_system:inst|assign2_system_sdram:sdram|assign2_system_sdram_input_efifo_module:the_assign2_system_sdram_input_efifo_module" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sdram.v Line: 298
Info (12128): Elaborating entity "assign2_system_switches" for hierarchy "assign2_system:inst|assign2_system_switches:switches" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 308
Info (12128): Elaborating entity "assign2_system_sys_sdram_pll_0" for hierarchy "assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 316
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v Line: 35
Info (12128): Elaborating entity "altpll" for hierarchy "assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v Line: 140
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v Line: 140
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v Line: 140
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf
    Info (12023): Found entity 1: altpll_3lb2 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_3lb2.tdf Line: 25
Info (12128): Elaborating entity "altpll_3lb2" for hierarchy "assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_sys_sdram_pll_0.v Line: 40
Info (12128): Elaborating entity "assign2_system_timer_0" for hierarchy "assign2_system:inst|assign2_system_timer_0:timer_0" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 327
Info (12128): Elaborating entity "assign2_system_uart" for hierarchy "assign2_system:inst|assign2_system_uart:uart" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 353
Info (12128): Elaborating entity "assign2_system_uart_tx" for hierarchy "assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_tx:the_assign2_system_uart_tx" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v Line: 867
Info (12128): Elaborating entity "assign2_system_uart_rx" for hierarchy "assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_rx:the_assign2_system_uart_rx" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v Line: 885
Info (12128): Elaborating entity "assign2_system_uart_rx_stimulus_source" for hierarchy "assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_rx:the_assign2_system_uart_rx|assign2_system_uart_rx_stimulus_source:the_assign2_system_uart_rx_stimulus_source" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v Line: 366
Info (12128): Elaborating entity "assign2_system_uart_regs" for hierarchy "assign2_system:inst|assign2_system_uart:uart|assign2_system_uart_regs:the_assign2_system_uart_regs" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_uart.v Line: 916
Info (12128): Elaborating entity "assign2_system_video_dual_clock_buffer_0" for hierarchy "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 370
Info (12128): Elaborating entity "dcfifo" for hierarchy "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v Line: 155
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v Line: 155
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_dual_clock_buffer_0.v Line: 155
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf
    Info (12023): Found entity 1: dcfifo_nsj1 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_nsj1" for hierarchy "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf
    Info (12023): Found entity 1: a_gray2bin_tgb File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_gray2bin_tgb.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_tgb" for hierarchy "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf
    Info (12023): Found entity 1: a_graycounter_qn6 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_graycounter_qn6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_qn6" for hierarchy "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf
    Info (12023): Found entity 1: a_graycounter_m5c File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/a_graycounter_m5c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_m5c" for hierarchy "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf
    Info (12023): Found entity 1: altsyncram_j421 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j421" for hierarchy "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_g9l File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/alt_synch_pipe_g9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_g9l" for hierarchy "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dffpipe_1v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/alt_synch_pipe_g9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dffpipe_0v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/alt_synch_pipe_h9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dffpipe_2v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/alt_synch_pipe_h9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info (12023): Found entity 1: cmpr_a66 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/cmpr_a66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_a66" for hierarchy "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/mux_j28.tdf Line: 22
Info (12128): Elaborating entity "mux_j28" for hierarchy "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/dcfifo_nsj1.tdf Line: 92
Info (12128): Elaborating entity "assign2_system_video_pll_0" for hierarchy "assign2_system:inst|assign2_system_video_pll_0:video_pll_0" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 377
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_pll_0.v Line: 34
Info (12128): Elaborating entity "altpll" for hierarchy "assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v Line: 140
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v Line: 140
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter: File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v Line: 140
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "3"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf
    Info (12023): Found entity 1: altpll_8fb2 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_8fb2.tdf Line: 25
Info (12128): Elaborating entity "altpll_8fb2" for hierarchy "assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "assign2_system_video_rgb_resampler_0" for hierarchy "assign2_system:inst|assign2_system_video_rgb_resampler_0:video_rgb_resampler_0" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 394
Warning (10036): Verilog HDL or VHDL warning at assign2_system_video_rgb_resampler_0.v(118): object "a" assigned a value but never read File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_rgb_resampler_0.v Line: 118
Info (12128): Elaborating entity "assign2_system_video_vga_controller_0" for hierarchy "assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 412
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "assign2_system:inst|assign2_system_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_video_vga_controller_0.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 504
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 1056
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 1116
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 1180
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 1244
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 1308
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 1372
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_green_s1_translator" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 1436
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 1692
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 1820
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 1884
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 1948
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 2029
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 2110
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 2194
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 2235
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 3569
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 3610
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 3651
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 3776
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_router" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router:router" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 3792
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_router_default_decode" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router:router|assign2_system_mm_interconnect_0_router_default_decode:the_default_decode" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router.sv Line: 196
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_router_001" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_001:router_001" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 3808
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_router_001_default_decode" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_001:router_001|assign2_system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_router_002" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_002" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 3824
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_router_002_default_decode" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_002:router_002|assign2_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_router_005" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_005:router_005" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 3872
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_router_005_default_decode" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_005:router_005|assign2_system_mm_interconnect_0_router_005_default_decode:the_default_decode" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_router_013" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_013:router_013" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 4000
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_router_013_default_decode" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_router_013:router_013|assign2_system_mm_interconnect_0_router_013_default_decode:the_default_decode" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_router_013.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 4066
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 4166
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_cmd_demux" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_demux:cmd_demux" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 4305
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_cmd_demux_001" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 4334
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_cmd_mux" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux:cmd_mux" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 4351
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_cmd_mux_003" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 4408
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_rsp_demux" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux:rsp_demux" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 4590
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_rsp_demux_003" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 4647
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_rsp_mux" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 4901
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux.sv Line: 486
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_rsp_mux_001" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 4930
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 4996
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 5128
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 5223
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|assign2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_avalon_st_adapter_011" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0.v Line: 5542
Info (12128): Elaborating entity "assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0" for hierarchy "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|assign2_system_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011|assign2_system_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0:error_adapter_0" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_mm_interconnect_0_avalon_st_adapter_011.v Line: 200
Info (12128): Elaborating entity "assign2_system_irq_mapper" for hierarchy "assign2_system:inst|assign2_system_irq_mapper:irq_mapper" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 515
Info (12128): Elaborating entity "assign2_system_avalon_st_adapter" for hierarchy "assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 547
Info (12128): Elaborating entity "assign2_system_avalon_st_adapter_timing_adapter_0" for hierarchy "assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter.v Line: 206
Info (12128): Elaborating entity "assign2_system_avalon_st_adapter_timing_adapter_0_fifo" for hierarchy "assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0.sv Line: 113
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "assign2_system:inst|altera_reset_controller:rst_controller" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 610
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "assign2_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "assign2_system:inst|altera_reset_controller:rst_controller_001" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/assign2_system.v Line: 673
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v Line: 140
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_up_altpll.v Line: 140
Warning (12020): Port "jdo" on the entity instantiation of "the_assign2_system_cpu_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.10.05.13:40:31 Progress: Loading sld20a8fde8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld20a8fde8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/sld20a8fde8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[1]" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf Line: 69
        Warning (14320): Synthesized away node "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[2]" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf Line: 99
        Warning (14320): Synthesized away node "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[3]" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf Line: 129
        Warning (14320): Synthesized away node "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[12]" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf Line: 399
        Warning (14320): Synthesized away node "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[13]" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf Line: 429
        Warning (14320): Synthesized away node "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[22]" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf Line: 699
        Warning (14320): Synthesized away node "assign2_system:inst|assign2_system_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[23]" File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altsyncram_j421.tdf Line: 729
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "assign2_system:inst|assign2_system_avalon_st_adapter:avalon_st_adapter|assign2_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0|assign2_system_avalon_st_adapter_timing_adapter_0_fifo:assign2_system_avalon_st_adapter_timing_adapter_0_fifo|mem" is uninferred due to inappropriate RAM size File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_avalon_st_adapter_timing_adapter_0_fifo.sv Line: 87
    Info (276004): RAM logic "assign2_system:inst|assign2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/altera_avalon_sc_fifo.v Line: 108
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/mult_jp01.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "assign2_system:inst|assign2_system_cpu:cpu|assign2_system_cpu_cpu:cpu|assign2_system_cpu_cpu_mult_cell:the_assign2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011 File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/mult_j011.tdf Line: 28
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Video and Image Processing Suite" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-TEST_PATTERN_GENERATOR_II
        Warning (265074): The Test Pattern Generator II MegaCore function will be disabled after time-out is reached
        Warning (265074): The Test Pattern Generator II MegaCore function will be disabled after time-out is reached
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/ip/assign2_system/submodules/assign2_system_cpu_cpu.v Line: 5843
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 469 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /Documents/GitHub/video-processing-group-10/Quartus/output_files/assignment2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "assign2_system:inst|assign2_system_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_3lb2.tdf Line: 27
Warning (15897): PLL "assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_8fb2.tdf Line: 27
Warning (15899): PLL "assign2_system:inst|assign2_system_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: //files.auckland.ac.nz/myhome/Documents/GitHub/video-processing-group-10/Quartus/db/altpll_8fb2.tdf Line: 27
Info (21057): Implemented 7388 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 83 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 6941 logic cells
    Info (21064): Implemented 304 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 5039 megabytes
    Info: Processing ended: Wed Oct 05 13:41:07 2022
    Info: Elapsed time: 00:02:19
    Info: Total CPU time (on all processors): 00:02:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /Documents/GitHub/video-processing-group-10/Quartus/output_files/assignment2.map.smsg.


