#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x29b50b0 .scope module, "zap_test" "zap_test" 2 1;
 .timescale 0 0;
P_0x29f27f0 .param/l "AL" 0 3 16, C4<1110>;
P_0x29f2830 .param/l "ALU_OPS" 0 2 4, +C4<00000000000000000000000000100000>;
P_0x29f2870 .param/l "ARCH_REGS" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x29f28b0 .param/l "CC" 0 3 5, C4<0011>;
P_0x29f28f0 .param/l "CS" 0 3 4, C4<0010>;
P_0x29f2930 .param/l "EQ" 0 3 2, C4<0000>;
P_0x29f2970 .param/l "GE" 0 3 12, C4<1010>;
P_0x29f29b0 .param/l "GT" 0 3 14, C4<1100>;
P_0x29f29f0 .param/l "HI" 0 3 10, C4<1000>;
P_0x29f2a30 .param/l "LE" 0 3 15, C4<1101>;
P_0x29f2a70 .param/l "LS" 0 3 11, C4<1001>;
P_0x29f2ab0 .param/l "LT" 0 3 13, C4<1011>;
P_0x29f2af0 .param/l "MI" 0 3 6, C4<0100>;
P_0x29f2b30 .param/l "NE" 0 3 3, C4<0001>;
P_0x29f2b70 .param/l "NV" 0 3 17, C4<1111>;
P_0x29f2bb0 .param/l "PHY_REGS" 0 2 3, +C4<00000000000000000000000000101110>;
P_0x29f2bf0 .param/l "PL" 0 3 7, C4<0101>;
P_0x29f2c30 .param/l "SHIFT_OPS" 0 2 5, +C4<00000000000000000000000000000101>;
P_0x29f2c70 .param/l "VC" 0 3 9, C4<0111>;
P_0x29f2cb0 .param/l "VS" 0 3 8, C4<0110>;
v0x27f7bf0_0 .net/2u *"_s0", 31 0, L_0x2a53cf0;  1 drivers
v0x2a3fb90_0 .net/2u *"_s14", 31 0, L_0x2a54220;  1 drivers
v0x2a3fc30_0 .net/2u *"_s16", 0 0, L_0x2a542c0;  1 drivers
v0x2a3fcd0_0 .net/2u *"_s18", 0 0, L_0x2a54360;  1 drivers
v0x2a3fdc0_0 .net/2u *"_s4", 0 0, L_0x2a53e20;  1 drivers
v0x2a3ff00_0 .net/2u *"_s6", 0 0, L_0x2a53f50;  1 drivers
v0x2a3fff0_0 .var/2u "i_clk", 0 0;
v0x2a40090_0 .net/2u "i_data_abort", 0 0, L_0x2a54360;  alias, 1 drivers
v0x2a40130_0 .net/2u "i_data_stall", 0 0, L_0x2a542c0;  alias, 1 drivers
v0x2a40260_0 .var/2u "i_fiq", 0 0;
v0x2a40300_0 .net/2u "i_instr_abort", 0 0, L_0x2a53f50;  alias, 1 drivers
v0x2a403a0_0 .net/2u "i_instruction", 31 0, L_0x2a53cf0;  alias, 1 drivers
v0x2a40440_0 .net "i_instruction_address", 31 0, v0x27a9a10_0;  1 drivers
v0x2a404e0_0 .var/2u "i_irq", 0 0;
v0x2a40580_0 .net/2u "i_rd_data", 31 0, L_0x2a54220;  alias, 1 drivers
v0x2a406b0_0 .var/2u "i_reset", 0 0;
v0x2a40750_0 .net/2u "i_valid", 0 0, L_0x2a53e20;  alias, 1 drivers
v0x2a40900_0 .net "o_address", 31 0, v0x29f59d0_0;  1 drivers
v0x2a409a0_0 .net "o_cpsr", 31 0, v0x2a2e750_0;  1 drivers
v0x2a40a40_0 .net "o_fiq_ack", 0 0, v0x2a2e860_0;  1 drivers
v0x2a40ae0_0 .net "o_irq_ack", 0 0, v0x2a2dbc0_0;  1 drivers
v0x2a40b80_0 .net "o_mem_reset", 0 0, L_0x2a413a0;  1 drivers
v0x2a40c20_0 .net "o_mem_translate", 0 0, v0x29f5ef0_0;  1 drivers
v0x2a40d10_0 .net "o_pc", 31 0, v0x2a2eb10_0;  1 drivers
v0x2a40db0_0 .net "o_read_en", 0 0, L_0x2a53b60;  1 drivers
v0x2a40ea0_0 .net "o_signed_byte_en", 0 0, v0x29f5b30_0;  1 drivers
v0x2a40f90_0 .net "o_signed_halfword_en", 0 0, v0x29f5bf0_0;  1 drivers
v0x2a41080_0 .net "o_unsigned_byte_en", 0 0, v0x29f5f90_0;  1 drivers
v0x2a41170_0 .net "o_unsigned_halfword_en", 0 0, v0x29f6030_0;  1 drivers
v0x2a41260_0 .net "o_wr_data", 31 0, v0x29f5d90_0;  1 drivers
v0x2a41300_0 .net "o_write_en", 0 0, v0x29f5e50_0;  1 drivers
E_0x29e5f00 .event negedge, v0x29cd360_0;
L_0x2a53cf0 .cast/2 32, v0x27bc310_0;
L_0x2a53e20 .cast/2 1, v0x27f9360_0;
L_0x2a53f50 .cast/2 1, v0x27d7e10_0;
L_0x2a54220 .cast/2 32, v0x29bc260_0;
L_0x2a542c0 .cast/2 1, v0x2749e50_0;
L_0x2a54360 .cast/2 1, v0x29e4160_0;
S_0x29524d0 .scope module, "u_d_cache" "cache" 2 118, 4 1 0, S_0x29b50b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_address"
    .port_info 3 /OUTPUT 32 "o_data"
    .port_info 4 /INPUT 32 "i_data"
    .port_info 5 /OUTPUT 1 "o_hit"
    .port_info 6 /OUTPUT 1 "o_miss"
    .port_info 7 /OUTPUT 1 "o_abort"
    .port_info 8 /OUTPUT 32 "o_address"
    .port_info 9 /INPUT 1 "i_rd_en"
    .port_info 10 /INPUT 1 "i_wr_en"
    .port_info 11 /INPUT 1 "i_recover"
v0x29eaec0_0 .net "i_address", 31 0, v0x29f59d0_0;  alias, 1 drivers
v0x29cd360_0 .net "i_clk", 0 0, v0x2a3fff0_0;  1 drivers
v0x297b230_0 .net "i_data", 31 0, v0x29f5d90_0;  alias, 1 drivers
v0x2978200_0 .net "i_rd_en", 0 0, L_0x2a53b60;  alias, 1 drivers
v0x299ee10_0 .net "i_recover", 0 0, L_0x2a413a0;  alias, 1 drivers
v0x2962760_0 .net "i_reset", 0 0, v0x2a406b0_0;  1 drivers
v0x29abba0_0 .net "i_wr_en", 0 0, v0x29f5e50_0;  alias, 1 drivers
v0x29d4e60 .array/2u "mem", 0 65535, 7 0;
v0x29e4160_0 .var "o_abort", 0 0;
v0x29d5fc0_0 .var "o_address", 31 0;
v0x29bc260_0 .var "o_data", 31 0;
v0x29f1c00_0 .var "o_hit", 0 0;
v0x2749e50_0 .var "o_miss", 0 0;
E_0x27ca850 .event posedge, v0x29cd360_0;
S_0x2973660 .scope module, "u_i_cache" "cache" 2 101, 4 1 0, S_0x29b50b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_address"
    .port_info 3 /OUTPUT 32 "o_data"
    .port_info 4 /INPUT 32 "i_data"
    .port_info 5 /OUTPUT 1 "o_hit"
    .port_info 6 /OUTPUT 1 "o_miss"
    .port_info 7 /OUTPUT 1 "o_abort"
    .port_info 8 /OUTPUT 32 "o_address"
    .port_info 9 /INPUT 1 "i_rd_en"
    .port_info 10 /INPUT 1 "i_wr_en"
    .port_info 11 /INPUT 1 "i_recover"
v0x274a4d0_0 .net "i_address", 31 0, v0x2a2eb10_0;  alias, 1 drivers
v0x274a080_0 .net "i_clk", 0 0, v0x2a3fff0_0;  alias, 1 drivers
L_0x7fedca7763c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x28b9590_0 .net "i_data", 31 0, L_0x7fedca7763c0;  1 drivers
L_0x7fedca776408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x288bd50_0 .net "i_rd_en", 0 0, L_0x7fedca776408;  1 drivers
L_0x7fedca776498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x287b470_0 .net "i_recover", 0 0, L_0x7fedca776498;  1 drivers
v0x2869bb0_0 .net "i_reset", 0 0, v0x2a406b0_0;  alias, 1 drivers
L_0x7fedca776450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x282c3f0_0 .net "i_wr_en", 0 0, L_0x7fedca776450;  1 drivers
v0x283f3c0 .array/2u "mem", 0 65535, 7 0;
v0x27d7e10_0 .var "o_abort", 0 0;
v0x27a9a10_0 .var "o_address", 31 0;
v0x27bc310_0 .var "o_data", 31 0;
v0x27f9360_0 .var "o_hit", 0 0;
v0x277be20_0 .var "o_miss", 0 0;
S_0x2972cf0 .scope module, "u_zap_top" "zap_top" 2 71, 5 29 0, S_0x29b50b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_instruction"
    .port_info 3 /INPUT 1 "i_valid"
    .port_info 4 /INPUT 1 "i_instr_abort"
    .port_info 5 /INPUT 32 "i_instruction_address"
    .port_info 6 /OUTPUT 1 "o_read_en"
    .port_info 7 /OUTPUT 1 "o_write_en"
    .port_info 8 /OUTPUT 32 "o_address"
    .port_info 9 /OUTPUT 1 "o_unsigned_byte_en"
    .port_info 10 /OUTPUT 1 "o_signed_byte_en"
    .port_info 11 /OUTPUT 1 "o_unsigned_halfword_en"
    .port_info 12 /OUTPUT 1 "o_signed_halfword_en"
    .port_info 13 /OUTPUT 1 "o_mem_translate"
    .port_info 14 /INPUT 1 "i_data_stall"
    .port_info 15 /INPUT 1 "i_data_abort"
    .port_info 16 /INPUT 32 "i_rd_data"
    .port_info 17 /OUTPUT 32 "o_wr_data"
    .port_info 18 /INPUT 1 "i_fiq"
    .port_info 19 /INPUT 1 "i_irq"
    .port_info 20 /OUTPUT 1 "o_fiq_ack"
    .port_info 21 /OUTPUT 1 "o_irq_ack"
    .port_info 22 /OUTPUT 32 "o_pc"
    .port_info 23 /OUTPUT 32 "o_cpsr"
    .port_info 24 /OUTPUT 1 "o_mem_reset"
P_0x283ca40 .param/l "ALU_OPS" 0 5 36, +C4<00000000000000000000000000100000>;
P_0x283ca80 .param/l "ARCH_REGS" 0 5 32, +C4<00000000000000000000000000100000>;
P_0x283cac0 .param/l "DATA_ABORT_VECTOR" 0 5 47, +C4<00000000000000000000000000000000>;
P_0x283cb00 .param/l "FIQ_VECTOR" 0 5 48, +C4<00000000000000000000000000000100>;
P_0x283cb40 .param/l "INSTRUCTION_ABORT_VECTOR" 0 5 50, +C4<00000000000000000000000000001100>;
P_0x283cb80 .param/l "IRQ_VECTOR" 0 5 49, +C4<00000000000000000000000000001000>;
P_0x283cbc0 .param/l "PHY_REGS" 0 5 44, +C4<00000000000000000000000000101110>;
P_0x283cc00 .param/l "SHIFT_OPS" 0 5 40, +C4<00000000000000000000000000000101>;
P_0x283cc40 .param/l "SWI_VECTOR" 0 5 51, +C4<00000000000000000000000000010000>;
P_0x283cc80 .param/l "UND_VECTOR" 0 5 52, +C4<00000000000000000000000000010100>;
L_0x2a413a0 .functor BUFZ 1, v0x2a2e6b0_0, C4<0>, C4<0>, C4<0>;
L_0x2a53b60 .functor BUFZ 1, v0x29f5a90_0, C4<0>, C4<0>, C4<0>;
v0x2a32500_0 .net "alu_abt_ff", 0 0, v0x29f5140_0;  1 drivers
v0x2a32610_0 .net "alu_alu_result_ff", 31 0, v0x29f51e0_0;  1 drivers
v0x2a37d40_0 .net "alu_alu_result_nxt", 31 0, v0x28abd90_0;  1 drivers
v0x2a37de0_0 .net "alu_dav_ff", 0 0, v0x29f5530_0;  1 drivers
v0x2a37e80_0 .net "alu_dav_nxt", 0 0, v0x29f55d0_0;  1 drivers
v0x2a37fc0_0 .net "alu_destination_index_ff", 5 0, v0x29f5690_0;  1 drivers
v0x2a38080_0 .net "alu_fiq_ff", 0 0, v0x29f5770_0;  1 drivers
v0x2a38170_0 .net "alu_flags_ff", 3 0, v0x29f5830_0;  1 drivers
v0x2a38280_0 .net "alu_irq_ff", 0 0, v0x29f5910_0;  1 drivers
v0x2a383b0_0 .net "alu_mem_load_ff", 0 0, v0x29f5a90_0;  1 drivers
v0x2a38450_0 .net "alu_mem_srcdest_index_ff", 5 0, v0x29f5cb0_0;  1 drivers
v0x2a38510_0 .net "alu_pc_plus_8_ff", 31 0, v0x29f61d0_0;  1 drivers
v0x2a38620_0 .net "alu_swi_ff", 0 0, v0x29f62b0_0;  1 drivers
v0x2a38710_0 .net "clear_from_alu", 0 0, v0x29f5490_0;  1 drivers
v0x2a388c0_0 .net "clear_from_writeback", 0 0, v0x2a2e6b0_0;  1 drivers
v0x2a38960_0 .net "decode_abt_ff", 0 0, v0x2a12590_0;  1 drivers
v0x2a38a00_0 .net "decode_alu_operation_ff", 4 0, v0x2a126d0_0;  1 drivers
v0x2a38bb0_0 .net "decode_alu_source_ff", 32 0, v0x2a12850_0;  1 drivers
v0x2a38ca0_0 .net "decode_condition_code", 3 0, v0x2a129f0_0;  1 drivers
v0x2a38d90_0 .net "decode_destination_index", 5 0, v0x2a12b90_0;  1 drivers
v0x2a38e80_0 .net "decode_fiq_ff", 0 0, v0x2a12d30_0;  1 drivers
v0x2a38f70_0 .net "decode_flag_update_ff", 0 0, v0x2a12e90_0;  1 drivers
v0x2a39060_0 .net "decode_irq_ff", 0 0, v0x2a13000_0;  1 drivers
v0x2a39150_0 .net "decode_mem_load_ff", 0 0, v0x2a11830_0;  1 drivers
v0x2a39240_0 .net "decode_mem_pre_index_ff", 0 0, v0x2a134e0_0;  1 drivers
v0x2a39330_0 .net "decode_mem_signed_byte_enable_ff", 0 0, v0x2a13650_0;  1 drivers
v0x2a39420_0 .net "decode_mem_signed_halfword_enable_ff", 0 0, v0x2a137c0_0;  1 drivers
v0x2a39510_0 .net "decode_mem_srcdest_index_ff", 5 0, v0x2a13930_0;  1 drivers
v0x2a39620_0 .net "decode_mem_store_ff", 0 0, v0x2a13ad0_0;  1 drivers
v0x2a39710_0 .net "decode_mem_translate_ff", 0 0, v0x2a13c60_0;  1 drivers
v0x2a39800_0 .net "decode_mem_unsigned_byte_enable_ff", 0 0, v0x2a13dd0_0;  1 drivers
v0x2a398f0_0 .net "decode_mem_unsigned_halfword_enable_ff", 0 0, v0x2a13f40_0;  1 drivers
v0x2a399e0_0 .net "decode_pc_plus_8_ff", 31 0, v0x2a140b0_0;  1 drivers
v0x2a38b10_0 .net "decode_shift_length_ff", 32 0, v0x2a14170_0;  1 drivers
v0x2a39d00_0 .net "decode_shift_operation_ff", 2 0, v0x2a14330_0;  1 drivers
v0x2a39e10_0 .net "decode_shift_source_ff", 32 0, v0x2a14500_0;  1 drivers
v0x2a39f20_0 .net "decode_swi_ff", 0 0, v0x2a14780_0;  1 drivers
v0x2a3a010_0 .net "fetch_instr_abort", 0 0, v0x2a15db0_0;  1 drivers
v0x2a3a100_0 .net "fetch_instruction", 31 0, v0x2a15e80_0;  1 drivers
v0x2a3a1c0_0 .net "fetch_pc_plus_8_ff", 31 0, v0x2a15f20_0;  1 drivers
v0x2a3a2d0_0 .net "fetch_valid", 0 0, v0x2a15fc0_0;  1 drivers
v0x2a3a370_0 .net "i_clk", 0 0, v0x2a3fff0_0;  alias, 1 drivers
v0x2a3a410_0 .net "i_data_abort", 0 0, L_0x2a54360;  alias, 1 drivers
v0x2a3a4b0_0 .net "i_data_stall", 0 0, L_0x2a542c0;  alias, 1 drivers
v0x2a3a550_0 .net "i_fiq", 0 0, v0x2a40260_0;  1 drivers
v0x2a3a640_0 .net "i_instr_abort", 0 0, L_0x2a53f50;  alias, 1 drivers
v0x2a3a6e0_0 .net "i_instruction", 31 0, L_0x2a53cf0;  alias, 1 drivers
v0x2a3a780_0 .net "i_instruction_address", 31 0, v0x27a9a10_0;  alias, 1 drivers
v0x2a3a870_0 .net "i_irq", 0 0, v0x2a404e0_0;  1 drivers
v0x2a3a960_0 .net "i_rd_data", 31 0, L_0x2a54220;  alias, 1 drivers
v0x2a3aa50_0 .net "i_reset", 0 0, v0x2a406b0_0;  alias, 1 drivers
v0x2a3aaf0_0 .net "i_valid", 0 0, L_0x2a53e20;  alias, 1 drivers
v0x2a3ab90_0 .net "issue_abt_ff", 0 0, v0x2a207d0_0;  1 drivers
v0x2a3ac80_0 .net "issue_alu_operation_ff", 4 0, v0x2a20890_0;  1 drivers
v0x2a3ad70_0 .net "issue_alu_source_ff", 32 0, v0x2a20970_0;  1 drivers
v0x2a3ae80_0 .net "issue_alu_source_value_ff", 31 0, v0x2a20a50_0;  1 drivers
v0x2a3af90_0 .net "issue_condition_code_ff", 3 0, v0x2a20c10_0;  1 drivers
v0x2a3b0a0_0 .net "issue_destination_index_ff", 5 0, v0x2a20cf0_0;  1 drivers
v0x2a3b1b0_0 .net "issue_fiq_ff", 0 0, v0x2a20dd0_0;  1 drivers
v0x2a3b2a0_0 .net "issue_flag_update_ff", 0 0, v0x2a20e90_0;  1 drivers
v0x2a3b390_0 .net "issue_irq_ff", 0 0, v0x2a20f50_0;  1 drivers
v0x2a3b480_0 .net "issue_mem_load_ff", 0 0, v0x2a21010_0;  1 drivers
v0x2a3b570_0 .net "issue_mem_pre_index_ff", 0 0, v0x2a210d0_0;  1 drivers
v0x2a3b660_0 .net "issue_mem_signed_byte_enable_ff", 0 0, v0x2a21190_0;  1 drivers
v0x2a3b750_0 .net "issue_mem_signed_halfword_enable_ff", 0 0, v0x2a21250_0;  1 drivers
v0x2a1e7f0_0 .net "issue_mem_srcdest_index_ff", 5 0, v0x2a21310_0;  1 drivers
v0x2a39a80_0 .net "issue_mem_srcdest_value_ff", 31 0, v0x2a213f0_0;  1 drivers
v0x2a39b90_0 .net "issue_mem_store_ff", 0 0, v0x2a1fbe0_0;  1 drivers
v0x2a3bc00_0 .net "issue_mem_translate_ff", 0 0, v0x2a218a0_0;  1 drivers
v0x2a3bca0_0 .net "issue_mem_unsigned_byte_enable_ff", 0 0, v0x2a21940_0;  1 drivers
v0x2a3bd90_0 .net "issue_mem_unsigned_halfword_enable_ff", 0 0, v0x2a219e0_0;  1 drivers
v0x2a3be80_0 .net "issue_pc_plus_8_ff", 31 0, v0x2a21a80_0;  1 drivers
v0x2a3bf70_0 .net "issue_shift_length_ff", 32 0, v0x2a21ee0_0;  1 drivers
v0x2a3c060_0 .net "issue_shift_length_value_ff", 31 0, v0x2a21fc0_0;  1 drivers
v0x2a3c150_0 .net "issue_shift_operation_ff", 2 0, v0x2a22180_0;  1 drivers
v0x2a3c1f0_0 .net "issue_shift_source_ff", 32 0, v0x2a22260_0;  1 drivers
v0x2a3c2e0_0 .net "issue_shift_source_value_ff", 31 0, v0x2a22340_0;  1 drivers
v0x2a3c380_0 .net "issue_shifter_disable_ff", 0 0, v0x2a22500_0;  1 drivers
v0x2a3c470_0 .net "issue_swi_ff", 0 0, v0x2a227b0_0;  1 drivers
v0x2a3c560_0 .net "memory_alu_result_ff", 31 0, v0x2a27720_0;  1 drivers
v0x2a3c600_0 .net "memory_dav_ff", 0 0, v0x2a277c0_0;  1 drivers
v0x2a3c6a0_0 .net "memory_destination_index_ff", 5 0, v0x2a27970_0;  1 drivers
v0x2a3c740_0 .net "memory_fiq_ff", 0 0, v0x2a27a10_0;  1 drivers
v0x2a3c830_0 .net "memory_flags_ff", 3 0, v0x2a27ab0_0;  1 drivers
v0x2a3c920_0 .net "memory_instr_abort_ff", 0 0, v0x2a27b50_0;  1 drivers
v0x2a3ca10_0 .net "memory_irq_ff", 0 0, v0x2a27bf0_0;  1 drivers
v0x2a3cb00_0 .net "memory_mem_load_ff", 0 0, v0x2a27c90_0;  1 drivers
v0x2a3cbf0_0 .net "memory_mem_srcdest_index_ff", 5 0, v0x2a27d30_0;  1 drivers
v0x2a3cc90_0 .net "memory_pc_plus_8_ff", 31 0, v0x2a27dd0_0;  1 drivers
v0x2a3cd80_0 .net "memory_swi_ff", 0 0, v0x2a27e70_0;  1 drivers
v0x2a3ce70_0 .net "o_address", 31 0, v0x29f59d0_0;  alias, 1 drivers
v0x2a3cf60_0 .net "o_cpsr", 31 0, v0x2a2e750_0;  alias, 1 drivers
v0x2a3d000_0 .net "o_fiq_ack", 0 0, v0x2a2e860_0;  alias, 1 drivers
v0x2a3d0a0_0 .net "o_irq_ack", 0 0, v0x2a2dbc0_0;  alias, 1 drivers
v0x2a3d140_0 .net "o_mem_reset", 0 0, L_0x2a413a0;  alias, 1 drivers
v0x2a3d1e0_0 .net "o_mem_translate", 0 0, v0x29f5ef0_0;  alias, 1 drivers
v0x2a3d280_0 .net "o_pc", 31 0, v0x2a2eb10_0;  alias, 1 drivers
v0x2a3d370_0 .net "o_read_en", 0 0, L_0x2a53b60;  alias, 1 drivers
v0x2a3d410_0 .net "o_signed_byte_en", 0 0, v0x29f5b30_0;  alias, 1 drivers
v0x2a3d4b0_0 .net "o_signed_halfword_en", 0 0, v0x29f5bf0_0;  alias, 1 drivers
v0x2a3d550_0 .net "o_unsigned_byte_en", 0 0, v0x29f5f90_0;  alias, 1 drivers
v0x2a3d5f0_0 .net "o_unsigned_halfword_en", 0 0, v0x29f6030_0;  alias, 1 drivers
v0x2a3d690_0 .net "o_wr_data", 31 0, v0x29f5d90_0;  alias, 1 drivers
v0x2a3d780_0 .net "o_write_en", 0 0, v0x29f5e50_0;  alias, 1 drivers
v0x2a3d870_0 .net "pc_from_alu", 31 0, v0x29f60f0_0;  1 drivers
v0x2a3d960_0 .net "rd_data_0", 31 0, v0x2a2ebb0_0;  1 drivers
v0x2a3da50_0 .net "rd_data_1", 31 0, v0x2a2ec50_0;  1 drivers
v0x2a3db40_0 .net "rd_data_2", 31 0, v0x2a2ecf0_0;  1 drivers
v0x2a3dc30_0 .net "rd_data_3", 31 0, v0x2a2ed90_0;  1 drivers
v0x2a3dd20_0 .net "rd_index_0", 5 0, v0x2a21b60_0;  1 drivers
v0x2a3de10_0 .net "rd_index_1", 5 0, v0x2a21c40_0;  1 drivers
v0x2a3df00_0 .net "rd_index_2", 5 0, v0x2a21d20_0;  1 drivers
v0x2a3dff0_0 .net "rd_index_3", 5 0, v0x2a21e00_0;  1 drivers
v0x2a3e0e0_0 .net "shifter_abt_ff", 0 0, v0x2a35fe0_0;  1 drivers
v0x2a3e1d0_0 .net "shifter_alu_operation_ff", 4 0, v0x2a36080_0;  1 drivers
v0x2a3e2c0_0 .net "shifter_alu_source_value_ff", 31 0, v0x2a36120_0;  1 drivers
v0x2a3e3b0_0 .net "shifter_condition_code_ff", 3 0, v0x2a361f0_0;  1 drivers
v0x2a3e4a0_0 .net "shifter_destination_index_ff", 5 0, v0x2a362c0_0;  1 drivers
v0x2a3e540_0 .net "shifter_fiq_ff", 0 0, v0x2a363b0_0;  1 drivers
v0x2a3e630_0 .net "shifter_flag_update_ff", 0 0, v0x2a36450_0;  1 drivers
v0x2a3e720_0 .net "shifter_irq_ff", 0 0, v0x2a36520_0;  1 drivers
v0x2a3e810_0 .net "shifter_mem_load_ff", 0 0, v0x2a365f0_0;  1 drivers
v0x2a3e8b0_0 .net "shifter_mem_pre_index_ff", 0 0, v0x2a366e0_0;  1 drivers
v0x2a3e9a0_0 .net "shifter_mem_signed_byte_enable_ff", 0 0, v0x2a36780_0;  1 drivers
v0x2a3ea90_0 .net "shifter_mem_signed_halfword_enable_ff", 0 0, v0x2a36850_0;  1 drivers
v0x2a3eb80_0 .net "shifter_mem_srcdest_index_ff", 5 0, v0x2a36920_0;  1 drivers
v0x2a3ec20_0 .net "shifter_mem_srcdest_value_ff", 31 0, v0x2a36a10_0;  1 drivers
v0x2a3ed10_0 .net "shifter_mem_store_ff", 0 0, v0x2a36ab0_0;  1 drivers
v0x2a3ee00_0 .net "shifter_mem_translate_ff", 0 0, v0x2a36b80_0;  1 drivers
v0x2a3b7f0_0 .net "shifter_mem_unsigned_byte_enable_ff", 0 0, v0x2a36c50_0;  1 drivers
v0x2a3b8e0_0 .net "shifter_mem_unsigned_halfword_enable_ff", 0 0, v0x2a36d20_0;  1 drivers
v0x2a3b9d0_0 .net "shifter_pc_plus_8_ff", 31 0, v0x2a36df0_0;  1 drivers
v0x2a3bae0_0 .net "shifter_rrx_ff", 0 0, v0x2a36ec0_0;  1 drivers
v0x2a3f6b0_0 .net "shifter_shift_carry_ff", 0 0, v0x2a36f90_0;  1 drivers
v0x2a3f750_0 .net "shifter_shift_operation_ff", 2 0, v0x2a37060_0;  1 drivers
v0x2a3f7f0_0 .net "shifter_shifted_source_value_ff", 31 0, v0x2a37100_0;  1 drivers
v0x2a3f890_0 .net "shifter_swi_ff", 0 0, v0x2a371d0_0;  1 drivers
v0x2a3f930_0 .net "stall_from_decode", 0 0, v0x2a146c0_0;  1 drivers
v0x2a3f9d0_0 .net "stall_from_issue", 0 0, v0x2a22680_0;  1 drivers
S_0x2912ed0 .scope module, "u_zap_alu_main" "zap_alu_main" 5 507, 6 24 0, S_0x2972cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_cpsr_ff"
    .port_info 3 /INPUT 1 "i_clear_from_writeback"
    .port_info 4 /INPUT 1 "i_data_stall"
    .port_info 5 /INPUT 32 "i_mem_srcdest_value_ff"
    .port_info 6 /INPUT 32 "i_alu_source_value_ff"
    .port_info 7 /INPUT 32 "i_shifted_source_value_ff"
    .port_info 8 /INPUT 1 "i_shift_carry_ff"
    .port_info 9 /INPUT 1 "i_rrx_ff"
    .port_info 10 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 11 /INPUT 1 "i_abt_ff"
    .port_info 12 /INPUT 1 "i_irq_ff"
    .port_info 13 /INPUT 1 "i_fiq_ff"
    .port_info 14 /INPUT 1 "i_swi_ff"
    .port_info 15 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 16 /INPUT 1 "i_mem_load_ff"
    .port_info 17 /INPUT 1 "i_mem_store_ff"
    .port_info 18 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 19 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 20 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 21 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 22 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 23 /INPUT 1 "i_mem_translate_ff"
    .port_info 24 /INPUT 4 "i_condition_code_ff"
    .port_info 25 /INPUT 6 "i_destination_index_ff"
    .port_info 26 /INPUT 5 "i_alu_operation_ff"
    .port_info 27 /INPUT 1 "i_flag_update_ff"
    .port_info 28 /OUTPUT 32 "o_alu_result_nxt"
    .port_info 29 /OUTPUT 32 "o_alu_result_ff"
    .port_info 30 /OUTPUT 1 "o_abt_ff"
    .port_info 31 /OUTPUT 1 "o_irq_ff"
    .port_info 32 /OUTPUT 1 "o_fiq_ff"
    .port_info 33 /OUTPUT 1 "o_swi_ff"
    .port_info 34 /OUTPUT 1 "o_dav_ff"
    .port_info 35 /OUTPUT 1 "o_dav_nxt"
    .port_info 36 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 37 /OUTPUT 32 "o_mem_address_ff"
    .port_info 38 /OUTPUT 1 "o_clear_from_alu"
    .port_info 39 /OUTPUT 32 "o_pc_from_alu"
    .port_info 40 /OUTPUT 6 "o_destination_index_ff"
    .port_info 41 /OUTPUT 4 "o_flags_ff"
    .port_info 42 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 43 /OUTPUT 1 "o_mem_load_ff"
    .port_info 44 /OUTPUT 1 "o_mem_store_ff"
    .port_info 45 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 46 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 47 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 48 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 49 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 50 /OUTPUT 1 "o_mem_translate_ff"
P_0x29f2d00 .param/l "ADC" 0 7 7, C4<0101>;
P_0x29f2d40 .param/l "ADD" 0 7 6, C4<0100>;
P_0x29f2d80 .param/l "AL" 0 3 16, C4<1110>;
P_0x29f2dc0 .param/l "ALU_OPS" 0 6 27, +C4<00000000000000000000000000100000>;
P_0x29f2e00 .param/l "AND" 0 7 2, C4<0000>;
P_0x29f2e40 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x29f2e80 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x29f2ec0 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x29f2f00 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x29f2f40 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x29f2f80 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x29f2fc0 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x29f3000 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x29f3040 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x29f3080 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x29f30c0 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x29f3100 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x29f3140 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x29f3180 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x29f31c0 .param/l "BIC" 0 7 16, C4<1110>;
P_0x29f3200 .param/l "C" 1 6 103, +C4<00000000000000000000000000000001>;
P_0x29f3240 .param/l "CC" 0 3 5, C4<0011>;
P_0x29f3280 .param/l "CLZ" 0 7 26, C4<11000>;
P_0x29f32c0 .param/l "CMN" 0 7 13, C4<1011>;
P_0x29f3300 .param/l "CMP" 0 7 12, C4<1010>;
P_0x29f3340 .param/l "CS" 0 3 4, C4<0010>;
P_0x29f3380 .param/l "EOR" 0 7 3, C4<0001>;
P_0x29f33c0 .param/l "EQ" 0 3 2, C4<0000>;
P_0x29f3400 .param/l "FMOV" 0 7 20, C4<10010>;
P_0x29f3440 .param/l "GE" 0 3 12, C4<1010>;
P_0x29f3480 .param/l "GT" 0 3 14, C4<1100>;
P_0x29f34c0 .param/l "HI" 0 3 10, C4<1000>;
P_0x29f3500 .param/l "LE" 0 3 15, C4<1101>;
P_0x29f3540 .param/l "LS" 0 3 11, C4<1001>;
P_0x29f3580 .param/l "LT" 0 3 13, C4<1011>;
P_0x29f35c0 .param/l "MI" 0 3 6, C4<0100>;
P_0x29f3600 .param/l "MLA" 0 7 19, C4<10001>;
P_0x29f3640 .param/l "MMOV" 0 7 21, C4<10011>;
P_0x29f3680 .param/l "MOV" 0 7 15, C4<1101>;
P_0x29f36c0 .param/l "MUL" 0 7 18, C4<10000>;
P_0x29f3700 .param/l "MVN" 0 7 17, C4<1111>;
P_0x29f3740 .param/l "N" 1 6 101, +C4<00000000000000000000000000000011>;
P_0x29f3780 .param/l "NE" 0 3 3, C4<0001>;
P_0x29f37c0 .param/l "NV" 0 3 17, C4<1111>;
P_0x29f3800 .param/l "ORR" 0 7 14, C4<1100>;
P_0x29f3840 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x29f3880 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x29f38c0 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x29f3900 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x29f3940 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x29f3980 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x29f39c0 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x29f3a00 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x29f3a40 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x29f3a80 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x29f3ac0 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x29f3b00 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x29f3b40 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x29f3b80 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x29f3bc0 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x29f3c00 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x29f3c40 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x29f3c80 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x29f3cc0 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x29f3d00 .param/l "PHY_REGS" 0 6 25, +C4<00000000000000000000000000101110>;
P_0x29f3d40 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x29f3d80 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x29f3dc0 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x29f3e00 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x29f3e40 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x29f3e80 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x29f3ec0 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x29f3f00 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x29f3f40 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x29f3f80 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x29f3fc0 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x29f4000 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x29f4040 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x29f4080 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x29f40c0 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x29f4100 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x29f4140 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x29f4180 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x29f41c0 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x29f4200 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x29f4240 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x29f4280 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x29f42c0 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x29f4300 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x29f4340 .param/l "PL" 0 3 7, C4<0101>;
P_0x29f4380 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x29f43c0 .param/l "RSB" 0 7 5, C4<0011>;
P_0x29f4400 .param/l "RSC" 0 7 9, C4<0111>;
P_0x29f4440 .param/l "SBC" 0 7 8, C4<0110>;
P_0x29f4480 .param/l "SHIFT_OPS" 0 6 26, +C4<00000000000000000000000000000101>;
P_0x29f44c0 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0x29f4500 .param/l "SMULL" 0 7 24, C4<10110>;
P_0x29f4540 .param/l "SUB" 0 7 4, C4<0010>;
P_0x29f4580 .param/l "TEQ" 0 7 11, C4<1001>;
P_0x29f45c0 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x29f4600 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x29f4640 .param/l "TST" 0 7 10, C4<1000>;
P_0x29f4680 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0x29f46c0 .param/l "UMULL" 0 7 22, C4<10100>;
P_0x29f4700 .param/l "V" 1 6 104, +C4<00000000000000000000000000000000>;
P_0x29f4740 .param/l "VC" 0 3 9, C4<0111>;
P_0x29f4780 .param/l "VS" 0 3 8, C4<0110>;
P_0x29f47c0 .param/l "Z" 1 6 102, +C4<00000000000000000000000000000010>;
v0x28633a0_0 .var "flags_ff", 3 0;
v0x28634a0_0 .var "flags_nxt", 3 0;
v0x28715e0_0 .net "i_abt_ff", 0 0, v0x2a35fe0_0;  alias, 1 drivers
v0x2871680_0 .net "i_alu_operation_ff", 4 0, v0x2a36080_0;  alias, 1 drivers
v0x2871760_0 .net "i_alu_source_value_ff", 31 0, v0x2a36120_0;  alias, 1 drivers
v0x2871890_0 .net "i_clear_from_writeback", 0 0, v0x2a2e6b0_0;  alias, 1 drivers
v0x288b810_0 .net "i_clk", 0 0, v0x2a3fff0_0;  alias, 1 drivers
v0x288b8b0_0 .net "i_condition_code_ff", 3 0, v0x2a361f0_0;  alias, 1 drivers
v0x288b990_0 .net "i_cpsr_ff", 31 0, v0x2a2e750_0;  alias, 1 drivers
v0x288bb00_0 .net "i_data_stall", 0 0, L_0x2a542c0;  alias, 1 drivers
v0x28b90b0_0 .net "i_destination_index_ff", 5 0, v0x2a362c0_0;  alias, 1 drivers
v0x28b9190_0 .net "i_fiq_ff", 0 0, v0x2a363b0_0;  alias, 1 drivers
v0x28b9250_0 .net "i_flag_update_ff", 0 0, v0x2a36450_0;  alias, 1 drivers
v0x28b9310_0 .net "i_irq_ff", 0 0, v0x2a36520_0;  alias, 1 drivers
v0x28b93d0_0 .net "i_mem_load_ff", 0 0, v0x2a365f0_0;  alias, 1 drivers
v0x28abc50_0 .net "i_mem_pre_index_ff", 0 0, v0x2a366e0_0;  alias, 1 drivers
v0x28abcf0_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x2a36780_0;  alias, 1 drivers
v0x28abea0_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x2a36850_0;  alias, 1 drivers
v0x28abf40_0 .net "i_mem_srcdest_index_ff", 5 0, v0x2a36920_0;  alias, 1 drivers
v0x2749870_0 .net "i_mem_srcdest_value_ff", 31 0, v0x2a36a10_0;  alias, 1 drivers
v0x2749950_0 .net "i_mem_store_ff", 0 0, v0x2a36ab0_0;  alias, 1 drivers
v0x2749a10_0 .net "i_mem_translate_ff", 0 0, v0x2a36b80_0;  alias, 1 drivers
v0x2749ad0_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x2a36c50_0;  alias, 1 drivers
v0x2749b90_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x2a36d20_0;  alias, 1 drivers
v0x29f4ce0_0 .net "i_pc_plus_8_ff", 31 0, v0x2a36df0_0;  alias, 1 drivers
v0x29f4d80_0 .net "i_reset", 0 0, v0x2a406b0_0;  alias, 1 drivers
v0x29f4e20_0 .net "i_rrx_ff", 0 0, v0x2a36ec0_0;  alias, 1 drivers
v0x29f4ec0_0 .net "i_shift_carry_ff", 0 0, v0x2a36f90_0;  alias, 1 drivers
v0x29f4f60_0 .net "i_shifted_source_value_ff", 31 0, v0x2a37100_0;  alias, 1 drivers
v0x29f5000_0 .net "i_swi_ff", 0 0, v0x2a371d0_0;  alias, 1 drivers
v0x29f50a0_0 .var "mem_address_nxt", 31 0;
v0x29f5140_0 .var "o_abt_ff", 0 0;
v0x29f51e0_0 .var "o_alu_result_ff", 31 0;
v0x28abd90_0 .var "o_alu_result_nxt", 31 0;
v0x29f5490_0 .var "o_clear_from_alu", 0 0;
v0x29f5530_0 .var "o_dav_ff", 0 0;
v0x29f55d0_0 .var "o_dav_nxt", 0 0;
v0x29f5690_0 .var "o_destination_index_ff", 5 0;
v0x29f5770_0 .var "o_fiq_ff", 0 0;
v0x29f5830_0 .var "o_flags_ff", 3 0;
v0x29f5910_0 .var "o_irq_ff", 0 0;
v0x29f59d0_0 .var "o_mem_address_ff", 31 0;
v0x29f5a90_0 .var "o_mem_load_ff", 0 0;
v0x29f5b30_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x29f5bf0_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x29f5cb0_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x29f5d90_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x29f5e50_0 .var "o_mem_store_ff", 0 0;
v0x29f5ef0_0 .var "o_mem_translate_ff", 0 0;
v0x29f5f90_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x29f6030_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x29f60f0_0 .var "o_pc_from_alu", 31 0;
v0x29f61d0_0 .var "o_pc_plus_8_ff", 31 0;
v0x29f62b0_0 .var "o_swi_ff", 0 0;
v0x29f6370_0 .var "rm", 31 0;
v0x29f6450_0 .var "rn", 31 0;
E_0x29805b0/0 .event edge, v0x2871680_0, v0x288b8b0_0, v0x28633a0_0, v0x2879d50_0;
E_0x29805b0/1 .event edge, v0x29f6450_0, v0x29f6370_0, v0x29f4e20_0, v0x28b9250_0;
E_0x29805b0/2 .event edge, v0x288b990_0, v0x2779630_0, v0x2779530_0, v0x28abc50_0;
E_0x29805b0/3 .event edge, v0x2879e30_0;
E_0x29805b0 .event/or E_0x29805b0/0, E_0x29805b0/1, E_0x29805b0/2, E_0x29805b0/3;
E_0x2973360 .event edge, v0x288b8b0_0, v0x28633a0_0;
E_0x297e040 .event edge, v0x28b90b0_0, v0x28abd90_0;
E_0x297e0e0 .event edge, v0x29f4f60_0, v0x2871760_0, v0x28633a0_0;
S_0x2971fc0 .scope begin, "blk1" "blk1" 6 218, 6 218 0, S_0x2912ed0;
 .timescale 0 0;
v0x2879d50_0 .var "opcode", 4 0;
v0x2879e30_0 .var "rd", 31 0;
S_0x2971590 .scope begin, "blk2" "blk2" 6 236, 6 236 0, S_0x2971fc0;
 .timescale 0 0;
v0x2779530_0 .var "exp_mask", 31 0;
v0x2779630_0 .var/i "i", 31 0;
S_0x29e5bc0 .scope begin, "blk3" "blk3" 6 256, 6 256 0, S_0x2971fc0;
 .timescale 0 0;
S_0x29132b0 .scope function, "is_cc_satisfied" "is_cc_satisfied" 6 357, 6 357 0, S_0x2912ed0;
 .timescale 0 0;
v0x2913450_0 .var "c", 0 0;
v0x2913510_0 .var "cc", 3 0;
v0x28b0b10_0 .var "fl", 3 0;
v0x28b0c00_0 .var "is_cc_satisfied", 0 0;
v0x28b0cc0_0 .var "n", 0 0;
v0x28b0dd0_0 .var "ok", 0 0;
v0x276fde0_0 .var "v", 0 0;
v0x276fea0_0 .var "z", 0 0;
TD_zap_test.u_zap_top.u_zap_alu_main.is_cc_satisfied ;
    %load/vec4 v0x28b0b10_0;
    %split/vec4 1;
    %store/vec4 v0x276fde0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x2913450_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x276fea0_0, 0, 1;
    %store/vec4 v0x28b0cc0_0, 0, 1;
    %load/vec4 v0x2913510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.0 ;
    %load/vec4 v0x276fea0_0;
    %store/vec4 v0x28b0dd0_0, 0, 1;
    %jmp T_0.16;
T_0.1 ;
    %load/vec4 v0x276fea0_0;
    %nor/r;
    %store/vec4 v0x28b0dd0_0, 0, 1;
    %jmp T_0.16;
T_0.2 ;
    %load/vec4 v0x2913450_0;
    %store/vec4 v0x28b0dd0_0, 0, 1;
    %jmp T_0.16;
T_0.3 ;
    %load/vec4 v0x2913450_0;
    %nor/r;
    %store/vec4 v0x28b0dd0_0, 0, 1;
    %jmp T_0.16;
T_0.4 ;
    %load/vec4 v0x28b0cc0_0;
    %store/vec4 v0x28b0dd0_0, 0, 1;
    %jmp T_0.16;
T_0.5 ;
    %load/vec4 v0x28b0cc0_0;
    %nor/r;
    %store/vec4 v0x28b0dd0_0, 0, 1;
    %jmp T_0.16;
T_0.6 ;
    %load/vec4 v0x276fde0_0;
    %store/vec4 v0x28b0dd0_0, 0, 1;
    %jmp T_0.16;
T_0.7 ;
    %load/vec4 v0x276fde0_0;
    %nor/r;
    %store/vec4 v0x28b0dd0_0, 0, 1;
    %jmp T_0.16;
T_0.8 ;
    %load/vec4 v0x2913450_0;
    %load/vec4 v0x276fea0_0;
    %nor/r;
    %and;
    %store/vec4 v0x28b0dd0_0, 0, 1;
    %jmp T_0.16;
T_0.9 ;
    %load/vec4 v0x2913450_0;
    %nor/r;
    %load/vec4 v0x276fea0_0;
    %or;
    %store/vec4 v0x28b0dd0_0, 0, 1;
    %jmp T_0.16;
T_0.10 ;
    %load/vec4 v0x28b0cc0_0;
    %load/vec4 v0x276fde0_0;
    %xor;
    %store/vec4 v0x28b0dd0_0, 0, 1;
    %jmp T_0.16;
T_0.11 ;
    %load/vec4 v0x28b0cc0_0;
    %load/vec4 v0x276fde0_0;
    %xor;
    %nor/r;
    %store/vec4 v0x28b0dd0_0, 0, 1;
    %jmp T_0.16;
T_0.12 ;
    %load/vec4 v0x28b0cc0_0;
    %load/vec4 v0x276fde0_0;
    %xor;
    %load/vec4 v0x276fea0_0;
    %nor/r;
    %and;
    %store/vec4 v0x28b0dd0_0, 0, 1;
    %jmp T_0.16;
T_0.13 ;
    %load/vec4 v0x28b0cc0_0;
    %load/vec4 v0x276fde0_0;
    %xor;
    %nor/r;
    %load/vec4 v0x276fea0_0;
    %or;
    %store/vec4 v0x28b0dd0_0, 0, 1;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28b0dd0_0, 0, 1;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28b0dd0_0, 0, 1;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %load/vec4 v0x28b0dd0_0;
    %store/vec4 v0x28b0c00_0, 0, 1;
    %end;
S_0x276ff60 .scope function, "process_arithmetic_instructions" "process_arithmetic_instructions" 6 313, 6 313 0, S_0x2912ed0;
 .timescale 0 0;
v0x27a2a80_0 .var "flags", 3 0;
v0x27a2b80_0 .var "i_flag_upd", 0 0;
v0x27a2c40_0 .var "op", 4 0;
v0x27a94a0_0 .var "process_arithmetic_instructions", 35 0;
v0x27a9580_0 .var "rm", 31 0;
v0x27a96b0_0 .var "rn", 31 0;
v0x27a9790_0 .var "rrx", 0 0;
TD_zap_test.u_zap_top.u_zap_alu_main.process_arithmetic_instructions ;
    %fork t_1, S_0x27f3560;
    %jmp t_0;
    .scope S_0x27f3560;
t_1 ;
    %load/vec4 v0x27a9790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v0x27a2a80_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x27a9580_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27a9580_0, 0, 32;
T_1.17 ;
    %load/vec4 v0x27a2c40_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %jmp T_1.27;
T_1.19 ;
    %load/vec4 v0x27a96b0_0;
    %pad/u 33;
    %load/vec4 v0x27a9580_0;
    %pad/u 33;
    %add;
    %addi 0, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x27a29c0_0, 0, 32;
    %store/vec4 v0x27f3730_0, 0, 1;
    %jmp T_1.27;
T_1.20 ;
    %load/vec4 v0x27a96b0_0;
    %pad/u 33;
    %load/vec4 v0x27a9580_0;
    %pad/u 33;
    %add;
    %load/vec4 v0x27a2a80_0;
    %parti/s 1, 1, 2;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x27a29c0_0, 0, 32;
    %store/vec4 v0x27f3730_0, 0, 1;
    %jmp T_1.27;
T_1.21 ;
    %load/vec4 v0x27a96b0_0;
    %pad/u 33;
    %load/vec4 v0x27a9580_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x27a29c0_0, 0, 32;
    %store/vec4 v0x27f3730_0, 0, 1;
    %jmp T_1.27;
T_1.22 ;
    %load/vec4 v0x27a96b0_0;
    %pad/u 33;
    %load/vec4 v0x27a9580_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x27a29c0_0, 0, 32;
    %store/vec4 v0x27f3730_0, 0, 1;
    %jmp T_1.27;
T_1.23 ;
    %load/vec4 v0x27a96b0_0;
    %pad/u 33;
    %load/vec4 v0x27a9580_0;
    %pad/u 33;
    %inv;
    %add;
    %load/vec4 v0x27a2a80_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x27a29c0_0, 0, 32;
    %store/vec4 v0x27f3730_0, 0, 1;
    %jmp T_1.27;
T_1.24 ;
    %load/vec4 v0x27a9580_0;
    %pad/u 33;
    %load/vec4 v0x27a96b0_0;
    %pad/u 33;
    %inv;
    %add;
    %load/vec4 v0x27a2a80_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x27a29c0_0, 0, 32;
    %store/vec4 v0x27f3730_0, 0, 1;
    %jmp T_1.27;
T_1.25 ;
    %load/vec4 v0x27a9580_0;
    %pad/u 33;
    %load/vec4 v0x27a96b0_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 0, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x27a29c0_0, 0, 32;
    %store/vec4 v0x27f3730_0, 0, 1;
    %jmp T_1.27;
T_1.26 ;
    %load/vec4 v0x27a9580_0;
    %pad/u 33;
    %load/vec4 v0x27a96b0_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x27a29c0_0, 0, 32;
    %store/vec4 v0x27f3730_0, 0, 1;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %load/vec4 v0x27a2a80_0;
    %store/vec4 v0x27f3810_0, 0, 4;
    %load/vec4 v0x27a2b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %load/vec4 v0x27a29c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f3810_0, 4, 1;
T_1.30 ;
    %load/vec4 v0x27a29c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.32, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f3810_0, 4, 1;
T_1.32 ;
    %load/vec4 v0x27f3730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.34, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f3810_0, 4, 1;
T_1.34 ;
    %load/vec4 v0x27a96b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x27a9580_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27a29c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x27a96b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.36, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f3810_0, 4, 1;
T_1.36 ;
T_1.28 ;
    %load/vec4 v0x27f3810_0;
    %load/vec4 v0x27a29c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27a94a0_0, 0, 36;
    %end;
    .scope S_0x276ff60;
t_0 %join;
    %end;
S_0x27f3560 .scope begin, "blk3" "blk3" 6 315, 6 315 0, S_0x276ff60;
 .timescale 0 0;
v0x27f3730_0 .var "c", 0 0;
v0x27f3810_0 .var "flags_out", 3 0;
v0x27a29c0_0 .var "rd", 31 0;
S_0x27d0670 .scope function, "process_logical_instructions" "process_logical_instructions" 6 271, 6 271 0, S_0x2912ed0;
 .timescale 0 0;
v0x2825290_0 .var "flags", 3 0;
v0x282bef0_0 .var "i_flag_upd", 0 0;
v0x282bfb0_0 .var "op", 4 0;
v0x282c0a0_0 .var "process_logical_instructions", 35 0;
v0x282c180_0 .var "rm", 31 0;
v0x2863200_0 .var "rn", 31 0;
v0x28632e0_0 .var "rrx", 0 0;
TD_zap_test.u_zap_top.u_zap_alu_main.process_logical_instructions ;
    %fork t_3, S_0x27d0840;
    %jmp t_2;
    .scope S_0x27d0840;
t_3 ;
    %load/vec4 v0x28632e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.38, 8;
    %load/vec4 v0x2825290_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x282c180_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x282c180_0, 0, 32;
    %load/vec4 v0x282c180_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x28251f0_0, 0, 1;
T_2.38 ;
    %load/vec4 v0x282bfb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_2.47, 6;
    %jmp T_2.48;
T_2.40 ;
    %load/vec4 v0x2863200_0;
    %load/vec4 v0x282c180_0;
    %and;
    %store/vec4 v0x2825110_0, 0, 32;
    %jmp T_2.48;
T_2.41 ;
    %load/vec4 v0x2863200_0;
    %load/vec4 v0x282c180_0;
    %xor;
    %store/vec4 v0x2825110_0, 0, 32;
    %jmp T_2.48;
T_2.42 ;
    %load/vec4 v0x2863200_0;
    %load/vec4 v0x282c180_0;
    %inv;
    %and;
    %store/vec4 v0x2825110_0, 0, 32;
    %jmp T_2.48;
T_2.43 ;
    %load/vec4 v0x282c180_0;
    %store/vec4 v0x2825110_0, 0, 32;
    %jmp T_2.48;
T_2.44 ;
    %load/vec4 v0x282c180_0;
    %inv;
    %store/vec4 v0x2825110_0, 0, 32;
    %jmp T_2.48;
T_2.45 ;
    %load/vec4 v0x2863200_0;
    %load/vec4 v0x282c180_0;
    %or;
    %store/vec4 v0x2825110_0, 0, 32;
    %jmp T_2.48;
T_2.46 ;
    %load/vec4 v0x2863200_0;
    %load/vec4 v0x282c180_0;
    %and;
    %store/vec4 v0x2825110_0, 0, 32;
    %jmp T_2.48;
T_2.47 ;
    %load/vec4 v0x2863200_0;
    %load/vec4 v0x2863200_0;
    %xor;
    %store/vec4 v0x2825110_0, 0, 32;
    %jmp T_2.48;
T_2.48 ;
    %pop/vec4 1;
    %load/vec4 v0x2825290_0;
    %store/vec4 v0x2825010_0, 0, 4;
    %load/vec4 v0x28632e0_0;
    %load/vec4 v0x282bef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.49, 8;
    %load/vec4 v0x28251f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2825010_0, 4, 1;
T_2.49 ;
    %load/vec4 v0x2825110_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x282bef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.51, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2825010_0, 4, 1;
T_2.51 ;
    %load/vec4 v0x2825110_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x282bef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.53, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2825010_0, 4, 1;
T_2.53 ;
    %load/vec4 v0x2825010_0;
    %load/vec4 v0x2825110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x282c0a0_0, 0, 36;
    %end;
    .scope S_0x27d0670;
t_2 %join;
    %end;
S_0x27d0840 .scope begin, "blk2" "blk2" 6 273, 6 273 0, S_0x27d0670;
 .timescale 0 0;
v0x2825010_0 .var "flags_out", 3 0;
v0x2825110_0 .var "rd", 31 0;
v0x28251f0_0 .var "tmp_carry", 0 0;
S_0x29731c0 .scope module, "u_zap_decode_main" "zap_decode_main" 5 279, 9 25 0, S_0x2972cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_issue"
    .port_info 6 /INPUT 1 "i_irq"
    .port_info 7 /INPUT 1 "i_fiq"
    .port_info 8 /INPUT 1 "i_abt"
    .port_info 9 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 10 /INPUT 32 "i_cpu_mode"
    .port_info 11 /INPUT 32 "i_instruction"
    .port_info 12 /INPUT 1 "i_instruction_valid"
    .port_info 13 /OUTPUT 4 "o_condition_code_ff"
    .port_info 14 /OUTPUT 6 "o_destination_index_ff"
    .port_info 15 /OUTPUT 33 "o_alu_source_ff"
    .port_info 16 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 17 /OUTPUT 33 "o_shift_source_ff"
    .port_info 18 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 19 /OUTPUT 33 "o_shift_length_ff"
    .port_info 20 /OUTPUT 1 "o_flag_update_ff"
    .port_info 21 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 22 /OUTPUT 1 "o_mem_load_ff"
    .port_info 23 /OUTPUT 1 "o_mem_store_ff"
    .port_info 24 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 25 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 26 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 27 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 28 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 29 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 30 /OUTPUT 1 "o_stall_from_decode"
    .port_info 31 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 32 /OUTPUT 1 "o_irq_ff"
    .port_info 33 /OUTPUT 1 "o_fiq_ff"
    .port_info 34 /OUTPUT 1 "o_abt_ff"
    .port_info 35 /OUTPUT 1 "o_swi_ff"
P_0x29f6d80 .param/l "ABT" 0 10 4, C4<10111>;
P_0x29f6dc0 .param/l "AL" 0 3 16, C4<1110>;
P_0x29f6e00 .param/l "ALU_OPS" 0 9 32, +C4<00000000000000000000000000100000>;
P_0x29f6e40 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x29f6e80 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x29f6ec0 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x29f6f00 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x29f6f40 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x29f6f80 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x29f6fc0 .param/l "ARCH_REGS" 0 9 28, +C4<00000000000000000000000000100000>;
P_0x29f7000 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x29f7040 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x29f7080 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x29f70c0 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x29f7100 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x29f7140 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x29f7180 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x29f71c0 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x29f7200 .param/l "CC" 0 3 5, C4<0011>;
P_0x29f7240 .param/l "CS" 0 3 4, C4<0010>;
P_0x29f7280 .param/l "EQ" 0 3 2, C4<0000>;
P_0x29f72c0 .param/l "FIQ" 0 10 2, C4<10001>;
P_0x29f7300 .param/l "GE" 0 3 12, C4<1010>;
P_0x29f7340 .param/l "GT" 0 3 14, C4<1100>;
P_0x29f7380 .param/l "HI" 0 3 10, C4<1000>;
P_0x29f73c0 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0x29f7400 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0x29f7440 .param/l "IRQ" 0 10 3, C4<00000000000000000000000000010010>;
P_0x29f7480 .param/l "LE" 0 3 15, C4<1101>;
P_0x29f74c0 .param/l "LS" 0 3 11, C4<1001>;
P_0x29f7500 .param/l "LT" 0 3 13, C4<1011>;
P_0x29f7540 .param/l "MI" 0 3 6, C4<0100>;
P_0x29f7580 .param/l "NE" 0 3 3, C4<0001>;
P_0x29f75c0 .param/l "NV" 0 3 17, C4<1111>;
P_0x29f7600 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x29f7640 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x29f7680 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x29f76c0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x29f7700 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x29f7740 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x29f7780 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x29f77c0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x29f7800 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x29f7840 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x29f7880 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x29f78c0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x29f7900 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x29f7940 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x29f7980 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x29f79c0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x29f7a00 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x29f7a40 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x29f7a80 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x29f7ac0 .param/l "PHY_REGS" 0 9 39, +C4<00000000000000000000000000101110>;
P_0x29f7b00 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x29f7b40 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x29f7b80 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x29f7bc0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x29f7c00 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x29f7c40 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x29f7c80 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x29f7cc0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x29f7d00 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x29f7d40 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x29f7d80 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x29f7dc0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x29f7e00 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x29f7e40 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x29f7e80 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x29f7ec0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x29f7f00 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x29f7f40 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x29f7f80 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x29f7fc0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x29f8000 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x29f8040 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x29f8080 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x29f80c0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x29f8100 .param/l "PL" 0 3 7, C4<0101>;
P_0x29f8140 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x29f8180 .param/l "SHIFT_OPS" 0 9 36, +C4<00000000000000000000000000000101>;
P_0x29f81c0 .param/l "SVC" 0 10 5, C4<10011>;
P_0x29f8200 .param/l "SYS" 0 10 7, C4<11111>;
P_0x29f8240 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x29f8280 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x29f82c0 .param/l "UND" 0 10 8, C4<11011>;
P_0x29f8300 .param/l "USR" 0 10 6, C4<10000>;
P_0x29f8340 .param/l "VC" 0 3 9, C4<0111>;
P_0x29f8380 .param/l "VS" 0 3 8, C4<0110>;
L_0x2a41410 .functor BUFZ 1, v0x2a15db0_0, C4<0>, C4<0>, C4<0>;
L_0x7fedca776018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x2a42190 .functor XNOR 1, L_0x2a420a0, L_0x7fedca776018, C4<0>, C4<0>;
L_0x7fedca7760a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x2a528e0 .functor XNOR 1, L_0x2a52840, L_0x7fedca7760a8, C4<0>, C4<0>;
L_0x7fedca776138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x2a52c80 .functor XNOR 1, L_0x2a53080, L_0x7fedca776138, C4<0>, C4<0>;
v0x2a0fb90_0 .net/2u *"_s10", 0 0, L_0x7fedca776018;  1 drivers
v0x2a0fc30_0 .net *"_s12", 0 0, L_0x2a42190;  1 drivers
v0x2a0fcd0_0 .net *"_s15", 4 0, L_0x2a42250;  1 drivers
v0x2a0fde0_0 .net *"_s19", 5 0, L_0x2a422f0;  1 drivers
v0x2a0fec0_0 .net *"_s21", 4 0, L_0x2a423e0;  1 drivers
v0x2a0ffa0_0 .net *"_s22", 32 0, L_0x2a424d0;  1 drivers
L_0x7fedca776060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2a10080_0 .net *"_s25", 26 0, L_0x7fedca776060;  1 drivers
v0x2a10160_0 .net *"_s29", 0 0, L_0x2a52840;  1 drivers
v0x2a10240_0 .net *"_s3", 4 0, L_0x2a41f10;  1 drivers
v0x2a103b0_0 .net/2u *"_s30", 0 0, L_0x7fedca7760a8;  1 drivers
v0x2a10490_0 .net *"_s32", 0 0, L_0x2a528e0;  1 drivers
v0x2a10550_0 .net *"_s35", 4 0, L_0x2a529f0;  1 drivers
v0x2a10630_0 .net *"_s39", 5 0, L_0x2a52af0;  1 drivers
v0x2a10710_0 .net *"_s41", 4 0, L_0x2a52b90;  1 drivers
v0x2a107f0_0 .net *"_s42", 32 0, L_0x2a52cf0;  1 drivers
L_0x7fedca7760f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2a108d0_0 .net *"_s45", 26 0, L_0x7fedca7760f0;  1 drivers
v0x2a109b0_0 .net *"_s49", 0 0, L_0x2a53080;  1 drivers
v0x2a10b60_0 .net/2u *"_s50", 0 0, L_0x7fedca776138;  1 drivers
v0x2a10c00_0 .net *"_s52", 0 0, L_0x2a52c80;  1 drivers
v0x2a10cc0_0 .net *"_s55", 4 0, L_0x2a53210;  1 drivers
v0x2a10da0_0 .net *"_s59", 5 0, L_0x2a533c0;  1 drivers
v0x2a10e80_0 .net *"_s61", 4 0, L_0x2a534b0;  1 drivers
v0x2a10f60_0 .net *"_s62", 32 0, L_0x2a53640;  1 drivers
L_0x7fedca776180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2a11040_0 .net *"_s65", 26 0, L_0x7fedca776180;  1 drivers
v0x2a11120_0 .net *"_s69", 4 0, L_0x2a53910;  1 drivers
v0x2a11200_0 .net *"_s9", 0 0, L_0x2a420a0;  1 drivers
v0x2a112e0_0 .net "alu_source_nxt", 32 0, v0x2a06cf0_0;  1 drivers
v0x2a113a0_0 .net "bl_fetch_stall", 0 0, v0x29fcfd0_0;  1 drivers
v0x2a11440_0 .net "bl_instruction", 34 0, v0x29fcd70_0;  1 drivers
v0x2a114e0_0 .net "bl_instruction_valid", 0 0, v0x29fce50_0;  1 drivers
v0x2a11580_0 .net "destination_index_nxt", 4 0, v0x2a06ee0_0;  1 drivers
v0x2a11620_0 .net "i_abt", 0 0, v0x2a15db0_0;  alias, 1 drivers
v0x2a116c0_0 .net "i_clear_from_alu", 0 0, v0x29f5490_0;  alias, 1 drivers
v0x2a10a50_0 .net "i_clear_from_writeback", 0 0, v0x2a2e6b0_0;  alias, 1 drivers
v0x2a11970_0 .net "i_clk", 0 0, v0x2a3fff0_0;  alias, 1 drivers
v0x2a11a10_0 .net "i_cpu_mode", 31 0, v0x2a2e750_0;  alias, 1 drivers
v0x2a11ab0_0 .net "i_data_stall", 0 0, L_0x2a542c0;  alias, 1 drivers
v0x2a11b50_0 .net "i_fiq", 0 0, v0x2a40260_0;  alias, 1 drivers
v0x2a11bf0_0 .net "i_instruction", 31 0, v0x2a15e80_0;  alias, 1 drivers
v0x2a11cc0_0 .net "i_instruction_valid", 0 0, v0x2a15fc0_0;  alias, 1 drivers
v0x2a11d90_0 .net "i_irq", 0 0, v0x2a404e0_0;  alias, 1 drivers
v0x2a11e60_0 .net "i_pc_plus_8_ff", 31 0, v0x2a15f20_0;  alias, 1 drivers
v0x2a11f00_0 .net "i_reset", 0 0, v0x2a406b0_0;  alias, 1 drivers
v0x2a11fa0_0 .net "i_stall_from_issue", 0 0, v0x2a22680_0;  alias, 1 drivers
v0x2a12090_0 .net "mem_fetch_stall", 0 0, v0x2a0f030_0;  1 drivers
v0x2a12130_0 .net "mem_fiq", 0 0, v0x2a0eca0_0;  1 drivers
v0x2a12220_0 .net "mem_instruction", 34 0, v0x2a0ee50_0;  1 drivers
v0x2a12310_0 .net "mem_instruction_valid", 0 0, v0x2a0eef0_0;  1 drivers
v0x2a12400_0 .net "mem_irq", 0 0, v0x2a0ef90_0;  1 drivers
v0x2a124f0_0 .net "mem_srcdest_index_nxt", 4 0, v0x2a07410_0;  1 drivers
v0x2a12590_0 .var "o_abt_ff", 0 0;
v0x2a12630_0 .net "o_abt_nxt", 0 0, L_0x2a41410;  1 drivers
v0x2a126d0_0 .var "o_alu_operation_ff", 4 0;
v0x2a12790_0 .net "o_alu_operation_nxt", 4 0, v0x2a06c20_0;  1 drivers
v0x2a12850_0 .var "o_alu_source_ff", 32 0;
v0x2a12910_0 .net "o_alu_source_nxt", 32 0, L_0x2a52620;  1 drivers
v0x2a129f0_0 .var "o_condition_code_ff", 3 0;
v0x2a12ad0_0 .net "o_condition_code_nxt", 3 0, v0x2a06db0_0;  1 drivers
v0x2a12b90_0 .var "o_destination_index_ff", 5 0;
v0x2a12c50_0 .net "o_destination_index_nxt", 5 0, L_0x2a41fb0;  1 drivers
v0x2a12d30_0 .var "o_fiq_ff", 0 0;
v0x2a12df0_0 .net "o_fiq_nxt", 0 0, v0x29fccb0_0;  1 drivers
v0x2a12e90_0 .var "o_flag_update_ff", 0 0;
v0x2a12f30_0 .net "o_flag_update_nxt", 0 0, v0x2a06fc0_0;  1 drivers
v0x2a13000_0 .var "o_irq_ff", 0 0;
v0x2a11760_0 .net "o_irq_nxt", 0 0, v0x29fcf10_0;  1 drivers
v0x2a11830_0 .var "o_mem_load_ff", 0 0;
v0x2a118d0_0 .net "o_mem_load_nxt", 0 0, v0x2a07080_0;  1 drivers
v0x2a134e0_0 .var "o_mem_pre_index_ff", 0 0;
v0x2a13580_0 .net "o_mem_pre_index_nxt", 0 0, v0x2a07140_0;  1 drivers
v0x2a13650_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x2a136f0_0 .net "o_mem_signed_byte_enable_nxt", 0 0, v0x2a07290_0;  1 drivers
v0x2a137c0_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x2a13860_0 .net "o_mem_signed_halfword_enable_nxt", 0 0, v0x2a07350_0;  1 drivers
v0x2a13930_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x2a139f0_0 .net "o_mem_srcdest_index_nxt", 5 0, L_0x2a539b0;  1 drivers
v0x2a13ad0_0 .var "o_mem_store_ff", 0 0;
v0x2a13b90_0 .net "o_mem_store_nxt", 0 0, v0x2a074f0_0;  1 drivers
v0x2a13c60_0 .var "o_mem_translate_ff", 0 0;
v0x2a13d00_0 .net "o_mem_translate_nxt", 0 0, v0x2a075b0_0;  1 drivers
v0x2a13dd0_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x2a13e70_0 .net "o_mem_unsigned_byte_enable_nxt", 0 0, v0x2a07670_0;  1 drivers
v0x2a13f40_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x2a13fe0_0 .net "o_mem_unsigned_halfword_enable_nxt", 0 0, v0x2a07730_0;  1 drivers
v0x2a140b0_0 .var "o_pc_plus_8_ff", 31 0;
v0x2a14170_0 .var "o_shift_length_ff", 32 0;
v0x2a14250_0 .net "o_shift_length_nxt", 32 0, L_0x2a53730;  1 drivers
v0x2a14330_0 .var "o_shift_operation_ff", 2 0;
v0x2a14410_0 .net "o_shift_operation_nxt", 2 0, v0x2a079a0_0;  1 drivers
v0x2a14500_0 .var "o_shift_source_ff", 32 0;
v0x2a145e0_0 .net "o_shift_source_nxt", 32 0, L_0x2a52e30;  1 drivers
v0x2a146c0_0 .var "o_stall_from_decode", 0 0;
v0x2a14780_0 .var "o_swi_ff", 0 0;
v0x2a14840_0 .var "o_swi_nxt", 0 0;
v0x2a14900_0 .net "shift_length_nxt", 32 0, v0x2a077f0_0;  1 drivers
v0x2a149c0_0 .net "shift_source_nxt", 32 0, v0x2a07a40_0;  1 drivers
E_0x29fb510 .event edge, v0x29fcfd0_0, v0x2a0f030_0;
E_0x29fb570 .event edge, v0x2a0e5a0_0;
E_0x29fb5d0 .event edge, v0x2a07410_0, v0x288b990_0;
E_0x29fb630 .event edge, v0x2a077f0_0, v0x288b990_0;
E_0x29fb6a0 .event edge, v0x2a07a40_0, v0x288b990_0;
E_0x29fb700 .event edge, v0x2a06cf0_0, v0x288b990_0;
E_0x29fb7a0 .event edge, v0x2a06ee0_0, v0x288b990_0;
L_0x2a41f10 .part v0x2a2e750_0, 0, 5;
L_0x2a41fb0 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0x29fb7a0, v0x2a06ee0_0, L_0x2a41f10 (v0x29fbcc0_0, v0x29fbbe0_0) v0x29fbda0_0 S_0x29fb9f0;
L_0x2a420a0 .part v0x2a06cf0_0, 32, 1;
L_0x2a42250 .part v0x2a2e750_0, 0, 5;
L_0x2a422f0 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0x29fb700, L_0x2a423e0, L_0x2a42250 (v0x29fbcc0_0, v0x29fbbe0_0) v0x29fbda0_0 S_0x29fb9f0;
L_0x2a423e0 .part v0x2a06cf0_0, 0, 5;
L_0x2a424d0 .concat [ 6 27 0 0], L_0x2a422f0, L_0x7fedca776060;
L_0x2a52620 .functor MUXZ 33, L_0x2a424d0, v0x2a06cf0_0, L_0x2a42190, C4<>;
L_0x2a52840 .part v0x2a07a40_0, 32, 1;
L_0x2a529f0 .part v0x2a2e750_0, 0, 5;
L_0x2a52af0 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0x29fb6a0, L_0x2a52b90, L_0x2a529f0 (v0x29fbcc0_0, v0x29fbbe0_0) v0x29fbda0_0 S_0x29fb9f0;
L_0x2a52b90 .part v0x2a07a40_0, 0, 5;
L_0x2a52cf0 .concat [ 6 27 0 0], L_0x2a52af0, L_0x7fedca7760f0;
L_0x2a52e30 .functor MUXZ 33, L_0x2a52cf0, v0x2a07a40_0, L_0x2a528e0, C4<>;
L_0x2a53080 .part v0x2a077f0_0, 32, 1;
L_0x2a53210 .part v0x2a2e750_0, 0, 5;
L_0x2a533c0 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0x29fb630, L_0x2a534b0, L_0x2a53210 (v0x29fbcc0_0, v0x29fbbe0_0) v0x29fbda0_0 S_0x29fb9f0;
L_0x2a534b0 .part v0x2a077f0_0, 0, 5;
L_0x2a53640 .concat [ 6 27 0 0], L_0x2a533c0, L_0x7fedca776180;
L_0x2a53730 .functor MUXZ 33, L_0x2a53640, v0x2a077f0_0, L_0x2a52c80, C4<>;
L_0x2a53910 .part v0x2a2e750_0, 0, 5;
L_0x2a539b0 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0x29fb5d0, v0x2a07410_0, L_0x2a53910 (v0x29fbcc0_0, v0x29fbbe0_0) v0x29fbda0_0 S_0x29fb9f0;
S_0x29fb800 .scope task, "clear" "clear" 9 204, 9 204 0, S_0x29731c0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.clear ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a13000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a12d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a14780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a12590_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x2a129f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2a12b90_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2a12850_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2a126d0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2a14500_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2a14330_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2a14170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a12e90_0, 0;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x2a13930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a11830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a13ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a134e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a13dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a13650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a137c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a13f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a13c60_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x2a140b0_0, 0;
    %end;
S_0x29fb9f0 .scope function, "translate" "translate" 12 4, 12 4 0, S_0x29731c0;
 .timescale 0 0;
v0x29fbbe0_0 .var "cpu_mode", 4 0;
v0x29fbcc0_0 .var "index", 4 0;
v0x29fbda0_0 .var "translate", 5 0;
TD_zap_test.u_zap_top.u_zap_decode_main.translate ;
    %load/vec4 v0x29fbcc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.56, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.57, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.58, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.59, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.60, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.61, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.62, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.63, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.64, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.65, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.66, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.67, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.68, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.69, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.70, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.71, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.72, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.73, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.74, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.75, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.76, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.77, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.78, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.79, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_4.80, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_4.81, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_4.82, 6;
    %jmp T_4.83;
T_4.55 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.56 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.57 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.58 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.59 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.60 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.61 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.62 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.63 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.64 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.65 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.66 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.67 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.68 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.69 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.70 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.71 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.72 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.73 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.74 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.75 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.76 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.77 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.78 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.79 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.80 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.81 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.82 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.83;
T_4.83 ;
    %pop/vec4 1;
    %load/vec4 v0x29fbbe0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.84, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.85, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.86, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.87, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.88, 6;
    %jmp T_4.89;
T_4.84 ;
    %load/vec4 v0x29fbcc0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.90, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.91, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.92, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.93, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.94, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.95, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.96, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.97, 6;
    %jmp T_4.98;
T_4.90 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.98;
T_4.91 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.98;
T_4.92 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.98;
T_4.93 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.98;
T_4.94 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.98;
T_4.95 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.98;
T_4.96 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.98;
T_4.97 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.98;
T_4.98 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.85 ;
    %load/vec4 v0x29fbcc0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.99, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.100, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.101, 6;
    %jmp T_4.102;
T_4.99 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.102;
T_4.100 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.102;
T_4.101 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.102;
T_4.102 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.86 ;
    %load/vec4 v0x29fbcc0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.103, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.104, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.105, 6;
    %jmp T_4.106;
T_4.103 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.106;
T_4.104 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.106;
T_4.105 ;
    %pushi/vec4 41, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.106;
T_4.106 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.87 ;
    %load/vec4 v0x29fbcc0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.107, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.108, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.109, 6;
    %jmp T_4.110;
T_4.107 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.110;
T_4.108 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.110;
T_4.109 ;
    %pushi/vec4 40, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.110;
T_4.110 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.88 ;
    %load/vec4 v0x29fbcc0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.111, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.112, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.113, 6;
    %jmp T_4.114;
T_4.111 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.114;
T_4.112 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.114;
T_4.113 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x29fbda0_0, 0, 6;
    %jmp T_4.114;
T_4.114 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.89 ;
    %pop/vec4 1;
    %end;
S_0x29fbe60 .scope module, "u_zap_bl_fsm" "zap_decode_bl_fsm" 9 268, 13 30 0, S_0x29731c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_fiq"
    .port_info 3 /INPUT 1 "i_irq"
    .port_info 4 /INPUT 1 "i_clear_from_writeback"
    .port_info 5 /INPUT 1 "i_data_stall"
    .port_info 6 /INPUT 1 "i_clear_from_alu"
    .port_info 7 /INPUT 1 "i_stall_from_issue"
    .port_info 8 /INPUT 35 "i_instruction"
    .port_info 9 /INPUT 1 "i_instruction_valid"
    .port_info 10 /OUTPUT 35 "o_instruction"
    .port_info 11 /OUTPUT 1 "o_instruction_valid"
    .port_info 12 /OUTPUT 1 "o_stall_from_decode"
    .port_info 13 /OUTPUT 1 "o_fiq"
    .port_info 14 /OUTPUT 1 "o_irq"
P_0x29fc060 .param/l "S0" 1 13 68, +C4<00000000000000000000000000000000>;
P_0x29fc0a0 .param/l "S1" 1 13 69, +C4<00000000000000000000000000000001>;
v0x29fc460_0 .net "i_clear_from_alu", 0 0, v0x29f5490_0;  alias, 1 drivers
v0x29fc550_0 .net "i_clear_from_writeback", 0 0, v0x2a2e6b0_0;  alias, 1 drivers
v0x29fc610_0 .net "i_clk", 0 0, v0x2a3fff0_0;  alias, 1 drivers
v0x29fc6e0_0 .net "i_data_stall", 0 0, L_0x2a542c0;  alias, 1 drivers
v0x29fc7b0_0 .net "i_fiq", 0 0, v0x2a0eca0_0;  alias, 1 drivers
v0x29fc8a0_0 .net "i_instruction", 34 0, v0x2a0ee50_0;  alias, 1 drivers
v0x29fc940_0 .net "i_instruction_valid", 0 0, v0x2a0eef0_0;  alias, 1 drivers
v0x29fca00_0 .net "i_irq", 0 0, v0x2a0ef90_0;  alias, 1 drivers
v0x29fcac0_0 .net "i_reset", 0 0, v0x2a406b0_0;  alias, 1 drivers
v0x29fcbf0_0 .net "i_stall_from_issue", 0 0, v0x2a22680_0;  alias, 1 drivers
v0x29fccb0_0 .var "o_fiq", 0 0;
v0x29fcd70_0 .var "o_instruction", 34 0;
v0x29fce50_0 .var "o_instruction_valid", 0 0;
v0x29fcf10_0 .var "o_irq", 0 0;
v0x29fcfd0_0 .var "o_stall_from_decode", 0 0;
v0x29fd090_0 .var "state_ff", 0 0;
v0x29fd150_0 .var "state_nxt", 0 0;
E_0x29fc3f0/0 .event edge, v0x29fc8a0_0, v0x29fc940_0, v0x29fca00_0, v0x29fc7b0_0;
E_0x29fc3f0/1 .event edge, v0x29fd090_0;
E_0x29fc3f0 .event/or E_0x29fc3f0/0, E_0x29fc3f0/1;
S_0x29fd500 .scope module, "u_zap_decode" "zap_decode" 9 323, 14 33 0, S_0x29731c0;
 .timescale 0 0;
    .port_info 0 /INPUT 35 "i_instruction"
    .port_info 1 /INPUT 1 "i_instruction_valid"
    .port_info 2 /OUTPUT 4 "o_condition_code"
    .port_info 3 /OUTPUT 5 "o_destination_index"
    .port_info 4 /OUTPUT 33 "o_alu_source"
    .port_info 5 /OUTPUT 5 "o_alu_operation"
    .port_info 6 /OUTPUT 33 "o_shift_source"
    .port_info 7 /OUTPUT 3 "o_shift_operation"
    .port_info 8 /OUTPUT 33 "o_shift_length"
    .port_info 9 /OUTPUT 1 "o_flag_update"
    .port_info 10 /OUTPUT 5 "o_mem_srcdest_index"
    .port_info 11 /OUTPUT 1 "o_mem_load"
    .port_info 12 /OUTPUT 1 "o_mem_store"
    .port_info 13 /OUTPUT 1 "o_mem_pre_index"
    .port_info 14 /OUTPUT 1 "o_mem_unsigned_byte_enable"
    .port_info 15 /OUTPUT 1 "o_mem_signed_byte_enable"
    .port_info 16 /OUTPUT 1 "o_mem_signed_halfword_enable"
    .port_info 17 /OUTPUT 1 "o_mem_unsigned_halfword_enable"
    .port_info 18 /OUTPUT 1 "o_mem_translate"
P_0x29fd680 .param/l "ABT" 0 10 4, C4<10111>;
P_0x29fd6c0 .param/l "ADC" 0 7 7, C4<0101>;
P_0x29fd700 .param/l "ADD" 0 7 6, C4<0100>;
P_0x29fd740 .param/l "AL" 0 3 16, C4<1110>;
P_0x29fd780 .param/l "ALU_OPS" 0 14 43, +C4<00000000000000000000000000100000>;
P_0x29fd7c0 .param/l "AND" 0 7 2, C4<0000>;
P_0x29fd800 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x29fd840 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x29fd880 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x29fd8c0 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x29fd900 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x29fd940 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x29fd980 .param/l "ARCH_REGS" 0 14 39, +C4<00000000000000000000000000100000>;
P_0x29fd9c0 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x29fda00 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x29fda40 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x29fda80 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x29fdac0 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x29fdb00 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x29fdb40 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x29fdb80 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x29fdbc0 .param/l "ASR" 0 15 4, +C4<00000000000000000000000000000010>;
P_0x29fdc00 .param/l "BIC" 0 7 16, C4<1110>;
P_0x29fdc40 .param/l "BRANCH_INSTRUCTION" 1 16 10, C4<zzzz101zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x29fdc80 .param/l "BX_INST" 1 16 22, C4<zzzz000100101111111111110001zzzz>;
P_0x29fdcc0 .param/l "C" 0 17 4, +C4<00000000000000000000000000011101>;
P_0x29fdd00 .param/l "CC" 0 3 5, C4<0011>;
P_0x29fdd40 .param/l "CLZ" 0 7 26, C4<11000>;
P_0x29fdd80 .param/l "CLZ_INST" 1 16 20, C4<zzzzz00010110000zzzz00000001zzzz>;
P_0x29fddc0 .param/l "CMN" 0 7 13, C4<1011>;
P_0x29fde00 .param/l "CMP" 0 7 12, C4<1010>;
P_0x29fde40 .param/l "CS" 0 3 4, C4<0010>;
P_0x29fde80 .param/l "DATA_PROCESSING_IMMEDIATE" 1 16 5, C4<zzzz001zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x29fdec0 .param/l "DATA_PROCESSING_INSTRUCTION_SPECIFIED_SHIFT" 1 16 7, C4<zzzz000zzzzzzzzzzzzzzzzzzzz0zzzz>;
P_0x29fdf00 .param/l "DATA_PROCESSING_REGISTER_SPECIFIED_SHIFT" 1 16 6, C4<zzzz000zzzzzzzzzzzzzzzzz0zz1zzzz>;
P_0x29fdf40 .param/l "EOR" 0 7 3, C4<0001>;
P_0x29fdf80 .param/l "EQ" 0 3 2, C4<0000>;
P_0x29fdfc0 .param/l "FIQ" 0 10 2, C4<10001>;
P_0x29fe000 .param/l "FMOV" 0 7 20, C4<10010>;
P_0x29fe040 .param/l "GE" 0 3 12, C4<1010>;
P_0x29fe080 .param/l "GT" 0 3 14, C4<1100>;
P_0x29fe0c0 .param/l "HALFWORD_LS" 1 16 27, C4<zzzz000zzzzzzzzzzzzzzzzz1zz1zzzz>;
P_0x29fe100 .param/l "HI" 0 3 10, C4<1000>;
P_0x29fe140 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0x29fe180 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0x29fe1c0 .param/l "IRQ" 0 10 3, C4<00000000000000000000000000010010>;
P_0x29fe200 .param/l "LE" 0 3 15, C4<1101>;
P_0x29fe240 .param/l "LS" 0 3 11, C4<1001>;
P_0x29fe280 .param/l "LSL" 0 15 2, +C4<00000000000000000000000000000000>;
P_0x29fe2c0 .param/l "LSR" 0 15 3, +C4<00000000000000000000000000000001>;
P_0x29fe300 .param/l "LS_IMMEDIATE" 1 16 18, C4<zzzz010zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x29fe340 .param/l "LS_INSTRUCTION_SPECIFIED_SHIFT" 1 16 17, C4<zzzz011zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x29fe380 .param/l "LT" 0 3 13, C4<1011>;
P_0x29fe3c0 .param/l "MI" 0 3 6, C4<0100>;
P_0x29fe400 .param/l "MLA" 0 7 19, C4<10001>;
P_0x29fe440 .param/l "MMOV" 0 7 21, C4<10011>;
P_0x29fe480 .param/l "MOV" 0 7 15, C4<1101>;
P_0x29fe4c0 .param/l "MRS" 1 16 12, C4<zzzz00010z001111zzzzzzzzzzzzzzzz>;
P_0x29fe500 .param/l "MSR" 1 16 15, C4<zzzz00010z10zzzz1111zzzzzzzzzzzz>;
P_0x29fe540 .param/l "MSR_IMMEDIATE" 1 16 13, C4<zzzz00110z10zzzz1111zzzzzzzzzzzz>;
P_0x29fe580 .param/l "MUL" 0 7 18, C4<10000>;
P_0x29fe5c0 .param/l "MULT_INST" 1 16 24, C4<zzzz000000zzzzzzzzzzzzzz1001zzzz>;
P_0x29fe600 .param/l "MVN" 0 7 17, C4<1111>;
P_0x29fe640 .param/l "N" 0 17 2, +C4<00000000000000000000000000011111>;
P_0x29fe680 .param/l "NE" 0 3 3, C4<0001>;
P_0x29fe6c0 .param/l "NV" 0 3 17, C4<1111>;
P_0x29fe700 .param/l "ORR" 0 7 14, C4<1100>;
P_0x29fe740 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x29fe780 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x29fe7c0 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x29fe800 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x29fe840 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x29fe880 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x29fe8c0 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x29fe900 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x29fe940 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x29fe980 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x29fe9c0 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x29fea00 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x29fea40 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x29fea80 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x29feac0 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x29feb00 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x29feb40 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x29feb80 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x29febc0 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x29fec00 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x29fec40 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x29fec80 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x29fecc0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x29fed00 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x29fed40 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x29fed80 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x29fedc0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x29fee00 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x29fee40 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x29fee80 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x29feec0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x29fef00 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x29fef40 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x29fef80 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x29fefc0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x29ff000 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x29ff040 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x29ff080 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x29ff0c0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x29ff100 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x29ff140 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x29ff180 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x29ff1c0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x29ff200 .param/l "PL" 0 3 7, C4<0101>;
P_0x29ff240 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x29ff280 .param/l "ROR" 0 15 5, +C4<00000000000000000000000000000011>;
P_0x29ff2c0 .param/l "RORI" 0 15 6, +C4<00000000000000000000000000000100>;
P_0x29ff300 .param/l "RSB" 0 7 5, C4<0011>;
P_0x29ff340 .param/l "RSC" 0 7 9, C4<0111>;
P_0x29ff380 .param/l "SBC" 0 7 8, C4<0110>;
P_0x29ff3c0 .param/l "SHIFT_OPS" 0 14 47, +C4<00000000000000000000000000000101>;
P_0x29ff400 .param/l "SIGNED_BYTE" 0 18 1, C4<00>;
P_0x29ff440 .param/l "SIGNED_HALF_WORD" 0 18 3, C4<10>;
P_0x29ff480 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0x29ff4c0 .param/l "SMULL" 0 7 24, C4<10110>;
P_0x29ff500 .param/l "SOFTWARE_INTERRUPT" 1 16 30, C4<zzzz1111zzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x29ff540 .param/l "SUB" 0 7 4, C4<0010>;
P_0x29ff580 .param/l "SVC" 0 10 5, C4<10011>;
P_0x29ff5c0 .param/l "SYS" 0 10 7, C4<11111>;
P_0x29ff600 .param/l "TEQ" 0 7 11, C4<1001>;
P_0x29ff640 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x29ff680 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x29ff6c0 .param/l "TST" 0 7 10, C4<1000>;
P_0x29ff700 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0x29ff740 .param/l "UMULL" 0 7 22, C4<10100>;
P_0x29ff780 .param/l "UND" 0 10 8, C4<11011>;
P_0x29ff7c0 .param/l "UNSIGNED_HALF_WORD" 0 18 2, C4<01>;
P_0x29ff800 .param/l "USR" 0 10 6, C4<10000>;
P_0x29ff840 .param/l "V" 0 17 5, +C4<00000000000000000000000000100110>;
P_0x29ff880 .param/l "VC" 0 3 9, C4<0111>;
P_0x29ff8c0 .param/l "VS" 0 3 8, C4<0110>;
P_0x29ff900 .param/l "Z" 0 17 3, +C4<00000000000000000000000000011110>;
v0x2a06a70_0 .net "i_instruction", 34 0, v0x29fcd70_0;  alias, 1 drivers
v0x2a06b50_0 .net "i_instruction_valid", 0 0, v0x29fce50_0;  alias, 1 drivers
v0x2a06c20_0 .var "o_alu_operation", 4 0;
v0x2a06cf0_0 .var "o_alu_source", 32 0;
v0x2a06db0_0 .var "o_condition_code", 3 0;
v0x2a06ee0_0 .var "o_destination_index", 4 0;
v0x2a06fc0_0 .var "o_flag_update", 0 0;
v0x2a07080_0 .var "o_mem_load", 0 0;
v0x2a07140_0 .var "o_mem_pre_index", 0 0;
v0x2a07290_0 .var "o_mem_signed_byte_enable", 0 0;
v0x2a07350_0 .var "o_mem_signed_halfword_enable", 0 0;
v0x2a07410_0 .var "o_mem_srcdest_index", 4 0;
v0x2a074f0_0 .var "o_mem_store", 0 0;
v0x2a075b0_0 .var "o_mem_translate", 0 0;
v0x2a07670_0 .var "o_mem_unsigned_byte_enable", 0 0;
v0x2a07730_0 .var "o_mem_unsigned_halfword_enable", 0 0;
v0x2a077f0_0 .var "o_shift_length", 32 0;
v0x2a079a0_0 .var "o_shift_operation", 2 0;
v0x2a07a40_0 .var "o_shift_source", 32 0;
E_0x2a03ca0 .event edge, v0x29fce50_0, v0x29fcd70_0;
S_0x2a03fd0 .scope task, "decode_branch" "decode_branch" 14 373, 14 373 0, S_0x29fd500;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_branch ;
    %vpi_call/w 14 376 "$display", $time, "%m: B decode..." {0 0 0};
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x2a06db0_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x2a06c20_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x2a06ee0_0, 0, 5;
    %pushi/vec4 15, 0, 33;
    %store/vec4 v0x2a06cf0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a06cf0_0, 4, 1;
    %load/vec4 v0x2a06a70_0;
    %parti/s 24, 0, 2;
    %pad/s 33;
    %store/vec4 v0x2a07a40_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a07a40_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2a079a0_0, 0, 3;
    %pushi/vec4 2, 0, 33;
    %store/vec4 v0x2a077f0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a077f0_0, 4, 1;
    %end;
S_0x2a041a0 .scope task, "decode_bx" "decode_bx" 14 237, 14 237 0, S_0x29fd500;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_bx ;
    %fork t_5, S_0x2a04390;
    %jmp t_4;
    .scope S_0x2a04390;
t_5 ;
    %load/vec4 v0x2a06a70_0;
    %pad/u 32;
    %store/vec4 v0x2a04580_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a04580_0, 4, 8;
    %vpi_call/w 14 243 "$display", $time, "%m: BX decode..." {0 0 0};
    %load/vec4 v0x2a04580_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x2a066a0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x2a064d0;
    %join;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x2a06db0_0, 0, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x2a06c20_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x2a06ee0_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x2a06cf0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a06cf0_0, 4, 1;
    %end;
    .scope S_0x2a041a0;
t_4 %join;
    %end;
S_0x2a04390 .scope begin, "tskDecodeBx" "tskDecodeBx" 14 238, 14 238 0, S_0x2a041a0;
 .timescale 0 0;
v0x2a04580_0 .var "temp", 31 0;
S_0x2a04680 .scope task, "decode_clz" "decode_clz" 14 259, 14 259 0, S_0x29fd500;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_clz ;
    %fork t_7, S_0x2a04850;
    %jmp t_6;
    .scope S_0x2a04850;
t_7 ;
    %vpi_call/w 14 265 "$display", $time, "%m: CLZ decode..." {0 0 0};
    %load/vec4 v0x2a06a70_0;
    %pad/u 32;
    %store/vec4 v0x2a04a20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a04a20_0, 4, 1;
    %load/vec4 v0x2a04a20_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x2a066a0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x2a064d0;
    %join;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2a06ee0_0, 0, 5;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x2a06c20_0, 0, 5;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x2a06db0_0, 0, 4;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x2a06cf0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a06cf0_0, 4, 1;
    %end;
    .scope S_0x2a04680;
t_6 %join;
    %end;
S_0x2a04850 .scope begin, "tskDecodeClz" "tskDecodeClz" 14 260, 14 260 0, S_0x2a04680;
 .timescale 0 0;
v0x2a04a20_0 .var "temp", 31 0;
S_0x2a04b20 .scope task, "decode_data_processing" "decode_data_processing" 14 394, 14 394 0, S_0x29fd500;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing ;
    %vpi_call/w 14 397 "$display", $time, "%m: Normal DP decode..." {0 0 0};
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x2a06db0_0, 0, 4;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 21, 6;
    %pad/u 5;
    %store/vec4 v0x2a06c20_0, 0, 5;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x2a06fc0_0, 0, 1;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2a06ee0_0, 0, 5;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %store/vec4 v0x2a06cf0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a06cf0_0, 4, 1;
    %load/vec4 v0x2a06c20_0;
    %cmpi/e 10, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x2a06c20_0;
    %cmpi/e 11, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x2a06c20_0;
    %cmpi/e 8, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x2a06c20_0;
    %cmpi/e 9, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_8.115, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x2a06ee0_0, 0, 5;
T_8.115 ;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 25, 6;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 3, 3;
    %cmp/z;
    %jmp/1 T_8.117, 4;
    %dup/vec4;
    %pushi/vec4 0, 2, 3;
    %cmp/z;
    %jmp/1 T_8.118, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_8.119, 4;
    %jmp T_8.120;
T_8.117 ;
    %load/vec4 v0x2a06a70_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x2a063d0_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x2a06200;
    %join;
    %jmp T_8.120;
T_8.118 ;
    %load/vec4 v0x2a06a70_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x2a066a0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x2a064d0;
    %join;
    %jmp T_8.120;
T_8.119 ;
    %load/vec4 v0x2a06a70_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x2a06970_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_register_specified_shift, S_0x2a067a0;
    %join;
    %jmp T_8.120;
T_8.120 ;
    %pop/vec4 1;
    %end;
S_0x2a04cf0 .scope task, "decode_halfword_ls" "decode_halfword_ls" 14 161, 14 161 0, S_0x29fd500;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_halfword_ls ;
    %fork t_9, S_0x2a04f10;
    %jmp t_8;
    .scope S_0x2a04f10;
t_9 ;
    %vpi_call/w 14 165 "$display", $time, "%m: Halfword decode..." {0 0 0};
    %load/vec4 v0x2a06a70_0;
    %pad/u 12;
    %store/vec4 v0x2a05100_0, 0, 12;
    %load/vec4 v0x2a06a70_0;
    %pad/u 12;
    %store/vec4 v0x2a05200_0, 0, 12;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x2a06db0_0, 0, 4;
    %load/vec4 v0x2a05100_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a05100_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a05100_0, 4, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a05200_0, 4, 8;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.121, 8;
    %load/vec4 v0x2a05100_0;
    %store/vec4 v0x2a063d0_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x2a06200;
    %join;
    %jmp T_9.122;
T_9.121 ;
    %load/vec4 v0x2a05200_0;
    %pad/u 34;
    %store/vec4 v0x2a066a0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x2a064d0;
    %join;
T_9.122 ;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0 T_9.123, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_9.124, 8;
T_9.123 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_9.124, 8;
 ; End of false expr.
    %blend;
T_9.124;
    %store/vec4 v0x2a06c20_0, 0, 5;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x2a06cf0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a06cf0_0, 4, 1;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x2a07080_0, 0, 1;
    %load/vec4 v0x2a07080_0;
    %nor/r;
    %store/vec4 v0x2a074f0_0, 0, 1;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x2a07140_0, 0, 1;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %load/vec4 v0x2a07140_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_9.125, 9;
    %load/vec4 v0x2a06cf0_0;
    %jmp/1 T_9.126, 9;
T_9.125 ; End of true expr.
    %pushi/vec4 16, 0, 33;
    %jmp/0 T_9.126, 9;
 ; End of false expr.
    %blend;
T_9.126;
    %pad/u 5;
    %store/vec4 v0x2a06ee0_0, 0, 5;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2a07410_0, 0, 5;
    %load/vec4 v0x2a06a70_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.127, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.128, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.129, 6;
    %jmp T_9.130;
T_9.127 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2a07290_0, 0, 1;
    %jmp T_9.130;
T_9.128 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2a07730_0, 0, 1;
    %jmp T_9.130;
T_9.129 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2a07350_0, 0, 1;
    %jmp T_9.130;
T_9.130 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2a04cf0;
t_8 %join;
    %end;
S_0x2a04f10 .scope begin, "tskDecodeHalfWordLs" "tskDecodeHalfWordLs" 14 162, 14 162 0, S_0x2a04cf0;
 .timescale 0 0;
v0x2a05100_0 .var "temp", 11 0;
v0x2a05200_0 .var "temp1", 11 0;
S_0x2a052e0 .scope task, "decode_ls" "decode_ls" 14 283, 14 283 0, S_0x29fd500;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_ls ;
    %fork t_11, S_0x2a054b0;
    %jmp t_10;
    .scope S_0x2a054b0;
t_11 ;
    %vpi_call/w 14 286 "$display", $time, "%m: LS decode..." {0 0 0};
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x2a06db0_0, 0, 4;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 25, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.131, 8;
    %load/vec4 v0x2a06a70_0;
    %parti/s 12, 0, 2;
    %pad/u 33;
    %store/vec4 v0x2a07a40_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a07a40_0, 4, 1;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x2a077f0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a077f0_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2a079a0_0, 0, 3;
    %jmp T_10.132;
T_10.131 ;
    %load/vec4 v0x2a06a70_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x2a066a0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x2a064d0;
    %join;
T_10.132 ;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0 T_10.133, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_10.134, 8;
T_10.133 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_10.134, 8;
 ; End of false expr.
    %blend;
T_10.134;
    %store/vec4 v0x2a06c20_0, 0, 5;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x2a06cf0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a06cf0_0, 4, 1;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x2a07080_0, 0, 1;
    %load/vec4 v0x2a07080_0;
    %nor/r;
    %store/vec4 v0x2a074f0_0, 0, 1;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x2a07140_0, 0, 1;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %load/vec4 v0x2a07140_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_10.135, 9;
    %load/vec4 v0x2a06cf0_0;
    %jmp/1 T_10.136, 9;
T_10.135 ; End of true expr.
    %pushi/vec4 16, 0, 33;
    %jmp/0 T_10.136, 9;
 ; End of false expr.
    %blend;
T_10.136;
    %pad/u 5;
    %store/vec4 v0x2a06ee0_0, 0, 5;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0x2a07670_0, 0, 1;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2a07410_0, 0, 5;
    %load/vec4 v0x2a07140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.137, 8;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.139, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2a075b0_0, 0, 1;
T_10.139 ;
T_10.137 ;
    %end;
    .scope S_0x2a052e0;
t_10 %join;
    %end;
S_0x2a054b0 .scope begin, "tskDecodeLs" "tskDecodeLs" 14 284, 14 284 0, S_0x2a052e0;
 .timescale 0 0;
S_0x2a056a0 .scope task, "decode_mrs" "decode_mrs" 14 333, 14 333 0, S_0x29fd500;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mrs ;
    %vpi_call/w 14 336 "$display", $time, "%m: MRS decode..." {0 0 0};
    %load/vec4 v0x2a06a70_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x2a063d0_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x2a06200;
    %join;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x2a06db0_0, 0, 4;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2a06ee0_0, 0, 5;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_11.141, 8;
    %pushi/vec4 27, 0, 33;
    %jmp/1 T_11.142, 8;
T_11.141 ; End of true expr.
    %pushi/vec4 17, 0, 33;
    %jmp/0 T_11.142, 8;
 ; End of false expr.
    %blend;
T_11.142;
    %store/vec4 v0x2a06cf0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a06cf0_0, 4, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x2a06c20_0, 0, 5;
    %end;
S_0x2a05870 .scope task, "decode_msr" "decode_msr" 14 348, 14 348 0, S_0x29fd500;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_msr ;
    %vpi_call/w 14 351 "$display", $time, "%m: MSR decode..." {0 0 0};
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.143, 8;
    %load/vec4 v0x2a06a70_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x2a063d0_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x2a06200;
    %join;
    %jmp T_12.144;
T_12.143 ;
    %load/vec4 v0x2a06a70_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x2a066a0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x2a064d0;
    %join;
T_12.144 ;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.145, 8;
    %pushi/vec4 17, 0, 32;
    %jmp/1 T_12.146, 8;
T_12.145 ; End of true expr.
    %pushi/vec4 27, 0, 32;
    %jmp/0 T_12.146, 8;
 ; End of false expr.
    %blend;
T_12.146;
    %pad/s 5;
    %store/vec4 v0x2a06ee0_0, 0, 5;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x2a06db0_0, 0, 4;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.147, 8;
    %pushi/vec4 18, 0, 5;
    %jmp/1 T_12.148, 8;
T_12.147 ; End of true expr.
    %pushi/vec4 19, 0, 5;
    %jmp/0 T_12.148, 8;
 ; End of false expr.
    %blend;
T_12.148;
    %store/vec4 v0x2a06c20_0, 0, 5;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.149, 8;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %pushi/vec4 8, 0, 33;
    %and;
    %jmp/1 T_12.150, 8;
T_12.149 ; End of true expr.
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %jmp/0 T_12.150, 8;
 ; End of false expr.
    %blend;
T_12.150;
    %store/vec4 v0x2a06cf0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a06cf0_0, 4, 1;
    %end;
S_0x2a05a40 .scope task, "decode_mult" "decode_mult" 14 209, 14 209 0, S_0x29fd500;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mult ;
    %fork t_13, S_0x2a05ca0;
    %jmp t_12;
    .scope S_0x2a05ca0;
t_13 ;
    %vpi_call/w 14 212 "$display", $time, "%m: MLT decode..." {0 0 0};
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x2a06db0_0, 0, 4;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0 T_13.151, 8;
    %pushi/vec4 17, 0, 5;
    %jmp/1 T_13.152, 8;
T_13.151 ; End of true expr.
    %pushi/vec4 16, 0, 5;
    %jmp/0 T_13.152, 8;
 ; End of false expr.
    %blend;
T_13.152;
    %store/vec4 v0x2a06c20_0, 0, 5;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2a06ee0_0, 0, 5;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %store/vec4 v0x2a06cf0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a06cf0_0, 4, 1;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x2a07a40_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a07a40_0, 4, 1;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x2a077f0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a077f0_0, 4, 1;
    %end;
    .scope S_0x2a05a40;
t_12 %join;
    %end;
S_0x2a05ca0 .scope begin, "tskDecodeMult" "tskDecodeMult" 14 210, 14 210 0, S_0x2a05a40;
 .timescale 0 0;
S_0x2a05e40 .scope task, "decode_swi" "decode_swi" 14 142, 14 142 0, S_0x29fd500;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_swi ;
    %fork t_15, S_0x2a06010;
    %jmp t_14;
    .scope S_0x2a06010;
t_15 ;
    %vpi_call/w 14 146 "$display", $time, "%m:SWI decode..." {0 0 0};
    %load/vec4 v0x2a06a70_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x2a06db0_0, 0, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x2a06c20_0, 0, 5;
    %pushi/vec4 16, 0, 33;
    %store/vec4 v0x2a06cf0_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x2a06cf0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a06cf0_0, 4, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x2a06ee0_0, 0, 5;
    %load/vec4 v0x2a06a70_0;
    %parti/s 24, 0, 2;
    %pad/u 33;
    %store/vec4 v0x2a07a40_0, 0, 33;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2a079a0_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x2a077f0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a077f0_0, 4, 1;
    %end;
    .scope S_0x2a05e40;
t_14 %join;
    %end;
S_0x2a06010 .scope begin, "tskDecodeSWI" "tskDecodeSWI" 14 143, 14 143 0, S_0x2a05e40;
 .timescale 0 0;
S_0x2a06200 .scope task, "process_immediate" "process_immediate" 14 423, 14 423 0, S_0x29fd500;
 .timescale 0 0;
v0x2a063d0_0 .var "instruction", 11 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate ;
    %vpi_call/w 14 426 "$display", "%m Process immediate..." {0 0 0};
    %load/vec4 v0x2a063d0_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x2a077f0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a077f0_0, 4, 1;
    %load/vec4 v0x2a063d0_0;
    %parti/s 8, 0, 2;
    %pad/u 33;
    %store/vec4 v0x2a07a40_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a07a40_0, 4, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x2a079a0_0, 0, 3;
    %end;
S_0x2a064d0 .scope task, "process_instruction_specified_shift" "process_instruction_specified_shift" 14 437, 14 437 0, S_0x29fd500;
 .timescale 0 0;
v0x2a066a0_0 .var "instruction", 33 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift ;
    %vpi_call/w 14 440 "$display", "%m Process instruction specified shift..." {0 0 0};
    %load/vec4 v0x2a066a0_0;
    %parti/s 5, 7, 4;
    %pad/u 33;
    %store/vec4 v0x2a077f0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a077f0_0, 4, 1;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x2a066a0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x2a07a40_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a07a40_0, 4, 1;
    %load/vec4 v0x2a066a0_0;
    %parti/s 2, 5, 4;
    %pad/u 3;
    %store/vec4 v0x2a079a0_0, 0, 3;
    %load/vec4 v0x2a079a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.153, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.154, 6;
    %jmp T_16.155;
T_16.153 ;
    %load/vec4 v0x2a077f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.156, 8;
    %pushi/vec4 32, 0, 33;
    %store/vec4 v0x2a077f0_0, 0, 33;
T_16.156 ;
    %jmp T_16.155;
T_16.154 ;
    %load/vec4 v0x2a077f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.158, 8;
    %pushi/vec4 32, 0, 33;
    %store/vec4 v0x2a077f0_0, 0, 33;
T_16.158 ;
    %jmp T_16.155;
T_16.155 ;
    %pop/vec4 1;
    %end;
S_0x2a067a0 .scope task, "process_register_specified_shift" "process_register_specified_shift" 14 458, 14 458 0, S_0x29fd500;
 .timescale 0 0;
v0x2a06970_0 .var "instruction", 33 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_register_specified_shift ;
    %vpi_call/w 14 461 "$display", "%m Process register specified shift..." {0 0 0};
    %load/vec4 v0x2a06970_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %store/vec4 v0x2a077f0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a077f0_0, 4, 1;
    %load/vec4 v0x2a06a70_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x2a06970_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x2a07a40_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a07a40_0, 4, 1;
    %load/vec4 v0x2a06970_0;
    %parti/s 2, 5, 4;
    %pad/u 3;
    %store/vec4 v0x2a079a0_0, 0, 3;
    %end;
S_0x2a07e20 .scope module, "u_zap_mem_fsm" "zap_decode_mem_fsm" 9 247, 19 21 0, S_0x29731c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_instruction"
    .port_info 3 /INPUT 1 "i_instruction_valid"
    .port_info 4 /INPUT 1 "i_irq"
    .port_info 5 /INPUT 1 "i_fiq"
    .port_info 6 /INPUT 1 "i_clear_from_writeback"
    .port_info 7 /INPUT 1 "i_data_stall"
    .port_info 8 /INPUT 1 "i_clear_from_alu"
    .port_info 9 /INPUT 1 "i_issue_stall"
    .port_info 10 /OUTPUT 35 "o_instruction"
    .port_info 11 /OUTPUT 1 "o_instruction_valid"
    .port_info 12 /OUTPUT 1 "o_stall_from_decode"
    .port_info 13 /OUTPUT 1 "o_irq"
    .port_info 14 /OUTPUT 1 "o_fiq"
P_0x2a07fa0 .param/l "ADC" 0 7 7, C4<0101>;
P_0x2a07fe0 .param/l "ADD" 0 7 6, C4<0100>;
P_0x2a08020 .param/l "AND" 0 7 2, C4<0000>;
P_0x2a08060 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x2a080a0 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x2a080e0 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x2a08120 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x2a08160 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x2a081a0 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x2a081e0 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x2a08220 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x2a08260 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x2a082a0 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x2a082e0 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x2a08320 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x2a08360 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x2a083a0 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x2a083e0 .param/l "BIC" 0 7 16, C4<1110>;
P_0x2a08420 .param/l "CLZ" 0 7 26, C4<11000>;
P_0x2a08460 .param/l "CMN" 0 7 13, C4<1011>;
P_0x2a084a0 .param/l "CMP" 0 7 12, C4<1010>;
P_0x2a084e0 .param/l "EOR" 0 7 3, C4<0001>;
P_0x2a08520 .param/l "FMOV" 0 7 20, C4<10010>;
P_0x2a08560 .param/l "IDLE" 1 19 76, +C4<00000000000000000000000000000000>;
P_0x2a085a0 .param/l "MEMOP" 1 19 77, +C4<00000000000000000000000000000001>;
P_0x2a085e0 .param/l "MLA" 0 7 19, C4<10001>;
P_0x2a08620 .param/l "MMOV" 0 7 21, C4<10011>;
P_0x2a08660 .param/l "MOV" 0 7 15, C4<1101>;
P_0x2a086a0 .param/l "MUL" 0 7 18, C4<10000>;
P_0x2a086e0 .param/l "MVN" 0 7 17, C4<1111>;
P_0x2a08720 .param/l "ORR" 0 7 14, C4<1100>;
P_0x2a08760 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x2a087a0 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x2a087e0 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x2a08820 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x2a08860 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x2a088a0 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x2a088e0 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x2a08920 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x2a08960 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x2a089a0 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x2a089e0 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x2a08a20 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x2a08a60 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x2a08aa0 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x2a08ae0 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x2a08b20 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x2a08b60 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x2a08ba0 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x2a08be0 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x2a08c20 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x2a08c60 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x2a08ca0 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x2a08ce0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x2a08d20 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x2a08d60 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x2a08da0 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x2a08de0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x2a08e20 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x2a08e60 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x2a08ea0 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x2a08ee0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x2a08f20 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x2a08f60 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x2a08fa0 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x2a08fe0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x2a09020 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x2a09060 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x2a090a0 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x2a090e0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x2a09120 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x2a09160 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x2a091a0 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x2a091e0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x2a09220 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x2a09260 .param/l "RSB" 0 7 5, C4<0011>;
P_0x2a092a0 .param/l "RSC" 0 7 9, C4<0111>;
P_0x2a092e0 .param/l "SBC" 0 7 8, C4<0110>;
P_0x2a09320 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0x2a09360 .param/l "SMULL" 0 7 24, C4<10110>;
P_0x2a093a0 .param/l "SUB" 0 7 4, C4<0010>;
P_0x2a093e0 .param/l "TEQ" 0 7 11, C4<1001>;
P_0x2a09420 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x2a09460 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x2a094a0 .param/l "TST" 0 7 10, C4<1000>;
P_0x2a094e0 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0x2a09520 .param/l "UMULL" 0 7 22, C4<10100>;
P_0x2a09560 .param/l "WRITE_PC" 1 19 78, +C4<00000000000000000000000000000010>;
v0x2a0de10_0 .net "base", 3 0, L_0x2a41480;  1 drivers
v0x2a0df10_0 .net "branch_offset", 11 0, L_0x2a41e70;  1 drivers
v0x2a0dff0_0 .net "cc", 3 0, L_0x2a41650;  1 drivers
v0x2a0e0e0_0 .net "i_clear_from_alu", 0 0, v0x29f5490_0;  alias, 1 drivers
v0x2a0e1d0_0 .net "i_clear_from_writeback", 0 0, v0x2a2e6b0_0;  alias, 1 drivers
v0x2a0e310_0 .net "i_clk", 0 0, v0x2a3fff0_0;  alias, 1 drivers
v0x2a0e440_0 .net "i_data_stall", 0 0, L_0x2a542c0;  alias, 1 drivers
v0x2a0e4e0_0 .net "i_fiq", 0 0, v0x2a40260_0;  alias, 1 drivers
v0x2a0e5a0_0 .net "i_instruction", 31 0, v0x2a15e80_0;  alias, 1 drivers
v0x2a0e710_0 .net "i_instruction_valid", 0 0, v0x2a15fc0_0;  alias, 1 drivers
v0x2a0e7d0_0 .net "i_irq", 0 0, v0x2a404e0_0;  alias, 1 drivers
v0x2a0e890_0 .net "i_issue_stall", 0 0, v0x2a22680_0;  alias, 1 drivers
v0x2a0e930_0 .net "i_reset", 0 0, v0x2a406b0_0;  alias, 1 drivers
v0x2a0ea60_0 .net "id", 2 0, L_0x2a416f0;  1 drivers
v0x2a0eb20_0 .net "link", 0 0, L_0x2a41d60;  1 drivers
v0x2a0ebe0_0 .net "load", 0 0, L_0x2a41b20;  1 drivers
v0x2a0eca0_0 .var "o_fiq", 0 0;
v0x2a0ee50_0 .var "o_instruction", 34 0;
v0x2a0eef0_0 .var "o_instruction_valid", 0 0;
v0x2a0ef90_0 .var "o_irq", 0 0;
v0x2a0f030_0 .var "o_stall_from_decode", 0 0;
v0x2a0f0d0_0 .net "pre_index", 0 0, L_0x2a41790;  1 drivers
v0x2a0f170_0 .net "reglist", 15 0, L_0x2a41cc0;  1 drivers
v0x2a0f210_0 .var "reglist_ff", 15 0;
v0x2a0f2b0_0 .var "reglist_nxt", 15 0;
v0x2a0f390_0 .net "s_bit", 0 0, L_0x2a419e0;  1 drivers
v0x2a0f450_0 .net "srcdest", 3 0, L_0x2a415b0;  1 drivers
v0x2a0f530_0 .var "state_ff", 2 0;
v0x2a0f610_0 .var "state_nxt", 2 0;
v0x2a0f6f0_0 .net "store", 0 0, L_0x2a41bc0;  1 drivers
v0x2a0f7b0_0 .net "up", 0 0, L_0x2a41940;  1 drivers
v0x2a0f870_0 .net "writeback", 0 0, L_0x2a41a80;  1 drivers
E_0x2a0c330/0 .event edge, v0x2a0f530_0, v0x2a0ea60_0, v0x2a0e710_0, v0x2a0dff0_0;
E_0x2a0c330/1 .event edge, v0x2a0de10_0, v0x2a0f170_0, v0x2a0e5a0_0, v0x2a0e7d0_0;
E_0x2a0c330/2 .event edge, v0x2a0e4e0_0, v0x2a0f210_0, v0x2a0d690_0, v0x2a0ebe0_0;
E_0x2a0c330/3 .event edge, v0x2a0f390_0;
E_0x2a0c330 .event/or E_0x2a0c330/0, E_0x2a0c330/1, E_0x2a0c330/2, E_0x2a0c330/3;
L_0x2a41480 .part v0x2a15e80_0, 16, 4;
L_0x2a415b0 .part v0x2a15e80_0, 12, 4;
L_0x2a41650 .part v0x2a15e80_0, 28, 4;
L_0x2a416f0 .part v0x2a15e80_0, 25, 3;
L_0x2a41790 .part v0x2a15e80_0, 24, 1;
L_0x2a41940 .part v0x2a15e80_0, 23, 1;
L_0x2a419e0 .part v0x2a15e80_0, 22, 1;
L_0x2a41a80 .part v0x2a15e80_0, 21, 1;
L_0x2a41b20 .part v0x2a15e80_0, 20, 1;
L_0x2a41bc0 .reduce/nor L_0x2a41b20;
L_0x2a41cc0 .part v0x2a15e80_0, 0, 16;
L_0x2a41d60 .part v0x2a15e80_0, 24, 1;
L_0x2a41e70 .part v0x2a15e80_0, 0, 12;
S_0x2a0c3e0 .scope task, "clear" "clear" 19 262, 19 262 0, S_0x2a07e20;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2a0f530_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x2a0f210_0, 0;
    %end;
S_0x2a0c5d0 .scope function, "map" "map" 19 168, 19 168 0, S_0x2a07e20;
 .timescale 0 0;
v0x2a0c7c0_0 .var "base", 3 0;
v0x2a0c8a0_0 .var "cc", 3 0;
v0x2a0c980_0 .var "enc", 3 0;
v0x2a0ca70_0 .var "id", 2 0;
v0x2a0cb50_0 .var "instr", 31 0;
v0x2a0cc80_0 .var "list", 15 0;
v0x2a0cd60_0 .var "load", 0 0;
v0x2a0ce20_0 .var "map", 33 0;
v0x2a0cf00_0 .var "pre_index", 0 0;
v0x2a0d050_0 .var "reglist", 15 0;
v0x2a0d130_0 .var "s_bit", 0 0;
v0x2a0d1f0_0 .var "srcdest", 3 0;
v0x2a0d2d0_0 .var "store", 0 0;
v0x2a0d390_0 .var "up", 0 0;
v0x2a0d450_0 .var "writeback", 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.map ;
    %load/vec4 v0x2a0cb50_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x2a0c7c0_0, 0, 4;
    %load/vec4 v0x2a0cb50_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x2a0d1f0_0, 0, 4;
    %load/vec4 v0x2a0cb50_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x2a0c8a0_0, 0, 4;
    %load/vec4 v0x2a0cb50_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0x2a0ca70_0, 0, 3;
    %load/vec4 v0x2a0cb50_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x2a0cf00_0, 0, 1;
    %load/vec4 v0x2a0cb50_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x2a0d390_0, 0, 1;
    %load/vec4 v0x2a0cb50_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0x2a0d130_0, 0, 1;
    %load/vec4 v0x2a0cb50_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0x2a0d450_0, 0, 1;
    %load/vec4 v0x2a0cb50_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x2a0cd60_0, 0, 1;
    %load/vec4 v0x2a0cd60_0;
    %nor/r;
    %store/vec4 v0x2a0d2d0_0, 0, 1;
    %load/vec4 v0x2a0cb50_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x2a0d050_0, 0, 16;
    %load/vec4 v0x2a0cb50_0;
    %pad/u 34;
    %store/vec4 v0x2a0ce20_0, 0, 34;
    %load/vec4 v0x2a0ce20_0;
    %pushi/vec4 4293918719, 0, 32;
    %concati/vec4 3, 0, 2;
    %and;
    %store/vec4 v0x2a0ce20_0, 0, 34;
    %load/vec4 v0x2a0ce20_0;
    %pushi/vec4 4286578687, 0, 32;
    %concati/vec4 3, 0, 2;
    %and;
    %store/vec4 v0x2a0ce20_0, 0, 34;
    %pushi/vec4 4, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 12;
    %load/vec4 v0x2a0c980_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 4;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 1;
    %load/vec4 v0x2a0cc80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.160, 4;
    %load/vec4 v0x2a0d450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.162, 8;
    %load/vec4 v0x2a0c8a0_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x2a0c7c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 4;
    %pad/u 34;
    %store/vec4 v0x2a0ce20_0, 0, 34;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 1;
    %jmp T_19.163;
T_19.162 ;
    %pushi/vec4 0, 0, 34;
    %store/vec4 v0x2a0ce20_0, 0, 34;
T_19.163 ;
    %jmp T_19.161;
T_19.160 ;
    %load/vec4 v0x2a0d2d0_0;
    %load/vec4 v0x2a0d130_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x2a0cd60_0;
    %load/vec4 v0x2a0d130_0;
    %and;
    %load/vec4 v0x2a0cc80_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_19.164, 9;
    %load/vec4 v0x2a0ce20_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.166, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.167, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.168, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.169, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_19.170, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_19.171, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_19.172, 6;
    %jmp T_19.173;
T_19.166 ;
    %pushi/vec4 18, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 1;
    %jmp T_19.173;
T_19.167 ;
    %pushi/vec4 19, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 1;
    %jmp T_19.173;
T_19.168 ;
    %pushi/vec4 20, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 1;
    %jmp T_19.173;
T_19.169 ;
    %pushi/vec4 21, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 1;
    %jmp T_19.173;
T_19.170 ;
    %pushi/vec4 22, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 1;
    %jmp T_19.173;
T_19.171 ;
    %pushi/vec4 23, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 1;
    %jmp T_19.173;
T_19.172 ;
    %pushi/vec4 24, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 1;
    %jmp T_19.173;
T_19.173 ;
    %pop/vec4 1;
    %jmp T_19.165;
T_19.164 ;
    %load/vec4 v0x2a0cd60_0;
    %load/vec4 v0x2a0c980_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.174, 8;
    %pushi/vec4 26, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ce20_0, 4, 1;
T_19.174 ;
T_19.165 ;
T_19.161 ;
    %end;
S_0x2a0d510 .scope begin, "mem_op_blk_1" "mem_op_blk_1" 19 122, 19 122 0, S_0x2a07e20;
 .timescale 0 0;
v0x2a0d690_0 .var "pri_enc_out", 3 0;
S_0x2a0d770 .scope function, "pri_enc" "pri_enc" 19 237, 19 237 0, S_0x2a07e20;
 .timescale 0 0;
v0x2a0dc30_0 .var "in", 15 0;
v0x2a0dd30_0 .var "pri_enc", 3 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.pri_enc ;
    %fork t_17, S_0x2a0d940;
    %jmp t_16;
    .scope S_0x2a0d940;
t_17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2a0dd30_0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x2a0db30_0, 0, 32;
T_20.176 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x2a0db30_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_20.177, 5;
    %load/vec4 v0x2a0dc30_0;
    %load/vec4 v0x2a0db30_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.178, 4;
    %load/vec4 v0x2a0db30_0;
    %pad/s 4;
    %store/vec4 v0x2a0dd30_0, 0, 4;
T_20.178 ;
    %load/vec4 v0x2a0db30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x2a0db30_0, 0, 32;
    %jmp T_20.176;
T_20.177 ;
    %end;
    .scope S_0x2a0d770;
t_16 %join;
    %end;
S_0x2a0d940 .scope begin, "priEncFn" "priEncFn" 19 238, 19 238 0, S_0x2a0d770;
 .timescale 0 0;
v0x2a0db30_0 .var/i "i", 31 0;
S_0x2a15020 .scope module, "u_zap_fetch_main" "zap_fetch_main" 5 249, 20 17 0, S_0x2972cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_issue"
    .port_info 6 /INPUT 1 "i_stall_from_decode"
    .port_info 7 /INPUT 32 "i_pc_ff"
    .port_info 8 /INPUT 32 "i_instruction"
    .port_info 9 /INPUT 1 "i_valid"
    .port_info 10 /INPUT 1 "i_instr_abort"
    .port_info 11 /OUTPUT 32 "o_instruction"
    .port_info 12 /OUTPUT 1 "o_valid"
    .port_info 13 /OUTPUT 1 "o_instr_abort"
    .port_info 14 /OUTPUT 32 "o_pc_plus_8_ff"
P_0x29fb0f0 .param/l "ABORT_PAYLOAD" 1 20 53, C4<00000000000000000000000000000000>;
v0x2a153d0_0 .net "i_clear_from_alu", 0 0, v0x29f5490_0;  alias, 1 drivers
v0x2a15500_0 .net "i_clear_from_writeback", 0 0, v0x2a2e6b0_0;  alias, 1 drivers
v0x2a15650_0 .net "i_clk", 0 0, v0x2a3fff0_0;  alias, 1 drivers
v0x2a15720_0 .net "i_data_stall", 0 0, L_0x2a542c0;  alias, 1 drivers
v0x2a15850_0 .net "i_instr_abort", 0 0, L_0x2a53f50;  alias, 1 drivers
v0x2a158f0_0 .net "i_instruction", 31 0, L_0x2a53cf0;  alias, 1 drivers
v0x2a159b0_0 .net "i_pc_ff", 31 0, v0x27a9a10_0;  alias, 1 drivers
v0x2a15a70_0 .net "i_reset", 0 0, v0x2a406b0_0;  alias, 1 drivers
v0x2a15b10_0 .net "i_stall_from_decode", 0 0, v0x2a146c0_0;  alias, 1 drivers
v0x2a15c70_0 .net "i_stall_from_issue", 0 0, v0x2a22680_0;  alias, 1 drivers
v0x2a15d10_0 .net "i_valid", 0 0, L_0x2a53e20;  alias, 1 drivers
v0x2a15db0_0 .var "o_instr_abort", 0 0;
v0x2a15e80_0 .var "o_instruction", 31 0;
v0x2a15f20_0 .var "o_pc_plus_8_ff", 31 0;
v0x2a15fc0_0 .var "o_valid", 0 0;
v0x2a16060_0 .var "sleep_ff", 0 0;
S_0x2a16360 .scope module, "u_zap_issue_main" "zap_issue_main" 5 329, 21 22 0, S_0x2972cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 6 /INPUT 4 "i_condition_code_ff"
    .port_info 7 /INPUT 6 "i_destination_index_ff"
    .port_info 8 /INPUT 33 "i_alu_source_ff"
    .port_info 9 /INPUT 5 "i_alu_operation_ff"
    .port_info 10 /INPUT 33 "i_shift_source_ff"
    .port_info 11 /INPUT 3 "i_shift_operation_ff"
    .port_info 12 /INPUT 33 "i_shift_length_ff"
    .port_info 13 /INPUT 1 "i_flag_update_ff"
    .port_info 14 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 15 /INPUT 1 "i_mem_load_ff"
    .port_info 16 /INPUT 1 "i_mem_store_ff"
    .port_info 17 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 18 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 19 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 20 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 21 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 22 /INPUT 1 "i_mem_translate_ff"
    .port_info 23 /INPUT 1 "i_irq_ff"
    .port_info 24 /INPUT 1 "i_fiq_ff"
    .port_info 25 /INPUT 1 "i_abt_ff"
    .port_info 26 /INPUT 1 "i_swi_ff"
    .port_info 27 /INPUT 32 "i_rd_data_0"
    .port_info 28 /INPUT 32 "i_rd_data_1"
    .port_info 29 /INPUT 32 "i_rd_data_2"
    .port_info 30 /INPUT 32 "i_rd_data_3"
    .port_info 31 /INPUT 6 "i_shifter_destination_index_ff"
    .port_info 32 /INPUT 6 "i_alu_destination_index_ff"
    .port_info 33 /INPUT 6 "i_memory_destination_index_ff"
    .port_info 34 /INPUT 1 "i_alu_dav_nxt"
    .port_info 35 /INPUT 1 "i_alu_dav_ff"
    .port_info 36 /INPUT 1 "i_memory_dav_ff"
    .port_info 37 /INPUT 32 "i_alu_destination_value_nxt"
    .port_info 38 /INPUT 32 "i_alu_destination_value_ff"
    .port_info 39 /INPUT 32 "i_memory_destination_value_ff"
    .port_info 40 /INPUT 6 "i_shifter_mem_srcdest_index_ff"
    .port_info 41 /INPUT 6 "i_alu_mem_srcdest_index_ff"
    .port_info 42 /INPUT 6 "i_memory_mem_srcdest_index_ff"
    .port_info 43 /INPUT 1 "i_shifter_mem_load_ff"
    .port_info 44 /INPUT 1 "i_alu_mem_load_ff"
    .port_info 45 /INPUT 1 "i_memory_mem_load_ff"
    .port_info 46 /INPUT 32 "i_memory_mem_srcdest_value_ff"
    .port_info 47 /OUTPUT 6 "o_rd_index_0"
    .port_info 48 /OUTPUT 6 "o_rd_index_1"
    .port_info 49 /OUTPUT 6 "o_rd_index_2"
    .port_info 50 /OUTPUT 6 "o_rd_index_3"
    .port_info 51 /OUTPUT 4 "o_condition_code_ff"
    .port_info 52 /OUTPUT 6 "o_destination_index_ff"
    .port_info 53 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 54 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 55 /OUTPUT 1 "o_flag_update_ff"
    .port_info 56 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 57 /OUTPUT 1 "o_mem_load_ff"
    .port_info 58 /OUTPUT 1 "o_mem_store_ff"
    .port_info 59 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 60 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 61 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 62 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 63 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 64 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 65 /OUTPUT 1 "o_irq_ff"
    .port_info 66 /OUTPUT 1 "o_fiq_ff"
    .port_info 67 /OUTPUT 1 "o_abt_ff"
    .port_info 68 /OUTPUT 1 "o_swi_ff"
    .port_info 69 /OUTPUT 32 "o_alu_source_value_ff"
    .port_info 70 /OUTPUT 32 "o_shift_source_value_ff"
    .port_info 71 /OUTPUT 32 "o_shift_length_value_ff"
    .port_info 72 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 73 /OUTPUT 33 "o_alu_source_ff"
    .port_info 74 /OUTPUT 33 "o_shift_source_ff"
    .port_info 75 /OUTPUT 33 "o_shift_length_ff"
    .port_info 76 /OUTPUT 1 "o_stall_from_issue"
    .port_info 77 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 78 /OUTPUT 1 "o_shifter_disable_ff"
P_0x2a164e0 .param/l "ADC" 0 7 7, C4<0101>;
P_0x2a16520 .param/l "ADD" 0 7 6, C4<0100>;
P_0x2a16560 .param/l "AL" 0 3 16, C4<1110>;
P_0x2a165a0 .param/l "ALU_OPS" 0 21 31, +C4<00000000000000000000000000100000>;
P_0x2a165e0 .param/l "AND" 0 7 2, C4<0000>;
P_0x2a16620 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x2a16660 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x2a166a0 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x2a166e0 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x2a16720 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x2a16760 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x2a167a0 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x2a167e0 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x2a16820 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x2a16860 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x2a168a0 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x2a168e0 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x2a16920 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x2a16960 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x2a169a0 .param/l "ASR" 0 15 4, +C4<00000000000000000000000000000010>;
P_0x2a169e0 .param/l "BIC" 0 7 16, C4<1110>;
P_0x2a16a20 .param/l "CC" 0 3 5, C4<0011>;
P_0x2a16a60 .param/l "CLZ" 0 7 26, C4<11000>;
P_0x2a16aa0 .param/l "CMN" 0 7 13, C4<1011>;
P_0x2a16ae0 .param/l "CMP" 0 7 12, C4<1010>;
P_0x2a16b20 .param/l "CS" 0 3 4, C4<0010>;
P_0x2a16b60 .param/l "EOR" 0 7 3, C4<0001>;
P_0x2a16ba0 .param/l "EQ" 0 3 2, C4<0000>;
P_0x2a16be0 .param/l "FMOV" 0 7 20, C4<10010>;
P_0x2a16c20 .param/l "GE" 0 3 12, C4<1010>;
P_0x2a16c60 .param/l "GT" 0 3 14, C4<1100>;
P_0x2a16ca0 .param/l "HI" 0 3 10, C4<1000>;
P_0x2a16ce0 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0x2a16d20 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0x2a16d60 .param/l "LE" 0 3 15, C4<1101>;
P_0x2a16da0 .param/l "LS" 0 3 11, C4<1001>;
P_0x2a16de0 .param/l "LSL" 0 15 2, +C4<00000000000000000000000000000000>;
P_0x2a16e20 .param/l "LSR" 0 15 3, +C4<00000000000000000000000000000001>;
P_0x2a16e60 .param/l "LT" 0 3 13, C4<1011>;
P_0x2a16ea0 .param/l "MI" 0 3 6, C4<0100>;
P_0x2a16ee0 .param/l "MLA" 0 7 19, C4<10001>;
P_0x2a16f20 .param/l "MMOV" 0 7 21, C4<10011>;
P_0x2a16f60 .param/l "MOV" 0 7 15, C4<1101>;
P_0x2a16fa0 .param/l "MUL" 0 7 18, C4<10000>;
P_0x2a16fe0 .param/l "MVN" 0 7 17, C4<1111>;
P_0x2a17020 .param/l "NE" 0 3 3, C4<0001>;
P_0x2a17060 .param/l "NV" 0 3 17, C4<1111>;
P_0x2a170a0 .param/l "ORR" 0 7 14, C4<1100>;
P_0x2a170e0 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x2a17120 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x2a17160 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x2a171a0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x2a171e0 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x2a17220 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x2a17260 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x2a172a0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x2a172e0 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x2a17320 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x2a17360 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x2a173a0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x2a173e0 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x2a17420 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x2a17460 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x2a174a0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x2a174e0 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x2a17520 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x2a17560 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x2a175a0 .param/l "PHY_REGS" 0 21 27, +C4<00000000000000000000000000101110>;
P_0x2a175e0 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x2a17620 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x2a17660 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x2a176a0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x2a176e0 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x2a17720 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x2a17760 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x2a177a0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x2a177e0 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x2a17820 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x2a17860 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x2a178a0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x2a178e0 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x2a17920 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x2a17960 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x2a179a0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x2a179e0 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x2a17a20 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x2a17a60 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x2a17aa0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x2a17ae0 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x2a17b20 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x2a17b60 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x2a17ba0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x2a17be0 .param/l "PL" 0 3 7, C4<0101>;
P_0x2a17c20 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x2a17c60 .param/l "ROR" 0 15 5, +C4<00000000000000000000000000000011>;
P_0x2a17ca0 .param/l "RORI" 0 15 6, +C4<00000000000000000000000000000100>;
P_0x2a17ce0 .param/l "RSB" 0 7 5, C4<0011>;
P_0x2a17d20 .param/l "RSC" 0 7 9, C4<0111>;
P_0x2a17d60 .param/l "SBC" 0 7 8, C4<0110>;
P_0x2a17da0 .param/l "SHIFT_OPS" 0 21 35, +C4<00000000000000000000000000000101>;
P_0x2a17de0 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0x2a17e20 .param/l "SMULL" 0 7 24, C4<10110>;
P_0x2a17e60 .param/l "SUB" 0 7 4, C4<0010>;
P_0x2a17ea0 .param/l "TEQ" 0 7 11, C4<1001>;
P_0x2a17ee0 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x2a17f20 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x2a17f60 .param/l "TST" 0 7 10, C4<1000>;
P_0x2a17fa0 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0x2a17fe0 .param/l "UMULL" 0 7 22, C4<10100>;
P_0x2a18020 .param/l "VC" 0 3 9, C4<0111>;
P_0x2a18060 .param/l "VS" 0 3 8, C4<0110>;
v0x2a1e090_0 .net "i_abt_ff", 0 0, v0x2a12590_0;  alias, 1 drivers
v0x2a1e180_0 .net "i_alu_dav_ff", 0 0, v0x29f5530_0;  alias, 1 drivers
v0x2a1e250_0 .net "i_alu_dav_nxt", 0 0, v0x29f55d0_0;  alias, 1 drivers
v0x2a1e320_0 .net "i_alu_destination_index_ff", 5 0, v0x29f5690_0;  alias, 1 drivers
v0x2a1e3f0_0 .net "i_alu_destination_value_ff", 31 0, v0x29f51e0_0;  alias, 1 drivers
v0x2a1e4e0_0 .net "i_alu_destination_value_nxt", 31 0, v0x28abd90_0;  alias, 1 drivers
v0x2a1e5b0_0 .net "i_alu_mem_load_ff", 0 0, v0x29f5a90_0;  alias, 1 drivers
v0x2a1e680_0 .net "i_alu_mem_srcdest_index_ff", 5 0, v0x29f5cb0_0;  alias, 1 drivers
v0x2a1e750_0 .net "i_alu_operation_ff", 4 0, v0x2a126d0_0;  alias, 1 drivers
v0x2a1e8b0_0 .net "i_alu_source_ff", 32 0, v0x2a12850_0;  alias, 1 drivers
v0x2a1e980_0 .net "i_clear_from_alu", 0 0, v0x29f5490_0;  alias, 1 drivers
v0x2a1ea20_0 .net "i_clear_from_writeback", 0 0, v0x2a2e6b0_0;  alias, 1 drivers
v0x2a1eac0_0 .net "i_clk", 0 0, v0x2a3fff0_0;  alias, 1 drivers
v0x2a1eb60_0 .net "i_condition_code_ff", 3 0, v0x2a129f0_0;  alias, 1 drivers
v0x2a1ec30_0 .net "i_data_stall", 0 0, L_0x2a542c0;  alias, 1 drivers
v0x2a1ecd0_0 .net "i_destination_index_ff", 5 0, v0x2a12b90_0;  alias, 1 drivers
v0x2a1eda0_0 .net "i_fiq_ff", 0 0, v0x2a12d30_0;  alias, 1 drivers
v0x2a1ef50_0 .net "i_flag_update_ff", 0 0, v0x2a12e90_0;  alias, 1 drivers
v0x2a1eff0_0 .net "i_irq_ff", 0 0, v0x2a13000_0;  alias, 1 drivers
v0x2a1f090_0 .net "i_mem_load_ff", 0 0, v0x2a11830_0;  alias, 1 drivers
v0x2a1f160_0 .net "i_mem_pre_index_ff", 0 0, v0x2a134e0_0;  alias, 1 drivers
v0x2a1f230_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x2a13650_0;  alias, 1 drivers
v0x2a1f300_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x2a137c0_0;  alias, 1 drivers
v0x2a1f3d0_0 .net "i_mem_srcdest_index_ff", 5 0, v0x2a13930_0;  alias, 1 drivers
v0x2a1f4a0_0 .net "i_mem_store_ff", 0 0, v0x2a13ad0_0;  alias, 1 drivers
v0x2a1f570_0 .net "i_mem_translate_ff", 0 0, v0x2a13c60_0;  alias, 1 drivers
v0x2a1f640_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x2a13dd0_0;  alias, 1 drivers
v0x2a1f710_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x2a13f40_0;  alias, 1 drivers
v0x2a1f7e0_0 .net "i_memory_dav_ff", 0 0, v0x2a277c0_0;  alias, 1 drivers
v0x2a1f880_0 .net "i_memory_destination_index_ff", 5 0, v0x2a27970_0;  alias, 1 drivers
v0x2a1f920_0 .net "i_memory_destination_value_ff", 31 0, v0x2a27720_0;  alias, 1 drivers
v0x2a1f9c0_0 .net "i_memory_mem_load_ff", 0 0, v0x2a27c90_0;  alias, 1 drivers
v0x2a1fa60_0 .net "i_memory_mem_srcdest_index_ff", 5 0, v0x2a27d30_0;  alias, 1 drivers
v0x2a1ee40_0 .net "i_memory_mem_srcdest_value_ff", 31 0, L_0x2a54220;  alias, 1 drivers
v0x2a1fd10_0 .net "i_pc_plus_8_ff", 31 0, v0x2a140b0_0;  alias, 1 drivers
v0x2a1fdb0_0 .net "i_rd_data_0", 31 0, v0x2a2ebb0_0;  alias, 1 drivers
v0x2a1fe50_0 .net "i_rd_data_1", 31 0, v0x2a2ec50_0;  alias, 1 drivers
v0x2a1fef0_0 .net "i_rd_data_2", 31 0, v0x2a2ecf0_0;  alias, 1 drivers
v0x2a1ff90_0 .net "i_rd_data_3", 31 0, v0x2a2ed90_0;  alias, 1 drivers
v0x2a20050_0 .net "i_reset", 0 0, v0x2a406b0_0;  alias, 1 drivers
v0x2a200f0_0 .net "i_shift_length_ff", 32 0, v0x2a14170_0;  alias, 1 drivers
v0x2a201e0_0 .net "i_shift_operation_ff", 2 0, v0x2a14330_0;  alias, 1 drivers
v0x2a202b0_0 .net "i_shift_source_ff", 32 0, v0x2a14500_0;  alias, 1 drivers
v0x2a20380_0 .net "i_shifter_destination_index_ff", 5 0, v0x2a362c0_0;  alias, 1 drivers
v0x2a20450_0 .net "i_shifter_mem_load_ff", 0 0, v0x2a365f0_0;  alias, 1 drivers
v0x2a20520_0 .net "i_shifter_mem_srcdest_index_ff", 5 0, v0x2a36920_0;  alias, 1 drivers
v0x2a205f0_0 .net "i_swi_ff", 0 0, v0x2a14780_0;  alias, 1 drivers
v0x2a20690_0 .var "load_lock", 0 0;
v0x2a20730_0 .var "lock", 0 0;
v0x2a207d0_0 .var "o_abt_ff", 0 0;
v0x2a20890_0 .var "o_alu_operation_ff", 4 0;
v0x2a20970_0 .var "o_alu_source_ff", 32 0;
v0x2a20a50_0 .var "o_alu_source_value_ff", 31 0;
v0x2a20b30_0 .var "o_alu_source_value_nxt", 31 0;
v0x2a20c10_0 .var "o_condition_code_ff", 3 0;
v0x2a20cf0_0 .var "o_destination_index_ff", 5 0;
v0x2a20dd0_0 .var "o_fiq_ff", 0 0;
v0x2a20e90_0 .var "o_flag_update_ff", 0 0;
v0x2a20f50_0 .var "o_irq_ff", 0 0;
v0x2a21010_0 .var "o_mem_load_ff", 0 0;
v0x2a210d0_0 .var "o_mem_pre_index_ff", 0 0;
v0x2a21190_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x2a21250_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x2a21310_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x2a213f0_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x2a1fb00_0 .var "o_mem_srcdest_value_nxt", 31 0;
v0x2a1fbe0_0 .var "o_mem_store_ff", 0 0;
v0x2a218a0_0 .var "o_mem_translate_ff", 0 0;
v0x2a21940_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x2a219e0_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x2a21a80_0 .var "o_pc_plus_8_ff", 31 0;
v0x2a21b60_0 .var "o_rd_index_0", 5 0;
v0x2a21c40_0 .var "o_rd_index_1", 5 0;
v0x2a21d20_0 .var "o_rd_index_2", 5 0;
v0x2a21e00_0 .var "o_rd_index_3", 5 0;
v0x2a21ee0_0 .var "o_shift_length_ff", 32 0;
v0x2a21fc0_0 .var "o_shift_length_value_ff", 31 0;
v0x2a220a0_0 .var "o_shift_length_value_nxt", 31 0;
v0x2a22180_0 .var "o_shift_operation_ff", 2 0;
v0x2a22260_0 .var "o_shift_source_ff", 32 0;
v0x2a22340_0 .var "o_shift_source_value_ff", 31 0;
v0x2a22420_0 .var "o_shift_source_value_nxt", 31 0;
v0x2a22500_0 .var "o_shifter_disable_ff", 0 0;
v0x2a225c0_0 .var "o_shifter_disable_nxt", 0 0;
v0x2a22680_0 .var "o_stall_from_issue", 0 0;
v0x2a227b0_0 .var "o_swi_ff", 0 0;
v0x2a22870_0 .var "shift_lock", 0 0;
E_0x2a1c090/0 .event edge, v0x2a12850_0, v0x2a21310_0, v0x2a20c10_0, v0x2a21010_0;
E_0x2a1c090/1 .event edge, v0x28abf40_0, v0x29f55d0_0, v0x28b93d0_0, v0x29f5cb0_0;
E_0x2a1c090/2 .event edge, v0x29f5530_0, v0x29f5a90_0, v0x2a14500_0, v0x2a14170_0;
E_0x2a1c090/3 .event edge, v0x2a14330_0, v0x2a20cf0_0;
E_0x2a1c090 .event/or E_0x2a1c090/0, E_0x2a1c090/1, E_0x2a1c090/2, E_0x2a1c090/3;
E_0x2a1c150 .event edge, v0x2a20730_0;
E_0x2a1c1b0 .event edge, v0x2a12850_0, v0x2a14500_0, v0x2a14170_0, v0x2a13930_0;
E_0x2a1c220/0 .event edge, v0x2a12850_0, v0x28b90b0_0, v0x29f55d0_0, v0x28abd90_0;
E_0x2a1c220/1 .event edge, v0x29f51e0_0, v0x29f5690_0, v0x29f5530_0, v0x2a1f880_0;
E_0x2a1c220/2 .event edge, v0x2a1f7e0_0, v0x2a14500_0, v0x2a14170_0, v0x2a13930_0;
E_0x2a1c220 .event/or E_0x2a1c220/0, E_0x2a1c220/1, E_0x2a1c220/2;
E_0x2a1c300 .event edge, v0x2a22870_0, v0x2a20690_0;
S_0x2a1c340 .scope function, "determine_load_lock" "determine_load_lock" 21 481, 21 481 0, S_0x2a16360;
 .timescale 0 0;
v0x2a1c530_0 .var "determine_load_lock", 0 0;
v0x2a1c610_0 .var "i_alu_dav_ff", 0 0;
v0x2a1c6d0_0 .var "i_alu_dav_nxt", 0 0;
v0x2a1c7a0_0 .var "i_alu_mem_load_ff", 0 0;
v0x2a1c860_0 .var "i_alu_mem_srcdest_index_ff", 5 0;
v0x2a1c990_0 .var "i_shifter_mem_load_ff", 0 0;
v0x2a1ca50_0 .var "i_shifter_mem_srcdest_index_ff", 5 0;
v0x2a1cb30_0 .var "index", 32 0;
v0x2a1cc10_0 .var "o_condition_code_ff", 3 0;
v0x2a1cd80_0 .var "o_mem_load_ff", 0 0;
v0x2a1ce40_0 .var "o_mem_srcdest_index_ff", 5 0;
TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a1c530_0, 0, 1;
    %load/vec4 v0x2a1cb30_0;
    %load/vec4 v0x2a1ce40_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2a1cc10_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x2a1cd80_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x2a1cb30_0;
    %load/vec4 v0x2a1ca50_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2a1c6d0_0;
    %and;
    %load/vec4 v0x2a1c990_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x2a1cb30_0;
    %load/vec4 v0x2a1c860_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2a1c610_0;
    %and;
    %load/vec4 v0x2a1c7a0_0;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_21.180, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2a1c530_0, 0, 1;
T_21.180 ;
    %load/vec4 v0x2a1cb30_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.182, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a1c530_0, 0, 1;
T_21.182 ;
    %end;
S_0x2a1cf20 .scope function, "get_register_value" "get_register_value" 21 361, 21 361 0, S_0x2a16360;
 .timescale 0 0;
v0x2a1d0c0_0 .var "get", 31 0;
v0x2a1d1a0_0 .var "get_register_value", 31 0;
v0x2a1d280_0 .var "i_alu_dav_ff", 0 0;
v0x2a1d320_0 .var "i_alu_dav_nxt", 0 0;
v0x2a1d3e0_0 .var "i_alu_destination_index_ff", 5 0;
v0x2a1d510_0 .var "i_alu_destination_value_ff", 31 0;
v0x2a1d5f0_0 .var "i_alu_destination_value_nxt", 31 0;
v0x2a1d6d0_0 .var "i_memory_dav_ff", 0 0;
v0x2a1d790_0 .var "i_memory_destination_index_ff", 5 0;
v0x2a1d900_0 .var "i_shifter_destination_index_ff", 32 0;
v0x2a1d9e0_0 .var "index", 32 0;
v0x2a1dac0_0 .var "rd_port", 1 0;
TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value ;
    %load/vec4 v0x2a1d9e0_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.184, 8;
    %load/vec4 v0x2a1d9e0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x2a1d0c0_0, 0, 32;
    %jmp T_22.185;
T_22.184 ;
    %load/vec4 v0x2a1d9e0_0;
    %cmpi/e 15, 0, 33;
    %jmp/0xz  T_22.186, 4;
    %load/vec4 v0x2a1fd10_0;
    %store/vec4 v0x2a1d0c0_0, 0, 32;
    %jmp T_22.187;
T_22.186 ;
    %load/vec4 v0x2a1d9e0_0;
    %load/vec4 v0x2a1d900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2a1d320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.188, 8;
    %load/vec4 v0x2a1d5f0_0;
    %store/vec4 v0x2a1d0c0_0, 0, 32;
    %jmp T_22.189;
T_22.188 ;
    %load/vec4 v0x2a1d9e0_0;
    %load/vec4 v0x2a1d3e0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2a1d280_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.190, 8;
    %load/vec4 v0x2a1d510_0;
    %store/vec4 v0x2a1d0c0_0, 0, 32;
    %jmp T_22.191;
T_22.190 ;
    %load/vec4 v0x2a1d9e0_0;
    %load/vec4 v0x2a1d790_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2a1d6d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.192, 8;
    %load/vec4 v0x2a1f920_0;
    %store/vec4 v0x2a1d0c0_0, 0, 32;
    %jmp T_22.193;
T_22.192 ;
    %load/vec4 v0x2a1dac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.194, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.195, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.196, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.197, 6;
    %jmp T_22.198;
T_22.194 ;
    %load/vec4 v0x2a1fdb0_0;
    %store/vec4 v0x2a1d0c0_0, 0, 32;
    %jmp T_22.198;
T_22.195 ;
    %load/vec4 v0x2a1fe50_0;
    %store/vec4 v0x2a1d0c0_0, 0, 32;
    %jmp T_22.198;
T_22.196 ;
    %load/vec4 v0x2a1fef0_0;
    %store/vec4 v0x2a1d0c0_0, 0, 32;
    %jmp T_22.198;
T_22.197 ;
    %load/vec4 v0x2a1ff90_0;
    %store/vec4 v0x2a1d0c0_0, 0, 32;
    %jmp T_22.198;
T_22.198 ;
    %pop/vec4 1;
T_22.193 ;
T_22.191 ;
T_22.189 ;
T_22.187 ;
T_22.185 ;
    %load/vec4 v0x2a1d9e0_0;
    %load/vec4 v0x2a1f3d0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2a1f9c0_0;
    %and;
    %load/vec4 v0x2a1d6d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.199, 8;
    %load/vec4 v0x2a1ee40_0;
    %store/vec4 v0x2a1d0c0_0, 0, 32;
T_22.199 ;
    %load/vec4 v0x2a1d0c0_0;
    %store/vec4 v0x2a1d1a0_0, 0, 32;
    %end;
S_0x2a1dba0 .scope function, "shifter_lock_check" "shifter_lock_check" 21 462, 21 462 0, S_0x2a16360;
 .timescale 0 0;
v0x2a1dd20_0 .var "index", 32 0;
v0x2a1de00_0 .var "o_condition_code_ff", 3 0;
v0x2a1dee0_0 .var "o_destination_index_ff", 5 0;
v0x2a1dfd0_0 .var "shifter_lock_check", 0 0;
TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check ;
    %load/vec4 v0x2a1dee0_0;
    %pad/u 33;
    %load/vec4 v0x2a1dd20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2a1de00_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.201, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2a1dfd0_0, 0, 1;
    %jmp T_23.202;
T_23.201 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a1dfd0_0, 0, 1;
T_23.202 ;
    %load/vec4 v0x2a1dd20_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.203, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a1dfd0_0, 0, 1;
T_23.203 ;
    %end;
S_0x2a1b6a0 .scope module, "u_zap_memory_main" "zap_memory_main" 5 579, 22 13 0, S_0x2972cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_mem_load_ff"
    .port_info 5 /INPUT 1 "i_dav_ff"
    .port_info 6 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 7 /INPUT 32 "i_alu_result_ff"
    .port_info 8 /INPUT 4 "i_flags_ff"
    .port_info 9 /INPUT 6 "i_destination_index_ff"
    .port_info 10 /INPUT 1 "i_irq_ff"
    .port_info 11 /INPUT 1 "i_fiq_ff"
    .port_info 12 /INPUT 1 "i_instr_abort_ff"
    .port_info 13 /INPUT 1 "i_swi_ff"
    .port_info 14 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 15 /OUTPUT 32 "o_alu_result_ff"
    .port_info 16 /OUTPUT 4 "o_flags_ff"
    .port_info 17 /OUTPUT 6 "o_destination_index_ff"
    .port_info 18 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 19 /OUTPUT 1 "o_dav_ff"
    .port_info 20 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 21 /OUTPUT 1 "o_irq_ff"
    .port_info 22 /OUTPUT 1 "o_fiq_ff"
    .port_info 23 /OUTPUT 1 "o_swi_ff"
    .port_info 24 /OUTPUT 1 "o_instr_abort_ff"
    .port_info 25 /OUTPUT 1 "o_mem_load_ff"
P_0x2a23590 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x2a235d0 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x2a23610 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x2a23650 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x2a23690 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x2a236d0 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x2a23710 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x2a23750 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x2a23790 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x2a237d0 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x2a23810 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x2a23850 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x2a23890 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x2a238d0 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x2a23910 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x2a23950 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x2a23990 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x2a239d0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x2a23a10 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x2a23a50 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x2a23a90 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x2a23ad0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x2a23b10 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x2a23b50 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x2a23b90 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x2a23bd0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x2a23c10 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x2a23c50 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x2a23c90 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x2a23cd0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x2a23d10 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x2a23d50 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x2a23d90 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x2a23dd0 .param/l "PHY_REGS" 0 22 16, +C4<00000000000000000000000000101110>;
P_0x2a23e10 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x2a23e50 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x2a23e90 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x2a23ed0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x2a23f10 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x2a23f50 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x2a23f90 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x2a23fd0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x2a24010 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x2a24050 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x2a24090 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x2a240d0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x2a24110 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x2a24150 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x2a24190 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x2a241d0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x2a24210 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x2a24250 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x2a24290 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x2a242d0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x2a24310 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x2a24350 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x2a24390 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x2a243d0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x2a24410 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x2a24450 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x2a24490 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
v0x2a26970_0 .net "i_alu_result_ff", 31 0, v0x29f51e0_0;  alias, 1 drivers
v0x2a26aa0_0 .net "i_clear_from_writeback", 0 0, v0x2a2e6b0_0;  alias, 1 drivers
v0x2a26b60_0 .net "i_clk", 0 0, v0x2a3fff0_0;  alias, 1 drivers
v0x2a26d10_0 .net "i_data_stall", 0 0, L_0x2a542c0;  alias, 1 drivers
v0x2a26db0_0 .net "i_dav_ff", 0 0, v0x29f5530_0;  alias, 1 drivers
v0x2a26ea0_0 .net "i_destination_index_ff", 5 0, v0x29f5690_0;  alias, 1 drivers
v0x2a26f90_0 .net "i_fiq_ff", 0 0, v0x29f5770_0;  alias, 1 drivers
v0x2a27030_0 .net "i_flags_ff", 3 0, v0x29f5830_0;  alias, 1 drivers
v0x2a270d0_0 .net "i_instr_abort_ff", 0 0, v0x29f5140_0;  alias, 1 drivers
v0x2a27200_0 .net "i_irq_ff", 0 0, v0x29f5910_0;  alias, 1 drivers
v0x2a272a0_0 .net "i_mem_load_ff", 0 0, v0x29f5a90_0;  alias, 1 drivers
v0x2a27340_0 .net "i_mem_srcdest_index_ff", 5 0, v0x29f5cb0_0;  alias, 1 drivers
v0x2a27430_0 .net "i_pc_plus_8_ff", 31 0, v0x29f61d0_0;  alias, 1 drivers
v0x2a274d0_0 .net "i_reset", 0 0, v0x2a406b0_0;  alias, 1 drivers
v0x2a27680_0 .net "i_swi_ff", 0 0, v0x29f62b0_0;  alias, 1 drivers
v0x2a27720_0 .var "o_alu_result_ff", 31 0;
v0x2a277c0_0 .var "o_dav_ff", 0 0;
v0x2a27970_0 .var "o_destination_index_ff", 5 0;
v0x2a27a10_0 .var "o_fiq_ff", 0 0;
v0x2a27ab0_0 .var "o_flags_ff", 3 0;
v0x2a27b50_0 .var "o_instr_abort_ff", 0 0;
v0x2a27bf0_0 .var "o_irq_ff", 0 0;
v0x2a27c90_0 .var "o_mem_load_ff", 0 0;
v0x2a27d30_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x2a27dd0_0 .var "o_pc_plus_8_ff", 31 0;
v0x2a27e70_0 .var "o_swi_ff", 0 0;
S_0x2a267a0 .scope task, "clear_interrupts" "clear_interrupts" 22 127, 22 127 0, S_0x2a1b6a0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_memory_main.clear_interrupts ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a27bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a27a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a27e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a27b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a27c90_0, 0;
    %end;
S_0x2a28350 .scope module, "u_zap_regf" "zap_register_file" 5 625, 23 20 0, S_0x2972cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_valid"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 32 "i_pc_from_alu"
    .port_info 6 /INPUT 1 "i_stall_from_decode"
    .port_info 7 /INPUT 1 "i_stall_from_issue"
    .port_info 8 /INPUT 32 "i_data_abort_vector"
    .port_info 9 /INPUT 32 "i_fiq_vector"
    .port_info 10 /INPUT 32 "i_irq_vector"
    .port_info 11 /INPUT 32 "i_instruction_abort_vector"
    .port_info 12 /INPUT 32 "i_swi_vector"
    .port_info 13 /INPUT 32 "i_und_vector"
    .port_info 14 /INPUT 6 "i_rd_index_0"
    .port_info 15 /INPUT 6 "i_rd_index_1"
    .port_info 16 /INPUT 6 "i_rd_index_2"
    .port_info 17 /INPUT 6 "i_rd_index_3"
    .port_info 18 /INPUT 6 "i_wr_index"
    .port_info 19 /INPUT 32 "i_wr_data"
    .port_info 20 /INPUT 4 "i_flags"
    .port_info 21 /INPUT 6 "i_wr_index_1"
    .port_info 22 /INPUT 32 "i_wr_data_1"
    .port_info 23 /INPUT 1 "i_irq"
    .port_info 24 /INPUT 1 "i_fiq"
    .port_info 25 /INPUT 1 "i_instr_abt"
    .port_info 26 /INPUT 1 "i_data_abt"
    .port_info 27 /INPUT 1 "i_swi"
    .port_info 28 /INPUT 1 "i_und"
    .port_info 29 /INPUT 32 "i_pc_buf_ff"
    .port_info 30 /OUTPUT 32 "o_rd_data_0"
    .port_info 31 /OUTPUT 32 "o_rd_data_1"
    .port_info 32 /OUTPUT 32 "o_rd_data_2"
    .port_info 33 /OUTPUT 32 "o_rd_data_3"
    .port_info 34 /OUTPUT 32 "o_pc"
    .port_info 35 /OUTPUT 32 "o_cpsr"
    .port_info 36 /OUTPUT 1 "o_clear_from_writeback"
    .port_info 37 /OUTPUT 1 "o_fiq_ack"
    .port_info 38 /OUTPUT 1 "o_irq_ack"
P_0x2a284d0 .param/l "ABT" 0 10 4, C4<10111>;
P_0x2a28510 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0x2a28550 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0x2a28590 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0x2a285d0 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0x2a28610 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0x2a28650 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0x2a28690 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0x2a286d0 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0x2a28710 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0x2a28750 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0x2a28790 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0x2a287d0 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0x2a28810 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0x2a28850 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0x2a28890 .param/l "FIQ" 0 10 2, C4<10001>;
P_0x2a288d0 .param/l "IRQ" 0 10 3, C4<00000000000000000000000000010010>;
P_0x2a28910 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0x2a28950 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0x2a28990 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0x2a289d0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0x2a28a10 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0x2a28a50 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0x2a28a90 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0x2a28ad0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0x2a28b10 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0x2a28b50 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0x2a28b90 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0x2a28bd0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0x2a28c10 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0x2a28c50 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0x2a28c90 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0x2a28cd0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0x2a28d10 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0x2a28d50 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0x2a28d90 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x2a28dd0 .param/l "PHY_REGS" 0 23 21, +C4<00000000000000000000000000101110>;
P_0x2a28e10 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0x2a28e50 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0x2a28e90 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0x2a28ed0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0x2a28f10 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0x2a28f50 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0x2a28f90 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0x2a28fd0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0x2a29010 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0x2a29050 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0x2a29090 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0x2a290d0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0x2a29110 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0x2a29150 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0x2a29190 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0x2a291d0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0x2a29210 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0x2a29250 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0x2a29290 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0x2a292d0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0x2a29310 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0x2a29350 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0x2a29390 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0x2a293d0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0x2a29410 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0x2a29450 .param/l "SVC" 0 10 5, C4<10011>;
P_0x2a29490 .param/l "SYS" 0 10 7, C4<11111>;
P_0x2a294d0 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0x2a29510 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0x2a29550 .param/l "UND" 0 10 8, C4<11011>;
P_0x2a29590 .param/l "USR" 0 10 6, C4<10000>;
v0x2a2cdd0_0 .net "i_clear_from_alu", 0 0, v0x29f5490_0;  alias, 1 drivers
v0x2a2ce90_0 .net "i_clk", 0 0, v0x2a3fff0_0;  alias, 1 drivers
L_0x7fedca7761c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2a2cf50_0 .net "i_data_abort_vector", 31 0, L_0x7fedca7761c8;  1 drivers
v0x2a2d020_0 .net "i_data_abt", 0 0, L_0x2a54360;  alias, 1 drivers
v0x2a2d0e0_0 .net "i_data_stall", 0 0, L_0x2a542c0;  alias, 1 drivers
v0x2a2d1d0_0 .net "i_fiq", 0 0, v0x2a27a10_0;  alias, 1 drivers
L_0x7fedca776210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x2a2d270_0 .net "i_fiq_vector", 31 0, L_0x7fedca776210;  1 drivers
v0x2a2d330_0 .net "i_flags", 3 0, v0x2a27ab0_0;  alias, 1 drivers
v0x2a2d420_0 .net "i_instr_abt", 0 0, v0x2a27b50_0;  alias, 1 drivers
L_0x7fedca7762a0 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x2a2d580_0 .net "i_instruction_abort_vector", 31 0, L_0x7fedca7762a0;  1 drivers
v0x2a2d620_0 .net "i_irq", 0 0, v0x2a27bf0_0;  alias, 1 drivers
L_0x7fedca776258 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x2a2d6f0_0 .net "i_irq_vector", 31 0, L_0x7fedca776258;  1 drivers
v0x2a2d7b0_0 .net "i_pc_buf_ff", 31 0, v0x2a27dd0_0;  alias, 1 drivers
v0x2a2d8a0_0 .net "i_pc_from_alu", 31 0, v0x29f60f0_0;  alias, 1 drivers
v0x2a2d960_0 .net "i_rd_index_0", 5 0, v0x2a21b60_0;  alias, 1 drivers
v0x2a2da30_0 .net "i_rd_index_1", 5 0, v0x2a21c40_0;  alias, 1 drivers
v0x2a2db00_0 .net "i_rd_index_2", 5 0, v0x2a21d20_0;  alias, 1 drivers
v0x2a2dcb0_0 .net "i_rd_index_3", 5 0, v0x2a21e00_0;  alias, 1 drivers
v0x2a2dd50_0 .net "i_reset", 0 0, v0x2a406b0_0;  alias, 1 drivers
v0x2a2ddf0_0 .net "i_stall_from_decode", 0 0, v0x2a146c0_0;  alias, 1 drivers
v0x2a2de90_0 .net "i_stall_from_issue", 0 0, v0x2a22680_0;  alias, 1 drivers
v0x2a2df30_0 .net "i_swi", 0 0, v0x2a27e70_0;  alias, 1 drivers
L_0x7fedca7762e8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x2a2dfd0_0 .net "i_swi_vector", 31 0, L_0x7fedca7762e8;  1 drivers
L_0x7fedca776378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2a2e070_0 .net "i_und", 0 0, L_0x7fedca776378;  1 drivers
L_0x7fedca776330 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v0x2a2e110_0 .net "i_und_vector", 31 0, L_0x7fedca776330;  1 drivers
v0x2a2e1f0_0 .net "i_valid", 0 0, v0x2a277c0_0;  alias, 1 drivers
v0x2a2e2e0_0 .net "i_wr_data", 31 0, v0x2a27720_0;  alias, 1 drivers
v0x2a2e3f0_0 .net "i_wr_data_1", 31 0, L_0x2a54220;  alias, 1 drivers
v0x2a2e4b0_0 .net "i_wr_index", 5 0, v0x2a27970_0;  alias, 1 drivers
v0x2a2e5a0_0 .net "i_wr_index_1", 5 0, v0x2a27d30_0;  alias, 1 drivers
v0x2a2e6b0_0 .var "o_clear_from_writeback", 0 0;
v0x2a2e750_0 .var "o_cpsr", 31 0;
v0x2a2e860_0 .var "o_fiq_ack", 0 0;
v0x2a2dbc0_0 .var "o_irq_ack", 0 0;
v0x2a2eb10_0 .var "o_pc", 31 0;
v0x2a2ebb0_0 .var "o_rd_data_0", 31 0;
v0x2a2ec50_0 .var "o_rd_data_1", 31 0;
v0x2a2ecf0_0 .var "o_rd_data_2", 31 0;
v0x2a2ed90_0 .var "o_rd_data_3", 31 0;
v0x2a2ee60 .array "r_ff", 0 45, 31 0;
v0x2a2f640 .array "r_nxt", 0 45, 31 0;
v0x2a2ee60_0 .array/port v0x2a2ee60, 0;
v0x2a2ee60_1 .array/port v0x2a2ee60, 1;
v0x2a2ee60_2 .array/port v0x2a2ee60, 2;
E_0x2a2bda0/0 .event edge, v0x2a2c720_0, v0x2a2ee60_0, v0x2a2ee60_1, v0x2a2ee60_2;
v0x2a2ee60_3 .array/port v0x2a2ee60, 3;
v0x2a2ee60_4 .array/port v0x2a2ee60, 4;
v0x2a2ee60_5 .array/port v0x2a2ee60, 5;
v0x2a2ee60_6 .array/port v0x2a2ee60, 6;
E_0x2a2bda0/1 .event edge, v0x2a2ee60_3, v0x2a2ee60_4, v0x2a2ee60_5, v0x2a2ee60_6;
v0x2a2ee60_7 .array/port v0x2a2ee60, 7;
v0x2a2ee60_8 .array/port v0x2a2ee60, 8;
v0x2a2ee60_9 .array/port v0x2a2ee60, 9;
v0x2a2ee60_10 .array/port v0x2a2ee60, 10;
E_0x2a2bda0/2 .event edge, v0x2a2ee60_7, v0x2a2ee60_8, v0x2a2ee60_9, v0x2a2ee60_10;
v0x2a2ee60_11 .array/port v0x2a2ee60, 11;
v0x2a2ee60_12 .array/port v0x2a2ee60, 12;
v0x2a2ee60_13 .array/port v0x2a2ee60, 13;
v0x2a2ee60_14 .array/port v0x2a2ee60, 14;
E_0x2a2bda0/3 .event edge, v0x2a2ee60_11, v0x2a2ee60_12, v0x2a2ee60_13, v0x2a2ee60_14;
v0x2a2ee60_15 .array/port v0x2a2ee60, 15;
v0x2a2ee60_16 .array/port v0x2a2ee60, 16;
v0x2a2ee60_17 .array/port v0x2a2ee60, 17;
v0x2a2ee60_18 .array/port v0x2a2ee60, 18;
E_0x2a2bda0/4 .event edge, v0x2a2ee60_15, v0x2a2ee60_16, v0x2a2ee60_17, v0x2a2ee60_18;
v0x2a2ee60_19 .array/port v0x2a2ee60, 19;
v0x2a2ee60_20 .array/port v0x2a2ee60, 20;
v0x2a2ee60_21 .array/port v0x2a2ee60, 21;
v0x2a2ee60_22 .array/port v0x2a2ee60, 22;
E_0x2a2bda0/5 .event edge, v0x2a2ee60_19, v0x2a2ee60_20, v0x2a2ee60_21, v0x2a2ee60_22;
v0x2a2ee60_23 .array/port v0x2a2ee60, 23;
v0x2a2ee60_24 .array/port v0x2a2ee60, 24;
v0x2a2ee60_25 .array/port v0x2a2ee60, 25;
v0x2a2ee60_26 .array/port v0x2a2ee60, 26;
E_0x2a2bda0/6 .event edge, v0x2a2ee60_23, v0x2a2ee60_24, v0x2a2ee60_25, v0x2a2ee60_26;
v0x2a2ee60_27 .array/port v0x2a2ee60, 27;
v0x2a2ee60_28 .array/port v0x2a2ee60, 28;
v0x2a2ee60_29 .array/port v0x2a2ee60, 29;
v0x2a2ee60_30 .array/port v0x2a2ee60, 30;
E_0x2a2bda0/7 .event edge, v0x2a2ee60_27, v0x2a2ee60_28, v0x2a2ee60_29, v0x2a2ee60_30;
v0x2a2ee60_31 .array/port v0x2a2ee60, 31;
v0x2a2ee60_32 .array/port v0x2a2ee60, 32;
v0x2a2ee60_33 .array/port v0x2a2ee60, 33;
v0x2a2ee60_34 .array/port v0x2a2ee60, 34;
E_0x2a2bda0/8 .event edge, v0x2a2ee60_31, v0x2a2ee60_32, v0x2a2ee60_33, v0x2a2ee60_34;
v0x2a2ee60_35 .array/port v0x2a2ee60, 35;
v0x2a2ee60_36 .array/port v0x2a2ee60, 36;
v0x2a2ee60_37 .array/port v0x2a2ee60, 37;
v0x2a2ee60_38 .array/port v0x2a2ee60, 38;
E_0x2a2bda0/9 .event edge, v0x2a2ee60_35, v0x2a2ee60_36, v0x2a2ee60_37, v0x2a2ee60_38;
v0x2a2ee60_39 .array/port v0x2a2ee60, 39;
v0x2a2ee60_40 .array/port v0x2a2ee60, 40;
v0x2a2ee60_41 .array/port v0x2a2ee60, 41;
v0x2a2ee60_42 .array/port v0x2a2ee60, 42;
E_0x2a2bda0/10 .event edge, v0x2a2ee60_39, v0x2a2ee60_40, v0x2a2ee60_41, v0x2a2ee60_42;
v0x2a2ee60_43 .array/port v0x2a2ee60, 43;
v0x2a2ee60_44 .array/port v0x2a2ee60, 44;
v0x2a2ee60_45 .array/port v0x2a2ee60, 45;
E_0x2a2bda0/11 .event edge, v0x2a2ee60_43, v0x2a2ee60_44, v0x2a2ee60_45, v0x288bb00_0;
E_0x2a2bda0/12 .event edge, v0x29f5490_0, v0x29f60f0_0, v0x2a146c0_0, v0x29fcbf0_0;
E_0x2a2bda0/13 .event edge, v0x2a2d020_0, v0x2a27a10_0, v0x2a27bf0_0, v0x2a27b50_0;
E_0x2a2bda0/14 .event edge, v0x2a27e70_0, v0x2a2e070_0, v0x2a2cf50_0, v0x2a27dd0_0;
E_0x2a2bda0/15 .event edge, v0x2a2d270_0, v0x2a2d6f0_0, v0x2a2d580_0, v0x2a2dfd0_0;
E_0x2a2bda0/16 .event edge, v0x2a2e110_0, v0x2a1f7e0_0, v0x2a27ab0_0, v0x2a1f920_0;
v0x2a2f640_0 .array/port v0x2a2f640, 0;
E_0x2a2bda0/17 .event edge, v0x2a1f880_0, v0x2a1ee40_0, v0x2a1fa60_0, v0x2a2f640_0;
v0x2a2f640_1 .array/port v0x2a2f640, 1;
v0x2a2f640_2 .array/port v0x2a2f640, 2;
v0x2a2f640_3 .array/port v0x2a2f640, 3;
v0x2a2f640_4 .array/port v0x2a2f640, 4;
E_0x2a2bda0/18 .event edge, v0x2a2f640_1, v0x2a2f640_2, v0x2a2f640_3, v0x2a2f640_4;
v0x2a2f640_5 .array/port v0x2a2f640, 5;
v0x2a2f640_6 .array/port v0x2a2f640, 6;
v0x2a2f640_7 .array/port v0x2a2f640, 7;
v0x2a2f640_8 .array/port v0x2a2f640, 8;
E_0x2a2bda0/19 .event edge, v0x2a2f640_5, v0x2a2f640_6, v0x2a2f640_7, v0x2a2f640_8;
v0x2a2f640_9 .array/port v0x2a2f640, 9;
v0x2a2f640_10 .array/port v0x2a2f640, 10;
v0x2a2f640_11 .array/port v0x2a2f640, 11;
v0x2a2f640_12 .array/port v0x2a2f640, 12;
E_0x2a2bda0/20 .event edge, v0x2a2f640_9, v0x2a2f640_10, v0x2a2f640_11, v0x2a2f640_12;
v0x2a2f640_13 .array/port v0x2a2f640, 13;
v0x2a2f640_14 .array/port v0x2a2f640, 14;
v0x2a2f640_15 .array/port v0x2a2f640, 15;
v0x2a2f640_16 .array/port v0x2a2f640, 16;
E_0x2a2bda0/21 .event edge, v0x2a2f640_13, v0x2a2f640_14, v0x2a2f640_15, v0x2a2f640_16;
v0x2a2f640_17 .array/port v0x2a2f640, 17;
v0x2a2f640_18 .array/port v0x2a2f640, 18;
v0x2a2f640_19 .array/port v0x2a2f640, 19;
v0x2a2f640_20 .array/port v0x2a2f640, 20;
E_0x2a2bda0/22 .event edge, v0x2a2f640_17, v0x2a2f640_18, v0x2a2f640_19, v0x2a2f640_20;
v0x2a2f640_21 .array/port v0x2a2f640, 21;
v0x2a2f640_22 .array/port v0x2a2f640, 22;
v0x2a2f640_23 .array/port v0x2a2f640, 23;
v0x2a2f640_24 .array/port v0x2a2f640, 24;
E_0x2a2bda0/23 .event edge, v0x2a2f640_21, v0x2a2f640_22, v0x2a2f640_23, v0x2a2f640_24;
v0x2a2f640_25 .array/port v0x2a2f640, 25;
v0x2a2f640_26 .array/port v0x2a2f640, 26;
v0x2a2f640_27 .array/port v0x2a2f640, 27;
v0x2a2f640_28 .array/port v0x2a2f640, 28;
E_0x2a2bda0/24 .event edge, v0x2a2f640_25, v0x2a2f640_26, v0x2a2f640_27, v0x2a2f640_28;
v0x2a2f640_29 .array/port v0x2a2f640, 29;
v0x2a2f640_30 .array/port v0x2a2f640, 30;
v0x2a2f640_31 .array/port v0x2a2f640, 31;
v0x2a2f640_32 .array/port v0x2a2f640, 32;
E_0x2a2bda0/25 .event edge, v0x2a2f640_29, v0x2a2f640_30, v0x2a2f640_31, v0x2a2f640_32;
v0x2a2f640_33 .array/port v0x2a2f640, 33;
v0x2a2f640_34 .array/port v0x2a2f640, 34;
v0x2a2f640_35 .array/port v0x2a2f640, 35;
v0x2a2f640_36 .array/port v0x2a2f640, 36;
E_0x2a2bda0/26 .event edge, v0x2a2f640_33, v0x2a2f640_34, v0x2a2f640_35, v0x2a2f640_36;
v0x2a2f640_37 .array/port v0x2a2f640, 37;
v0x2a2f640_38 .array/port v0x2a2f640, 38;
v0x2a2f640_39 .array/port v0x2a2f640, 39;
v0x2a2f640_40 .array/port v0x2a2f640, 40;
E_0x2a2bda0/27 .event edge, v0x2a2f640_37, v0x2a2f640_38, v0x2a2f640_39, v0x2a2f640_40;
v0x2a2f640_41 .array/port v0x2a2f640, 41;
v0x2a2f640_42 .array/port v0x2a2f640, 42;
v0x2a2f640_43 .array/port v0x2a2f640, 43;
v0x2a2f640_44 .array/port v0x2a2f640, 44;
E_0x2a2bda0/28 .event edge, v0x2a2f640_41, v0x2a2f640_42, v0x2a2f640_43, v0x2a2f640_44;
v0x2a2f640_45 .array/port v0x2a2f640, 45;
E_0x2a2bda0/29 .event edge, v0x2a2f640_45;
E_0x2a2bda0 .event/or E_0x2a2bda0/0, E_0x2a2bda0/1, E_0x2a2bda0/2, E_0x2a2bda0/3, E_0x2a2bda0/4, E_0x2a2bda0/5, E_0x2a2bda0/6, E_0x2a2bda0/7, E_0x2a2bda0/8, E_0x2a2bda0/9, E_0x2a2bda0/10, E_0x2a2bda0/11, E_0x2a2bda0/12, E_0x2a2bda0/13, E_0x2a2bda0/14, E_0x2a2bda0/15, E_0x2a2bda0/16, E_0x2a2bda0/17, E_0x2a2bda0/18, E_0x2a2bda0/19, E_0x2a2bda0/20, E_0x2a2bda0/21, E_0x2a2bda0/22, E_0x2a2bda0/23, E_0x2a2bda0/24, E_0x2a2bda0/25, E_0x2a2bda0/26, E_0x2a2bda0/27, E_0x2a2bda0/28, E_0x2a2bda0/29;
E_0x2a2c190/0 .event edge, v0x2a21b60_0, v0x2a2ee60_0, v0x2a2ee60_1, v0x2a2ee60_2;
E_0x2a2c190/1 .event edge, v0x2a2ee60_3, v0x2a2ee60_4, v0x2a2ee60_5, v0x2a2ee60_6;
E_0x2a2c190/2 .event edge, v0x2a2ee60_7, v0x2a2ee60_8, v0x2a2ee60_9, v0x2a2ee60_10;
E_0x2a2c190/3 .event edge, v0x2a2ee60_11, v0x2a2ee60_12, v0x2a2ee60_13, v0x2a2ee60_14;
E_0x2a2c190/4 .event edge, v0x2a2ee60_15, v0x2a2ee60_16, v0x2a2ee60_17, v0x2a2ee60_18;
E_0x2a2c190/5 .event edge, v0x2a2ee60_19, v0x2a2ee60_20, v0x2a2ee60_21, v0x2a2ee60_22;
E_0x2a2c190/6 .event edge, v0x2a2ee60_23, v0x2a2ee60_24, v0x2a2ee60_25, v0x2a2ee60_26;
E_0x2a2c190/7 .event edge, v0x2a2ee60_27, v0x2a2ee60_28, v0x2a2ee60_29, v0x2a2ee60_30;
E_0x2a2c190/8 .event edge, v0x2a2ee60_31, v0x2a2ee60_32, v0x2a2ee60_33, v0x2a2ee60_34;
E_0x2a2c190/9 .event edge, v0x2a2ee60_35, v0x2a2ee60_36, v0x2a2ee60_37, v0x2a2ee60_38;
E_0x2a2c190/10 .event edge, v0x2a2ee60_39, v0x2a2ee60_40, v0x2a2ee60_41, v0x2a2ee60_42;
E_0x2a2c190/11 .event edge, v0x2a2ee60_43, v0x2a2ee60_44, v0x2a2ee60_45, v0x2a21c40_0;
E_0x2a2c190/12 .event edge, v0x2a21d20_0, v0x2a21e00_0;
E_0x2a2c190 .event/or E_0x2a2c190/0, E_0x2a2c190/1, E_0x2a2c190/2, E_0x2a2c190/3, E_0x2a2c190/4, E_0x2a2c190/5, E_0x2a2c190/6, E_0x2a2c190/7, E_0x2a2c190/8, E_0x2a2c190/9, E_0x2a2c190/10, E_0x2a2c190/11, E_0x2a2c190/12;
E_0x2a2c370/0 .event edge, v0x2a2ee60_0, v0x2a2ee60_1, v0x2a2ee60_2, v0x2a2ee60_3;
E_0x2a2c370/1 .event edge, v0x2a2ee60_4, v0x2a2ee60_5, v0x2a2ee60_6, v0x2a2ee60_7;
E_0x2a2c370/2 .event edge, v0x2a2ee60_8, v0x2a2ee60_9, v0x2a2ee60_10, v0x2a2ee60_11;
E_0x2a2c370/3 .event edge, v0x2a2ee60_12, v0x2a2ee60_13, v0x2a2ee60_14, v0x2a2ee60_15;
E_0x2a2c370/4 .event edge, v0x2a2ee60_16, v0x2a2ee60_17, v0x2a2ee60_18, v0x2a2ee60_19;
E_0x2a2c370/5 .event edge, v0x2a2ee60_20, v0x2a2ee60_21, v0x2a2ee60_22, v0x2a2ee60_23;
E_0x2a2c370/6 .event edge, v0x2a2ee60_24, v0x2a2ee60_25, v0x2a2ee60_26, v0x2a2ee60_27;
E_0x2a2c370/7 .event edge, v0x2a2ee60_28, v0x2a2ee60_29, v0x2a2ee60_30, v0x2a2ee60_31;
E_0x2a2c370/8 .event edge, v0x2a2ee60_32, v0x2a2ee60_33, v0x2a2ee60_34, v0x2a2ee60_35;
E_0x2a2c370/9 .event edge, v0x2a2ee60_36, v0x2a2ee60_37, v0x2a2ee60_38, v0x2a2ee60_39;
E_0x2a2c370/10 .event edge, v0x2a2ee60_40, v0x2a2ee60_41, v0x2a2ee60_42, v0x2a2ee60_43;
E_0x2a2c370/11 .event edge, v0x2a2ee60_44, v0x2a2ee60_45;
E_0x2a2c370 .event/or E_0x2a2c370/0, E_0x2a2c370/1, E_0x2a2c370/2, E_0x2a2c370/3, E_0x2a2c370/4, E_0x2a2c370/5, E_0x2a2c370/6, E_0x2a2c370/7, E_0x2a2c370/8, E_0x2a2c370/9, E_0x2a2c370/10, E_0x2a2c370/11;
S_0x2a2c530 .scope begin, "blk1" "blk1" 23 157, 23 157 0, S_0x2a28350;
 .timescale 0 0;
v0x2a2c720_0 .var/i "i", 31 0;
S_0x2a2c820 .scope begin, "otherBlock" "otherBlock" 23 291, 23 291 0, S_0x2a28350;
 .timescale 0 0;
v0x2a2ca10_0 .var/i "i", 31 0;
S_0x2a2caf0 .scope begin, "rstBlk" "rstBlk" 23 274, 23 274 0, S_0x2a28350;
 .timescale 0 0;
v0x2a2ccf0_0 .var/i "i", 31 0;
S_0x2a30460 .scope module, "u_zap_shifter_main" "zap_shifter_main" 5 428, 24 14 0, S_0x2972cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 4 "i_condition_code_ff"
    .port_info 6 /INPUT 6 "i_destination_index_ff"
    .port_info 7 /INPUT 5 "i_alu_operation_ff"
    .port_info 8 /INPUT 3 "i_shift_operation_ff"
    .port_info 9 /INPUT 1 "i_flag_update_ff"
    .port_info 10 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 11 /INPUT 1 "i_mem_load_ff"
    .port_info 12 /INPUT 1 "i_mem_store_ff"
    .port_info 13 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 14 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 15 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 16 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 17 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 18 /INPUT 1 "i_mem_translate_ff"
    .port_info 19 /INPUT 1 "i_irq_ff"
    .port_info 20 /INPUT 1 "i_fiq_ff"
    .port_info 21 /INPUT 1 "i_abt_ff"
    .port_info 22 /INPUT 1 "i_swi_ff"
    .port_info 23 /INPUT 33 "i_alu_source_ff"
    .port_info 24 /INPUT 33 "i_shift_source_ff"
    .port_info 25 /INPUT 33 "i_shift_length_ff"
    .port_info 26 /INPUT 32 "i_alu_source_value_ff"
    .port_info 27 /INPUT 32 "i_shift_source_value_ff"
    .port_info 28 /INPUT 32 "i_shift_length_value_ff"
    .port_info 29 /INPUT 32 "i_mem_srcdest_value_ff"
    .port_info 30 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 31 /INPUT 1 "i_disable_shifter_ff"
    .port_info 32 /INPUT 32 "i_alu_value_nxt"
    .port_info 33 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 34 /OUTPUT 32 "o_alu_source_value_ff"
    .port_info 35 /OUTPUT 32 "o_shifted_source_value_ff"
    .port_info 36 /OUTPUT 1 "o_shift_carry_ff"
    .port_info 37 /OUTPUT 1 "o_rrx_ff"
    .port_info 38 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 39 /OUTPUT 1 "o_irq_ff"
    .port_info 40 /OUTPUT 1 "o_fiq_ff"
    .port_info 41 /OUTPUT 1 "o_abt_ff"
    .port_info 42 /OUTPUT 1 "o_swi_ff"
    .port_info 43 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 44 /OUTPUT 1 "o_mem_load_ff"
    .port_info 45 /OUTPUT 1 "o_mem_store_ff"
    .port_info 46 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 47 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 48 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 49 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 50 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 51 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 52 /OUTPUT 4 "o_condition_code_ff"
    .port_info 53 /OUTPUT 6 "o_destination_index_ff"
    .port_info 54 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 55 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 56 /OUTPUT 1 "o_flag_update_ff"
P_0x2a305e0 .param/l "ADC" 0 7 7, C4<0101>;
P_0x2a30620 .param/l "ADD" 0 7 6, C4<0100>;
P_0x2a30660 .param/l "AL" 0 3 16, C4<1110>;
P_0x2a306a0 .param/l "ALU_OPS" 0 24 17, +C4<00000000000000000000000000100000>;
P_0x2a306e0 .param/l "AND" 0 7 2, C4<0000>;
P_0x2a30720 .param/l "BIC" 0 7 16, C4<1110>;
P_0x2a30760 .param/l "CC" 0 3 5, C4<0011>;
P_0x2a307a0 .param/l "CLZ" 0 7 26, C4<11000>;
P_0x2a307e0 .param/l "CMN" 0 7 13, C4<1011>;
P_0x2a30820 .param/l "CMP" 0 7 12, C4<1010>;
P_0x2a30860 .param/l "CS" 0 3 4, C4<0010>;
P_0x2a308a0 .param/l "EOR" 0 7 3, C4<0001>;
P_0x2a308e0 .param/l "EQ" 0 3 2, C4<0000>;
P_0x2a30920 .param/l "FMOV" 0 7 20, C4<10010>;
P_0x2a30960 .param/l "GE" 0 3 12, C4<1010>;
P_0x2a309a0 .param/l "GT" 0 3 14, C4<1100>;
P_0x2a309e0 .param/l "HI" 0 3 10, C4<1000>;
P_0x2a30a20 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0x2a30a60 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0x2a30aa0 .param/l "LE" 0 3 15, C4<1101>;
P_0x2a30ae0 .param/l "LS" 0 3 11, C4<1001>;
P_0x2a30b20 .param/l "LT" 0 3 13, C4<1011>;
P_0x2a30b60 .param/l "MI" 0 3 6, C4<0100>;
P_0x2a30ba0 .param/l "MLA" 0 7 19, C4<10001>;
P_0x2a30be0 .param/l "MMOV" 0 7 21, C4<10011>;
P_0x2a30c20 .param/l "MOV" 0 7 15, C4<1101>;
P_0x2a30c60 .param/l "MUL" 0 7 18, C4<10000>;
P_0x2a30ca0 .param/l "MVN" 0 7 17, C4<1111>;
P_0x2a30ce0 .param/l "NE" 0 3 3, C4<0001>;
P_0x2a30d20 .param/l "NV" 0 3 17, C4<1111>;
P_0x2a30d60 .param/l "ORR" 0 7 14, C4<1100>;
P_0x2a30da0 .param/l "PHY_REGS" 0 24 16, +C4<00000000000000000000000000101110>;
P_0x2a30de0 .param/l "PL" 0 3 7, C4<0101>;
P_0x2a30e20 .param/l "RSB" 0 7 5, C4<0011>;
P_0x2a30e60 .param/l "RSC" 0 7 9, C4<0111>;
P_0x2a30ea0 .param/l "SBC" 0 7 8, C4<0110>;
P_0x2a30ee0 .param/l "SHIFT_OPS" 0 24 18, +C4<00000000000000000000000000000101>;
P_0x2a30f20 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0x2a30f60 .param/l "SMULL" 0 7 24, C4<10110>;
P_0x2a30fa0 .param/l "SUB" 0 7 4, C4<0010>;
P_0x2a30fe0 .param/l "TEQ" 0 7 11, C4<1001>;
P_0x2a31020 .param/l "TST" 0 7 10, C4<1000>;
P_0x2a31060 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0x2a310a0 .param/l "UMULL" 0 7 22, C4<10100>;
P_0x2a310e0 .param/l "VC" 0 3 9, C4<0111>;
P_0x2a31120 .param/l "VS" 0 3 8, C4<0110>;
v0x2a34280_0 .net "i_abt_ff", 0 0, v0x2a207d0_0;  alias, 1 drivers
v0x2a34340_0 .net "i_alu_operation_ff", 4 0, v0x2a20890_0;  alias, 1 drivers
v0x2a34410_0 .net "i_alu_source_ff", 32 0, v0x2a20970_0;  alias, 1 drivers
v0x2a34510_0 .net "i_alu_source_value_ff", 31 0, v0x2a20a50_0;  alias, 1 drivers
v0x2a345e0_0 .net "i_alu_value_nxt", 31 0, v0x28abd90_0;  alias, 1 drivers
v0x2a34720_0 .net "i_clear_from_alu", 0 0, v0x29f5490_0;  alias, 1 drivers
v0x2a347c0_0 .net "i_clear_from_writeback", 0 0, v0x2a2e6b0_0;  alias, 1 drivers
v0x2a34970_0 .net "i_clk", 0 0, v0x2a3fff0_0;  alias, 1 drivers
v0x2a34a10_0 .net "i_condition_code_ff", 3 0, v0x2a20c10_0;  alias, 1 drivers
v0x2a34ab0_0 .net "i_data_stall", 0 0, L_0x2a542c0;  alias, 1 drivers
v0x2a34c60_0 .net "i_destination_index_ff", 5 0, v0x2a20cf0_0;  alias, 1 drivers
v0x2a34d00_0 .net "i_disable_shifter_ff", 0 0, v0x2a22500_0;  alias, 1 drivers
v0x2a34da0_0 .net "i_fiq_ff", 0 0, v0x2a20dd0_0;  alias, 1 drivers
v0x2a34e40_0 .net "i_flag_update_ff", 0 0, v0x2a20e90_0;  alias, 1 drivers
v0x2a34ee0_0 .net "i_irq_ff", 0 0, v0x2a20f50_0;  alias, 1 drivers
v0x2a34fb0_0 .net "i_mem_load_ff", 0 0, v0x2a21010_0;  alias, 1 drivers
v0x2a35080_0 .net "i_mem_pre_index_ff", 0 0, v0x2a210d0_0;  alias, 1 drivers
v0x2a35230_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x2a21190_0;  alias, 1 drivers
v0x2a352d0_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x2a21250_0;  alias, 1 drivers
v0x2a35370_0 .net "i_mem_srcdest_index_ff", 5 0, v0x2a21310_0;  alias, 1 drivers
v0x2a35440_0 .net "i_mem_srcdest_value_ff", 31 0, v0x2a213f0_0;  alias, 1 drivers
v0x2a35510_0 .net "i_mem_store_ff", 0 0, v0x2a1fbe0_0;  alias, 1 drivers
v0x2a355b0_0 .net "i_mem_translate_ff", 0 0, v0x2a218a0_0;  alias, 1 drivers
v0x2a35680_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x2a21940_0;  alias, 1 drivers
v0x2a35750_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x2a219e0_0;  alias, 1 drivers
v0x2a35820_0 .net "i_pc_plus_8_ff", 31 0, v0x2a21a80_0;  alias, 1 drivers
v0x2a358c0_0 .net "i_reset", 0 0, v0x2a406b0_0;  alias, 1 drivers
v0x2a35960_0 .net "i_shift_length_ff", 32 0, v0x2a21ee0_0;  alias, 1 drivers
v0x2a35a30_0 .net "i_shift_length_value_ff", 31 0, v0x2a21fc0_0;  alias, 1 drivers
v0x2a35b00_0 .net "i_shift_operation_ff", 2 0, v0x2a22180_0;  alias, 1 drivers
v0x2a35ba0_0 .net "i_shift_source_ff", 32 0, v0x2a22260_0;  alias, 1 drivers
v0x2a35c40_0 .net "i_shift_source_value_ff", 31 0, v0x2a22340_0;  alias, 1 drivers
v0x2a35d30_0 .net "i_swi_ff", 0 0, v0x2a227b0_0;  alias, 1 drivers
v0x2a35120_0 .var "mem_srcdest_value", 31 0;
v0x2a35fe0_0 .var "o_abt_ff", 0 0;
v0x2a36080_0 .var "o_alu_operation_ff", 4 0;
v0x2a36120_0 .var "o_alu_source_value_ff", 31 0;
v0x2a361f0_0 .var "o_condition_code_ff", 3 0;
v0x2a362c0_0 .var "o_destination_index_ff", 5 0;
v0x2a363b0_0 .var "o_fiq_ff", 0 0;
v0x2a36450_0 .var "o_flag_update_ff", 0 0;
v0x2a36520_0 .var "o_irq_ff", 0 0;
v0x2a365f0_0 .var "o_mem_load_ff", 0 0;
v0x2a366e0_0 .var "o_mem_pre_index_ff", 0 0;
v0x2a36780_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x2a36850_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x2a36920_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x2a36a10_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x2a36ab0_0 .var "o_mem_store_ff", 0 0;
v0x2a36b80_0 .var "o_mem_translate_ff", 0 0;
v0x2a36c50_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x2a36d20_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x2a36df0_0 .var "o_pc_plus_8_ff", 31 0;
v0x2a36ec0_0 .var "o_rrx_ff", 0 0;
v0x2a36f90_0 .var "o_shift_carry_ff", 0 0;
v0x2a37060_0 .var "o_shift_operation_ff", 2 0;
v0x2a37100_0 .var "o_shifted_source_value_ff", 31 0;
v0x2a371d0_0 .var "o_swi_ff", 0 0;
v0x2a372a0_0 .var "rm", 31 0;
v0x2a37340_0 .var "rn", 31 0;
v0x2a373e0_0 .net "rrx", 0 0, v0x2a33a40_0;  1 drivers
v0x2a374b0_0 .net "shcarry", 0 0, v0x2a33890_0;  1 drivers
v0x2a37580_0 .net "shout", 31 0, v0x2a33930_0;  1 drivers
E_0x2a32c30 .event edge, v0x2a21310_0, v0x2a213f0_0, v0x28b90b0_0, v0x28abd90_0;
E_0x2a32ca0/0 .event edge, v0x2a22500_0, v0x2a33930_0, v0x2a22260_0, v0x2a22340_0;
E_0x2a32ca0/1 .event edge, v0x28b90b0_0, v0x28abd90_0;
E_0x2a32ca0 .event/or E_0x2a32ca0/0, E_0x2a32ca0/1;
E_0x2a32d20 .event edge, v0x2a20970_0, v0x2a20a50_0, v0x28b90b0_0, v0x28abd90_0;
L_0x2a537d0 .part v0x2a21fc0_0, 0, 8;
S_0x2a32d90 .scope module, "U_SHIFT" "zap_shift_shifter" 24 251, 25 14 0, S_0x2a30460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_source"
    .port_info 1 /INPUT 8 "i_amount"
    .port_info 2 /INPUT 3 "i_shift_type"
    .port_info 3 /OUTPUT 32 "o_result"
    .port_info 4 /OUTPUT 1 "o_carry"
    .port_info 5 /OUTPUT 1 "o_rrx"
P_0x2a32f80 .param/l "ASR" 0 15 4, +C4<00000000000000000000000000000010>;
P_0x2a32fc0 .param/l "LSL" 0 15 2, +C4<00000000000000000000000000000000>;
P_0x2a33000 .param/l "LSR" 0 15 3, +C4<00000000000000000000000000000001>;
P_0x2a33040 .param/l "ROR" 0 15 5, +C4<00000000000000000000000000000011>;
P_0x2a33080 .param/l "RORI" 0 15 6, +C4<00000000000000000000000000000100>;
P_0x2a330c0 .param/l "SHIFT_OPS" 0 25 16, +C4<00000000000000000000000000000101>;
v0x2a335a0_0 .net "i_amount", 7 0, L_0x2a537d0;  1 drivers
v0x2a336a0_0 .net "i_shift_type", 2 0, v0x2a22180_0;  alias, 1 drivers
v0x2a33790_0 .net "i_source", 31 0, v0x2a22340_0;  alias, 1 drivers
v0x2a33890_0 .var "o_carry", 0 0;
v0x2a33930_0 .var "o_result", 31 0;
v0x2a33a40_0 .var "o_rrx", 0 0;
E_0x2a33520 .event edge, v0x2a22180_0, v0x2a22340_0, v0x2a335a0_0;
S_0x2a33c00 .scope function, "resolve_conflict" "resolve_conflict" 24 301, 24 301 0, S_0x2a30460;
 .timescale 0 0;
v0x2a33df0_0 .var "index_from_issue", 32 0;
v0x2a33ed0_0 .var "index_from_this_stage", 5 0;
v0x2a33fb0_0 .var "resolve_conflict", 31 0;
v0x2a34070_0 .var "result_from_alu", 31 0;
v0x2a34150_0 .var "value_from_issue", 31 0;
TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict ;
    %load/vec4 v0x2a33df0_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.205, 4;
    %load/vec4 v0x2a33df0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x2a33fb0_0, 0, 32;
    %jmp T_25.206;
T_25.205 ;
    %load/vec4 v0x2a33ed0_0;
    %load/vec4 v0x2a33df0_0;
    %parti/s 6, 0, 2;
    %cmp/e;
    %jmp/0xz  T_25.207, 4;
    %load/vec4 v0x2a34070_0;
    %store/vec4 v0x2a33fb0_0, 0, 32;
    %jmp T_25.208;
T_25.207 ;
    %load/vec4 v0x2a34150_0;
    %store/vec4 v0x2a33fb0_0, 0, 32;
T_25.208 ;
T_25.206 ;
    %end;
    .scope S_0x2a15020;
T_26 ;
    %wait E_0x27ca850;
    %load/vec4 v0x2a15a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a15fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a15e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a15db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a16060_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x2a15500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a15fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a15db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a15e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a16060_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x2a15720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x2a153d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a15fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a15db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a15e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a16060_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x2a15c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v0x2a15b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %jmp T_26.11;
T_26.10 ;
    %load/vec4 v0x2a16060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a15fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a15db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a15e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2a16060_0, 0;
    %jmp T_26.13;
T_26.12 ;
    %load/vec4 v0x2a15850_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.14, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_26.15, 8;
T_26.14 ; End of true expr.
    %load/vec4 v0x2a15d10_0;
    %jmp/0 T_26.15, 8;
 ; End of false expr.
    %blend;
T_26.15;
    %assign/vec4 v0x2a15fc0_0, 0;
    %load/vec4 v0x2a15850_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.16, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_26.17, 8;
T_26.16 ; End of true expr.
    %load/vec4 v0x2a158f0_0;
    %jmp/0 T_26.17, 8;
 ; End of false expr.
    %blend;
T_26.17;
    %assign/vec4 v0x2a15e80_0, 0;
    %load/vec4 v0x2a15850_0;
    %assign/vec4 v0x2a15db0_0, 0;
T_26.13 ;
T_26.11 ;
T_26.9 ;
T_26.7 ;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %load/vec4 v0x2a15a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.18, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x2a15f20_0, 0;
    %jmp T_26.19;
T_26.18 ;
    %load/vec4 v0x2a159b0_0;
    %addi 8, 0, 32;
    %assign/vec4 v0x2a15f20_0, 0;
T_26.19 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x2a07e20;
T_27 ;
    %wait E_0x2a0c330;
    %load/vec4 v0x2a0f530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %jmp T_27.3;
T_27.0 ;
    %load/vec4 v0x2a0ea60_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2a0e710_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x2a0dff0_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x2a0de10_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x2a0ee50_0, 0, 35;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ee50_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ee50_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2a0eef0_0, 0, 1;
    %load/vec4 v0x2a0f170_0;
    %store/vec4 v0x2a0f2b0_0, 0, 16;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2a0f610_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2a0f030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a0ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a0eca0_0, 0, 1;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x2a0f530_0;
    %store/vec4 v0x2a0f610_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a0f030_0, 0, 1;
    %load/vec4 v0x2a0e5a0_0;
    %pad/u 35;
    %store/vec4 v0x2a0ee50_0, 0, 35;
    %load/vec4 v0x2a0e710_0;
    %store/vec4 v0x2a0eef0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x2a0f2b0_0, 0, 16;
    %load/vec4 v0x2a0e7d0_0;
    %store/vec4 v0x2a0ef90_0, 0, 1;
    %load/vec4 v0x2a0e4e0_0;
    %store/vec4 v0x2a0eca0_0, 0, 1;
T_27.5 ;
    %jmp T_27.3;
T_27.1 ;
    %fork t_19, S_0x2a0d510;
    %jmp t_18;
    .scope S_0x2a0d510;
t_19 ;
    %load/vec4 v0x2a0f210_0;
    %store/vec4 v0x2a0dc30_0, 0, 16;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.pri_enc, S_0x2a0d770;
    %join;
    %load/vec4  v0x2a0dd30_0;
    %store/vec4 v0x2a0d690_0, 0, 4;
    %load/vec4 v0x2a0f210_0;
    %pushi/vec4 1, 0, 16;
    %ix/getv 4, v0x2a0d690_0;
    %shiftl 4;
    %inv;
    %and;
    %store/vec4 v0x2a0f2b0_0, 0, 16;
    %load/vec4 v0x2a0e5a0_0;
    %load/vec4 v0x2a0d690_0;
    %load/vec4 v0x2a0f210_0;
    %store/vec4 v0x2a0cc80_0, 0, 16;
    %store/vec4 v0x2a0c980_0, 0, 4;
    %store/vec4 v0x2a0cb50_0, 0, 32;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.map, S_0x2a0c5d0;
    %join;
    %load/vec4  v0x2a0ce20_0;
    %pad/u 35;
    %store/vec4 v0x2a0ee50_0, 0, 35;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2a0eef0_0, 0, 1;
    %load/vec4 v0x2a0f210_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v0x2a0e5a0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x2a0ebe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2a0f030_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x2a0f610_0, 0, 3;
    %jmp T_27.9;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a0f030_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2a0f610_0, 0, 3;
T_27.9 ;
    %jmp T_27.7;
T_27.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2a0f610_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2a0f030_0, 0, 1;
T_27.7 ;
    %end;
    .scope S_0x2a07e20;
t_18 %join;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2a0f610_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a0f030_0, 0, 1;
    %load/vec4 v0x2a0dff0_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %load/vec4 v0x2a0f390_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %concati/vec4 15, 0, 4;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 4;
    %pad/u 35;
    %store/vec4 v0x2a0ee50_0, 0, 35;
    %pushi/vec4 26, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ee50_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2a0ee50_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2a0eef0_0, 0, 1;
    %jmp T_27.3;
T_27.3 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x2a07e20;
T_28 ;
    %wait E_0x27ca850;
    %load/vec4 v0x2a0e930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0x2a0c3e0;
    %join;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x2a0e1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0x2a0c3e0;
    %join;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x2a0e440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x2a0e0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0x2a0c3e0;
    %join;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x2a0e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0x2a0f610_0;
    %assign/vec4 v0x2a0f530_0, 0;
    %load/vec4 v0x2a0f2b0_0;
    %assign/vec4 v0x2a0f210_0, 0;
T_28.9 ;
T_28.7 ;
T_28.5 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x29fbe60;
T_29 ;
    %wait E_0x29fc3f0;
    %load/vec4 v0x29fc8a0_0;
    %store/vec4 v0x29fcd70_0, 0, 35;
    %load/vec4 v0x29fc940_0;
    %store/vec4 v0x29fce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29fcfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29fd150_0, 0, 1;
    %load/vec4 v0x29fca00_0;
    %store/vec4 v0x29fcf10_0, 0, 1;
    %load/vec4 v0x29fc7b0_0;
    %store/vec4 v0x29fccb0_0, 0, 1;
    %load/vec4 v0x29fc940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x29fd090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0x29fc8a0_0;
    %parti/s 3, 25, 6;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x29fc8a0_0;
    %parti/s 1, 24, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29fd150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29fcfd0_0, 0, 1;
    %load/vec4 v0x29fc8a0_0;
    %parti/s 4, 28, 6;
    %concati/vec4 27320335, 0, 28;
    %pad/u 35;
    %store/vec4 v0x29fcd70_0, 0, 35;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29fce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29fcf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29fccb0_0, 0, 1;
T_29.5 ;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v0x29fc8a0_0;
    %pushi/vec4 4292870143, 0, 32;
    %concati/vec4 7, 0, 3;
    %and;
    %store/vec4 v0x29fcd70_0, 0, 35;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29fd150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29fcfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29fcf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29fccb0_0, 0, 1;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
T_29.0 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x29fbe60;
T_30 ;
    %wait E_0x27ca850;
    %load/vec4 v0x29fcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29fd090_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x29fc550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29fd090_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x29fc460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29fd090_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x29fcbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x29fd090_0;
    %assign/vec4 v0x29fd090_0, 0;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x29fd150_0;
    %assign/vec4 v0x29fd090_0, 0;
T_30.7 ;
T_30.5 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x29fd500;
T_31 ;
    %wait E_0x2a03ca0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x2a06db0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x2a06ee0_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x2a06cf0_0, 0, 33;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x2a06c20_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x2a07a40_0, 0, 33;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2a079a0_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x2a077f0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a06fc0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x2a07410_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a07080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a074f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a075b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a07140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a07670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a07290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a07350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a07730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a075b0_0, 0, 1;
    %load/vec4 v0x2a06b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x2a06a70_0;
    %parti/s 32, 0, 2;
    %dup/vec4;
    %pushi/vec4 33554432, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.2, 4;
    %dup/vec4;
    %pushi/vec4 16, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_31.3, 4;
    %dup/vec4;
    %pushi/vec4 0, 4060086255, 32;
    %cmp/z;
    %jmp/1 T_31.4, 4;
    %dup/vec4;
    %pushi/vec4 167772160, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.5, 4;
    %dup/vec4;
    %pushi/vec4 17760256, 4030791679, 32;
    %cmp/z;
    %jmp/1 T_31.6, 4;
    %dup/vec4;
    %pushi/vec4 18935808, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_31.7, 4;
    %dup/vec4;
    %pushi/vec4 52490240, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_31.8, 4;
    %dup/vec4;
    %pushi/vec4 100663296, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.9, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.10, 4;
    %dup/vec4;
    %pushi/vec4 11534352, 4160811023, 32;
    %cmp/z;
    %jmp/1 T_31.11, 4;
    %dup/vec4;
    %pushi/vec4 19922704, 4026531855, 32;
    %cmp/z;
    %jmp/1 T_31.12, 4;
    %dup/vec4;
    %pushi/vec4 144, 4030725903, 32;
    %cmp/z;
    %jmp/1 T_31.13, 4;
    %dup/vec4;
    %pushi/vec4 144, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_31.14, 4;
    %dup/vec4;
    %pushi/vec4 251658240, 4043309055, 32;
    %cmp/z;
    %jmp/1 T_31.15, 4;
    %jmp T_31.16;
T_31.2 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x2a04b20;
    %join;
    %jmp T_31.16;
T_31.3 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x2a04b20;
    %join;
    %jmp T_31.16;
T_31.4 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x2a04b20;
    %join;
    %jmp T_31.16;
T_31.5 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_branch, S_0x2a03fd0;
    %join;
    %jmp T_31.16;
T_31.6 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mrs, S_0x2a056a0;
    %join;
    %jmp T_31.16;
T_31.7 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_msr, S_0x2a05870;
    %join;
    %jmp T_31.16;
T_31.8 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_msr, S_0x2a05870;
    %join;
    %jmp T_31.16;
T_31.9 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_ls, S_0x2a052e0;
    %join;
    %jmp T_31.16;
T_31.10 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_ls, S_0x2a052e0;
    %join;
    %jmp T_31.16;
T_31.11 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_clz, S_0x2a04680;
    %join;
    %jmp T_31.16;
T_31.12 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_bx, S_0x2a041a0;
    %join;
    %jmp T_31.16;
T_31.13 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mult, S_0x2a05a40;
    %join;
    %jmp T_31.16;
T_31.14 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_halfword_ls, S_0x2a04cf0;
    %join;
    %jmp T_31.16;
T_31.15 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_swi, S_0x2a05e40;
    %join;
    %jmp T_31.16;
T_31.16 ;
    %pop/vec4 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x29731c0;
T_32 ;
    %wait E_0x29fb570;
    %load/vec4 v0x2a11bf0_0;
    %parti/s 4, 24, 6;
    %and/r;
    %store/vec4 v0x2a14840_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x29731c0;
T_33 ;
    %wait E_0x27ca850;
    %load/vec4 v0x2a11f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.clear, S_0x29fb800;
    %join;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x2a10a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.clear, S_0x29fb800;
    %join;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x2a11ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x2a116c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.clear, S_0x29fb800;
    %join;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x2a11fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.8, 8;
    %jmp T_33.9;
T_33.8 ;
    %load/vec4 v0x2a11760_0;
    %assign/vec4 v0x2a13000_0, 0;
    %load/vec4 v0x2a12df0_0;
    %assign/vec4 v0x2a12d30_0, 0;
    %load/vec4 v0x2a14840_0;
    %assign/vec4 v0x2a14780_0, 0;
    %load/vec4 v0x2a12630_0;
    %assign/vec4 v0x2a12590_0, 0;
    %load/vec4 v0x2a12ad0_0;
    %assign/vec4 v0x2a129f0_0, 0;
    %load/vec4 v0x2a12c50_0;
    %assign/vec4 v0x2a12b90_0, 0;
    %load/vec4 v0x2a12910_0;
    %assign/vec4 v0x2a12850_0, 0;
    %load/vec4 v0x2a12790_0;
    %assign/vec4 v0x2a126d0_0, 0;
    %load/vec4 v0x2a145e0_0;
    %assign/vec4 v0x2a14500_0, 0;
    %load/vec4 v0x2a14410_0;
    %assign/vec4 v0x2a14330_0, 0;
    %load/vec4 v0x2a14250_0;
    %assign/vec4 v0x2a14170_0, 0;
    %load/vec4 v0x2a12f30_0;
    %assign/vec4 v0x2a12e90_0, 0;
    %load/vec4 v0x2a139f0_0;
    %assign/vec4 v0x2a13930_0, 0;
    %load/vec4 v0x2a118d0_0;
    %assign/vec4 v0x2a11830_0, 0;
    %load/vec4 v0x2a13b90_0;
    %assign/vec4 v0x2a13ad0_0, 0;
    %load/vec4 v0x2a13580_0;
    %assign/vec4 v0x2a134e0_0, 0;
    %load/vec4 v0x2a13e70_0;
    %assign/vec4 v0x2a13dd0_0, 0;
    %load/vec4 v0x2a136f0_0;
    %assign/vec4 v0x2a13650_0, 0;
    %load/vec4 v0x2a13860_0;
    %assign/vec4 v0x2a137c0_0, 0;
    %load/vec4 v0x2a13fe0_0;
    %assign/vec4 v0x2a13f40_0, 0;
    %load/vec4 v0x2a13d00_0;
    %assign/vec4 v0x2a13c60_0, 0;
    %load/vec4 v0x2a11e60_0;
    %assign/vec4 v0x2a140b0_0, 0;
T_33.9 ;
T_33.7 ;
T_33.5 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x29731c0;
T_34 ;
    %wait E_0x29fb510;
    %load/vec4 v0x2a113a0_0;
    %load/vec4 v0x2a12090_0;
    %or;
    %store/vec4 v0x2a146c0_0, 0, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x2a16360;
T_35 ;
    %wait E_0x2a1c300;
    %load/vec4 v0x2a22870_0;
    %load/vec4 v0x2a20690_0;
    %or;
    %store/vec4 v0x2a20730_0, 0, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x2a16360;
T_36 ;
    %wait E_0x27ca850;
    %load/vec4 v0x2a20050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x2a20c10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2a20cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2a20890_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2a22180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a20e90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2a21310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a21010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a1fbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a210d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a21940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a21190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a21250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a219e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a218a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a20f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a20dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a207d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a227b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a21a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a22500_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2a20970_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2a22260_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2a21ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a20a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a22340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a21fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a213f0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x2a1ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x2a1e980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x2a20c10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2a20cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2a20890_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2a22180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a20e90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2a21310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a21010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a1fbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a210d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a21940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a21190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a21250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a219e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a218a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a20f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a20dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a207d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a227b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a21a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a22500_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2a20970_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2a22260_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2a21ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a20a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a22340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a21fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a213f0_0, 0;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v0x2a20730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x2a20c10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2a20cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2a20890_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2a22180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a20e90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2a21310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a21010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a1fbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a210d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a21940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a21190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a21250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a219e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a218a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a20f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a20dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a207d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a227b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a21a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a22500_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2a20970_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2a22260_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2a21ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a20a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a22340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a21fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a213f0_0, 0;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0x2a1eb60_0;
    %assign/vec4 v0x2a20c10_0, 0;
    %load/vec4 v0x2a1ecd0_0;
    %assign/vec4 v0x2a20cf0_0, 0;
    %load/vec4 v0x2a1e750_0;
    %assign/vec4 v0x2a20890_0, 0;
    %load/vec4 v0x2a201e0_0;
    %assign/vec4 v0x2a22180_0, 0;
    %load/vec4 v0x2a1ef50_0;
    %assign/vec4 v0x2a20e90_0, 0;
    %load/vec4 v0x2a1f3d0_0;
    %assign/vec4 v0x2a21310_0, 0;
    %load/vec4 v0x2a1f090_0;
    %assign/vec4 v0x2a21010_0, 0;
    %load/vec4 v0x2a1f4a0_0;
    %assign/vec4 v0x2a1fbe0_0, 0;
    %load/vec4 v0x2a1f160_0;
    %assign/vec4 v0x2a210d0_0, 0;
    %load/vec4 v0x2a1f640_0;
    %assign/vec4 v0x2a21940_0, 0;
    %load/vec4 v0x2a1f230_0;
    %assign/vec4 v0x2a21190_0, 0;
    %load/vec4 v0x2a1f300_0;
    %assign/vec4 v0x2a21250_0, 0;
    %load/vec4 v0x2a1f710_0;
    %assign/vec4 v0x2a219e0_0, 0;
    %load/vec4 v0x2a1f570_0;
    %assign/vec4 v0x2a218a0_0, 0;
    %load/vec4 v0x2a1eff0_0;
    %assign/vec4 v0x2a20f50_0, 0;
    %load/vec4 v0x2a1eda0_0;
    %assign/vec4 v0x2a20dd0_0, 0;
    %load/vec4 v0x2a1e090_0;
    %assign/vec4 v0x2a207d0_0, 0;
    %load/vec4 v0x2a205f0_0;
    %assign/vec4 v0x2a227b0_0, 0;
    %load/vec4 v0x2a1fd10_0;
    %assign/vec4 v0x2a21a80_0, 0;
    %load/vec4 v0x2a225c0_0;
    %assign/vec4 v0x2a22500_0, 0;
    %load/vec4 v0x2a1e8b0_0;
    %assign/vec4 v0x2a20970_0, 0;
    %load/vec4 v0x2a202b0_0;
    %assign/vec4 v0x2a22260_0, 0;
    %load/vec4 v0x2a200f0_0;
    %assign/vec4 v0x2a21ee0_0, 0;
    %load/vec4 v0x2a20b30_0;
    %assign/vec4 v0x2a20a50_0, 0;
    %load/vec4 v0x2a22420_0;
    %assign/vec4 v0x2a22340_0, 0;
    %load/vec4 v0x2a220a0_0;
    %assign/vec4 v0x2a21fc0_0, 0;
    %load/vec4 v0x2a1fb00_0;
    %assign/vec4 v0x2a213f0_0, 0;
T_36.7 ;
T_36.5 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x2a16360;
T_37 ;
    %wait E_0x2a1c220;
    %load/vec4 v0x2a1e8b0_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x2a20380_0;
    %pad/u 33;
    %load/vec4 v0x2a1e250_0;
    %load/vec4 v0x2a1e4e0_0;
    %load/vec4 v0x2a1e3f0_0;
    %load/vec4 v0x2a1e320_0;
    %load/vec4 v0x2a1e180_0;
    %load/vec4 v0x2a1f880_0;
    %load/vec4 v0x2a1f7e0_0;
    %store/vec4 v0x2a1d6d0_0, 0, 1;
    %store/vec4 v0x2a1d790_0, 0, 6;
    %store/vec4 v0x2a1d280_0, 0, 1;
    %store/vec4 v0x2a1d3e0_0, 0, 6;
    %store/vec4 v0x2a1d510_0, 0, 32;
    %store/vec4 v0x2a1d5f0_0, 0, 32;
    %store/vec4 v0x2a1d320_0, 0, 1;
    %store/vec4 v0x2a1d900_0, 0, 33;
    %store/vec4 v0x2a1dac0_0, 0, 2;
    %store/vec4 v0x2a1d9e0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0x2a1cf20;
    %join;
    %load/vec4  v0x2a1d1a0_0;
    %store/vec4 v0x2a20b30_0, 0, 32;
    %load/vec4 v0x2a202b0_0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x2a20380_0;
    %pad/u 33;
    %load/vec4 v0x2a1e250_0;
    %load/vec4 v0x2a1e4e0_0;
    %load/vec4 v0x2a1e3f0_0;
    %load/vec4 v0x2a1e320_0;
    %load/vec4 v0x2a1e180_0;
    %load/vec4 v0x2a1f880_0;
    %load/vec4 v0x2a1f7e0_0;
    %store/vec4 v0x2a1d6d0_0, 0, 1;
    %store/vec4 v0x2a1d790_0, 0, 6;
    %store/vec4 v0x2a1d280_0, 0, 1;
    %store/vec4 v0x2a1d3e0_0, 0, 6;
    %store/vec4 v0x2a1d510_0, 0, 32;
    %store/vec4 v0x2a1d5f0_0, 0, 32;
    %store/vec4 v0x2a1d320_0, 0, 1;
    %store/vec4 v0x2a1d900_0, 0, 33;
    %store/vec4 v0x2a1dac0_0, 0, 2;
    %store/vec4 v0x2a1d9e0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0x2a1cf20;
    %join;
    %load/vec4  v0x2a1d1a0_0;
    %store/vec4 v0x2a22420_0, 0, 32;
    %load/vec4 v0x2a200f0_0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x2a20380_0;
    %pad/u 33;
    %load/vec4 v0x2a1e250_0;
    %load/vec4 v0x2a1e4e0_0;
    %load/vec4 v0x2a1e3f0_0;
    %load/vec4 v0x2a1e320_0;
    %load/vec4 v0x2a1e180_0;
    %load/vec4 v0x2a1f880_0;
    %load/vec4 v0x2a1f7e0_0;
    %store/vec4 v0x2a1d6d0_0, 0, 1;
    %store/vec4 v0x2a1d790_0, 0, 6;
    %store/vec4 v0x2a1d280_0, 0, 1;
    %store/vec4 v0x2a1d3e0_0, 0, 6;
    %store/vec4 v0x2a1d510_0, 0, 32;
    %store/vec4 v0x2a1d5f0_0, 0, 32;
    %store/vec4 v0x2a1d320_0, 0, 1;
    %store/vec4 v0x2a1d900_0, 0, 33;
    %store/vec4 v0x2a1dac0_0, 0, 2;
    %store/vec4 v0x2a1d9e0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0x2a1cf20;
    %join;
    %load/vec4  v0x2a1d1a0_0;
    %store/vec4 v0x2a220a0_0, 0, 32;
    %load/vec4 v0x2a1f3d0_0;
    %pad/u 33;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x2a20380_0;
    %pad/u 33;
    %load/vec4 v0x2a1e250_0;
    %load/vec4 v0x2a1e4e0_0;
    %load/vec4 v0x2a1e3f0_0;
    %load/vec4 v0x2a1e320_0;
    %load/vec4 v0x2a1e180_0;
    %load/vec4 v0x2a1f880_0;
    %load/vec4 v0x2a1f7e0_0;
    %store/vec4 v0x2a1d6d0_0, 0, 1;
    %store/vec4 v0x2a1d790_0, 0, 6;
    %store/vec4 v0x2a1d280_0, 0, 1;
    %store/vec4 v0x2a1d3e0_0, 0, 6;
    %store/vec4 v0x2a1d510_0, 0, 32;
    %store/vec4 v0x2a1d5f0_0, 0, 32;
    %store/vec4 v0x2a1d320_0, 0, 1;
    %store/vec4 v0x2a1d900_0, 0, 33;
    %store/vec4 v0x2a1dac0_0, 0, 2;
    %store/vec4 v0x2a1d9e0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0x2a1cf20;
    %join;
    %load/vec4  v0x2a1d1a0_0;
    %store/vec4 v0x2a1fb00_0, 0, 32;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x2a16360;
T_38 ;
    %wait E_0x2a1c1b0;
    %load/vec4 v0x2a1e8b0_0;
    %pad/u 6;
    %store/vec4 v0x2a21b60_0, 0, 6;
    %load/vec4 v0x2a202b0_0;
    %pad/u 6;
    %store/vec4 v0x2a21c40_0, 0, 6;
    %load/vec4 v0x2a200f0_0;
    %pad/u 6;
    %store/vec4 v0x2a21d20_0, 0, 6;
    %load/vec4 v0x2a1f3d0_0;
    %store/vec4 v0x2a21e00_0, 0, 6;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x2a16360;
T_39 ;
    %wait E_0x2a1c150;
    %load/vec4 v0x2a20730_0;
    %store/vec4 v0x2a22680_0, 0, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x2a16360;
T_40 ;
    %wait E_0x2a1c090;
    %load/vec4 v0x2a1e8b0_0;
    %load/vec4 v0x2a21310_0;
    %load/vec4 v0x2a20c10_0;
    %load/vec4 v0x2a21010_0;
    %load/vec4 v0x2a20520_0;
    %load/vec4 v0x2a1e250_0;
    %load/vec4 v0x2a20450_0;
    %load/vec4 v0x2a1e680_0;
    %load/vec4 v0x2a1e180_0;
    %load/vec4 v0x2a1e5b0_0;
    %store/vec4 v0x2a1c7a0_0, 0, 1;
    %store/vec4 v0x2a1c610_0, 0, 1;
    %store/vec4 v0x2a1c860_0, 0, 6;
    %store/vec4 v0x2a1c990_0, 0, 1;
    %store/vec4 v0x2a1c6d0_0, 0, 1;
    %store/vec4 v0x2a1ca50_0, 0, 6;
    %store/vec4 v0x2a1cd80_0, 0, 1;
    %store/vec4 v0x2a1cc10_0, 0, 4;
    %store/vec4 v0x2a1ce40_0, 0, 6;
    %store/vec4 v0x2a1cb30_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock, S_0x2a1c340;
    %join;
    %load/vec4  v0x2a1c530_0;
    %load/vec4 v0x2a202b0_0;
    %load/vec4 v0x2a21310_0;
    %load/vec4 v0x2a20c10_0;
    %load/vec4 v0x2a21010_0;
    %load/vec4 v0x2a20520_0;
    %load/vec4 v0x2a1e250_0;
    %load/vec4 v0x2a20450_0;
    %load/vec4 v0x2a1e680_0;
    %load/vec4 v0x2a1e180_0;
    %load/vec4 v0x2a1e5b0_0;
    %store/vec4 v0x2a1c7a0_0, 0, 1;
    %store/vec4 v0x2a1c610_0, 0, 1;
    %store/vec4 v0x2a1c860_0, 0, 6;
    %store/vec4 v0x2a1c990_0, 0, 1;
    %store/vec4 v0x2a1c6d0_0, 0, 1;
    %store/vec4 v0x2a1ca50_0, 0, 6;
    %store/vec4 v0x2a1cd80_0, 0, 1;
    %store/vec4 v0x2a1cc10_0, 0, 4;
    %store/vec4 v0x2a1ce40_0, 0, 6;
    %store/vec4 v0x2a1cb30_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock, S_0x2a1c340;
    %join;
    %load/vec4  v0x2a1c530_0;
    %or;
    %load/vec4 v0x2a200f0_0;
    %load/vec4 v0x2a21310_0;
    %load/vec4 v0x2a20c10_0;
    %load/vec4 v0x2a21010_0;
    %load/vec4 v0x2a20520_0;
    %load/vec4 v0x2a1e250_0;
    %load/vec4 v0x2a20450_0;
    %load/vec4 v0x2a1e680_0;
    %load/vec4 v0x2a1e180_0;
    %load/vec4 v0x2a1e5b0_0;
    %store/vec4 v0x2a1c7a0_0, 0, 1;
    %store/vec4 v0x2a1c610_0, 0, 1;
    %store/vec4 v0x2a1c860_0, 0, 6;
    %store/vec4 v0x2a1c990_0, 0, 1;
    %store/vec4 v0x2a1c6d0_0, 0, 1;
    %store/vec4 v0x2a1ca50_0, 0, 6;
    %store/vec4 v0x2a1cd80_0, 0, 1;
    %store/vec4 v0x2a1cc10_0, 0, 4;
    %store/vec4 v0x2a1ce40_0, 0, 6;
    %store/vec4 v0x2a1cb30_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock, S_0x2a1c340;
    %join;
    %load/vec4  v0x2a1c530_0;
    %or;
    %store/vec4 v0x2a20690_0, 0, 1;
    %load/vec4 v0x2a201e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2a200f0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2a200f0_0;
    %parti/s 1, 32, 7;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %load/vec4 v0x2a201e0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %and;
    %load/vec4 v0x2a202b0_0;
    %load/vec4 v0x2a20cf0_0;
    %load/vec4 v0x2a20c10_0;
    %store/vec4 v0x2a1de00_0, 0, 4;
    %store/vec4 v0x2a1dee0_0, 0, 6;
    %store/vec4 v0x2a1dd20_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0x2a1dba0;
    %join;
    %load/vec4  v0x2a1dfd0_0;
    %load/vec4 v0x2a200f0_0;
    %load/vec4 v0x2a20cf0_0;
    %load/vec4 v0x2a20c10_0;
    %store/vec4 v0x2a1de00_0, 0, 4;
    %store/vec4 v0x2a1dee0_0, 0, 6;
    %store/vec4 v0x2a1dd20_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0x2a1dba0;
    %join;
    %load/vec4  v0x2a1dfd0_0;
    %or;
    %load/vec4 v0x2a1e8b0_0;
    %load/vec4 v0x2a20cf0_0;
    %load/vec4 v0x2a20c10_0;
    %store/vec4 v0x2a1de00_0, 0, 4;
    %store/vec4 v0x2a1dee0_0, 0, 6;
    %store/vec4 v0x2a1dd20_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0x2a1dba0;
    %join;
    %load/vec4  v0x2a1dfd0_0;
    %or;
    %and;
    %store/vec4 v0x2a22870_0, 0, 1;
    %load/vec4 v0x2a201e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2a200f0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2a200f0_0;
    %parti/s 1, 32, 7;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x2a225c0_0, 0, 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x2a32d90;
T_41 ;
    %wait E_0x2a33520;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a33a40_0, 0, 1;
    %load/vec4 v0x2a336a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %jmp T_41.5;
T_41.0 ;
    %load/vec4 v0x2a33790_0;
    %pad/u 33;
    %ix/getv 4, v0x2a335a0_0;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v0x2a33930_0, 0, 32;
    %store/vec4 v0x2a33890_0, 0, 1;
    %jmp T_41.5;
T_41.1 ;
    %load/vec4 v0x2a33790_0;
    %concati/vec4 0, 0, 1;
    %ix/getv 4, v0x2a335a0_0;
    %shiftr 4;
    %split/vec4 1;
    %store/vec4 v0x2a33890_0, 0, 1;
    %store/vec4 v0x2a33930_0, 0, 32;
    %jmp T_41.5;
T_41.2 ;
    %load/vec4 v0x2a33790_0;
    %pad/s 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/getv 4, v0x2a335a0_0;
    %shiftr 4;
    %split/vec4 1;
    %store/vec4 v0x2a33890_0, 0, 1;
    %store/vec4 v0x2a33930_0, 0, 32;
    %jmp T_41.5;
T_41.3 ;
    %load/vec4 v0x2a33790_0;
    %load/vec4 v0x2a335a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x2a33790_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x2a335a0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x2a33930_0, 0, 32;
    %load/vec4 v0x2a335a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.6, 4;
    %load/vec4 v0x2a33790_0;
    %store/vec4 v0x2a33930_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2a33a40_0, 0, 1;
T_41.6 ;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x2a33790_0;
    %load/vec4 v0x2a335a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x2a33790_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x2a335a0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x2a33930_0, 0, 32;
    %jmp T_41.5;
T_41.5 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x2a30460;
T_42 ;
    %wait E_0x27ca850;
    %load/vec4 v0x2a358c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x2a361f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2a362c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2a36080_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2a37060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36450_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2a36920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a365f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a366e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a363b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a35fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a371d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a36df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a36a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a36120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a37100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36ec0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x2a347c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x2a361f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2a362c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2a36080_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2a37060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36450_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2a36920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a365f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a366e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a363b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a35fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a371d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a36df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a36a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a36120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a37100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36ec0_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x2a34ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x2a34720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x2a361f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2a362c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2a36080_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2a37060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36450_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2a36920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a365f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a366e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a363b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a35fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a371d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a36df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a36a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a36120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a37100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a36ec0_0, 0;
    %jmp T_42.7;
T_42.6 ;
    %load/vec4 v0x2a34a10_0;
    %assign/vec4 v0x2a361f0_0, 0;
    %load/vec4 v0x2a34c60_0;
    %assign/vec4 v0x2a362c0_0, 0;
    %load/vec4 v0x2a34340_0;
    %assign/vec4 v0x2a36080_0, 0;
    %load/vec4 v0x2a35b00_0;
    %assign/vec4 v0x2a37060_0, 0;
    %load/vec4 v0x2a34e40_0;
    %assign/vec4 v0x2a36450_0, 0;
    %load/vec4 v0x2a35370_0;
    %assign/vec4 v0x2a36920_0, 0;
    %load/vec4 v0x2a34fb0_0;
    %assign/vec4 v0x2a365f0_0, 0;
    %load/vec4 v0x2a35510_0;
    %assign/vec4 v0x2a36ab0_0, 0;
    %load/vec4 v0x2a35080_0;
    %assign/vec4 v0x2a366e0_0, 0;
    %load/vec4 v0x2a35680_0;
    %assign/vec4 v0x2a36c50_0, 0;
    %load/vec4 v0x2a35230_0;
    %assign/vec4 v0x2a36780_0, 0;
    %load/vec4 v0x2a352d0_0;
    %assign/vec4 v0x2a36850_0, 0;
    %load/vec4 v0x2a35750_0;
    %assign/vec4 v0x2a36d20_0, 0;
    %load/vec4 v0x2a355b0_0;
    %assign/vec4 v0x2a36b80_0, 0;
    %load/vec4 v0x2a34ee0_0;
    %assign/vec4 v0x2a36520_0, 0;
    %load/vec4 v0x2a34da0_0;
    %assign/vec4 v0x2a363b0_0, 0;
    %load/vec4 v0x2a34280_0;
    %assign/vec4 v0x2a35fe0_0, 0;
    %load/vec4 v0x2a35d30_0;
    %assign/vec4 v0x2a371d0_0, 0;
    %load/vec4 v0x2a35820_0;
    %assign/vec4 v0x2a36df0_0, 0;
    %load/vec4 v0x2a35120_0;
    %assign/vec4 v0x2a36a10_0, 0;
    %load/vec4 v0x2a37340_0;
    %assign/vec4 v0x2a36120_0, 0;
    %load/vec4 v0x2a372a0_0;
    %assign/vec4 v0x2a37100_0, 0;
    %load/vec4 v0x2a374b0_0;
    %assign/vec4 v0x2a36f90_0, 0;
    %load/vec4 v0x2a373e0_0;
    %assign/vec4 v0x2a36ec0_0, 0;
T_42.7 ;
T_42.5 ;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x2a30460;
T_43 ;
    %wait E_0x2a32d20;
    %load/vec4 v0x2a34410_0;
    %load/vec4 v0x2a34510_0;
    %load/vec4 v0x2a362c0_0;
    %load/vec4 v0x2a345e0_0;
    %store/vec4 v0x2a34070_0, 0, 32;
    %store/vec4 v0x2a33ed0_0, 0, 6;
    %store/vec4 v0x2a34150_0, 0, 32;
    %store/vec4 v0x2a33df0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict, S_0x2a33c00;
    %join;
    %load/vec4  v0x2a33fb0_0;
    %store/vec4 v0x2a37340_0, 0, 32;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x2a30460;
T_44 ;
    %wait E_0x2a32ca0;
    %load/vec4 v0x2a34d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x2a37580_0;
    %store/vec4 v0x2a372a0_0, 0, 32;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x2a35ba0_0;
    %load/vec4 v0x2a35c40_0;
    %load/vec4 v0x2a362c0_0;
    %load/vec4 v0x2a345e0_0;
    %store/vec4 v0x2a34070_0, 0, 32;
    %store/vec4 v0x2a33ed0_0, 0, 6;
    %store/vec4 v0x2a34150_0, 0, 32;
    %store/vec4 v0x2a33df0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict, S_0x2a33c00;
    %join;
    %load/vec4  v0x2a33fb0_0;
    %store/vec4 v0x2a372a0_0, 0, 32;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x2a30460;
T_45 ;
    %wait E_0x2a32c30;
    %load/vec4 v0x2a35370_0;
    %pad/u 33;
    %load/vec4 v0x2a35440_0;
    %load/vec4 v0x2a362c0_0;
    %load/vec4 v0x2a345e0_0;
    %store/vec4 v0x2a34070_0, 0, 32;
    %store/vec4 v0x2a33ed0_0, 0, 6;
    %store/vec4 v0x2a34150_0, 0, 32;
    %store/vec4 v0x2a33df0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict, S_0x2a33c00;
    %join;
    %load/vec4  v0x2a33fb0_0;
    %store/vec4 v0x2a35120_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x2912ed0;
T_46 ;
    %wait E_0x297e0e0;
    %load/vec4 v0x29f4f60_0;
    %store/vec4 v0x29f6370_0, 0, 32;
    %load/vec4 v0x2871760_0;
    %store/vec4 v0x29f6450_0, 0, 32;
    %load/vec4 v0x28633a0_0;
    %store/vec4 v0x29f5830_0, 0, 4;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x2912ed0;
T_47 ;
    %wait E_0x297e040;
    %load/vec4 v0x28b90b0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_47.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29f5490_0, 0, 1;
    %load/vec4 v0x28abd90_0;
    %store/vec4 v0x29f60f0_0, 0, 32;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29f5490_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x29f60f0_0, 0, 32;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x2912ed0;
T_48 ;
    %wait E_0x2973360;
    %load/vec4 v0x288b8b0_0;
    %load/vec4 v0x28633a0_0;
    %store/vec4 v0x28b0b10_0, 0, 4;
    %store/vec4 v0x2913510_0, 0, 4;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.is_cc_satisfied, S_0x29132b0;
    %join;
    %load/vec4  v0x28b0c00_0;
    %store/vec4 v0x29f55d0_0, 0, 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x2912ed0;
T_49 ;
    %wait E_0x27ca850;
    %load/vec4 v0x29f4d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x29f51e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x29f61d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x29f59d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x29f5690_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x28633a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f62b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x29f5cb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x29f5cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f6030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x29f5d90_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x2871890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x29f51e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x29f61d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x29f59d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x29f5690_0, 0;
    %load/vec4 v0x288b990_0;
    %pad/u 4;
    %assign/vec4 v0x28633a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f62b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x29f5cb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x29f5cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f6030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f5ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x29f5d90_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x288bb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %jmp T_49.5;
T_49.4 ;
    %load/vec4 v0x28abd90_0;
    %assign/vec4 v0x29f51e0_0, 0;
    %load/vec4 v0x29f55d0_0;
    %assign/vec4 v0x29f5530_0, 0;
    %load/vec4 v0x29f4ce0_0;
    %assign/vec4 v0x29f61d0_0, 0;
    %load/vec4 v0x29f50a0_0;
    %assign/vec4 v0x29f59d0_0, 0;
    %load/vec4 v0x28b90b0_0;
    %assign/vec4 v0x29f5690_0, 0;
    %load/vec4 v0x29f55d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.6, 8;
    %load/vec4 v0x28634a0_0;
    %jmp/1 T_49.7, 8;
T_49.6 ; End of true expr.
    %load/vec4 v0x28633a0_0;
    %jmp/0 T_49.7, 8;
 ; End of false expr.
    %blend;
T_49.7;
    %assign/vec4 v0x28633a0_0, 0;
    %load/vec4 v0x28715e0_0;
    %assign/vec4 v0x29f5140_0, 0;
    %load/vec4 v0x28b9310_0;
    %assign/vec4 v0x29f5910_0, 0;
    %load/vec4 v0x28b9190_0;
    %assign/vec4 v0x29f5770_0, 0;
    %load/vec4 v0x29f5000_0;
    %assign/vec4 v0x29f62b0_0, 0;
    %load/vec4 v0x28abf40_0;
    %assign/vec4 v0x29f5cb0_0, 0;
    %load/vec4 v0x28abf40_0;
    %assign/vec4 v0x29f5cb0_0, 0;
    %load/vec4 v0x28b93d0_0;
    %assign/vec4 v0x29f5a90_0, 0;
    %load/vec4 v0x2749950_0;
    %assign/vec4 v0x29f5e50_0, 0;
    %load/vec4 v0x2749ad0_0;
    %assign/vec4 v0x29f5f90_0, 0;
    %load/vec4 v0x28abcf0_0;
    %assign/vec4 v0x29f5b30_0, 0;
    %load/vec4 v0x28abea0_0;
    %assign/vec4 v0x29f5bf0_0, 0;
    %load/vec4 v0x2749b90_0;
    %assign/vec4 v0x29f6030_0, 0;
    %load/vec4 v0x2749a10_0;
    %assign/vec4 v0x29f5ef0_0, 0;
    %load/vec4 v0x2749870_0;
    %assign/vec4 v0x29f5d90_0, 0;
T_49.5 ;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x2912ed0;
T_50 ;
    %wait E_0x29805b0;
    %fork t_21, S_0x2971fc0;
    %jmp t_20;
    .scope S_0x2971fc0;
t_21 ;
    %load/vec4 v0x2871680_0;
    %store/vec4 v0x2879d50_0, 0, 5;
    %load/vec4 v0x288b8b0_0;
    %load/vec4 v0x28633a0_0;
    %store/vec4 v0x28b0b10_0, 0, 4;
    %store/vec4 v0x2913510_0, 0, 4;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.is_cc_satisfied, S_0x29132b0;
    %join;
    %load/vec4  v0x28b0c00_0;
    %store/vec4 v0x29f55d0_0, 0, 1;
    %load/vec4 v0x2879d50_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x2879d50_0;
    %cmpi/e 1, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x2879d50_0;
    %cmpi/e 13, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x2879d50_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x2879d50_0;
    %cmpi/e 14, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x2879d50_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v0x29f6450_0;
    %load/vec4 v0x29f6370_0;
    %load/vec4 v0x28633a0_0;
    %load/vec4 v0x2879d50_0;
    %load/vec4 v0x29f4e20_0;
    %load/vec4 v0x28b9250_0;
    %store/vec4 v0x282bef0_0, 0, 1;
    %store/vec4 v0x28632e0_0, 0, 1;
    %store/vec4 v0x282bfb0_0, 0, 5;
    %store/vec4 v0x2825290_0, 0, 4;
    %store/vec4 v0x282c180_0, 0, 32;
    %store/vec4 v0x2863200_0, 0, 32;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.process_logical_instructions, S_0x27d0670;
    %join;
    %load/vec4  v0x282c0a0_0;
    %split/vec4 32;
    %store/vec4 v0x2879e30_0, 0, 32;
    %store/vec4 v0x28634a0_0, 0, 4;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x2879d50_0;
    %cmpi/e 18, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x2879d50_0;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_50.2, 4;
    %fork t_23, S_0x2971590;
    %jmp t_22;
    .scope S_0x2971590;
t_23 ;
    %load/vec4 v0x28633a0_0;
    %store/vec4 v0x28634a0_0, 0, 4;
    %load/vec4 v0x28633a0_0;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x288b990_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2879e30_0, 0, 32;
    %load/vec4 v0x29f6450_0;
    %parti/s 1, 3, 3;
    %replicate 8;
    %load/vec4 v0x29f6450_0;
    %parti/s 1, 2, 3;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x29f6450_0;
    %parti/s 1, 1, 2;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x29f6450_0;
    %parti/s 1, 0, 2;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2779530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2779630_0, 0, 32;
T_50.4 ;
    %load/vec4 v0x2779630_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_50.5, 5;
    %load/vec4 v0x2779530_0;
    %load/vec4 v0x2779630_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %load/vec4 v0x29f6370_0;
    %load/vec4 v0x2779630_0;
    %part/s 1;
    %ix/getv/s 4, v0x2779630_0;
    %store/vec4 v0x2879e30_0, 4, 1;
T_50.6 ;
    %load/vec4 v0x2779630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2779630_0, 0, 32;
    %jmp T_50.4;
T_50.5 ;
    %end;
    .scope S_0x2971fc0;
t_22 %join;
    %jmp T_50.3;
T_50.2 ;
    %fork t_25, S_0x29e5bc0;
    %jmp t_24;
    .scope S_0x29e5bc0;
t_25 ;
    %load/vec4 v0x29f6450_0;
    %load/vec4 v0x29f6370_0;
    %load/vec4 v0x28633a0_0;
    %load/vec4 v0x2879d50_0;
    %load/vec4 v0x29f4e20_0;
    %load/vec4 v0x28b9250_0;
    %store/vec4 v0x27a2b80_0, 0, 1;
    %store/vec4 v0x27a9790_0, 0, 1;
    %store/vec4 v0x27a2c40_0, 0, 5;
    %store/vec4 v0x27a2a80_0, 0, 4;
    %store/vec4 v0x27a9580_0, 0, 32;
    %store/vec4 v0x27a96b0_0, 0, 32;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.process_arithmetic_instructions, S_0x276ff60;
    %join;
    %load/vec4  v0x27a94a0_0;
    %split/vec4 32;
    %store/vec4 v0x2879e30_0, 0, 32;
    %store/vec4 v0x28634a0_0, 0, 4;
    %end;
    .scope S_0x2971fc0;
t_24 %join;
T_50.3 ;
T_50.1 ;
    %load/vec4 v0x28abc50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_50.8, 4;
    %load/vec4 v0x29f6450_0;
    %store/vec4 v0x29f50a0_0, 0, 32;
    %jmp T_50.9;
T_50.8 ;
    %load/vec4 v0x2879e30_0;
    %store/vec4 v0x29f50a0_0, 0, 32;
T_50.9 ;
    %load/vec4 v0x2879e30_0;
    %store/vec4 v0x28abd90_0, 0, 32;
    %end;
    .scope S_0x2912ed0;
t_20 %join;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x2a1b6a0;
T_51 ;
    %wait E_0x27ca850;
    %load/vec4 v0x2a274d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a27720_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2a27ab0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2a27d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a277c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2a27970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a27dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a27bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a27a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a27e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a27b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a27c90_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x2a26aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a27720_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2a27ab0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2a27d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a277c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2a27970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2a27dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a27bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a27a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a27e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a27b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2a27c90_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x2a26d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v0x2a26970_0;
    %assign/vec4 v0x2a27720_0, 0;
    %load/vec4 v0x2a27030_0;
    %assign/vec4 v0x2a27ab0_0, 0;
    %load/vec4 v0x2a27340_0;
    %assign/vec4 v0x2a27d30_0, 0;
    %load/vec4 v0x2a26db0_0;
    %assign/vec4 v0x2a277c0_0, 0;
    %load/vec4 v0x2a26ea0_0;
    %assign/vec4 v0x2a27970_0, 0;
    %load/vec4 v0x2a27430_0;
    %assign/vec4 v0x2a27dd0_0, 0;
    %load/vec4 v0x2a27200_0;
    %assign/vec4 v0x2a27bf0_0, 0;
    %load/vec4 v0x2a26f90_0;
    %assign/vec4 v0x2a27a10_0, 0;
    %load/vec4 v0x2a27680_0;
    %assign/vec4 v0x2a27e70_0, 0;
    %load/vec4 v0x2a270d0_0;
    %assign/vec4 v0x2a27b50_0, 0;
    %load/vec4 v0x2a272a0_0;
    %assign/vec4 v0x2a27c90_0, 0;
T_51.5 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x2a28350;
T_52 ;
    %wait E_0x27ca850;
    %vpi_call/w 23 129 "$monitor", "PC next = %d PC current = %d", &A<v0x2a2f640, 15>, &A<v0x2a2ee60, 15> {0 0 0};
    %jmp T_52;
    .thread T_52;
    .scope S_0x2a28350;
T_53 ;
    %wait E_0x2a2c370;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2a2ee60, 4;
    %store/vec4 v0x2a2e750_0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2a2ee60, 4;
    %store/vec4 v0x2a2eb10_0, 0, 32;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x2a28350;
T_54 ;
    %wait E_0x2a2c190;
    %load/vec4 v0x2a2d960_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x2a2ee60, 4;
    %store/vec4 v0x2a2ebb0_0, 0, 32;
    %load/vec4 v0x2a2da30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x2a2ee60, 4;
    %store/vec4 v0x2a2ec50_0, 0, 32;
    %load/vec4 v0x2a2db00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x2a2ee60, 4;
    %store/vec4 v0x2a2ecf0_0, 0, 32;
    %load/vec4 v0x2a2dcb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x2a2ee60, 4;
    %store/vec4 v0x2a2ed90_0, 0, 32;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x2a28350;
T_55 ;
    %wait E_0x2a2bda0;
    %fork t_27, S_0x2a2c530;
    %jmp t_26;
    .scope S_0x2a2c530;
t_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a2e6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a2e860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a2dbc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2a2c720_0, 0, 32;
T_55.0 ;
    %load/vec4 v0x2a2c720_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_55.1, 5;
    %ix/getv/s 4, v0x2a2c720_0;
    %load/vec4a v0x2a2ee60, 4;
    %ix/getv/s 4, v0x2a2c720_0;
    %store/vec4a v0x2a2f640, 4, 0;
    %load/vec4 v0x2a2c720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2a2c720_0, 0, 32;
    %jmp T_55.0;
T_55.1 ;
    %load/vec4 v0x2a2d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2a2ee60, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x2a2cdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0x2a2d8a0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %jmp T_55.5;
T_55.4 ;
    %load/vec4 v0x2a2ddf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2a2ee60, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %jmp T_55.7;
T_55.6 ;
    %load/vec4 v0x2a2de90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2a2ee60, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %jmp T_55.9;
T_55.8 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2a2ee60, 4;
    %addi 4, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
T_55.9 ;
T_55.7 ;
T_55.5 ;
T_55.3 ;
    %load/vec4 v0x2a2d020_0;
    %flag_set/vec4 8;
    %load/vec4 v0x2a2d1d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x2a2d620_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x2a2d420_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x2a2df30_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x2a2e070_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_55.10, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2a2e6b0_0, 0, 1;
T_55.10 ;
    %load/vec4 v0x2a2d020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %load/vec4 v0x2a2cf50_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %load/vec4 v0x2a2d7b0_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2a2ee60, 4;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %jmp T_55.13;
T_55.12 ;
    %load/vec4 v0x2a2d1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %load/vec4 v0x2a2d270_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %load/vec4 v0x2a2d7b0_0;
    %subi 4, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2a2ee60, 4;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2a2e860_0, 0, 1;
    %jmp T_55.15;
T_55.14 ;
    %load/vec4 v0x2a2d620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v0x2a2d6f0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %load/vec4 v0x2a2d7b0_0;
    %subi 4, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2a2ee60, 4;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2a2dbc0_0, 0, 1;
    %jmp T_55.17;
T_55.16 ;
    %load/vec4 v0x2a2d420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %load/vec4 v0x2a2d580_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %load/vec4 v0x2a2d7b0_0;
    %subi 4, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2a2ee60, 4;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %jmp T_55.19;
T_55.18 ;
    %load/vec4 v0x2a2df30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.20, 8;
    %load/vec4 v0x2a2dfd0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %load/vec4 v0x2a2d7b0_0;
    %subi 4, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2a2ee60, 4;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %jmp T_55.21;
T_55.20 ;
    %load/vec4 v0x2a2e070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %load/vec4 v0x2a2e110_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %load/vec4 v0x2a2d7b0_0;
    %subi 4, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2a2ee60, 4;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %jmp T_55.23;
T_55.22 ;
    %load/vec4 v0x2a2e1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.24, 8;
    %load/vec4 v0x2a2d330_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2a2f640, 4, 0;
    %load/vec4 v0x2a2e2e0_0;
    %load/vec4 v0x2a2e4b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x2a2f640, 4, 0;
    %load/vec4 v0x2a2e3f0_0;
    %load/vec4 v0x2a2e5a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x2a2f640, 4, 0;
T_55.24 ;
T_55.23 ;
T_55.21 ;
T_55.19 ;
T_55.17 ;
T_55.15 ;
T_55.13 ;
    %vpi_call/w 23 264 "$display", "PC_nxt = %d", &A<v0x2a2f640, 15> {0 0 0};
    %end;
    .scope S_0x2a28350;
t_26 %join;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x2a28350;
T_56 ;
    %wait E_0x27ca850;
    %load/vec4 v0x2a2dd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %fork t_29, S_0x2a2caf0;
    %jmp t_28;
    .scope S_0x2a2caf0;
t_29 ;
    %vpi_call/w 23 278 "$display", $time, "Register file in reset..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2a2ccf0_0, 0, 32;
T_56.2 ;
    %load/vec4 v0x2a2ccf0_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_56.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x2a2ccf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2a2ee60, 0, 4;
    %load/vec4 v0x2a2ccf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2a2ccf0_0, 0, 32;
    %jmp T_56.2;
T_56.3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2a2ee60, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2a2ee60, 0, 4;
    %end;
    .scope S_0x2a28350;
t_28 %join;
    %jmp T_56.1;
T_56.0 ;
    %fork t_31, S_0x2a2c820;
    %jmp t_30;
    .scope S_0x2a2c820;
t_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2a2ca10_0, 0, 32;
T_56.4 ;
    %load/vec4 v0x2a2ca10_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_56.5, 5;
    %ix/getv/s 4, v0x2a2ca10_0;
    %load/vec4a v0x2a2f640, 4;
    %ix/getv/s 3, v0x2a2ca10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2a2ee60, 0, 4;
    %load/vec4 v0x2a2ca10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2a2ca10_0, 0, 32;
    %jmp T_56.4;
T_56.5 ;
    %end;
    .scope S_0x2a28350;
t_30 %join;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x2973660;
T_57 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 130, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 226, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 250, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %pushi/vec4 234, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x283f3c0, 4, 0;
    %end;
    .thread T_57;
    .scope S_0x2973660;
T_58 ;
    %wait E_0x27ca850;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x277be20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27f9360_0, 0;
    %load/vec4 v0x288bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x274a4d0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x283f3c0, 4;
    %load/vec4 v0x274a4d0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x283f3c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x274a4d0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x283f3c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x274a4d0_0;
    %load/vec4a v0x283f3c0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x27bc310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27f9360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x277be20_0, 0;
    %load/vec4 v0x274a4d0_0;
    %assign/vec4 v0x27a9a10_0, 0;
T_58.0 ;
    %load/vec4 v0x282c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x28b9590_0;
    %cast2;
    %split/vec4 8;
    %ix/getv 3, v0x274a4d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x283f3c0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x274a4d0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x283f3c0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x274a4d0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x283f3c0, 0, 4;
    %load/vec4 v0x274a4d0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x283f3c0, 0, 4;
T_58.2 ;
    %load/vec4 v0x2869bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x277be20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f9360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a9a10_0, 0;
T_58.4 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x29524d0;
T_59 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 130, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 226, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 250, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %pushi/vec4 234, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x29d4e60, 4, 0;
    %end;
    .thread T_59;
    .scope S_0x29524d0;
T_60 ;
    %wait E_0x27ca850;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2749e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x29f1c00_0, 0;
    %load/vec4 v0x2978200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x29eaec0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x29d4e60, 4;
    %load/vec4 v0x29eaec0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x29d4e60, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x29eaec0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x29d4e60, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x29eaec0_0;
    %load/vec4a v0x29d4e60, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x29bc260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x29f1c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2749e50_0, 0;
    %load/vec4 v0x29eaec0_0;
    %assign/vec4 v0x29d5fc0_0, 0;
T_60.0 ;
    %load/vec4 v0x29abba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x297b230_0;
    %cast2;
    %split/vec4 8;
    %ix/getv 3, v0x29eaec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x29d4e60, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x29eaec0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x29d4e60, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x29eaec0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x29d4e60, 0, 4;
    %load/vec4 v0x29eaec0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x29d4e60, 0, 4;
T_60.2 ;
    %load/vec4 v0x2962760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2749e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29f1c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x29d5fc0_0, 0;
T_60.4 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x29b50b0;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a3fff0_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x29b50b0;
T_62 ;
    %delay 10, 0;
    %load/vec4 v0x2a3fff0_0;
    %nor/r;
    %store/vec4 v0x2a3fff0_0, 0, 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0x29b50b0;
T_63 ;
    %vpi_call/w 2 139 "$dumpfile", "zap.vcd" {0 0 0};
    %vpi_call/w 2 140 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2a406b0_0, 0, 1;
    %wait E_0x29e5f00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2a406b0_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_63.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_63.1, 5;
    %jmp/1 T_63.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x29e5f00;
    %jmp T_63.0;
T_63.1 ;
    %pop/vec4 1;
    %vpi_call/w 2 148 "$finish" {0 0 0};
    %end;
    .thread T_63;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "../testbench/zap_test.v";
    "/media/sf_D_DRIVE/ZAP/includes/cc.vh";
    "../testbench/cache.v";
    "../rtl/zap_top.v";
    "../rtl/zap_alu/zap_alu_main.v";
    "/media/sf_D_DRIVE/ZAP/includes/opcodes.vh";
    "/media/sf_D_DRIVE/ZAP/includes/regs.vh";
    "../rtl/zap_decode/zap_decode_main.v";
    "/media/sf_D_DRIVE/ZAP/includes/modes.vh";
    "/media/sf_D_DRIVE/ZAP/includes/index_immed.vh";
    "/media/sf_D_DRIVE/ZAP/includes/translate.vh";
    "../rtl/zap_decode/zap_decode_bl_fsm.v";
    "../rtl/zap_decode/zap_decode.v";
    "/media/sf_D_DRIVE/ZAP/includes/shtype.vh";
    "/media/sf_D_DRIVE/ZAP/includes/instruction_patterns.vh";
    "/media/sf_D_DRIVE/ZAP/includes/cpsr.vh";
    "/media/sf_D_DRIVE/ZAP/includes/sh_params.vh";
    "../rtl/zap_decode/zap_decode_mem_fsm.v";
    "../rtl/zap_fetch/zap_fetch_main.v";
    "../rtl/zap_issue/zap_issue_main.v";
    "../rtl/zap_memory/zap_memory_main.v";
    "../rtl/zap_regf/zap_register_file.v";
    "../rtl/zap_shift/zap_shifter_main.v";
    "../rtl/zap_shift/zap_shift_shifter.v";
