$date
	Sun Oct 29 20:20:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 3 ! dout [2:0] $end
$var reg 4 " din [3:0] $end
$scope module div1 $end
$var wire 4 # din [3:0] $end
$var wire 3 $ dout [2:0] $end
$var reg 3 % mid [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10000
b10 !
b10 $
b10 %
b100 "
b100 #
#20000
b1 !
b1 $
b1 %
b1 "
b1 #
#30000
b11 !
b11 $
b11 %
b1001 "
b1001 #
#40000
b1 !
b1 $
b1 %
b11 "
b11 #
#50000
b101 !
b101 $
b101 %
b1101 "
b1101 #
#70000
b10 !
b10 $
b10 %
b101 "
b101 #
#80000
b1 !
b1 $
b1 %
b10 "
b10 #
#90000
b1 !
b1 $
b1 %
b1 "
b1 #
#100000
b101 !
b101 $
b101 %
b1101 "
b1101 #
#110000
b10 !
b10 $
b10 %
b110 "
b110 #
#120000
b101 !
b101 $
b101 %
b1101 "
b1101 #
#140000
b100 !
b100 $
b100 %
b1100 "
b1100 #
#150000
b11 !
b11 $
b11 %
b1001 "
b1001 #
