$date
	Sun Sep 01 16:04:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! S1 $end
$var wire 1 " Cout $end
$var reg 1 # i0 $end
$var reg 1 $ i1 $end
$var reg 1 % i2 $end
$var reg 1 & i3 $end
$scope module MC $end
$var wire 1 # i0 $end
$var wire 1 $ i1 $end
$var wire 1 % i2 $end
$var wire 1 & i3 $end
$var wire 1 ' Y $end
$var wire 1 ! S1 $end
$var wire 1 ( S0 $end
$var wire 1 " Cout $end
$var wire 1 ) C0 $end
$scope module AND $end
$var wire 1 ' Y $end
$var wire 1 & i3 $end
$var wire 1 ( S0 $end
$upscope $end
$scope module FA $end
$var wire 1 ) C0 $end
$var wire 1 ( S0 $end
$var wire 1 # i0 $end
$var wire 1 $ i1 $end
$var wire 1 % i2 $end
$upscope $end
$scope module HA $end
$var wire 1 ) C0 $end
$var wire 1 " Cout $end
$var wire 1 ! S1 $end
$var wire 1 ' Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1(
1$
#20
1)
1!
0(
0'
1&
1#
#30
0&
1%
0$
#40
0!
1"
1'
1(
1&
1$
#50
