-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity accelerator is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    w1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w1_ce0 : OUT STD_LOGIC;
    w1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    w1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w1_ce1 : OUT STD_LOGIC;
    w1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    w2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w2_ce0 : OUT STD_LOGIC;
    w2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    w2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w2_ce1 : OUT STD_LOGIC;
    w2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    bias_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    bias_1_ce0 : OUT STD_LOGIC;
    bias_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    bias_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    bias_2_ce0 : OUT STD_LOGIC;
    bias_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    training : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (255 downto 0) );
end;


architecture behav of accelerator is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "accelerator_accelerator,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sfvc784-1-e,HLS_INPUT_CLOCK=30.302999,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=20.707458,HLS_SYN_LAT=10765,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3934,HLS_SYN_LUT=4706,HLS_VERSION=2024_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv9_1F4 : STD_LOGIC_VECTOR (8 downto 0) := "111110100";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal cmp_i_i100_fu_801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i100_reg_2222 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln65_fu_994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_2283 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_1000_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_2_reg_2287 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal targetBlock_reg_2328 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal select_ln69_24_fu_1366_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal select_ln69_25_fu_1373_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_26_fu_1380_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_27_fu_1387_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_done : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_idle : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_ready : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_ce0 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_ce1 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_ce0 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_ce1 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_ce0 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_ce0 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_3_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_2_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_3_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_2_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_done : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_idle : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_ready : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_1_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_1_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_193_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_193_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_1_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_1_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_191_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_191_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_3_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_3_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_2_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_2_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_1_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_1_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_189_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_189_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_3_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_3_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_2_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_2_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_1_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_1_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_187_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_187_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15663_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15663_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05559_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05559_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15455_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15455_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05351_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05351_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15247_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15247_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05143_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05143_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15039_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15039_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04935_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04935_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14831_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14831_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04727_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04727_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14623_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14623_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04519_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04519_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load81_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load81_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load75_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load75_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load69_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load69_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load63_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load63_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_4_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_4_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_5_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_5_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_6_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_6_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_2_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_4_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_4_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_5_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_5_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_6_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_6_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_2_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_done : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_idle : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_ready : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_1_0_0_0_load107_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_1_0_0_0_load107_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_0_0_0_0_load105_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_0_0_0_0_load105_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_1_0_0_0_load103_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_1_0_0_0_load103_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_0_0_0_0_load101_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_0_0_0_0_load101_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_1_0_0_0_load99_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_1_0_0_0_load99_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_0_0_0_0_load97_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_0_0_0_0_load97_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_1_0_0_0_load95_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_1_0_0_0_load95_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_0_0_0_0_load93_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_0_0_0_0_load93_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_1_0_0_0_load91_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_1_0_0_0_load91_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_0_0_0_0_load89_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_0_0_0_0_load89_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_1_0_0_0_load87_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_1_0_0_0_load87_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_0_0_0_0_load85_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_0_0_0_0_load85_out_ap_vld : STD_LOGIC;
    signal mux_case_156_reg_458 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_12_fu_1270_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_055_reg_468 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_13_fu_1278_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_154_reg_478 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_14_fu_1286_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_053_reg_488 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_15_fu_1294_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_152_reg_498 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_16_fu_1302_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_051_reg_508 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_17_fu_1310_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_150_reg_518 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_18_fu_1318_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_049_reg_528 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_19_fu_1326_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_148_reg_538 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_20_fu_1334_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_047_reg_548 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_21_fu_1342_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_146_reg_558 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_22_fu_1350_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_045_reg_568 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_23_fu_1358_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_3_0_0_0_load_lcssa_lcssa_reg_578 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_2_0_0_0_load_lcssa_lcssa_reg_588 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_1_0_0_0_load_lcssa_lcssa_reg_598 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_0_0_0_0_load_lcssa_lcssa_reg_608 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start_reg : STD_LOGIC := '0';
    signal bias_2_local_1_1_loc_fu_400 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_2_local_193_loc_fu_396 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_1_local_1_1_loc_fu_392 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_1_local_191_loc_fu_388 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_3_1_loc_fu_384 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_2_1_loc_fu_380 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_1_1_loc_fu_376 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_189_loc_fu_372 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_3_1_loc_fu_368 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_2_1_loc_fu_364 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_1_1_loc_fu_360 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_187_loc_fu_356 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_15663_loc_fu_352 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_05559_loc_fu_348 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_15455_loc_fu_344 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_05351_loc_fu_340 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_15247_loc_fu_336 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_05143_loc_fu_332 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_15039_loc_fu_328 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_04935_loc_fu_324 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_14831_loc_fu_320 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_04727_loc_fu_316 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_14623_loc_fu_312 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_04519_loc_fu_308 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_3_0_0_0_load81_loc_fu_304 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_2_0_0_0_load75_loc_fu_300 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_1_0_0_0_load69_loc_fu_296 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_0_0_0_0_load63_loc_fu_292 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_3_0_0_0_load_loc_fu_288 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_2_0_0_0_load_loc_fu_284 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_1_0_0_0_load_loc_fu_280 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_0_0_0_0_load_loc_fu_276 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_weight_changes_loc_fu_272 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_weight_changes_4_loc_fu_268 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_weight_changes_5_loc_fu_264 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_weight_changes_6_loc_fu_260 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_bias_change_loc_fu_256 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_bias_change_2_loc_fu_252 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_weight_changes_loc_fu_248 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_weight_changes_4_loc_fu_244 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_weight_changes_5_loc_fu_240 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_weight_changes_6_loc_fu_236 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_bias_change_loc_fu_232 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_bias_change_2_loc_fu_228 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal i_fu_64 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal w1_local_0_fu_68 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_11_fu_1263_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_1_0_fu_72 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_10_fu_1256_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_2_0_fu_76 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_9_fu_1249_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_3_0_fu_80 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_8_fu_1242_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_0_fu_84 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_7_fu_1235_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_1_0_fu_88 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_6_fu_1228_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_2_0_fu_92 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_5_fu_1221_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_3_0_fu_96 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_4_fu_1214_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_1_local_0_fu_100 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_3_fu_1207_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_1_local_1_0_fu_104 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_2_fu_1200_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_2_local_0_fu_108 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_1_fu_1193_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_2_local_1_0_fu_112 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_fu_1186_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_0_0_0_0_load64_fu_116 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal retval_0_1_0_0_0_load70_fu_120 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal retval_0_2_0_0_0_load76_fu_124 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal retval_0_3_0_0_0_load82_fu_128 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_04520_fu_132 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_14624_fu_136 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_04728_fu_140 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_14832_fu_144 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_04936_fu_148 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_15040_fu_152 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_05144_fu_156 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_15248_fu_160 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_05352_fu_164 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_15456_fu_168 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_05560_fu_172 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_15664_fu_176 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component accelerator_accelerator_Pipeline_VITIS_LOOP_47_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        w1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w1_ce0 : OUT STD_LOGIC;
        w1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w1_ce1 : OUT STD_LOGIC;
        w1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w2_ce0 : OUT STD_LOGIC;
        w2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w2_ce1 : OUT STD_LOGIC;
        w2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        bias_1_ce0 : OUT STD_LOGIC;
        bias_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        bias_2_ce0 : OUT STD_LOGIC;
        bias_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_3_out_ap_vld : OUT STD_LOGIC;
        w2_local_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_2_out_ap_vld : OUT STD_LOGIC;
        w1_local_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_3_out_ap_vld : OUT STD_LOGIC;
        w1_local_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_2_out_ap_vld : OUT STD_LOGIC;
        bias_2_local_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_1_out_ap_vld : OUT STD_LOGIC;
        bias_1_local_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_1_out_ap_vld : OUT STD_LOGIC;
        w2_local_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_1_out_ap_vld : OUT STD_LOGIC;
        w2_local_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_out_ap_vld : OUT STD_LOGIC;
        w1_local_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_1_out_ap_vld : OUT STD_LOGIC;
        w1_local_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_out_ap_vld : OUT STD_LOGIC;
        bias_2_local_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_out_ap_vld : OUT STD_LOGIC;
        bias_1_local_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_out_ap_vld : OUT STD_LOGIC );
    end component;


    component accelerator_accelerator_Pipeline_VITIS_LOOP_69_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bias_2_local_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_15664 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_05560 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_15456 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_05352 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_15248 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_05144 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_15040 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_04936 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_14832 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_04728 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_14624 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_04520 : IN STD_LOGIC_VECTOR (15 downto 0);
        retval_0_3_0_0_0_load82 : IN STD_LOGIC_VECTOR (15 downto 0);
        retval_0_2_0_0_0_load76 : IN STD_LOGIC_VECTOR (15 downto 0);
        retval_0_1_0_0_0_load70 : IN STD_LOGIC_VECTOR (15 downto 0);
        retval_0_0_0_0_0_load64 : IN STD_LOGIC_VECTOR (15 downto 0);
        training : IN STD_LOGIC_VECTOR (15 downto 0);
        cmp_i_i100 : IN STD_LOGIC_VECTOR (0 downto 0);
        bias_2_local_1_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_1_1_out_ap_vld : OUT STD_LOGIC;
        bias_2_local_193_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_193_out_ap_vld : OUT STD_LOGIC;
        bias_1_local_1_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_1_1_out_ap_vld : OUT STD_LOGIC;
        bias_1_local_191_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_191_out_ap_vld : OUT STD_LOGIC;
        w2_local_3_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_3_1_out_ap_vld : OUT STD_LOGIC;
        w2_local_2_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_2_1_out_ap_vld : OUT STD_LOGIC;
        w2_local_1_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_1_1_out_ap_vld : OUT STD_LOGIC;
        w2_local_189_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_189_out_ap_vld : OUT STD_LOGIC;
        w1_local_3_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_3_1_out_ap_vld : OUT STD_LOGIC;
        w1_local_2_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_2_1_out_ap_vld : OUT STD_LOGIC;
        w1_local_1_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_1_1_out_ap_vld : OUT STD_LOGIC;
        w1_local_187_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_187_out_ap_vld : OUT STD_LOGIC;
        mux_case_15663_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_15663_out_ap_vld : OUT STD_LOGIC;
        mux_case_05559_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_05559_out_ap_vld : OUT STD_LOGIC;
        mux_case_15455_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_15455_out_ap_vld : OUT STD_LOGIC;
        mux_case_05351_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_05351_out_ap_vld : OUT STD_LOGIC;
        mux_case_15247_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_15247_out_ap_vld : OUT STD_LOGIC;
        mux_case_05143_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_05143_out_ap_vld : OUT STD_LOGIC;
        mux_case_15039_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_15039_out_ap_vld : OUT STD_LOGIC;
        mux_case_04935_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_04935_out_ap_vld : OUT STD_LOGIC;
        mux_case_14831_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_14831_out_ap_vld : OUT STD_LOGIC;
        mux_case_04727_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_04727_out_ap_vld : OUT STD_LOGIC;
        mux_case_14623_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_14623_out_ap_vld : OUT STD_LOGIC;
        mux_case_04519_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_04519_out_ap_vld : OUT STD_LOGIC;
        retval_0_3_0_0_0_load81_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_0_3_0_0_0_load81_out_ap_vld : OUT STD_LOGIC;
        retval_0_2_0_0_0_load75_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_0_2_0_0_0_load75_out_ap_vld : OUT STD_LOGIC;
        retval_0_1_0_0_0_load69_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_0_1_0_0_0_load69_out_ap_vld : OUT STD_LOGIC;
        retval_0_0_0_0_0_load63_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_0_0_0_0_0_load63_out_ap_vld : OUT STD_LOGIC;
        retval_0_3_0_0_0_load_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_0_3_0_0_0_load_out_ap_vld : OUT STD_LOGIC;
        retval_0_2_0_0_0_load_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_0_2_0_0_0_load_out_ap_vld : OUT STD_LOGIC;
        retval_0_1_0_0_0_load_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_0_1_0_0_0_load_out_ap_vld : OUT STD_LOGIC;
        retval_0_0_0_0_0_load_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_0_0_0_0_0_load_out_ap_vld : OUT STD_LOGIC;
        array_back2_weight_changes_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_weight_changes_out_ap_vld : OUT STD_LOGIC;
        array_back2_weight_changes_4_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_weight_changes_4_out_ap_vld : OUT STD_LOGIC;
        array_back2_weight_changes_5_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_weight_changes_5_out_ap_vld : OUT STD_LOGIC;
        array_back2_weight_changes_6_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_weight_changes_6_out_ap_vld : OUT STD_LOGIC;
        array_back2_bias_change_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_bias_change_out_ap_vld : OUT STD_LOGIC;
        array_back2_bias_change_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_bias_change_2_out_ap_vld : OUT STD_LOGIC;
        array_back1_weight_changes_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_weight_changes_out_ap_vld : OUT STD_LOGIC;
        array_back1_weight_changes_4_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_weight_changes_4_out_ap_vld : OUT STD_LOGIC;
        array_back1_weight_changes_5_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_weight_changes_5_out_ap_vld : OUT STD_LOGIC;
        array_back1_weight_changes_6_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_weight_changes_6_out_ap_vld : OUT STD_LOGIC;
        array_back1_bias_change_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_bias_change_out_ap_vld : OUT STD_LOGIC;
        array_back1_bias_change_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_bias_change_2_out_ap_vld : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component accelerator_accelerator_Pipeline_VITIS_LOOP_156_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mux_case_146 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_045 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_148 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_047 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_150 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_049 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_152 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_051 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_154 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_053 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_156 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_055 : IN STD_LOGIC_VECTOR (15 downto 0);
        retval_4_1_0_0_0_load107_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_4_1_0_0_0_load107_out_ap_vld : OUT STD_LOGIC;
        retval_4_0_0_0_0_load105_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_4_0_0_0_0_load105_out_ap_vld : OUT STD_LOGIC;
        retval_3_1_0_0_0_load103_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_3_1_0_0_0_load103_out_ap_vld : OUT STD_LOGIC;
        retval_3_0_0_0_0_load101_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_3_0_0_0_0_load101_out_ap_vld : OUT STD_LOGIC;
        retval_2_1_1_0_0_0_load99_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_2_1_1_0_0_0_load99_out_ap_vld : OUT STD_LOGIC;
        retval_2_1_0_0_0_0_load97_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_2_1_0_0_0_0_load97_out_ap_vld : OUT STD_LOGIC;
        retval_2_0_1_0_0_0_load95_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_2_0_1_0_0_0_load95_out_ap_vld : OUT STD_LOGIC;
        retval_2_0_0_0_0_0_load93_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_2_0_0_0_0_0_load93_out_ap_vld : OUT STD_LOGIC;
        retval_1_1_1_0_0_0_load91_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_1_1_1_0_0_0_load91_out_ap_vld : OUT STD_LOGIC;
        retval_1_1_0_0_0_0_load89_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_1_1_0_0_0_0_load89_out_ap_vld : OUT STD_LOGIC;
        retval_1_0_1_0_0_0_load87_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_1_0_1_0_0_0_load87_out_ap_vld : OUT STD_LOGIC;
        retval_1_0_0_0_0_0_load85_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_1_0_0_0_0_0_load85_out_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618 : component accelerator_accelerator_Pipeline_VITIS_LOOP_47_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start,
        ap_done => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_done,
        ap_idle => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_idle,
        ap_ready => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_ready,
        w1_address0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_address0,
        w1_ce0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_ce0,
        w1_q0 => w1_q0,
        w1_address1 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_address1,
        w1_ce1 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_ce1,
        w1_q1 => w1_q1,
        w2_address0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_address0,
        w2_ce0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_ce0,
        w2_q0 => w2_q0,
        w2_address1 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_address1,
        w2_ce1 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_ce1,
        w2_q1 => w2_q1,
        bias_1_address0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_address0,
        bias_1_ce0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_ce0,
        bias_1_q0 => bias_1_q0,
        bias_2_address0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_address0,
        bias_2_ce0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_ce0,
        bias_2_q0 => bias_2_q0,
        w2_local_3_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_3_out,
        w2_local_3_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_3_out_ap_vld,
        w2_local_2_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_2_out,
        w2_local_2_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_2_out_ap_vld,
        w1_local_3_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_3_out,
        w1_local_3_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_3_out_ap_vld,
        w1_local_2_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_2_out,
        w1_local_2_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_2_out_ap_vld,
        bias_2_local_1_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_1_out,
        bias_2_local_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_1_out_ap_vld,
        bias_1_local_1_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_1_out,
        bias_1_local_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_1_out_ap_vld,
        w2_local_1_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_1_out,
        w2_local_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_1_out_ap_vld,
        w2_local_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_out,
        w2_local_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_out_ap_vld,
        w1_local_1_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_1_out,
        w1_local_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_1_out_ap_vld,
        w1_local_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_out,
        w1_local_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_out_ap_vld,
        bias_2_local_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_out,
        bias_2_local_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_out_ap_vld,
        bias_1_local_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_out,
        bias_1_local_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_out_ap_vld);

    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642 : component accelerator_accelerator_Pipeline_VITIS_LOOP_69_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start,
        ap_done => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_done,
        ap_idle => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_idle,
        ap_ready => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_ready,
        bias_2_local_1_0 => bias_2_local_1_0_fu_112,
        bias_2_local_0 => bias_2_local_0_fu_108,
        bias_1_local_1_0 => bias_1_local_1_0_fu_104,
        bias_1_local_0 => bias_1_local_0_fu_100,
        w2_local_3_0 => w2_local_3_0_fu_96,
        w2_local_2_0 => w2_local_2_0_fu_92,
        w2_local_1_0 => w2_local_1_0_fu_88,
        w2_local_0 => w2_local_0_fu_84,
        w1_local_3_0 => w1_local_3_0_fu_80,
        w1_local_2_0 => w1_local_2_0_fu_76,
        w1_local_1_0 => w1_local_1_0_fu_72,
        w1_local_0 => w1_local_0_fu_68,
        mux_case_15664 => mux_case_15664_fu_176,
        mux_case_05560 => mux_case_05560_fu_172,
        mux_case_15456 => mux_case_15456_fu_168,
        mux_case_05352 => mux_case_05352_fu_164,
        mux_case_15248 => mux_case_15248_fu_160,
        mux_case_05144 => mux_case_05144_fu_156,
        mux_case_15040 => mux_case_15040_fu_152,
        mux_case_04936 => mux_case_04936_fu_148,
        mux_case_14832 => mux_case_14832_fu_144,
        mux_case_04728 => mux_case_04728_fu_140,
        mux_case_14624 => mux_case_14624_fu_136,
        mux_case_04520 => mux_case_04520_fu_132,
        retval_0_3_0_0_0_load82 => retval_0_3_0_0_0_load82_fu_128,
        retval_0_2_0_0_0_load76 => retval_0_2_0_0_0_load76_fu_124,
        retval_0_1_0_0_0_load70 => retval_0_1_0_0_0_load70_fu_120,
        retval_0_0_0_0_0_load64 => retval_0_0_0_0_0_load64_fu_116,
        training => training,
        cmp_i_i100 => cmp_i_i100_reg_2222,
        bias_2_local_1_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_1_1_out,
        bias_2_local_1_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_1_1_out_ap_vld,
        bias_2_local_193_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_193_out,
        bias_2_local_193_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_193_out_ap_vld,
        bias_1_local_1_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_1_1_out,
        bias_1_local_1_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_1_1_out_ap_vld,
        bias_1_local_191_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_191_out,
        bias_1_local_191_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_191_out_ap_vld,
        w2_local_3_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_3_1_out,
        w2_local_3_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_3_1_out_ap_vld,
        w2_local_2_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_2_1_out,
        w2_local_2_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_2_1_out_ap_vld,
        w2_local_1_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_1_1_out,
        w2_local_1_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_1_1_out_ap_vld,
        w2_local_189_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_189_out,
        w2_local_189_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_189_out_ap_vld,
        w1_local_3_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_3_1_out,
        w1_local_3_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_3_1_out_ap_vld,
        w1_local_2_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_2_1_out,
        w1_local_2_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_2_1_out_ap_vld,
        w1_local_1_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_1_1_out,
        w1_local_1_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_1_1_out_ap_vld,
        w1_local_187_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_187_out,
        w1_local_187_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_187_out_ap_vld,
        mux_case_15663_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15663_out,
        mux_case_15663_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15663_out_ap_vld,
        mux_case_05559_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05559_out,
        mux_case_05559_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05559_out_ap_vld,
        mux_case_15455_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15455_out,
        mux_case_15455_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15455_out_ap_vld,
        mux_case_05351_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05351_out,
        mux_case_05351_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05351_out_ap_vld,
        mux_case_15247_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15247_out,
        mux_case_15247_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15247_out_ap_vld,
        mux_case_05143_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05143_out,
        mux_case_05143_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05143_out_ap_vld,
        mux_case_15039_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15039_out,
        mux_case_15039_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15039_out_ap_vld,
        mux_case_04935_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04935_out,
        mux_case_04935_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04935_out_ap_vld,
        mux_case_14831_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14831_out,
        mux_case_14831_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14831_out_ap_vld,
        mux_case_04727_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04727_out,
        mux_case_04727_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04727_out_ap_vld,
        mux_case_14623_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14623_out,
        mux_case_14623_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14623_out_ap_vld,
        mux_case_04519_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04519_out,
        mux_case_04519_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04519_out_ap_vld,
        retval_0_3_0_0_0_load81_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load81_out,
        retval_0_3_0_0_0_load81_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load81_out_ap_vld,
        retval_0_2_0_0_0_load75_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load75_out,
        retval_0_2_0_0_0_load75_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load75_out_ap_vld,
        retval_0_1_0_0_0_load69_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load69_out,
        retval_0_1_0_0_0_load69_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load69_out_ap_vld,
        retval_0_0_0_0_0_load63_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load63_out,
        retval_0_0_0_0_0_load63_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load63_out_ap_vld,
        retval_0_3_0_0_0_load_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load_out,
        retval_0_3_0_0_0_load_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load_out_ap_vld,
        retval_0_2_0_0_0_load_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load_out,
        retval_0_2_0_0_0_load_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load_out_ap_vld,
        retval_0_1_0_0_0_load_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load_out,
        retval_0_1_0_0_0_load_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load_out_ap_vld,
        retval_0_0_0_0_0_load_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load_out,
        retval_0_0_0_0_0_load_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load_out_ap_vld,
        array_back2_weight_changes_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_out,
        array_back2_weight_changes_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_out_ap_vld,
        array_back2_weight_changes_4_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_4_out,
        array_back2_weight_changes_4_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_4_out_ap_vld,
        array_back2_weight_changes_5_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_5_out,
        array_back2_weight_changes_5_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_5_out_ap_vld,
        array_back2_weight_changes_6_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_6_out,
        array_back2_weight_changes_6_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_6_out_ap_vld,
        array_back2_bias_change_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_out,
        array_back2_bias_change_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_out_ap_vld,
        array_back2_bias_change_2_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_2_out,
        array_back2_bias_change_2_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_2_out_ap_vld,
        array_back1_weight_changes_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_out,
        array_back1_weight_changes_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_out_ap_vld,
        array_back1_weight_changes_4_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_4_out,
        array_back1_weight_changes_4_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_4_out_ap_vld,
        array_back1_weight_changes_5_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_5_out,
        array_back1_weight_changes_5_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_5_out_ap_vld,
        array_back1_weight_changes_6_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_6_out,
        array_back1_weight_changes_6_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_6_out_ap_vld,
        array_back1_bias_change_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_out,
        array_back1_bias_change_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_out_ap_vld,
        array_back1_bias_change_2_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_2_out,
        array_back1_bias_change_2_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_2_out_ap_vld,
        ap_return => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_return);

    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720 : component accelerator_accelerator_Pipeline_VITIS_LOOP_156_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start,
        ap_done => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_done,
        ap_idle => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_idle,
        ap_ready => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_ready,
        mux_case_146 => mux_case_146_reg_558,
        mux_case_045 => mux_case_045_reg_568,
        mux_case_148 => mux_case_148_reg_538,
        mux_case_047 => mux_case_047_reg_548,
        mux_case_150 => mux_case_150_reg_518,
        mux_case_049 => mux_case_049_reg_528,
        mux_case_152 => mux_case_152_reg_498,
        mux_case_051 => mux_case_051_reg_508,
        mux_case_154 => mux_case_154_reg_478,
        mux_case_053 => mux_case_053_reg_488,
        mux_case_156 => mux_case_156_reg_458,
        mux_case_055 => mux_case_055_reg_468,
        retval_4_1_0_0_0_load107_out => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_1_0_0_0_load107_out,
        retval_4_1_0_0_0_load107_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_1_0_0_0_load107_out_ap_vld,
        retval_4_0_0_0_0_load105_out => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_0_0_0_0_load105_out,
        retval_4_0_0_0_0_load105_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_0_0_0_0_load105_out_ap_vld,
        retval_3_1_0_0_0_load103_out => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_1_0_0_0_load103_out,
        retval_3_1_0_0_0_load103_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_1_0_0_0_load103_out_ap_vld,
        retval_3_0_0_0_0_load101_out => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_0_0_0_0_load101_out,
        retval_3_0_0_0_0_load101_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_0_0_0_0_load101_out_ap_vld,
        retval_2_1_1_0_0_0_load99_out => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_1_0_0_0_load99_out,
        retval_2_1_1_0_0_0_load99_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_1_0_0_0_load99_out_ap_vld,
        retval_2_1_0_0_0_0_load97_out => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_0_0_0_0_load97_out,
        retval_2_1_0_0_0_0_load97_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_0_0_0_0_load97_out_ap_vld,
        retval_2_0_1_0_0_0_load95_out => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_1_0_0_0_load95_out,
        retval_2_0_1_0_0_0_load95_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_1_0_0_0_load95_out_ap_vld,
        retval_2_0_0_0_0_0_load93_out => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_0_0_0_0_load93_out,
        retval_2_0_0_0_0_0_load93_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_0_0_0_0_load93_out_ap_vld,
        retval_1_1_1_0_0_0_load91_out => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_1_0_0_0_load91_out,
        retval_1_1_1_0_0_0_load91_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_1_0_0_0_load91_out_ap_vld,
        retval_1_1_0_0_0_0_load89_out => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_0_0_0_0_load89_out,
        retval_1_1_0_0_0_0_load89_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_0_0_0_0_load89_out_ap_vld,
        retval_1_0_1_0_0_0_load87_out => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_1_0_0_0_load87_out,
        retval_1_0_1_0_0_0_load87_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_1_0_0_0_load87_out_ap_vld,
        retval_1_0_0_0_0_0_load85_out => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_0_0_0_0_load85_out,
        retval_1_0_0_0_0_0_load85_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_0_0_0_0_load85_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and ((icmp_ln65_reg_2283 = ap_const_lv1_1) or (cmp_i_i100_reg_2222 = ap_const_lv1_1)))) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_ready = ap_const_logic_1)) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_ready = ap_const_logic_1)) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln65_fu_994_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_ready = ap_const_logic_1)) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    bias_1_local_0_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                bias_1_local_0_fu_100 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_1_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                bias_1_local_0_fu_100 <= select_ln69_3_fu_1207_p3;
            end if; 
        end if;
    end process;

    bias_1_local_1_0_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                bias_1_local_1_0_fu_104 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                bias_1_local_1_0_fu_104 <= select_ln69_2_fu_1200_p3;
            end if; 
        end if;
    end process;

    bias_2_local_0_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                bias_2_local_0_fu_108 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_1_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                bias_2_local_0_fu_108 <= select_ln69_1_fu_1193_p3;
            end if; 
        end if;
    end process;

    bias_2_local_1_0_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                bias_2_local_1_0_fu_112 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                bias_2_local_1_0_fu_112 <= select_ln69_fu_1186_p3;
            end if; 
        end if;
    end process;

    i_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_64 <= ap_const_lv9_0;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_fu_64 <= i_2_reg_2287;
            end if; 
        end if;
    end process;

    mux_case_04520_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_04520_fu_132 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_1_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_04520_fu_132 <= select_ln69_23_fu_1358_p3;
            end if; 
        end if;
    end process;

    mux_case_045_reg_568_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_045_reg_568 <= select_ln69_23_fu_1358_p3;
            elsif (((icmp_ln65_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_045_reg_568 <= mux_case_04520_fu_132;
            end if; 
        end if;
    end process;

    mux_case_04728_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_04728_fu_140 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_1_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_04728_fu_140 <= select_ln69_21_fu_1342_p3;
            end if; 
        end if;
    end process;

    mux_case_047_reg_548_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_047_reg_548 <= select_ln69_21_fu_1342_p3;
            elsif (((icmp_ln65_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_047_reg_548 <= mux_case_04728_fu_140;
            end if; 
        end if;
    end process;

    mux_case_04936_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_04936_fu_148 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_2_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_04936_fu_148 <= select_ln69_19_fu_1326_p3;
            end if; 
        end if;
    end process;

    mux_case_049_reg_528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_049_reg_528 <= select_ln69_19_fu_1326_p3;
            elsif (((icmp_ln65_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_049_reg_528 <= mux_case_04936_fu_148;
            end if; 
        end if;
    end process;

    mux_case_05144_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_05144_fu_156 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_3_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_05144_fu_156 <= select_ln69_17_fu_1310_p3;
            end if; 
        end if;
    end process;

    mux_case_051_reg_508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_051_reg_508 <= select_ln69_17_fu_1310_p3;
            elsif (((icmp_ln65_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_051_reg_508 <= mux_case_05144_fu_156;
            end if; 
        end if;
    end process;

    mux_case_05352_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_05352_fu_164 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_2_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_05352_fu_164 <= select_ln69_15_fu_1294_p3;
            end if; 
        end if;
    end process;

    mux_case_053_reg_488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_053_reg_488 <= select_ln69_15_fu_1294_p3;
            elsif (((icmp_ln65_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_053_reg_488 <= mux_case_05352_fu_164;
            end if; 
        end if;
    end process;

    mux_case_05560_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_05560_fu_172 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_3_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_05560_fu_172 <= select_ln69_13_fu_1278_p3;
            end if; 
        end if;
    end process;

    mux_case_055_reg_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_055_reg_468 <= select_ln69_13_fu_1278_p3;
            elsif (((icmp_ln65_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_055_reg_468 <= mux_case_05560_fu_172;
            end if; 
        end if;
    end process;

    mux_case_14624_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_14624_fu_136 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_local_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_14624_fu_136 <= select_ln69_22_fu_1350_p3;
            end if; 
        end if;
    end process;

    mux_case_146_reg_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_146_reg_558 <= select_ln69_22_fu_1350_p3;
            elsif (((icmp_ln65_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_146_reg_558 <= mux_case_14624_fu_136;
            end if; 
        end if;
    end process;

    mux_case_14832_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_14832_fu_144 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_local_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_14832_fu_144 <= select_ln69_20_fu_1334_p3;
            end if; 
        end if;
    end process;

    mux_case_148_reg_538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_148_reg_538 <= select_ln69_20_fu_1334_p3;
            elsif (((icmp_ln65_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_148_reg_538 <= mux_case_14832_fu_144;
            end if; 
        end if;
    end process;

    mux_case_15040_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_15040_fu_152 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_15040_fu_152 <= select_ln69_18_fu_1318_p3;
            end if; 
        end if;
    end process;

    mux_case_150_reg_518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_150_reg_518 <= select_ln69_18_fu_1318_p3;
            elsif (((icmp_ln65_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_150_reg_518 <= mux_case_15040_fu_152;
            end if; 
        end if;
    end process;

    mux_case_15248_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_15248_fu_160 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_1_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_15248_fu_160 <= select_ln69_16_fu_1302_p3;
            end if; 
        end if;
    end process;

    mux_case_152_reg_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_152_reg_498 <= select_ln69_16_fu_1302_p3;
            elsif (((icmp_ln65_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_152_reg_498 <= mux_case_15248_fu_160;
            end if; 
        end if;
    end process;

    mux_case_15456_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_15456_fu_168 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_15456_fu_168 <= select_ln69_14_fu_1286_p3;
            end if; 
        end if;
    end process;

    mux_case_154_reg_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_154_reg_478 <= select_ln69_14_fu_1286_p3;
            elsif (((icmp_ln65_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_154_reg_478 <= mux_case_15456_fu_168;
            end if; 
        end if;
    end process;

    mux_case_15664_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_15664_fu_176 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_1_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_15664_fu_176 <= select_ln69_12_fu_1270_p3;
            end if; 
        end if;
    end process;

    mux_case_156_reg_458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_156_reg_458 <= select_ln69_12_fu_1270_p3;
            elsif (((icmp_ln65_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_156_reg_458 <= mux_case_15664_fu_176;
            end if; 
        end if;
    end process;

    retval_0_0_0_0_0_load_lcssa_lcssa_reg_608_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                retval_0_0_0_0_0_load_lcssa_lcssa_reg_608 <= select_ln69_27_fu_1387_p3;
            elsif (((icmp_ln65_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                retval_0_0_0_0_0_load_lcssa_lcssa_reg_608 <= retval_0_0_0_0_0_load64_fu_116;
            end if; 
        end if;
    end process;

    retval_0_1_0_0_0_load_lcssa_lcssa_reg_598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                retval_0_1_0_0_0_load_lcssa_lcssa_reg_598 <= select_ln69_26_fu_1380_p3;
            elsif (((icmp_ln65_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                retval_0_1_0_0_0_load_lcssa_lcssa_reg_598 <= retval_0_1_0_0_0_load70_fu_120;
            end if; 
        end if;
    end process;

    retval_0_2_0_0_0_load_lcssa_lcssa_reg_588_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                retval_0_2_0_0_0_load_lcssa_lcssa_reg_588 <= select_ln69_25_fu_1373_p3;
            elsif (((icmp_ln65_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                retval_0_2_0_0_0_load_lcssa_lcssa_reg_588 <= retval_0_2_0_0_0_load76_fu_124;
            end if; 
        end if;
    end process;

    retval_0_3_0_0_0_load_lcssa_lcssa_reg_578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                retval_0_3_0_0_0_load_lcssa_lcssa_reg_578 <= select_ln69_24_fu_1366_p3;
            elsif (((icmp_ln65_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                retval_0_3_0_0_0_load_lcssa_lcssa_reg_578 <= retval_0_3_0_0_0_load82_fu_128;
            end if; 
        end if;
    end process;

    w1_local_0_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                w1_local_0_fu_68 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_2_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                w1_local_0_fu_68 <= select_ln69_11_fu_1263_p3;
            end if; 
        end if;
    end process;

    w1_local_1_0_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                w1_local_1_0_fu_72 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_3_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                w1_local_1_0_fu_72 <= select_ln69_10_fu_1256_p3;
            end if; 
        end if;
    end process;

    w1_local_2_0_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                w1_local_2_0_fu_76 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                w1_local_2_0_fu_76 <= select_ln69_9_fu_1249_p3;
            end if; 
        end if;
    end process;

    w1_local_3_0_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                w1_local_3_0_fu_80 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_local_1_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                w1_local_3_0_fu_80 <= select_ln69_8_fu_1242_p3;
            end if; 
        end if;
    end process;

    w2_local_0_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                w2_local_0_fu_84 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_2_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                w2_local_0_fu_84 <= select_ln69_7_fu_1235_p3;
            end if; 
        end if;
    end process;

    w2_local_1_0_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                w2_local_1_0_fu_88 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_3_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                w2_local_1_0_fu_88 <= select_ln69_6_fu_1228_p3;
            end if; 
        end if;
    end process;

    w2_local_2_0_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                w2_local_2_0_fu_92 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                w2_local_2_0_fu_92 <= select_ln69_5_fu_1221_p3;
            end if; 
        end if;
    end process;

    w2_local_3_0_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                w2_local_3_0_fu_96 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_local_1_out;
            elsif (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                w2_local_3_0_fu_96 <= select_ln69_4_fu_1214_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_2_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back1_bias_change_2_loc_fu_228 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back1_bias_change_loc_fu_232 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_bias_change_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_4_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back1_weight_changes_4_loc_fu_244 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_4_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_5_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back1_weight_changes_5_loc_fu_240 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_5_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_6_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back1_weight_changes_6_loc_fu_236 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_6_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back1_weight_changes_loc_fu_248 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back1_weight_changes_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_2_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back2_bias_change_2_loc_fu_252 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back2_bias_change_loc_fu_256 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_bias_change_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_4_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back2_weight_changes_4_loc_fu_268 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_4_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_5_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back2_weight_changes_5_loc_fu_264 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_5_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_6_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back2_weight_changes_6_loc_fu_260 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_6_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back2_weight_changes_loc_fu_272 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_array_back2_weight_changes_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_191_out_ap_vld = ap_const_logic_1))) then
                bias_1_local_191_loc_fu_388 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_191_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_1_1_out_ap_vld = ap_const_logic_1))) then
                bias_1_local_1_1_loc_fu_392 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_1_local_1_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_193_out_ap_vld = ap_const_logic_1))) then
                bias_2_local_193_loc_fu_396 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_193_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_1_1_out_ap_vld = ap_const_logic_1))) then
                bias_2_local_1_1_loc_fu_400 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_bias_2_local_1_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                cmp_i_i100_reg_2222 <= cmp_i_i100_fu_801_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                i_2_reg_2287 <= i_2_fu_1000_p2;
                icmp_ln65_reg_2283 <= icmp_ln65_fu_994_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04519_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_04519_loc_fu_308 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04519_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04727_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_04727_loc_fu_316 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04727_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04935_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_04935_loc_fu_324 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_04935_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05143_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_05143_loc_fu_332 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05143_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05351_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_05351_loc_fu_340 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05351_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05559_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_05559_loc_fu_348 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_05559_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14623_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_14623_loc_fu_312 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14623_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14831_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_14831_loc_fu_320 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_14831_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15039_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_15039_loc_fu_328 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15039_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15247_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_15247_loc_fu_336 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15247_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15455_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_15455_loc_fu_344 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15455_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15663_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_15663_loc_fu_352 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_mux_case_15663_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load63_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                retval_0_0_0_0_0_load63_loc_fu_292 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load63_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                retval_0_0_0_0_0_load64_fu_116 <= select_ln69_27_fu_1387_p3;
                retval_0_1_0_0_0_load70_fu_120 <= select_ln69_26_fu_1380_p3;
                retval_0_2_0_0_0_load76_fu_124 <= select_ln69_25_fu_1373_p3;
                retval_0_3_0_0_0_load82_fu_128 <= select_ln69_24_fu_1366_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                retval_0_0_0_0_0_load_loc_fu_276 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_0_0_0_0_load_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load69_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                retval_0_1_0_0_0_load69_loc_fu_296 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load69_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                retval_0_1_0_0_0_load_loc_fu_280 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_1_0_0_0_load_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load75_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                retval_0_2_0_0_0_load75_loc_fu_300 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load75_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                retval_0_2_0_0_0_load_loc_fu_284 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_2_0_0_0_load_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load81_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                retval_0_3_0_0_0_load81_loc_fu_304 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load81_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                retval_0_3_0_0_0_load_loc_fu_288 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_retval_0_3_0_0_0_load_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                targetBlock_reg_2328 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_187_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                w1_local_187_loc_fu_356 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_187_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_1_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                w1_local_1_1_loc_fu_360 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_1_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_2_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                w1_local_2_1_loc_fu_364 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_2_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_3_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                w1_local_3_1_loc_fu_368 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w1_local_3_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_189_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                w2_local_189_loc_fu_372 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_189_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_1_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                w2_local_1_1_loc_fu_376 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_1_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_2_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                w2_local_2_1_loc_fu_380 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_2_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_3_1_out_ap_vld = ap_const_logic_1))) then
                w2_local_3_1_loc_fu_384 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_w2_local_3_1_out;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, cmp_i_i100_reg_2222, ap_CS_fsm_state4, icmp_ln65_fu_994_p2, icmp_ln65_reg_2283, ap_CS_fsm_state5, ap_CS_fsm_state6, grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_done, grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_done, grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln65_fu_994_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln65_reg_2283 = ap_const_lv1_0) and (cmp_i_i100_reg_2222 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_done)
    begin
        if ((grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_done)
    begin
        if ((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_done)
    begin
        if ((grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= (((((((((((((((grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_1_0_0_0_load107_out & grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_4_0_0_0_0_load105_out) & grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_1_0_0_0_load103_out) & grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_3_0_0_0_0_load101_out) & grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_1_0_0_0_load99_out) & grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_1_0_0_0_0_load97_out) & grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_1_0_0_0_load95_out) & grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_2_0_0_0_0_0_load93_out) & grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_1_0_0_0_load91_out) & grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_1_0_0_0_0_load89_out) & grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_1_0_0_0_load87_out) & grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_retval_1_0_0_0_0_0_load85_out) & retval_0_3_0_0_0_load_lcssa_lcssa_reg_578) 
    & retval_0_2_0_0_0_load_lcssa_lcssa_reg_588) & retval_0_1_0_0_0_load_lcssa_lcssa_reg_598) & retval_0_0_0_0_0_load_lcssa_lcssa_reg_608);
    bias_1_address0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_address0;
    bias_1_ce0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_1_ce0;
    bias_2_address0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_address0;
    bias_2_ce0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_bias_2_ce0;
    cmp_i_i100_fu_801_p2 <= "1" when (training = ap_const_lv16_0) else "0";
    grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start <= grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start_reg;
    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start_reg;
    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start_reg;
    i_2_fu_1000_p2 <= std_logic_vector(unsigned(i_fu_64) + unsigned(ap_const_lv9_1));
    icmp_ln65_fu_994_p2 <= "1" when (i_fu_64 = ap_const_lv9_1F4) else "0";
    select_ln69_10_fu_1256_p3 <= 
        w1_local_1_1_loc_fu_360 when (targetBlock_reg_2328(0) = '1') else 
        array_back1_weight_changes_4_loc_fu_244;
    select_ln69_11_fu_1263_p3 <= 
        w1_local_187_loc_fu_356 when (targetBlock_reg_2328(0) = '1') else 
        array_back1_weight_changes_loc_fu_248;
    select_ln69_12_fu_1270_p3 <= 
        mux_case_15663_loc_fu_352 when (targetBlock_reg_2328(0) = '1') else 
        array_back2_weight_changes_6_loc_fu_260;
    select_ln69_13_fu_1278_p3 <= 
        mux_case_05559_loc_fu_348 when (targetBlock_reg_2328(0) = '1') else 
        array_back2_weight_changes_4_loc_fu_268;
    select_ln69_14_fu_1286_p3 <= 
        mux_case_15455_loc_fu_344 when (targetBlock_reg_2328(0) = '1') else 
        array_back2_weight_changes_5_loc_fu_264;
    select_ln69_15_fu_1294_p3 <= 
        mux_case_05351_loc_fu_340 when (targetBlock_reg_2328(0) = '1') else 
        array_back2_weight_changes_loc_fu_272;
    select_ln69_16_fu_1302_p3 <= 
        mux_case_15247_loc_fu_336 when (targetBlock_reg_2328(0) = '1') else 
        array_back1_weight_changes_6_loc_fu_236;
    select_ln69_17_fu_1310_p3 <= 
        mux_case_05143_loc_fu_332 when (targetBlock_reg_2328(0) = '1') else 
        array_back1_weight_changes_4_loc_fu_244;
    select_ln69_18_fu_1318_p3 <= 
        mux_case_15039_loc_fu_328 when (targetBlock_reg_2328(0) = '1') else 
        array_back1_weight_changes_5_loc_fu_240;
    select_ln69_19_fu_1326_p3 <= 
        mux_case_04935_loc_fu_324 when (targetBlock_reg_2328(0) = '1') else 
        array_back1_weight_changes_loc_fu_248;
    select_ln69_1_fu_1193_p3 <= 
        bias_2_local_193_loc_fu_396 when (targetBlock_reg_2328(0) = '1') else 
        array_back2_bias_change_loc_fu_256;
    select_ln69_20_fu_1334_p3 <= 
        mux_case_14831_loc_fu_320 when (targetBlock_reg_2328(0) = '1') else 
        array_back2_bias_change_2_loc_fu_252;
    select_ln69_21_fu_1342_p3 <= 
        mux_case_04727_loc_fu_316 when (targetBlock_reg_2328(0) = '1') else 
        array_back2_bias_change_loc_fu_256;
    select_ln69_22_fu_1350_p3 <= 
        mux_case_14623_loc_fu_312 when (targetBlock_reg_2328(0) = '1') else 
        array_back1_bias_change_2_loc_fu_228;
    select_ln69_23_fu_1358_p3 <= 
        mux_case_04519_loc_fu_308 when (targetBlock_reg_2328(0) = '1') else 
        array_back1_bias_change_loc_fu_232;
    select_ln69_24_fu_1366_p3 <= 
        retval_0_3_0_0_0_load81_loc_fu_304 when (targetBlock_reg_2328(0) = '1') else 
        retval_0_3_0_0_0_load_loc_fu_288;
    select_ln69_25_fu_1373_p3 <= 
        retval_0_2_0_0_0_load75_loc_fu_300 when (targetBlock_reg_2328(0) = '1') else 
        retval_0_2_0_0_0_load_loc_fu_284;
    select_ln69_26_fu_1380_p3 <= 
        retval_0_1_0_0_0_load69_loc_fu_296 when (targetBlock_reg_2328(0) = '1') else 
        retval_0_1_0_0_0_load_loc_fu_280;
    select_ln69_27_fu_1387_p3 <= 
        retval_0_0_0_0_0_load63_loc_fu_292 when (targetBlock_reg_2328(0) = '1') else 
        retval_0_0_0_0_0_load_loc_fu_276;
    select_ln69_2_fu_1200_p3 <= 
        bias_1_local_1_1_loc_fu_392 when (targetBlock_reg_2328(0) = '1') else 
        array_back1_bias_change_2_loc_fu_228;
    select_ln69_3_fu_1207_p3 <= 
        bias_1_local_191_loc_fu_388 when (targetBlock_reg_2328(0) = '1') else 
        array_back1_bias_change_loc_fu_232;
    select_ln69_4_fu_1214_p3 <= 
        w2_local_3_1_loc_fu_384 when (targetBlock_reg_2328(0) = '1') else 
        array_back2_weight_changes_6_loc_fu_260;
    select_ln69_5_fu_1221_p3 <= 
        w2_local_2_1_loc_fu_380 when (targetBlock_reg_2328(0) = '1') else 
        array_back2_weight_changes_5_loc_fu_264;
    select_ln69_6_fu_1228_p3 <= 
        w2_local_1_1_loc_fu_376 when (targetBlock_reg_2328(0) = '1') else 
        array_back2_weight_changes_4_loc_fu_268;
    select_ln69_7_fu_1235_p3 <= 
        w2_local_189_loc_fu_372 when (targetBlock_reg_2328(0) = '1') else 
        array_back2_weight_changes_loc_fu_272;
    select_ln69_8_fu_1242_p3 <= 
        w1_local_3_1_loc_fu_368 when (targetBlock_reg_2328(0) = '1') else 
        array_back1_weight_changes_6_loc_fu_236;
    select_ln69_9_fu_1249_p3 <= 
        w1_local_2_1_loc_fu_364 when (targetBlock_reg_2328(0) = '1') else 
        array_back1_weight_changes_5_loc_fu_240;
    select_ln69_fu_1186_p3 <= 
        bias_2_local_1_1_loc_fu_400 when (targetBlock_reg_2328(0) = '1') else 
        array_back2_bias_change_2_loc_fu_252;
    w1_address0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_address0;
    w1_address1 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_address1;
    w1_ce0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_ce0;
    w1_ce1 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w1_ce1;
    w2_address0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_address0;
    w2_address1 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_address1;
    w2_ce0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_ce0;
    w2_ce1 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_w2_ce1;
end behav;
