// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Tue Nov  2 13:46:19 2021
// Host        : red running 64-bit Ubuntu 18.04.6 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/jpnewae/git/bergen/cw310-bergen-board/fpga/board_test/board_test.srcs/sources_1/ip/mig_7series_nosysclock/mig_7series_nosysclock_sim_netlist.v
// Design      : mig_7series_nosysclock
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k160tfbg676-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* NotValidForBitStream *)
module mig_7series_nosysclock
   (ddr3_dq,
    ddr3_dqs_n,
    ddr3_dqs_p,
    ddr3_addr,
    ddr3_ba,
    ddr3_ras_n,
    ddr3_cas_n,
    ddr3_we_n,
    ddr3_reset_n,
    ddr3_ck_p,
    ddr3_ck_n,
    ddr3_cke,
    ddr3_cs_n,
    ddr3_dm,
    ddr3_odt,
    sys_clk_p,
    sys_clk_n,
    app_addr,
    app_cmd,
    app_en,
    app_wdf_data,
    app_wdf_end,
    app_wdf_mask,
    app_wdf_wren,
    app_rd_data,
    app_rd_data_end,
    app_rd_data_valid,
    app_rdy,
    app_wdf_rdy,
    app_sr_req,
    app_ref_req,
    app_zq_req,
    app_sr_active,
    app_ref_ack,
    app_zq_ack,
    ui_clk,
    ui_clk_sync_rst,
    ddr3_ila_wrpath,
    ddr3_ila_rdpath,
    ddr3_ila_basic,
    ddr3_vio_sync_out,
    dbg_byte_sel,
    dbg_sel_pi_incdec,
    dbg_pi_f_inc,
    dbg_pi_f_dec,
    dbg_sel_po_incdec,
    dbg_po_f_inc,
    dbg_po_f_dec,
    dbg_po_f_stg23_sel,
    dbg_pi_counter_read_val,
    dbg_po_counter_read_val,
    dbg_prbs_final_dqs_tap_cnt_r,
    dbg_prbs_first_edge_taps,
    dbg_prbs_second_edge_taps,
    init_calib_complete,
    device_temp_i,
    device_temp,
    sys_rst);
  inout [7:0]ddr3_dq;
  inout [0:0]ddr3_dqs_n;
  inout [0:0]ddr3_dqs_p;
  output [15:0]ddr3_addr;
  output [2:0]ddr3_ba;
  output ddr3_ras_n;
  output ddr3_cas_n;
  output ddr3_we_n;
  output ddr3_reset_n;
  output [0:0]ddr3_ck_p;
  output [0:0]ddr3_ck_n;
  output [0:0]ddr3_cke;
  output [0:0]ddr3_cs_n;
  output [0:0]ddr3_dm;
  output [0:0]ddr3_odt;
  input sys_clk_p;
  input sys_clk_n;
  input [29:0]app_addr;
  input [2:0]app_cmd;
  input app_en;
  input [31:0]app_wdf_data;
  input app_wdf_end;
  input [3:0]app_wdf_mask;
  input app_wdf_wren;
  output [31:0]app_rd_data;
  output app_rd_data_end;
  output app_rd_data_valid;
  output app_rdy;
  output app_wdf_rdy;
  input app_sr_req;
  input app_ref_req;
  input app_zq_req;
  output app_sr_active;
  output app_ref_ack;
  output app_zq_ack;
  output ui_clk;
  output ui_clk_sync_rst;
  output [390:0]ddr3_ila_wrpath;
  output [1023:0]ddr3_ila_rdpath;
  output [119:0]ddr3_ila_basic;
  input [13:0]ddr3_vio_sync_out;
  input [1:0]dbg_byte_sel;
  input dbg_sel_pi_incdec;
  input dbg_pi_f_inc;
  input dbg_pi_f_dec;
  input dbg_sel_po_incdec;
  input dbg_po_f_inc;
  input dbg_po_f_dec;
  input dbg_po_f_stg23_sel;
  output [5:0]dbg_pi_counter_read_val;
  output [8:0]dbg_po_counter_read_val;
  output [107:0]dbg_prbs_final_dqs_tap_cnt_r;
  output [107:0]dbg_prbs_first_edge_taps;
  output [107:0]dbg_prbs_second_edge_taps;
  output init_calib_complete;
  input [11:0]device_temp_i;
  output [11:0]device_temp;
  input sys_rst;

  wire \<const0> ;
  wire \<const1> ;
  wire [29:0]app_addr;
  wire [2:0]app_cmd;
  wire app_en;
  wire [31:0]app_rd_data;
  wire app_rd_data_end;
  wire app_rd_data_valid;
  wire app_rdy;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire [31:0]app_wdf_data;
  wire app_wdf_end;
  wire [3:0]app_wdf_mask;
  wire app_wdf_rdy;
  wire app_wdf_wren;
  wire app_zq_ack;
  wire app_zq_req;
  wire [5:0]dbg_pi_counter_read_val;
  wire dbg_pi_f_dec;
  wire dbg_pi_f_inc;
  wire [8:0]dbg_po_counter_read_val;
  wire dbg_po_f_dec;
  wire dbg_po_f_inc;
  wire dbg_po_f_stg23_sel;
  wire dbg_sel_pi_incdec;
  wire dbg_sel_po_incdec;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [15:0]ddr3_addr;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [2:0]ddr3_ba;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire ddr3_cas_n;
  (* SLEW = "SLOW" *) wire [0:0]ddr3_ck_n;
  (* SLEW = "SLOW" *) wire [0:0]ddr3_ck_p;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [0:0]ddr3_cke;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [0:0]ddr3_cs_n;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [0:0]ddr3_dm;
  (* DRIVE = "12" *) (* IBUF_LOW_PWR = 0 *) (* SLEW = "SLOW" *) wire [7:0]ddr3_dq;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR = 0 *) (* SLEW = "SLOW" *) wire [0:0]ddr3_dqs_n;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR = 0 *) (* SLEW = "SLOW" *) wire [0:0]ddr3_dqs_p;
  wire [93:1]\^ddr3_ila_basic ;
  wire [534:12]\^ddr3_ila_rdpath ;
  wire [342:0]\^ddr3_ila_wrpath ;
  wire \ddr3_ila_wrpath[19]_INST_0_i_1_n_0 ;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [0:0]ddr3_odt;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire ddr3_ras_n;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire ddr3_reset_n;
  wire [13:0]ddr3_vio_sync_out;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire ddr3_we_n;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3 ;
  wire [11:0]device_temp;
  wire [11:0]device_temp_i;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire init_calib_complete;
  (* DIFF_TERM *) (* IBUF_LOW_PWR = 0 *) wire sys_clk_n;
  (* DIFF_TERM *) (* IBUF_LOW_PWR = 0 *) wire sys_clk_p;
  (* IBUF_LOW_PWR *) wire sys_rst;
  wire [22:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 ;
  wire [5:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank ;
  wire [1:1]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n ;
  wire [1:1]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke ;
  wire [1:1]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n ;
  wire [0:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt ;
  wire [1:1]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n ;
  wire [1:1]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n ;
  wire [31:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask ;
  wire [1:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ;
  (* MAX_FANOUT = "40" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ;
  wire [1:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ;
  wire [59:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [59:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r ;
  wire [55:32]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr ;
  wire [75:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr ;
  wire u_mig_7series_nosysclock_mig_n_209;
  wire u_mig_7series_nosysclock_mig_n_210;
  wire u_mig_7series_nosysclock_mig_n_211;
  wire u_mig_7series_nosysclock_mig_n_212;
  wire u_mig_7series_nosysclock_mig_n_363;
  wire u_mig_7series_nosysclock_mig_n_365;
  wire u_mig_7series_nosysclock_mig_n_367;
  wire u_mig_7series_nosysclock_mig_n_369;
  wire ui_clk;
  wire ui_clk_sync_rst;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED ;

  assign dbg_prbs_final_dqs_tap_cnt_r[107] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[106] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[105] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[104] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[103] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[102] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[101] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[100] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[99] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[98] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[97] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[96] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[95] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[94] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[93] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[92] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[91] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[90] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[89] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[88] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[87] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[86] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[85] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[84] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[83] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[82] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[81] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[80] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[79] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[78] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[77] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[76] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[75] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[74] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[73] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[72] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[71] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[70] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[69] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[68] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[67] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[66] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[65] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[64] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[63] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[62] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[61] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[60] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[59] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[58] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[57] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[56] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[55] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[54] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[53] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[52] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[51] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[50] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[49] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[48] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[47] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[46] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[45] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[44] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[43] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[42] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[41] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[40] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[39] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[38] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[37] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[36] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[35] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[34] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[33] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[32] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[31] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[30] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[29] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[28] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[27] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[26] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[25] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[24] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[23] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[22] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[21] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[20] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[19] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[18] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[17] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[16] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[15] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[14] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[13] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[12] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[11] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[10] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[9] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[8] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[7] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[6] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[5] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[4] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[3] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[2] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[1] = \<const0> ;
  assign dbg_prbs_final_dqs_tap_cnt_r[0] = \<const0> ;
  assign dbg_prbs_first_edge_taps[107] = \<const0> ;
  assign dbg_prbs_first_edge_taps[106] = \<const0> ;
  assign dbg_prbs_first_edge_taps[105] = \<const0> ;
  assign dbg_prbs_first_edge_taps[104] = \<const0> ;
  assign dbg_prbs_first_edge_taps[103] = \<const0> ;
  assign dbg_prbs_first_edge_taps[102] = \<const0> ;
  assign dbg_prbs_first_edge_taps[101] = \<const0> ;
  assign dbg_prbs_first_edge_taps[100] = \<const0> ;
  assign dbg_prbs_first_edge_taps[99] = \<const0> ;
  assign dbg_prbs_first_edge_taps[98] = \<const0> ;
  assign dbg_prbs_first_edge_taps[97] = \<const0> ;
  assign dbg_prbs_first_edge_taps[96] = \<const0> ;
  assign dbg_prbs_first_edge_taps[95] = \<const0> ;
  assign dbg_prbs_first_edge_taps[94] = \<const0> ;
  assign dbg_prbs_first_edge_taps[93] = \<const0> ;
  assign dbg_prbs_first_edge_taps[92] = \<const0> ;
  assign dbg_prbs_first_edge_taps[91] = \<const0> ;
  assign dbg_prbs_first_edge_taps[90] = \<const0> ;
  assign dbg_prbs_first_edge_taps[89] = \<const0> ;
  assign dbg_prbs_first_edge_taps[88] = \<const0> ;
  assign dbg_prbs_first_edge_taps[87] = \<const0> ;
  assign dbg_prbs_first_edge_taps[86] = \<const0> ;
  assign dbg_prbs_first_edge_taps[85] = \<const0> ;
  assign dbg_prbs_first_edge_taps[84] = \<const0> ;
  assign dbg_prbs_first_edge_taps[83] = \<const0> ;
  assign dbg_prbs_first_edge_taps[82] = \<const0> ;
  assign dbg_prbs_first_edge_taps[81] = \<const0> ;
  assign dbg_prbs_first_edge_taps[80] = \<const0> ;
  assign dbg_prbs_first_edge_taps[79] = \<const0> ;
  assign dbg_prbs_first_edge_taps[78] = \<const0> ;
  assign dbg_prbs_first_edge_taps[77] = \<const0> ;
  assign dbg_prbs_first_edge_taps[76] = \<const0> ;
  assign dbg_prbs_first_edge_taps[75] = \<const0> ;
  assign dbg_prbs_first_edge_taps[74] = \<const0> ;
  assign dbg_prbs_first_edge_taps[73] = \<const0> ;
  assign dbg_prbs_first_edge_taps[72] = \<const0> ;
  assign dbg_prbs_first_edge_taps[71] = \<const0> ;
  assign dbg_prbs_first_edge_taps[70] = \<const0> ;
  assign dbg_prbs_first_edge_taps[69] = \<const0> ;
  assign dbg_prbs_first_edge_taps[68] = \<const0> ;
  assign dbg_prbs_first_edge_taps[67] = \<const0> ;
  assign dbg_prbs_first_edge_taps[66] = \<const0> ;
  assign dbg_prbs_first_edge_taps[65] = \<const0> ;
  assign dbg_prbs_first_edge_taps[64] = \<const0> ;
  assign dbg_prbs_first_edge_taps[63] = \<const0> ;
  assign dbg_prbs_first_edge_taps[62] = \<const0> ;
  assign dbg_prbs_first_edge_taps[61] = \<const0> ;
  assign dbg_prbs_first_edge_taps[60] = \<const0> ;
  assign dbg_prbs_first_edge_taps[59] = \<const0> ;
  assign dbg_prbs_first_edge_taps[58] = \<const0> ;
  assign dbg_prbs_first_edge_taps[57] = \<const0> ;
  assign dbg_prbs_first_edge_taps[56] = \<const0> ;
  assign dbg_prbs_first_edge_taps[55] = \<const0> ;
  assign dbg_prbs_first_edge_taps[54] = \<const0> ;
  assign dbg_prbs_first_edge_taps[53] = \<const0> ;
  assign dbg_prbs_first_edge_taps[52] = \<const0> ;
  assign dbg_prbs_first_edge_taps[51] = \<const0> ;
  assign dbg_prbs_first_edge_taps[50] = \<const0> ;
  assign dbg_prbs_first_edge_taps[49] = \<const0> ;
  assign dbg_prbs_first_edge_taps[48] = \<const0> ;
  assign dbg_prbs_first_edge_taps[47] = \<const0> ;
  assign dbg_prbs_first_edge_taps[46] = \<const0> ;
  assign dbg_prbs_first_edge_taps[45] = \<const0> ;
  assign dbg_prbs_first_edge_taps[44] = \<const0> ;
  assign dbg_prbs_first_edge_taps[43] = \<const0> ;
  assign dbg_prbs_first_edge_taps[42] = \<const0> ;
  assign dbg_prbs_first_edge_taps[41] = \<const0> ;
  assign dbg_prbs_first_edge_taps[40] = \<const0> ;
  assign dbg_prbs_first_edge_taps[39] = \<const0> ;
  assign dbg_prbs_first_edge_taps[38] = \<const0> ;
  assign dbg_prbs_first_edge_taps[37] = \<const0> ;
  assign dbg_prbs_first_edge_taps[36] = \<const0> ;
  assign dbg_prbs_first_edge_taps[35] = \<const0> ;
  assign dbg_prbs_first_edge_taps[34] = \<const0> ;
  assign dbg_prbs_first_edge_taps[33] = \<const0> ;
  assign dbg_prbs_first_edge_taps[32] = \<const0> ;
  assign dbg_prbs_first_edge_taps[31] = \<const0> ;
  assign dbg_prbs_first_edge_taps[30] = \<const0> ;
  assign dbg_prbs_first_edge_taps[29] = \<const0> ;
  assign dbg_prbs_first_edge_taps[28] = \<const0> ;
  assign dbg_prbs_first_edge_taps[27] = \<const0> ;
  assign dbg_prbs_first_edge_taps[26] = \<const0> ;
  assign dbg_prbs_first_edge_taps[25] = \<const0> ;
  assign dbg_prbs_first_edge_taps[24] = \<const0> ;
  assign dbg_prbs_first_edge_taps[23] = \<const0> ;
  assign dbg_prbs_first_edge_taps[22] = \<const0> ;
  assign dbg_prbs_first_edge_taps[21] = \<const0> ;
  assign dbg_prbs_first_edge_taps[20] = \<const0> ;
  assign dbg_prbs_first_edge_taps[19] = \<const0> ;
  assign dbg_prbs_first_edge_taps[18] = \<const0> ;
  assign dbg_prbs_first_edge_taps[17] = \<const0> ;
  assign dbg_prbs_first_edge_taps[16] = \<const0> ;
  assign dbg_prbs_first_edge_taps[15] = \<const0> ;
  assign dbg_prbs_first_edge_taps[14] = \<const0> ;
  assign dbg_prbs_first_edge_taps[13] = \<const0> ;
  assign dbg_prbs_first_edge_taps[12] = \<const0> ;
  assign dbg_prbs_first_edge_taps[11] = \<const0> ;
  assign dbg_prbs_first_edge_taps[10] = \<const0> ;
  assign dbg_prbs_first_edge_taps[9] = \<const0> ;
  assign dbg_prbs_first_edge_taps[8] = \<const0> ;
  assign dbg_prbs_first_edge_taps[7] = \<const0> ;
  assign dbg_prbs_first_edge_taps[6] = \<const0> ;
  assign dbg_prbs_first_edge_taps[5] = \<const0> ;
  assign dbg_prbs_first_edge_taps[4] = \<const0> ;
  assign dbg_prbs_first_edge_taps[3] = \<const0> ;
  assign dbg_prbs_first_edge_taps[2] = \<const0> ;
  assign dbg_prbs_first_edge_taps[1] = \<const0> ;
  assign dbg_prbs_first_edge_taps[0] = \<const0> ;
  assign dbg_prbs_second_edge_taps[107] = \<const0> ;
  assign dbg_prbs_second_edge_taps[106] = \<const0> ;
  assign dbg_prbs_second_edge_taps[105] = \<const0> ;
  assign dbg_prbs_second_edge_taps[104] = \<const0> ;
  assign dbg_prbs_second_edge_taps[103] = \<const0> ;
  assign dbg_prbs_second_edge_taps[102] = \<const0> ;
  assign dbg_prbs_second_edge_taps[101] = \<const0> ;
  assign dbg_prbs_second_edge_taps[100] = \<const0> ;
  assign dbg_prbs_second_edge_taps[99] = \<const0> ;
  assign dbg_prbs_second_edge_taps[98] = \<const0> ;
  assign dbg_prbs_second_edge_taps[97] = \<const0> ;
  assign dbg_prbs_second_edge_taps[96] = \<const0> ;
  assign dbg_prbs_second_edge_taps[95] = \<const0> ;
  assign dbg_prbs_second_edge_taps[94] = \<const0> ;
  assign dbg_prbs_second_edge_taps[93] = \<const0> ;
  assign dbg_prbs_second_edge_taps[92] = \<const0> ;
  assign dbg_prbs_second_edge_taps[91] = \<const0> ;
  assign dbg_prbs_second_edge_taps[90] = \<const0> ;
  assign dbg_prbs_second_edge_taps[89] = \<const0> ;
  assign dbg_prbs_second_edge_taps[88] = \<const0> ;
  assign dbg_prbs_second_edge_taps[87] = \<const0> ;
  assign dbg_prbs_second_edge_taps[86] = \<const0> ;
  assign dbg_prbs_second_edge_taps[85] = \<const0> ;
  assign dbg_prbs_second_edge_taps[84] = \<const0> ;
  assign dbg_prbs_second_edge_taps[83] = \<const0> ;
  assign dbg_prbs_second_edge_taps[82] = \<const0> ;
  assign dbg_prbs_second_edge_taps[81] = \<const0> ;
  assign dbg_prbs_second_edge_taps[80] = \<const0> ;
  assign dbg_prbs_second_edge_taps[79] = \<const0> ;
  assign dbg_prbs_second_edge_taps[78] = \<const0> ;
  assign dbg_prbs_second_edge_taps[77] = \<const0> ;
  assign dbg_prbs_second_edge_taps[76] = \<const0> ;
  assign dbg_prbs_second_edge_taps[75] = \<const0> ;
  assign dbg_prbs_second_edge_taps[74] = \<const0> ;
  assign dbg_prbs_second_edge_taps[73] = \<const0> ;
  assign dbg_prbs_second_edge_taps[72] = \<const0> ;
  assign dbg_prbs_second_edge_taps[71] = \<const0> ;
  assign dbg_prbs_second_edge_taps[70] = \<const0> ;
  assign dbg_prbs_second_edge_taps[69] = \<const0> ;
  assign dbg_prbs_second_edge_taps[68] = \<const0> ;
  assign dbg_prbs_second_edge_taps[67] = \<const0> ;
  assign dbg_prbs_second_edge_taps[66] = \<const0> ;
  assign dbg_prbs_second_edge_taps[65] = \<const0> ;
  assign dbg_prbs_second_edge_taps[64] = \<const0> ;
  assign dbg_prbs_second_edge_taps[63] = \<const0> ;
  assign dbg_prbs_second_edge_taps[62] = \<const0> ;
  assign dbg_prbs_second_edge_taps[61] = \<const0> ;
  assign dbg_prbs_second_edge_taps[60] = \<const0> ;
  assign dbg_prbs_second_edge_taps[59] = \<const0> ;
  assign dbg_prbs_second_edge_taps[58] = \<const0> ;
  assign dbg_prbs_second_edge_taps[57] = \<const0> ;
  assign dbg_prbs_second_edge_taps[56] = \<const0> ;
  assign dbg_prbs_second_edge_taps[55] = \<const0> ;
  assign dbg_prbs_second_edge_taps[54] = \<const0> ;
  assign dbg_prbs_second_edge_taps[53] = \<const0> ;
  assign dbg_prbs_second_edge_taps[52] = \<const0> ;
  assign dbg_prbs_second_edge_taps[51] = \<const0> ;
  assign dbg_prbs_second_edge_taps[50] = \<const0> ;
  assign dbg_prbs_second_edge_taps[49] = \<const0> ;
  assign dbg_prbs_second_edge_taps[48] = \<const0> ;
  assign dbg_prbs_second_edge_taps[47] = \<const0> ;
  assign dbg_prbs_second_edge_taps[46] = \<const0> ;
  assign dbg_prbs_second_edge_taps[45] = \<const0> ;
  assign dbg_prbs_second_edge_taps[44] = \<const0> ;
  assign dbg_prbs_second_edge_taps[43] = \<const0> ;
  assign dbg_prbs_second_edge_taps[42] = \<const0> ;
  assign dbg_prbs_second_edge_taps[41] = \<const0> ;
  assign dbg_prbs_second_edge_taps[40] = \<const0> ;
  assign dbg_prbs_second_edge_taps[39] = \<const0> ;
  assign dbg_prbs_second_edge_taps[38] = \<const0> ;
  assign dbg_prbs_second_edge_taps[37] = \<const0> ;
  assign dbg_prbs_second_edge_taps[36] = \<const0> ;
  assign dbg_prbs_second_edge_taps[35] = \<const0> ;
  assign dbg_prbs_second_edge_taps[34] = \<const0> ;
  assign dbg_prbs_second_edge_taps[33] = \<const0> ;
  assign dbg_prbs_second_edge_taps[32] = \<const0> ;
  assign dbg_prbs_second_edge_taps[31] = \<const0> ;
  assign dbg_prbs_second_edge_taps[30] = \<const0> ;
  assign dbg_prbs_second_edge_taps[29] = \<const0> ;
  assign dbg_prbs_second_edge_taps[28] = \<const0> ;
  assign dbg_prbs_second_edge_taps[27] = \<const0> ;
  assign dbg_prbs_second_edge_taps[26] = \<const0> ;
  assign dbg_prbs_second_edge_taps[25] = \<const0> ;
  assign dbg_prbs_second_edge_taps[24] = \<const0> ;
  assign dbg_prbs_second_edge_taps[23] = \<const0> ;
  assign dbg_prbs_second_edge_taps[22] = \<const0> ;
  assign dbg_prbs_second_edge_taps[21] = \<const0> ;
  assign dbg_prbs_second_edge_taps[20] = \<const0> ;
  assign dbg_prbs_second_edge_taps[19] = \<const0> ;
  assign dbg_prbs_second_edge_taps[18] = \<const0> ;
  assign dbg_prbs_second_edge_taps[17] = \<const0> ;
  assign dbg_prbs_second_edge_taps[16] = \<const0> ;
  assign dbg_prbs_second_edge_taps[15] = \<const0> ;
  assign dbg_prbs_second_edge_taps[14] = \<const0> ;
  assign dbg_prbs_second_edge_taps[13] = \<const0> ;
  assign dbg_prbs_second_edge_taps[12] = \<const0> ;
  assign dbg_prbs_second_edge_taps[11] = \<const0> ;
  assign dbg_prbs_second_edge_taps[10] = \<const0> ;
  assign dbg_prbs_second_edge_taps[9] = \<const0> ;
  assign dbg_prbs_second_edge_taps[8] = \<const0> ;
  assign dbg_prbs_second_edge_taps[7] = \<const0> ;
  assign dbg_prbs_second_edge_taps[6] = \<const0> ;
  assign dbg_prbs_second_edge_taps[5] = \<const0> ;
  assign dbg_prbs_second_edge_taps[4] = \<const0> ;
  assign dbg_prbs_second_edge_taps[3] = \<const0> ;
  assign dbg_prbs_second_edge_taps[2] = \<const0> ;
  assign dbg_prbs_second_edge_taps[1] = \<const0> ;
  assign dbg_prbs_second_edge_taps[0] = \<const0> ;
  assign ddr3_ila_basic[119] = \<const0> ;
  assign ddr3_ila_basic[118] = \<const0> ;
  assign ddr3_ila_basic[117] = \<const0> ;
  assign ddr3_ila_basic[116] = \<const0> ;
  assign ddr3_ila_basic[115] = \<const0> ;
  assign ddr3_ila_basic[114] = \<const0> ;
  assign ddr3_ila_basic[113] = \<const0> ;
  assign ddr3_ila_basic[112] = \<const0> ;
  assign ddr3_ila_basic[111] = \<const0> ;
  assign ddr3_ila_basic[110] = \<const0> ;
  assign ddr3_ila_basic[109] = \<const0> ;
  assign ddr3_ila_basic[108] = \<const0> ;
  assign ddr3_ila_basic[107] = \<const0> ;
  assign ddr3_ila_basic[106] = \<const0> ;
  assign ddr3_ila_basic[105] = \<const0> ;
  assign ddr3_ila_basic[104] = \<const0> ;
  assign ddr3_ila_basic[103] = \<const0> ;
  assign ddr3_ila_basic[102] = \<const0> ;
  assign ddr3_ila_basic[101] = \<const0> ;
  assign ddr3_ila_basic[100] = \<const0> ;
  assign ddr3_ila_basic[99] = \<const0> ;
  assign ddr3_ila_basic[98] = \<const0> ;
  assign ddr3_ila_basic[97] = \<const0> ;
  assign ddr3_ila_basic[96] = \<const0> ;
  assign ddr3_ila_basic[95] = \<const0> ;
  assign ddr3_ila_basic[94] = \<const0> ;
  assign ddr3_ila_basic[93] = \^ddr3_ila_basic [93];
  assign ddr3_ila_basic[92] = \<const0> ;
  assign ddr3_ila_basic[91] = \<const0> ;
  assign ddr3_ila_basic[90] = \<const0> ;
  assign ddr3_ila_basic[89] = \<const0> ;
  assign ddr3_ila_basic[88] = \<const0> ;
  assign ddr3_ila_basic[87] = \<const0> ;
  assign ddr3_ila_basic[86] = \<const0> ;
  assign ddr3_ila_basic[85] = \<const0> ;
  assign ddr3_ila_basic[84] = \<const0> ;
  assign ddr3_ila_basic[83] = \<const0> ;
  assign ddr3_ila_basic[82] = \<const0> ;
  assign ddr3_ila_basic[81] = \<const0> ;
  assign ddr3_ila_basic[80] = \<const0> ;
  assign ddr3_ila_basic[79] = \<const0> ;
  assign ddr3_ila_basic[78] = \<const0> ;
  assign ddr3_ila_basic[77] = \<const0> ;
  assign ddr3_ila_basic[76] = \<const0> ;
  assign ddr3_ila_basic[75] = \<const0> ;
  assign ddr3_ila_basic[74] = \<const0> ;
  assign ddr3_ila_basic[73] = \<const0> ;
  assign ddr3_ila_basic[72] = \<const0> ;
  assign ddr3_ila_basic[71] = \<const0> ;
  assign ddr3_ila_basic[70] = \<const0> ;
  assign ddr3_ila_basic[69] = \<const0> ;
  assign ddr3_ila_basic[68] = \<const0> ;
  assign ddr3_ila_basic[67] = \<const0> ;
  assign ddr3_ila_basic[66] = \<const0> ;
  assign ddr3_ila_basic[65] = \<const0> ;
  assign ddr3_ila_basic[64] = \<const0> ;
  assign ddr3_ila_basic[63] = \<const0> ;
  assign ddr3_ila_basic[62] = \<const0> ;
  assign ddr3_ila_basic[61] = \<const0> ;
  assign ddr3_ila_basic[60:19] = \^ddr3_ila_basic [60:19];
  assign ddr3_ila_basic[18] = \<const0> ;
  assign ddr3_ila_basic[17] = \<const1> ;
  assign ddr3_ila_basic[16] = \^ddr3_ila_basic [16];
  assign ddr3_ila_basic[15] = \<const0> ;
  assign ddr3_ila_basic[14] = \^ddr3_ila_basic [14];
  assign ddr3_ila_basic[13] = \<const1> ;
  assign ddr3_ila_basic[12:1] = \^ddr3_ila_basic [12:1];
  assign ddr3_ila_basic[0] = init_calib_complete;
  assign ddr3_ila_rdpath[1023] = \<const0> ;
  assign ddr3_ila_rdpath[1022] = \<const0> ;
  assign ddr3_ila_rdpath[1021] = \<const0> ;
  assign ddr3_ila_rdpath[1020] = \<const0> ;
  assign ddr3_ila_rdpath[1019] = \<const0> ;
  assign ddr3_ila_rdpath[1018] = \<const0> ;
  assign ddr3_ila_rdpath[1017] = \<const0> ;
  assign ddr3_ila_rdpath[1016] = \<const0> ;
  assign ddr3_ila_rdpath[1015] = \<const0> ;
  assign ddr3_ila_rdpath[1014] = \<const0> ;
  assign ddr3_ila_rdpath[1013] = \<const0> ;
  assign ddr3_ila_rdpath[1012] = \<const0> ;
  assign ddr3_ila_rdpath[1011] = \<const0> ;
  assign ddr3_ila_rdpath[1010] = \<const0> ;
  assign ddr3_ila_rdpath[1009] = \<const0> ;
  assign ddr3_ila_rdpath[1008] = \<const0> ;
  assign ddr3_ila_rdpath[1007] = \<const0> ;
  assign ddr3_ila_rdpath[1006] = \<const0> ;
  assign ddr3_ila_rdpath[1005] = \<const0> ;
  assign ddr3_ila_rdpath[1004] = \<const0> ;
  assign ddr3_ila_rdpath[1003] = \<const0> ;
  assign ddr3_ila_rdpath[1002] = \<const0> ;
  assign ddr3_ila_rdpath[1001] = \<const0> ;
  assign ddr3_ila_rdpath[1000] = \<const0> ;
  assign ddr3_ila_rdpath[999] = \<const0> ;
  assign ddr3_ila_rdpath[998] = \<const0> ;
  assign ddr3_ila_rdpath[997] = \<const0> ;
  assign ddr3_ila_rdpath[996] = \<const0> ;
  assign ddr3_ila_rdpath[995] = \<const0> ;
  assign ddr3_ila_rdpath[994] = \<const0> ;
  assign ddr3_ila_rdpath[993] = \<const0> ;
  assign ddr3_ila_rdpath[992] = \<const0> ;
  assign ddr3_ila_rdpath[991] = \<const0> ;
  assign ddr3_ila_rdpath[990] = \<const0> ;
  assign ddr3_ila_rdpath[989] = \<const0> ;
  assign ddr3_ila_rdpath[988] = \<const0> ;
  assign ddr3_ila_rdpath[987] = \<const0> ;
  assign ddr3_ila_rdpath[986] = \<const0> ;
  assign ddr3_ila_rdpath[985] = \<const0> ;
  assign ddr3_ila_rdpath[984] = \<const0> ;
  assign ddr3_ila_rdpath[983] = \<const0> ;
  assign ddr3_ila_rdpath[982] = \<const0> ;
  assign ddr3_ila_rdpath[981] = \<const0> ;
  assign ddr3_ila_rdpath[980] = \<const0> ;
  assign ddr3_ila_rdpath[979] = \<const0> ;
  assign ddr3_ila_rdpath[978] = \<const0> ;
  assign ddr3_ila_rdpath[977] = \<const0> ;
  assign ddr3_ila_rdpath[976] = \<const0> ;
  assign ddr3_ila_rdpath[975] = \<const0> ;
  assign ddr3_ila_rdpath[974] = \<const0> ;
  assign ddr3_ila_rdpath[973] = \<const0> ;
  assign ddr3_ila_rdpath[972] = \<const0> ;
  assign ddr3_ila_rdpath[971] = \<const0> ;
  assign ddr3_ila_rdpath[970] = \<const0> ;
  assign ddr3_ila_rdpath[969] = \<const0> ;
  assign ddr3_ila_rdpath[968] = \<const0> ;
  assign ddr3_ila_rdpath[967] = \<const0> ;
  assign ddr3_ila_rdpath[966] = \<const0> ;
  assign ddr3_ila_rdpath[965] = \<const0> ;
  assign ddr3_ila_rdpath[964] = \<const0> ;
  assign ddr3_ila_rdpath[963] = \<const0> ;
  assign ddr3_ila_rdpath[962] = \<const0> ;
  assign ddr3_ila_rdpath[961] = \<const0> ;
  assign ddr3_ila_rdpath[960] = \<const0> ;
  assign ddr3_ila_rdpath[959] = \<const0> ;
  assign ddr3_ila_rdpath[958] = \<const0> ;
  assign ddr3_ila_rdpath[957] = \<const0> ;
  assign ddr3_ila_rdpath[956] = \<const0> ;
  assign ddr3_ila_rdpath[955] = \<const0> ;
  assign ddr3_ila_rdpath[954] = \<const0> ;
  assign ddr3_ila_rdpath[953] = \<const0> ;
  assign ddr3_ila_rdpath[952] = \<const0> ;
  assign ddr3_ila_rdpath[951] = \<const0> ;
  assign ddr3_ila_rdpath[950] = \<const0> ;
  assign ddr3_ila_rdpath[949] = \<const0> ;
  assign ddr3_ila_rdpath[948] = \<const0> ;
  assign ddr3_ila_rdpath[947] = \<const0> ;
  assign ddr3_ila_rdpath[946] = \<const0> ;
  assign ddr3_ila_rdpath[945] = \<const0> ;
  assign ddr3_ila_rdpath[944] = \<const0> ;
  assign ddr3_ila_rdpath[943] = \<const0> ;
  assign ddr3_ila_rdpath[942] = \<const0> ;
  assign ddr3_ila_rdpath[941] = \<const0> ;
  assign ddr3_ila_rdpath[940] = \<const0> ;
  assign ddr3_ila_rdpath[939] = \<const0> ;
  assign ddr3_ila_rdpath[938] = \<const0> ;
  assign ddr3_ila_rdpath[937] = \<const0> ;
  assign ddr3_ila_rdpath[936] = \<const0> ;
  assign ddr3_ila_rdpath[935] = \<const0> ;
  assign ddr3_ila_rdpath[934] = \<const0> ;
  assign ddr3_ila_rdpath[933] = \<const0> ;
  assign ddr3_ila_rdpath[932] = \<const0> ;
  assign ddr3_ila_rdpath[931] = \<const0> ;
  assign ddr3_ila_rdpath[930] = \<const0> ;
  assign ddr3_ila_rdpath[929] = \<const0> ;
  assign ddr3_ila_rdpath[928] = \<const0> ;
  assign ddr3_ila_rdpath[927] = \<const0> ;
  assign ddr3_ila_rdpath[926] = \<const0> ;
  assign ddr3_ila_rdpath[925] = \<const0> ;
  assign ddr3_ila_rdpath[924] = \<const0> ;
  assign ddr3_ila_rdpath[923] = \<const0> ;
  assign ddr3_ila_rdpath[922] = \<const0> ;
  assign ddr3_ila_rdpath[921] = \<const0> ;
  assign ddr3_ila_rdpath[920] = \<const0> ;
  assign ddr3_ila_rdpath[919] = \<const0> ;
  assign ddr3_ila_rdpath[918] = \<const0> ;
  assign ddr3_ila_rdpath[917] = \<const0> ;
  assign ddr3_ila_rdpath[916] = \<const0> ;
  assign ddr3_ila_rdpath[915] = \<const0> ;
  assign ddr3_ila_rdpath[914] = \<const0> ;
  assign ddr3_ila_rdpath[913] = \<const0> ;
  assign ddr3_ila_rdpath[912] = \<const0> ;
  assign ddr3_ila_rdpath[911] = \<const0> ;
  assign ddr3_ila_rdpath[910] = \<const0> ;
  assign ddr3_ila_rdpath[909] = \<const0> ;
  assign ddr3_ila_rdpath[908] = \<const0> ;
  assign ddr3_ila_rdpath[907] = \<const0> ;
  assign ddr3_ila_rdpath[906] = \<const0> ;
  assign ddr3_ila_rdpath[905] = \<const0> ;
  assign ddr3_ila_rdpath[904] = \<const0> ;
  assign ddr3_ila_rdpath[903] = \<const0> ;
  assign ddr3_ila_rdpath[902] = \<const0> ;
  assign ddr3_ila_rdpath[901] = \<const0> ;
  assign ddr3_ila_rdpath[900] = \<const0> ;
  assign ddr3_ila_rdpath[899] = \<const0> ;
  assign ddr3_ila_rdpath[898] = \<const0> ;
  assign ddr3_ila_rdpath[897] = \<const0> ;
  assign ddr3_ila_rdpath[896] = \<const0> ;
  assign ddr3_ila_rdpath[895] = \<const0> ;
  assign ddr3_ila_rdpath[894] = \<const0> ;
  assign ddr3_ila_rdpath[893] = \<const0> ;
  assign ddr3_ila_rdpath[892] = \<const0> ;
  assign ddr3_ila_rdpath[891] = \<const0> ;
  assign ddr3_ila_rdpath[890] = \<const0> ;
  assign ddr3_ila_rdpath[889] = \<const0> ;
  assign ddr3_ila_rdpath[888] = \<const0> ;
  assign ddr3_ila_rdpath[887] = \<const0> ;
  assign ddr3_ila_rdpath[886] = \<const0> ;
  assign ddr3_ila_rdpath[885] = \<const0> ;
  assign ddr3_ila_rdpath[884] = \<const0> ;
  assign ddr3_ila_rdpath[883] = \<const0> ;
  assign ddr3_ila_rdpath[882] = \<const0> ;
  assign ddr3_ila_rdpath[881] = \<const0> ;
  assign ddr3_ila_rdpath[880] = \<const0> ;
  assign ddr3_ila_rdpath[879] = \<const0> ;
  assign ddr3_ila_rdpath[878] = \<const0> ;
  assign ddr3_ila_rdpath[877] = \<const0> ;
  assign ddr3_ila_rdpath[876] = \<const0> ;
  assign ddr3_ila_rdpath[875] = \<const0> ;
  assign ddr3_ila_rdpath[874] = \<const0> ;
  assign ddr3_ila_rdpath[873] = \<const0> ;
  assign ddr3_ila_rdpath[872] = \<const0> ;
  assign ddr3_ila_rdpath[871] = \<const0> ;
  assign ddr3_ila_rdpath[870] = \<const0> ;
  assign ddr3_ila_rdpath[869] = \<const0> ;
  assign ddr3_ila_rdpath[868] = \<const0> ;
  assign ddr3_ila_rdpath[867] = \<const0> ;
  assign ddr3_ila_rdpath[866] = \<const0> ;
  assign ddr3_ila_rdpath[865] = \<const0> ;
  assign ddr3_ila_rdpath[864] = \<const0> ;
  assign ddr3_ila_rdpath[863] = \<const0> ;
  assign ddr3_ila_rdpath[862] = \<const0> ;
  assign ddr3_ila_rdpath[861] = \<const0> ;
  assign ddr3_ila_rdpath[860] = \<const0> ;
  assign ddr3_ila_rdpath[859] = \<const0> ;
  assign ddr3_ila_rdpath[858] = \<const0> ;
  assign ddr3_ila_rdpath[857] = \<const0> ;
  assign ddr3_ila_rdpath[856] = \<const0> ;
  assign ddr3_ila_rdpath[855] = \<const0> ;
  assign ddr3_ila_rdpath[854] = \<const0> ;
  assign ddr3_ila_rdpath[853] = \<const0> ;
  assign ddr3_ila_rdpath[852] = \<const0> ;
  assign ddr3_ila_rdpath[851] = \<const0> ;
  assign ddr3_ila_rdpath[850] = \<const0> ;
  assign ddr3_ila_rdpath[849] = \<const0> ;
  assign ddr3_ila_rdpath[848] = \<const0> ;
  assign ddr3_ila_rdpath[847] = \<const0> ;
  assign ddr3_ila_rdpath[846] = \<const0> ;
  assign ddr3_ila_rdpath[845] = \<const0> ;
  assign ddr3_ila_rdpath[844] = \<const0> ;
  assign ddr3_ila_rdpath[843] = \<const0> ;
  assign ddr3_ila_rdpath[842] = \<const0> ;
  assign ddr3_ila_rdpath[841] = \<const0> ;
  assign ddr3_ila_rdpath[840] = \<const0> ;
  assign ddr3_ila_rdpath[839] = \<const0> ;
  assign ddr3_ila_rdpath[838] = \<const0> ;
  assign ddr3_ila_rdpath[837] = \<const0> ;
  assign ddr3_ila_rdpath[836] = \<const0> ;
  assign ddr3_ila_rdpath[835] = \<const0> ;
  assign ddr3_ila_rdpath[834] = \<const0> ;
  assign ddr3_ila_rdpath[833] = \<const0> ;
  assign ddr3_ila_rdpath[832] = \<const0> ;
  assign ddr3_ila_rdpath[831] = \<const0> ;
  assign ddr3_ila_rdpath[830] = \<const0> ;
  assign ddr3_ila_rdpath[829] = \<const0> ;
  assign ddr3_ila_rdpath[828] = \<const0> ;
  assign ddr3_ila_rdpath[827] = \<const0> ;
  assign ddr3_ila_rdpath[826] = \<const0> ;
  assign ddr3_ila_rdpath[825] = \<const0> ;
  assign ddr3_ila_rdpath[824] = \<const0> ;
  assign ddr3_ila_rdpath[823] = \<const0> ;
  assign ddr3_ila_rdpath[822] = \<const0> ;
  assign ddr3_ila_rdpath[821] = \<const0> ;
  assign ddr3_ila_rdpath[820] = \<const0> ;
  assign ddr3_ila_rdpath[819] = \<const0> ;
  assign ddr3_ila_rdpath[818] = \<const0> ;
  assign ddr3_ila_rdpath[817] = \<const0> ;
  assign ddr3_ila_rdpath[816] = \<const0> ;
  assign ddr3_ila_rdpath[815] = \<const0> ;
  assign ddr3_ila_rdpath[814] = \<const0> ;
  assign ddr3_ila_rdpath[813] = \<const0> ;
  assign ddr3_ila_rdpath[812] = \<const0> ;
  assign ddr3_ila_rdpath[811] = \<const0> ;
  assign ddr3_ila_rdpath[810] = \<const0> ;
  assign ddr3_ila_rdpath[809] = \<const0> ;
  assign ddr3_ila_rdpath[808] = \<const0> ;
  assign ddr3_ila_rdpath[807] = \<const0> ;
  assign ddr3_ila_rdpath[806] = \<const0> ;
  assign ddr3_ila_rdpath[805] = \<const0> ;
  assign ddr3_ila_rdpath[804] = \<const0> ;
  assign ddr3_ila_rdpath[803] = \<const0> ;
  assign ddr3_ila_rdpath[802] = \<const0> ;
  assign ddr3_ila_rdpath[801] = \<const0> ;
  assign ddr3_ila_rdpath[800] = \<const0> ;
  assign ddr3_ila_rdpath[799] = \<const0> ;
  assign ddr3_ila_rdpath[798] = \<const0> ;
  assign ddr3_ila_rdpath[797] = \<const0> ;
  assign ddr3_ila_rdpath[796] = \<const0> ;
  assign ddr3_ila_rdpath[795] = \<const0> ;
  assign ddr3_ila_rdpath[794] = \<const0> ;
  assign ddr3_ila_rdpath[793] = \<const0> ;
  assign ddr3_ila_rdpath[792] = \<const0> ;
  assign ddr3_ila_rdpath[791] = \<const0> ;
  assign ddr3_ila_rdpath[790] = \<const0> ;
  assign ddr3_ila_rdpath[789] = \<const0> ;
  assign ddr3_ila_rdpath[788] = \<const0> ;
  assign ddr3_ila_rdpath[787] = \<const0> ;
  assign ddr3_ila_rdpath[786] = \<const0> ;
  assign ddr3_ila_rdpath[785] = \<const0> ;
  assign ddr3_ila_rdpath[784] = \<const0> ;
  assign ddr3_ila_rdpath[783] = \<const0> ;
  assign ddr3_ila_rdpath[782] = \<const0> ;
  assign ddr3_ila_rdpath[781] = \<const0> ;
  assign ddr3_ila_rdpath[780] = \<const0> ;
  assign ddr3_ila_rdpath[779] = \<const0> ;
  assign ddr3_ila_rdpath[778] = \<const0> ;
  assign ddr3_ila_rdpath[777] = \<const0> ;
  assign ddr3_ila_rdpath[776] = \<const0> ;
  assign ddr3_ila_rdpath[775] = \<const0> ;
  assign ddr3_ila_rdpath[774] = \<const0> ;
  assign ddr3_ila_rdpath[773] = \<const0> ;
  assign ddr3_ila_rdpath[772] = \<const0> ;
  assign ddr3_ila_rdpath[771] = \<const0> ;
  assign ddr3_ila_rdpath[770] = \<const0> ;
  assign ddr3_ila_rdpath[769] = \<const0> ;
  assign ddr3_ila_rdpath[768] = \<const0> ;
  assign ddr3_ila_rdpath[767] = \<const0> ;
  assign ddr3_ila_rdpath[766] = \<const0> ;
  assign ddr3_ila_rdpath[765] = \<const0> ;
  assign ddr3_ila_rdpath[764] = \<const0> ;
  assign ddr3_ila_rdpath[763] = \<const0> ;
  assign ddr3_ila_rdpath[762] = \<const0> ;
  assign ddr3_ila_rdpath[761] = \<const0> ;
  assign ddr3_ila_rdpath[760] = \<const0> ;
  assign ddr3_ila_rdpath[759] = \<const0> ;
  assign ddr3_ila_rdpath[758] = \<const0> ;
  assign ddr3_ila_rdpath[757] = \<const0> ;
  assign ddr3_ila_rdpath[756] = \<const0> ;
  assign ddr3_ila_rdpath[755] = \<const0> ;
  assign ddr3_ila_rdpath[754] = \<const0> ;
  assign ddr3_ila_rdpath[753] = \<const0> ;
  assign ddr3_ila_rdpath[752] = \<const0> ;
  assign ddr3_ila_rdpath[751] = \<const0> ;
  assign ddr3_ila_rdpath[750] = \<const0> ;
  assign ddr3_ila_rdpath[749] = \<const0> ;
  assign ddr3_ila_rdpath[748] = \<const0> ;
  assign ddr3_ila_rdpath[747] = \<const0> ;
  assign ddr3_ila_rdpath[746] = \<const0> ;
  assign ddr3_ila_rdpath[745] = \<const0> ;
  assign ddr3_ila_rdpath[744] = \<const0> ;
  assign ddr3_ila_rdpath[743] = \<const0> ;
  assign ddr3_ila_rdpath[742] = \<const0> ;
  assign ddr3_ila_rdpath[741] = \<const0> ;
  assign ddr3_ila_rdpath[740] = \<const0> ;
  assign ddr3_ila_rdpath[739] = \<const0> ;
  assign ddr3_ila_rdpath[738] = \<const0> ;
  assign ddr3_ila_rdpath[737] = \<const0> ;
  assign ddr3_ila_rdpath[736] = \<const0> ;
  assign ddr3_ila_rdpath[735] = \<const0> ;
  assign ddr3_ila_rdpath[734] = \<const0> ;
  assign ddr3_ila_rdpath[733] = \<const0> ;
  assign ddr3_ila_rdpath[732] = \<const0> ;
  assign ddr3_ila_rdpath[731] = \<const0> ;
  assign ddr3_ila_rdpath[730] = \<const0> ;
  assign ddr3_ila_rdpath[729] = \<const0> ;
  assign ddr3_ila_rdpath[728] = \<const0> ;
  assign ddr3_ila_rdpath[727] = \<const0> ;
  assign ddr3_ila_rdpath[726] = \<const0> ;
  assign ddr3_ila_rdpath[725] = \<const0> ;
  assign ddr3_ila_rdpath[724] = \<const0> ;
  assign ddr3_ila_rdpath[723] = \<const0> ;
  assign ddr3_ila_rdpath[722] = \<const0> ;
  assign ddr3_ila_rdpath[721] = \<const0> ;
  assign ddr3_ila_rdpath[720] = \<const0> ;
  assign ddr3_ila_rdpath[719] = \<const0> ;
  assign ddr3_ila_rdpath[718] = \<const0> ;
  assign ddr3_ila_rdpath[717] = \<const0> ;
  assign ddr3_ila_rdpath[716] = \<const0> ;
  assign ddr3_ila_rdpath[715] = \<const0> ;
  assign ddr3_ila_rdpath[714] = \<const0> ;
  assign ddr3_ila_rdpath[713] = \<const0> ;
  assign ddr3_ila_rdpath[712] = \<const0> ;
  assign ddr3_ila_rdpath[711] = \<const0> ;
  assign ddr3_ila_rdpath[710] = \<const0> ;
  assign ddr3_ila_rdpath[709] = \<const0> ;
  assign ddr3_ila_rdpath[708] = \<const0> ;
  assign ddr3_ila_rdpath[707] = \<const0> ;
  assign ddr3_ila_rdpath[706] = \<const0> ;
  assign ddr3_ila_rdpath[705] = \<const0> ;
  assign ddr3_ila_rdpath[704] = \<const0> ;
  assign ddr3_ila_rdpath[703] = \<const0> ;
  assign ddr3_ila_rdpath[702] = \<const0> ;
  assign ddr3_ila_rdpath[701] = \<const0> ;
  assign ddr3_ila_rdpath[700] = \<const0> ;
  assign ddr3_ila_rdpath[699] = \<const0> ;
  assign ddr3_ila_rdpath[698] = \<const0> ;
  assign ddr3_ila_rdpath[697] = \<const0> ;
  assign ddr3_ila_rdpath[696] = \<const0> ;
  assign ddr3_ila_rdpath[695] = \<const0> ;
  assign ddr3_ila_rdpath[694] = \<const0> ;
  assign ddr3_ila_rdpath[693] = \<const0> ;
  assign ddr3_ila_rdpath[692] = \<const0> ;
  assign ddr3_ila_rdpath[691] = \<const0> ;
  assign ddr3_ila_rdpath[690] = \<const0> ;
  assign ddr3_ila_rdpath[689] = \<const0> ;
  assign ddr3_ila_rdpath[688] = \<const0> ;
  assign ddr3_ila_rdpath[687] = \<const0> ;
  assign ddr3_ila_rdpath[686] = \<const0> ;
  assign ddr3_ila_rdpath[685] = \<const0> ;
  assign ddr3_ila_rdpath[684] = \<const0> ;
  assign ddr3_ila_rdpath[683] = \<const0> ;
  assign ddr3_ila_rdpath[682] = \<const0> ;
  assign ddr3_ila_rdpath[681] = \<const0> ;
  assign ddr3_ila_rdpath[680] = \<const0> ;
  assign ddr3_ila_rdpath[679] = \<const0> ;
  assign ddr3_ila_rdpath[678] = \<const0> ;
  assign ddr3_ila_rdpath[677] = \<const0> ;
  assign ddr3_ila_rdpath[676] = \<const0> ;
  assign ddr3_ila_rdpath[675] = \<const0> ;
  assign ddr3_ila_rdpath[674] = \<const0> ;
  assign ddr3_ila_rdpath[673] = \<const0> ;
  assign ddr3_ila_rdpath[672] = \<const0> ;
  assign ddr3_ila_rdpath[671] = \<const0> ;
  assign ddr3_ila_rdpath[670] = \<const0> ;
  assign ddr3_ila_rdpath[669] = \<const0> ;
  assign ddr3_ila_rdpath[668] = \<const0> ;
  assign ddr3_ila_rdpath[667] = \<const0> ;
  assign ddr3_ila_rdpath[666] = \<const0> ;
  assign ddr3_ila_rdpath[665] = \<const0> ;
  assign ddr3_ila_rdpath[664] = \<const0> ;
  assign ddr3_ila_rdpath[663] = \<const0> ;
  assign ddr3_ila_rdpath[662] = \<const0> ;
  assign ddr3_ila_rdpath[661] = \<const0> ;
  assign ddr3_ila_rdpath[660] = \<const0> ;
  assign ddr3_ila_rdpath[659] = \<const0> ;
  assign ddr3_ila_rdpath[658] = \<const0> ;
  assign ddr3_ila_rdpath[657] = \<const0> ;
  assign ddr3_ila_rdpath[656] = \<const0> ;
  assign ddr3_ila_rdpath[655] = \<const0> ;
  assign ddr3_ila_rdpath[654] = \<const0> ;
  assign ddr3_ila_rdpath[653] = \<const0> ;
  assign ddr3_ila_rdpath[652] = \<const0> ;
  assign ddr3_ila_rdpath[651] = \<const0> ;
  assign ddr3_ila_rdpath[650] = \<const0> ;
  assign ddr3_ila_rdpath[649] = \<const0> ;
  assign ddr3_ila_rdpath[648] = \<const0> ;
  assign ddr3_ila_rdpath[647] = \<const0> ;
  assign ddr3_ila_rdpath[646] = \<const0> ;
  assign ddr3_ila_rdpath[645] = \<const0> ;
  assign ddr3_ila_rdpath[644] = \<const0> ;
  assign ddr3_ila_rdpath[643] = \<const0> ;
  assign ddr3_ila_rdpath[642] = \<const0> ;
  assign ddr3_ila_rdpath[641] = \<const0> ;
  assign ddr3_ila_rdpath[640] = \<const0> ;
  assign ddr3_ila_rdpath[639] = \<const0> ;
  assign ddr3_ila_rdpath[638] = \<const0> ;
  assign ddr3_ila_rdpath[637] = \<const0> ;
  assign ddr3_ila_rdpath[636] = \<const0> ;
  assign ddr3_ila_rdpath[635] = \<const0> ;
  assign ddr3_ila_rdpath[634] = \<const0> ;
  assign ddr3_ila_rdpath[633] = \<const0> ;
  assign ddr3_ila_rdpath[632] = \<const0> ;
  assign ddr3_ila_rdpath[631] = \<const0> ;
  assign ddr3_ila_rdpath[630] = \<const0> ;
  assign ddr3_ila_rdpath[629] = \<const0> ;
  assign ddr3_ila_rdpath[628] = \<const0> ;
  assign ddr3_ila_rdpath[627] = \<const0> ;
  assign ddr3_ila_rdpath[626] = \<const0> ;
  assign ddr3_ila_rdpath[625] = \<const0> ;
  assign ddr3_ila_rdpath[624] = \<const0> ;
  assign ddr3_ila_rdpath[623] = \<const0> ;
  assign ddr3_ila_rdpath[622] = \<const0> ;
  assign ddr3_ila_rdpath[621] = \<const0> ;
  assign ddr3_ila_rdpath[620] = \<const0> ;
  assign ddr3_ila_rdpath[619] = \<const0> ;
  assign ddr3_ila_rdpath[618] = \<const0> ;
  assign ddr3_ila_rdpath[617] = \<const0> ;
  assign ddr3_ila_rdpath[616] = \<const0> ;
  assign ddr3_ila_rdpath[615] = \<const0> ;
  assign ddr3_ila_rdpath[614] = \<const0> ;
  assign ddr3_ila_rdpath[613] = \<const0> ;
  assign ddr3_ila_rdpath[612] = \<const0> ;
  assign ddr3_ila_rdpath[611] = \<const0> ;
  assign ddr3_ila_rdpath[610] = \<const0> ;
  assign ddr3_ila_rdpath[609] = \<const0> ;
  assign ddr3_ila_rdpath[608] = \<const0> ;
  assign ddr3_ila_rdpath[607] = \<const0> ;
  assign ddr3_ila_rdpath[606] = \<const0> ;
  assign ddr3_ila_rdpath[605] = \<const0> ;
  assign ddr3_ila_rdpath[604] = \<const0> ;
  assign ddr3_ila_rdpath[603] = \<const0> ;
  assign ddr3_ila_rdpath[602] = \<const0> ;
  assign ddr3_ila_rdpath[601] = \<const0> ;
  assign ddr3_ila_rdpath[600] = \<const0> ;
  assign ddr3_ila_rdpath[599] = \<const0> ;
  assign ddr3_ila_rdpath[598] = \<const0> ;
  assign ddr3_ila_rdpath[597] = \<const0> ;
  assign ddr3_ila_rdpath[596] = \<const0> ;
  assign ddr3_ila_rdpath[595] = \<const0> ;
  assign ddr3_ila_rdpath[594] = \<const0> ;
  assign ddr3_ila_rdpath[593] = \<const0> ;
  assign ddr3_ila_rdpath[592] = \<const0> ;
  assign ddr3_ila_rdpath[591] = \<const0> ;
  assign ddr3_ila_rdpath[590] = \<const0> ;
  assign ddr3_ila_rdpath[589] = \<const0> ;
  assign ddr3_ila_rdpath[588] = \<const0> ;
  assign ddr3_ila_rdpath[587] = \<const0> ;
  assign ddr3_ila_rdpath[586] = \<const0> ;
  assign ddr3_ila_rdpath[585] = \<const0> ;
  assign ddr3_ila_rdpath[584] = \<const0> ;
  assign ddr3_ila_rdpath[583] = \<const0> ;
  assign ddr3_ila_rdpath[582] = \<const0> ;
  assign ddr3_ila_rdpath[581] = \<const0> ;
  assign ddr3_ila_rdpath[580] = \<const0> ;
  assign ddr3_ila_rdpath[579] = \<const0> ;
  assign ddr3_ila_rdpath[578] = \<const0> ;
  assign ddr3_ila_rdpath[577] = \<const0> ;
  assign ddr3_ila_rdpath[576] = \<const0> ;
  assign ddr3_ila_rdpath[575] = \<const0> ;
  assign ddr3_ila_rdpath[574] = \<const0> ;
  assign ddr3_ila_rdpath[573] = \<const0> ;
  assign ddr3_ila_rdpath[572] = \<const0> ;
  assign ddr3_ila_rdpath[571] = \<const0> ;
  assign ddr3_ila_rdpath[570] = \<const0> ;
  assign ddr3_ila_rdpath[569] = \<const0> ;
  assign ddr3_ila_rdpath[568] = \<const0> ;
  assign ddr3_ila_rdpath[567] = \<const0> ;
  assign ddr3_ila_rdpath[566] = \<const0> ;
  assign ddr3_ila_rdpath[565] = \<const0> ;
  assign ddr3_ila_rdpath[564] = \<const0> ;
  assign ddr3_ila_rdpath[563] = \<const0> ;
  assign ddr3_ila_rdpath[562] = \<const0> ;
  assign ddr3_ila_rdpath[561] = \<const0> ;
  assign ddr3_ila_rdpath[560] = \<const0> ;
  assign ddr3_ila_rdpath[559] = \<const0> ;
  assign ddr3_ila_rdpath[558] = \<const0> ;
  assign ddr3_ila_rdpath[557] = \<const0> ;
  assign ddr3_ila_rdpath[556] = \<const0> ;
  assign ddr3_ila_rdpath[555] = \<const0> ;
  assign ddr3_ila_rdpath[554] = \<const0> ;
  assign ddr3_ila_rdpath[553] = \<const0> ;
  assign ddr3_ila_rdpath[552] = \<const0> ;
  assign ddr3_ila_rdpath[551] = \<const0> ;
  assign ddr3_ila_rdpath[550] = \<const0> ;
  assign ddr3_ila_rdpath[549] = \<const0> ;
  assign ddr3_ila_rdpath[548] = \<const0> ;
  assign ddr3_ila_rdpath[547] = \<const0> ;
  assign ddr3_ila_rdpath[546] = \<const0> ;
  assign ddr3_ila_rdpath[545] = \<const0> ;
  assign ddr3_ila_rdpath[544] = \<const0> ;
  assign ddr3_ila_rdpath[543] = \<const0> ;
  assign ddr3_ila_rdpath[542] = \<const0> ;
  assign ddr3_ila_rdpath[541] = \<const0> ;
  assign ddr3_ila_rdpath[540] = \<const0> ;
  assign ddr3_ila_rdpath[539] = \<const0> ;
  assign ddr3_ila_rdpath[538] = \<const0> ;
  assign ddr3_ila_rdpath[537] = \<const0> ;
  assign ddr3_ila_rdpath[536] = \<const0> ;
  assign ddr3_ila_rdpath[535] = \<const0> ;
  assign ddr3_ila_rdpath[534:530] = \^ddr3_ila_rdpath [534:530];
  assign ddr3_ila_rdpath[529] = \<const0> ;
  assign ddr3_ila_rdpath[528] = \<const0> ;
  assign ddr3_ila_rdpath[527] = \<const0> ;
  assign ddr3_ila_rdpath[526] = \<const0> ;
  assign ddr3_ila_rdpath[525] = \<const0> ;
  assign ddr3_ila_rdpath[524] = \<const0> ;
  assign ddr3_ila_rdpath[523] = \<const0> ;
  assign ddr3_ila_rdpath[522] = \<const0> ;
  assign ddr3_ila_rdpath[521] = \<const0> ;
  assign ddr3_ila_rdpath[520] = \<const0> ;
  assign ddr3_ila_rdpath[519] = \<const0> ;
  assign ddr3_ila_rdpath[518] = \<const0> ;
  assign ddr3_ila_rdpath[517] = \<const0> ;
  assign ddr3_ila_rdpath[516] = \<const0> ;
  assign ddr3_ila_rdpath[515] = \<const0> ;
  assign ddr3_ila_rdpath[514] = \<const0> ;
  assign ddr3_ila_rdpath[513] = \<const0> ;
  assign ddr3_ila_rdpath[512] = \<const0> ;
  assign ddr3_ila_rdpath[511] = \<const0> ;
  assign ddr3_ila_rdpath[510] = \<const0> ;
  assign ddr3_ila_rdpath[509] = \<const0> ;
  assign ddr3_ila_rdpath[508] = \<const0> ;
  assign ddr3_ila_rdpath[507] = \<const0> ;
  assign ddr3_ila_rdpath[506] = \<const0> ;
  assign ddr3_ila_rdpath[505] = \<const0> ;
  assign ddr3_ila_rdpath[504] = \<const0> ;
  assign ddr3_ila_rdpath[503] = \<const0> ;
  assign ddr3_ila_rdpath[502] = \<const0> ;
  assign ddr3_ila_rdpath[501] = \<const0> ;
  assign ddr3_ila_rdpath[500] = \<const0> ;
  assign ddr3_ila_rdpath[499] = \<const0> ;
  assign ddr3_ila_rdpath[498] = \<const0> ;
  assign ddr3_ila_rdpath[497] = \<const0> ;
  assign ddr3_ila_rdpath[496] = \<const0> ;
  assign ddr3_ila_rdpath[495] = \<const0> ;
  assign ddr3_ila_rdpath[494] = \<const0> ;
  assign ddr3_ila_rdpath[493] = \<const0> ;
  assign ddr3_ila_rdpath[492] = \<const0> ;
  assign ddr3_ila_rdpath[491] = \<const0> ;
  assign ddr3_ila_rdpath[490] = \<const0> ;
  assign ddr3_ila_rdpath[489] = \<const0> ;
  assign ddr3_ila_rdpath[488] = \<const0> ;
  assign ddr3_ila_rdpath[487] = \<const0> ;
  assign ddr3_ila_rdpath[486] = \<const0> ;
  assign ddr3_ila_rdpath[485] = \<const0> ;
  assign ddr3_ila_rdpath[484] = \<const0> ;
  assign ddr3_ila_rdpath[483] = \<const0> ;
  assign ddr3_ila_rdpath[482] = \<const0> ;
  assign ddr3_ila_rdpath[481] = \<const0> ;
  assign ddr3_ila_rdpath[480] = \<const0> ;
  assign ddr3_ila_rdpath[479] = \<const0> ;
  assign ddr3_ila_rdpath[478] = \<const0> ;
  assign ddr3_ila_rdpath[477] = \<const0> ;
  assign ddr3_ila_rdpath[476] = \<const0> ;
  assign ddr3_ila_rdpath[475] = \<const0> ;
  assign ddr3_ila_rdpath[474] = \<const0> ;
  assign ddr3_ila_rdpath[473] = \<const0> ;
  assign ddr3_ila_rdpath[472] = \<const0> ;
  assign ddr3_ila_rdpath[471] = \<const0> ;
  assign ddr3_ila_rdpath[470] = \<const0> ;
  assign ddr3_ila_rdpath[469] = \<const0> ;
  assign ddr3_ila_rdpath[468] = \<const0> ;
  assign ddr3_ila_rdpath[467] = \<const0> ;
  assign ddr3_ila_rdpath[466] = \<const0> ;
  assign ddr3_ila_rdpath[465] = \<const0> ;
  assign ddr3_ila_rdpath[464] = \<const0> ;
  assign ddr3_ila_rdpath[463] = \<const0> ;
  assign ddr3_ila_rdpath[462] = \<const0> ;
  assign ddr3_ila_rdpath[461] = \<const0> ;
  assign ddr3_ila_rdpath[460] = \<const0> ;
  assign ddr3_ila_rdpath[459] = \<const0> ;
  assign ddr3_ila_rdpath[458] = \<const0> ;
  assign ddr3_ila_rdpath[457] = \<const0> ;
  assign ddr3_ila_rdpath[456] = \<const0> ;
  assign ddr3_ila_rdpath[455] = \<const0> ;
  assign ddr3_ila_rdpath[454] = \<const0> ;
  assign ddr3_ila_rdpath[453] = \<const0> ;
  assign ddr3_ila_rdpath[452] = \<const0> ;
  assign ddr3_ila_rdpath[451] = \<const0> ;
  assign ddr3_ila_rdpath[450] = \<const0> ;
  assign ddr3_ila_rdpath[449] = \<const0> ;
  assign ddr3_ila_rdpath[448] = \<const0> ;
  assign ddr3_ila_rdpath[447] = \<const0> ;
  assign ddr3_ila_rdpath[446] = \<const0> ;
  assign ddr3_ila_rdpath[445] = \<const0> ;
  assign ddr3_ila_rdpath[444] = \<const0> ;
  assign ddr3_ila_rdpath[443] = \<const0> ;
  assign ddr3_ila_rdpath[442] = \<const0> ;
  assign ddr3_ila_rdpath[441] = \<const0> ;
  assign ddr3_ila_rdpath[440] = \<const0> ;
  assign ddr3_ila_rdpath[439] = \<const0> ;
  assign ddr3_ila_rdpath[438] = \<const0> ;
  assign ddr3_ila_rdpath[437] = \<const0> ;
  assign ddr3_ila_rdpath[436] = \<const0> ;
  assign ddr3_ila_rdpath[435] = \<const0> ;
  assign ddr3_ila_rdpath[434] = \<const0> ;
  assign ddr3_ila_rdpath[433] = \<const0> ;
  assign ddr3_ila_rdpath[432] = \<const0> ;
  assign ddr3_ila_rdpath[431] = \<const0> ;
  assign ddr3_ila_rdpath[430] = \<const0> ;
  assign ddr3_ila_rdpath[429] = \<const0> ;
  assign ddr3_ila_rdpath[428] = \<const0> ;
  assign ddr3_ila_rdpath[427:422] = \^ddr3_ila_rdpath [427:422];
  assign ddr3_ila_rdpath[421] = \<const0> ;
  assign ddr3_ila_rdpath[420] = \<const0> ;
  assign ddr3_ila_rdpath[419] = \<const0> ;
  assign ddr3_ila_rdpath[418] = \<const0> ;
  assign ddr3_ila_rdpath[417] = \<const0> ;
  assign ddr3_ila_rdpath[416] = \<const0> ;
  assign ddr3_ila_rdpath[415] = \<const0> ;
  assign ddr3_ila_rdpath[414] = \<const0> ;
  assign ddr3_ila_rdpath[413] = \<const0> ;
  assign ddr3_ila_rdpath[412] = \<const0> ;
  assign ddr3_ila_rdpath[411] = \<const0> ;
  assign ddr3_ila_rdpath[410] = \<const0> ;
  assign ddr3_ila_rdpath[409] = \<const0> ;
  assign ddr3_ila_rdpath[408] = \<const0> ;
  assign ddr3_ila_rdpath[407] = \<const0> ;
  assign ddr3_ila_rdpath[406] = \<const0> ;
  assign ddr3_ila_rdpath[405] = \<const0> ;
  assign ddr3_ila_rdpath[404] = \<const0> ;
  assign ddr3_ila_rdpath[403] = \<const0> ;
  assign ddr3_ila_rdpath[402] = \<const0> ;
  assign ddr3_ila_rdpath[401] = \<const0> ;
  assign ddr3_ila_rdpath[400] = \<const0> ;
  assign ddr3_ila_rdpath[399] = \<const0> ;
  assign ddr3_ila_rdpath[398] = \<const0> ;
  assign ddr3_ila_rdpath[397] = \<const0> ;
  assign ddr3_ila_rdpath[396] = \<const0> ;
  assign ddr3_ila_rdpath[395] = \<const0> ;
  assign ddr3_ila_rdpath[394] = \<const0> ;
  assign ddr3_ila_rdpath[393] = \<const0> ;
  assign ddr3_ila_rdpath[392] = \<const0> ;
  assign ddr3_ila_rdpath[391] = \<const0> ;
  assign ddr3_ila_rdpath[390] = \<const0> ;
  assign ddr3_ila_rdpath[389] = \<const0> ;
  assign ddr3_ila_rdpath[388] = \<const0> ;
  assign ddr3_ila_rdpath[387] = \<const0> ;
  assign ddr3_ila_rdpath[386] = \<const0> ;
  assign ddr3_ila_rdpath[385] = \<const0> ;
  assign ddr3_ila_rdpath[384] = \<const0> ;
  assign ddr3_ila_rdpath[383] = \<const0> ;
  assign ddr3_ila_rdpath[382] = \<const0> ;
  assign ddr3_ila_rdpath[381] = \<const0> ;
  assign ddr3_ila_rdpath[380] = \<const0> ;
  assign ddr3_ila_rdpath[379] = \<const0> ;
  assign ddr3_ila_rdpath[378] = \<const0> ;
  assign ddr3_ila_rdpath[377] = \<const0> ;
  assign ddr3_ila_rdpath[376] = \<const0> ;
  assign ddr3_ila_rdpath[375] = \<const0> ;
  assign ddr3_ila_rdpath[374] = \<const0> ;
  assign ddr3_ila_rdpath[373] = \<const0> ;
  assign ddr3_ila_rdpath[372] = \<const0> ;
  assign ddr3_ila_rdpath[371] = \<const0> ;
  assign ddr3_ila_rdpath[370] = \<const0> ;
  assign ddr3_ila_rdpath[369] = \<const0> ;
  assign ddr3_ila_rdpath[368] = \<const0> ;
  assign ddr3_ila_rdpath[367] = \<const0> ;
  assign ddr3_ila_rdpath[366] = \<const0> ;
  assign ddr3_ila_rdpath[365] = \<const0> ;
  assign ddr3_ila_rdpath[364] = \<const0> ;
  assign ddr3_ila_rdpath[363] = \<const0> ;
  assign ddr3_ila_rdpath[362] = \<const0> ;
  assign ddr3_ila_rdpath[361] = \<const0> ;
  assign ddr3_ila_rdpath[360] = \<const0> ;
  assign ddr3_ila_rdpath[359] = \<const0> ;
  assign ddr3_ila_rdpath[358] = \<const0> ;
  assign ddr3_ila_rdpath[357] = \<const0> ;
  assign ddr3_ila_rdpath[356] = \<const0> ;
  assign ddr3_ila_rdpath[355] = \<const0> ;
  assign ddr3_ila_rdpath[354] = \<const0> ;
  assign ddr3_ila_rdpath[353] = \<const0> ;
  assign ddr3_ila_rdpath[352] = \<const0> ;
  assign ddr3_ila_rdpath[351] = \<const0> ;
  assign ddr3_ila_rdpath[350] = \<const0> ;
  assign ddr3_ila_rdpath[349] = \<const0> ;
  assign ddr3_ila_rdpath[348] = \<const0> ;
  assign ddr3_ila_rdpath[347] = \<const0> ;
  assign ddr3_ila_rdpath[346] = \<const0> ;
  assign ddr3_ila_rdpath[345] = \<const0> ;
  assign ddr3_ila_rdpath[344] = \<const0> ;
  assign ddr3_ila_rdpath[343] = \<const0> ;
  assign ddr3_ila_rdpath[342] = \<const0> ;
  assign ddr3_ila_rdpath[341] = \<const0> ;
  assign ddr3_ila_rdpath[340] = \<const0> ;
  assign ddr3_ila_rdpath[339] = \<const0> ;
  assign ddr3_ila_rdpath[338] = \<const0> ;
  assign ddr3_ila_rdpath[337] = \<const0> ;
  assign ddr3_ila_rdpath[336] = \<const0> ;
  assign ddr3_ila_rdpath[335] = \<const0> ;
  assign ddr3_ila_rdpath[334] = \<const0> ;
  assign ddr3_ila_rdpath[333] = \<const0> ;
  assign ddr3_ila_rdpath[332] = \<const0> ;
  assign ddr3_ila_rdpath[331] = \<const0> ;
  assign ddr3_ila_rdpath[330] = \<const0> ;
  assign ddr3_ila_rdpath[329] = \<const0> ;
  assign ddr3_ila_rdpath[328] = \<const0> ;
  assign ddr3_ila_rdpath[327] = \<const0> ;
  assign ddr3_ila_rdpath[326] = \<const0> ;
  assign ddr3_ila_rdpath[325] = \<const0> ;
  assign ddr3_ila_rdpath[324] = \<const0> ;
  assign ddr3_ila_rdpath[323] = \<const0> ;
  assign ddr3_ila_rdpath[322] = \<const0> ;
  assign ddr3_ila_rdpath[321] = \<const0> ;
  assign ddr3_ila_rdpath[320] = \<const0> ;
  assign ddr3_ila_rdpath[319:314] = \^ddr3_ila_rdpath [319:314];
  assign ddr3_ila_rdpath[313] = \<const0> ;
  assign ddr3_ila_rdpath[312] = \<const0> ;
  assign ddr3_ila_rdpath[311] = \<const0> ;
  assign ddr3_ila_rdpath[310] = \<const0> ;
  assign ddr3_ila_rdpath[309] = \<const0> ;
  assign ddr3_ila_rdpath[308] = \<const0> ;
  assign ddr3_ila_rdpath[307] = \<const0> ;
  assign ddr3_ila_rdpath[306] = \<const0> ;
  assign ddr3_ila_rdpath[305] = \<const0> ;
  assign ddr3_ila_rdpath[304] = \<const0> ;
  assign ddr3_ila_rdpath[303] = \<const0> ;
  assign ddr3_ila_rdpath[302] = \<const0> ;
  assign ddr3_ila_rdpath[301] = \<const0> ;
  assign ddr3_ila_rdpath[300] = \<const0> ;
  assign ddr3_ila_rdpath[299] = \<const0> ;
  assign ddr3_ila_rdpath[298] = \<const0> ;
  assign ddr3_ila_rdpath[297] = \<const0> ;
  assign ddr3_ila_rdpath[296] = \<const0> ;
  assign ddr3_ila_rdpath[295] = \<const0> ;
  assign ddr3_ila_rdpath[294] = \<const0> ;
  assign ddr3_ila_rdpath[293] = \<const0> ;
  assign ddr3_ila_rdpath[292] = \<const0> ;
  assign ddr3_ila_rdpath[291] = \<const0> ;
  assign ddr3_ila_rdpath[290] = \<const0> ;
  assign ddr3_ila_rdpath[289] = \<const0> ;
  assign ddr3_ila_rdpath[288] = \<const0> ;
  assign ddr3_ila_rdpath[287] = \<const0> ;
  assign ddr3_ila_rdpath[286] = \<const0> ;
  assign ddr3_ila_rdpath[285] = \<const0> ;
  assign ddr3_ila_rdpath[284] = \<const0> ;
  assign ddr3_ila_rdpath[283] = \<const0> ;
  assign ddr3_ila_rdpath[282] = \<const0> ;
  assign ddr3_ila_rdpath[281] = \<const0> ;
  assign ddr3_ila_rdpath[280] = \<const0> ;
  assign ddr3_ila_rdpath[279] = \<const0> ;
  assign ddr3_ila_rdpath[278] = \<const0> ;
  assign ddr3_ila_rdpath[277] = \<const0> ;
  assign ddr3_ila_rdpath[276] = \<const0> ;
  assign ddr3_ila_rdpath[275] = \<const0> ;
  assign ddr3_ila_rdpath[274] = \<const0> ;
  assign ddr3_ila_rdpath[273] = \<const0> ;
  assign ddr3_ila_rdpath[272] = \<const0> ;
  assign ddr3_ila_rdpath[271] = \<const0> ;
  assign ddr3_ila_rdpath[270] = \<const0> ;
  assign ddr3_ila_rdpath[269] = \<const0> ;
  assign ddr3_ila_rdpath[268] = \<const0> ;
  assign ddr3_ila_rdpath[267] = \<const0> ;
  assign ddr3_ila_rdpath[266] = \<const0> ;
  assign ddr3_ila_rdpath[265] = \<const0> ;
  assign ddr3_ila_rdpath[264] = \<const0> ;
  assign ddr3_ila_rdpath[263] = \<const0> ;
  assign ddr3_ila_rdpath[262] = \<const0> ;
  assign ddr3_ila_rdpath[261] = \<const0> ;
  assign ddr3_ila_rdpath[260] = \<const0> ;
  assign ddr3_ila_rdpath[259] = \<const0> ;
  assign ddr3_ila_rdpath[258] = \<const0> ;
  assign ddr3_ila_rdpath[257] = \<const0> ;
  assign ddr3_ila_rdpath[256] = \<const0> ;
  assign ddr3_ila_rdpath[255] = \<const0> ;
  assign ddr3_ila_rdpath[254] = \<const0> ;
  assign ddr3_ila_rdpath[253] = \<const0> ;
  assign ddr3_ila_rdpath[252] = \<const0> ;
  assign ddr3_ila_rdpath[251] = \<const0> ;
  assign ddr3_ila_rdpath[250] = \<const0> ;
  assign ddr3_ila_rdpath[249] = \<const0> ;
  assign ddr3_ila_rdpath[248] = \<const0> ;
  assign ddr3_ila_rdpath[247] = \<const0> ;
  assign ddr3_ila_rdpath[246] = \<const0> ;
  assign ddr3_ila_rdpath[245] = \<const0> ;
  assign ddr3_ila_rdpath[244] = \<const0> ;
  assign ddr3_ila_rdpath[243] = \<const0> ;
  assign ddr3_ila_rdpath[242] = \<const0> ;
  assign ddr3_ila_rdpath[241] = \<const0> ;
  assign ddr3_ila_rdpath[240] = \<const0> ;
  assign ddr3_ila_rdpath[239] = \<const0> ;
  assign ddr3_ila_rdpath[238] = \<const0> ;
  assign ddr3_ila_rdpath[237] = \<const0> ;
  assign ddr3_ila_rdpath[236] = \<const0> ;
  assign ddr3_ila_rdpath[235] = \<const0> ;
  assign ddr3_ila_rdpath[234] = \<const0> ;
  assign ddr3_ila_rdpath[233] = \<const0> ;
  assign ddr3_ila_rdpath[232] = \<const0> ;
  assign ddr3_ila_rdpath[231] = \<const0> ;
  assign ddr3_ila_rdpath[230] = \<const0> ;
  assign ddr3_ila_rdpath[229] = \<const0> ;
  assign ddr3_ila_rdpath[228] = \<const0> ;
  assign ddr3_ila_rdpath[227] = \<const0> ;
  assign ddr3_ila_rdpath[226] = \<const0> ;
  assign ddr3_ila_rdpath[225] = \<const0> ;
  assign ddr3_ila_rdpath[224] = \<const0> ;
  assign ddr3_ila_rdpath[223] = \<const0> ;
  assign ddr3_ila_rdpath[222] = \<const0> ;
  assign ddr3_ila_rdpath[221] = \<const0> ;
  assign ddr3_ila_rdpath[220] = \<const0> ;
  assign ddr3_ila_rdpath[219] = \<const0> ;
  assign ddr3_ila_rdpath[218] = \<const0> ;
  assign ddr3_ila_rdpath[217] = \<const0> ;
  assign ddr3_ila_rdpath[216] = \<const0> ;
  assign ddr3_ila_rdpath[215] = \<const0> ;
  assign ddr3_ila_rdpath[214] = \<const0> ;
  assign ddr3_ila_rdpath[213] = \<const0> ;
  assign ddr3_ila_rdpath[212] = \<const0> ;
  assign ddr3_ila_rdpath[211:206] = \^ddr3_ila_rdpath [211:206];
  assign ddr3_ila_rdpath[205] = \<const0> ;
  assign ddr3_ila_rdpath[204] = \<const0> ;
  assign ddr3_ila_rdpath[203] = \<const0> ;
  assign ddr3_ila_rdpath[202] = \^ddr3_ila_rdpath [196];
  assign ddr3_ila_rdpath[201] = \<const0> ;
  assign ddr3_ila_rdpath[200] = \^ddr3_ila_rdpath [200];
  assign ddr3_ila_rdpath[199] = \<const0> ;
  assign ddr3_ila_rdpath[198] = \<const0> ;
  assign ddr3_ila_rdpath[197] = \<const0> ;
  assign ddr3_ila_rdpath[196] = \^ddr3_ila_rdpath [196];
  assign ddr3_ila_rdpath[195] = \<const0> ;
  assign ddr3_ila_rdpath[194] = \^ddr3_ila_rdpath [200];
  assign ddr3_ila_rdpath[193:188] = \^ddr3_ila_rdpath [193:188];
  assign ddr3_ila_rdpath[187] = \<const0> ;
  assign ddr3_ila_rdpath[186] = \<const0> ;
  assign ddr3_ila_rdpath[185] = \<const0> ;
  assign ddr3_ila_rdpath[184] = \<const0> ;
  assign ddr3_ila_rdpath[183] = \<const0> ;
  assign ddr3_ila_rdpath[182] = \<const0> ;
  assign ddr3_ila_rdpath[181] = \<const0> ;
  assign ddr3_ila_rdpath[180] = \<const0> ;
  assign ddr3_ila_rdpath[179] = \<const0> ;
  assign ddr3_ila_rdpath[178] = \<const0> ;
  assign ddr3_ila_rdpath[177] = \<const0> ;
  assign ddr3_ila_rdpath[176] = \<const0> ;
  assign ddr3_ila_rdpath[175] = \<const0> ;
  assign ddr3_ila_rdpath[174] = \<const0> ;
  assign ddr3_ila_rdpath[173] = \<const0> ;
  assign ddr3_ila_rdpath[172] = \<const0> ;
  assign ddr3_ila_rdpath[171] = \<const0> ;
  assign ddr3_ila_rdpath[170] = \<const0> ;
  assign ddr3_ila_rdpath[169] = \<const0> ;
  assign ddr3_ila_rdpath[168] = \<const0> ;
  assign ddr3_ila_rdpath[167] = \<const0> ;
  assign ddr3_ila_rdpath[166] = \<const0> ;
  assign ddr3_ila_rdpath[165] = \<const0> ;
  assign ddr3_ila_rdpath[164] = \<const0> ;
  assign ddr3_ila_rdpath[163] = \<const0> ;
  assign ddr3_ila_rdpath[162] = \<const0> ;
  assign ddr3_ila_rdpath[161] = \<const0> ;
  assign ddr3_ila_rdpath[160] = \<const0> ;
  assign ddr3_ila_rdpath[159] = \<const0> ;
  assign ddr3_ila_rdpath[158] = \<const0> ;
  assign ddr3_ila_rdpath[157] = \<const0> ;
  assign ddr3_ila_rdpath[156] = \<const0> ;
  assign ddr3_ila_rdpath[155] = \<const0> ;
  assign ddr3_ila_rdpath[154] = \<const0> ;
  assign ddr3_ila_rdpath[153] = \<const0> ;
  assign ddr3_ila_rdpath[152] = \<const0> ;
  assign ddr3_ila_rdpath[151] = \<const0> ;
  assign ddr3_ila_rdpath[150] = \<const0> ;
  assign ddr3_ila_rdpath[149] = \<const0> ;
  assign ddr3_ila_rdpath[148] = \<const0> ;
  assign ddr3_ila_rdpath[147] = \<const0> ;
  assign ddr3_ila_rdpath[146] = \<const0> ;
  assign ddr3_ila_rdpath[145] = \<const0> ;
  assign ddr3_ila_rdpath[144] = \<const0> ;
  assign ddr3_ila_rdpath[143] = \<const0> ;
  assign ddr3_ila_rdpath[142] = \<const0> ;
  assign ddr3_ila_rdpath[141] = \<const0> ;
  assign ddr3_ila_rdpath[140] = \<const0> ;
  assign ddr3_ila_rdpath[139] = \<const0> ;
  assign ddr3_ila_rdpath[138:114] = \^ddr3_ila_rdpath [138:114];
  assign ddr3_ila_rdpath[113] = \<const0> ;
  assign ddr3_ila_rdpath[112] = \<const0> ;
  assign ddr3_ila_rdpath[111] = \<const0> ;
  assign ddr3_ila_rdpath[110] = \<const0> ;
  assign ddr3_ila_rdpath[109] = \<const0> ;
  assign ddr3_ila_rdpath[108] = \<const0> ;
  assign ddr3_ila_rdpath[107] = \<const0> ;
  assign ddr3_ila_rdpath[106] = \<const0> ;
  assign ddr3_ila_rdpath[105] = \<const0> ;
  assign ddr3_ila_rdpath[104] = \<const0> ;
  assign ddr3_ila_rdpath[103] = \<const0> ;
  assign ddr3_ila_rdpath[102] = \<const0> ;
  assign ddr3_ila_rdpath[101] = \<const0> ;
  assign ddr3_ila_rdpath[100] = \<const0> ;
  assign ddr3_ila_rdpath[99] = \<const0> ;
  assign ddr3_ila_rdpath[98] = \<const0> ;
  assign ddr3_ila_rdpath[97] = \<const0> ;
  assign ddr3_ila_rdpath[96] = \<const0> ;
  assign ddr3_ila_rdpath[95] = \<const0> ;
  assign ddr3_ila_rdpath[94] = \<const0> ;
  assign ddr3_ila_rdpath[93] = \<const0> ;
  assign ddr3_ila_rdpath[92] = \<const0> ;
  assign ddr3_ila_rdpath[91] = \<const0> ;
  assign ddr3_ila_rdpath[90] = \<const0> ;
  assign ddr3_ila_rdpath[89] = \<const0> ;
  assign ddr3_ila_rdpath[88] = \<const0> ;
  assign ddr3_ila_rdpath[87] = \<const0> ;
  assign ddr3_ila_rdpath[86] = \<const0> ;
  assign ddr3_ila_rdpath[85] = \<const0> ;
  assign ddr3_ila_rdpath[84] = \<const0> ;
  assign ddr3_ila_rdpath[83] = \<const0> ;
  assign ddr3_ila_rdpath[82] = \<const0> ;
  assign ddr3_ila_rdpath[81:50] = \^ddr3_ila_rdpath [81:50];
  assign ddr3_ila_rdpath[49] = \<const0> ;
  assign ddr3_ila_rdpath[48] = \<const0> ;
  assign ddr3_ila_rdpath[47] = \<const0> ;
  assign ddr3_ila_rdpath[46] = \<const0> ;
  assign ddr3_ila_rdpath[45:40] = \^ddr3_ila_rdpath [45:40];
  assign ddr3_ila_rdpath[39] = \<const0> ;
  assign ddr3_ila_rdpath[38] = \<const0> ;
  assign ddr3_ila_rdpath[37] = \<const0> ;
  assign ddr3_ila_rdpath[36] = \<const0> ;
  assign ddr3_ila_rdpath[35] = \<const0> ;
  assign ddr3_ila_rdpath[34] = \<const0> ;
  assign ddr3_ila_rdpath[33] = \<const0> ;
  assign ddr3_ila_rdpath[32] = \<const0> ;
  assign ddr3_ila_rdpath[31] = \<const0> ;
  assign ddr3_ila_rdpath[30] = \<const0> ;
  assign ddr3_ila_rdpath[29:24] = \^ddr3_ila_rdpath [29:24];
  assign ddr3_ila_rdpath[23] = \<const0> ;
  assign ddr3_ila_rdpath[22] = \<const0> ;
  assign ddr3_ila_rdpath[21] = \<const0> ;
  assign ddr3_ila_rdpath[20] = \<const0> ;
  assign ddr3_ila_rdpath[19] = \<const0> ;
  assign ddr3_ila_rdpath[18] = \<const0> ;
  assign ddr3_ila_rdpath[17] = \<const0> ;
  assign ddr3_ila_rdpath[16] = \<const0> ;
  assign ddr3_ila_rdpath[15] = \<const1> ;
  assign ddr3_ila_rdpath[14] = \<const1> ;
  assign ddr3_ila_rdpath[13] = \<const1> ;
  assign ddr3_ila_rdpath[12] = \^ddr3_ila_rdpath [12];
  assign ddr3_ila_rdpath[11] = \<const0> ;
  assign ddr3_ila_rdpath[10] = \<const0> ;
  assign ddr3_ila_rdpath[9] = \<const0> ;
  assign ddr3_ila_rdpath[8] = \<const0> ;
  assign ddr3_ila_rdpath[7] = \<const0> ;
  assign ddr3_ila_rdpath[6] = \<const0> ;
  assign ddr3_ila_rdpath[5] = \<const0> ;
  assign ddr3_ila_rdpath[4] = \<const0> ;
  assign ddr3_ila_rdpath[3] = \<const1> ;
  assign ddr3_ila_rdpath[2] = \<const1> ;
  assign ddr3_ila_rdpath[1] = \<const1> ;
  assign ddr3_ila_rdpath[0] = \^ddr3_ila_basic [5];
  assign ddr3_ila_wrpath[390] = \<const0> ;
  assign ddr3_ila_wrpath[389] = \<const0> ;
  assign ddr3_ila_wrpath[388] = \<const0> ;
  assign ddr3_ila_wrpath[387] = \<const0> ;
  assign ddr3_ila_wrpath[386] = \<const0> ;
  assign ddr3_ila_wrpath[385] = \<const0> ;
  assign ddr3_ila_wrpath[384] = \<const0> ;
  assign ddr3_ila_wrpath[383] = \<const0> ;
  assign ddr3_ila_wrpath[382] = \<const0> ;
  assign ddr3_ila_wrpath[381] = \<const0> ;
  assign ddr3_ila_wrpath[380] = \<const0> ;
  assign ddr3_ila_wrpath[379] = \<const0> ;
  assign ddr3_ila_wrpath[378] = \<const0> ;
  assign ddr3_ila_wrpath[377] = \<const0> ;
  assign ddr3_ila_wrpath[376] = \<const0> ;
  assign ddr3_ila_wrpath[375] = \<const0> ;
  assign ddr3_ila_wrpath[374] = \<const0> ;
  assign ddr3_ila_wrpath[373] = \<const0> ;
  assign ddr3_ila_wrpath[372] = \<const0> ;
  assign ddr3_ila_wrpath[371] = \<const0> ;
  assign ddr3_ila_wrpath[370] = \<const0> ;
  assign ddr3_ila_wrpath[369] = \<const0> ;
  assign ddr3_ila_wrpath[368] = \<const0> ;
  assign ddr3_ila_wrpath[367] = \<const0> ;
  assign ddr3_ila_wrpath[366] = \<const0> ;
  assign ddr3_ila_wrpath[365] = \<const0> ;
  assign ddr3_ila_wrpath[364] = \<const0> ;
  assign ddr3_ila_wrpath[363] = \<const0> ;
  assign ddr3_ila_wrpath[362] = \<const0> ;
  assign ddr3_ila_wrpath[361] = \<const0> ;
  assign ddr3_ila_wrpath[360] = \<const0> ;
  assign ddr3_ila_wrpath[359] = \<const0> ;
  assign ddr3_ila_wrpath[358] = \<const0> ;
  assign ddr3_ila_wrpath[357] = \<const0> ;
  assign ddr3_ila_wrpath[356] = \<const0> ;
  assign ddr3_ila_wrpath[355] = \<const0> ;
  assign ddr3_ila_wrpath[354] = \<const0> ;
  assign ddr3_ila_wrpath[353] = \<const0> ;
  assign ddr3_ila_wrpath[352] = \<const0> ;
  assign ddr3_ila_wrpath[351] = \<const0> ;
  assign ddr3_ila_wrpath[350] = \<const0> ;
  assign ddr3_ila_wrpath[349] = \<const0> ;
  assign ddr3_ila_wrpath[348] = \<const0> ;
  assign ddr3_ila_wrpath[347] = \<const0> ;
  assign ddr3_ila_wrpath[346] = \<const0> ;
  assign ddr3_ila_wrpath[345] = \<const0> ;
  assign ddr3_ila_wrpath[344] = \<const0> ;
  assign ddr3_ila_wrpath[343] = \<const0> ;
  assign ddr3_ila_wrpath[342:337] = \^ddr3_ila_wrpath [342:337];
  assign ddr3_ila_wrpath[336] = \<const0> ;
  assign ddr3_ila_wrpath[335] = \<const0> ;
  assign ddr3_ila_wrpath[334] = \<const0> ;
  assign ddr3_ila_wrpath[333] = \<const0> ;
  assign ddr3_ila_wrpath[332] = \<const0> ;
  assign ddr3_ila_wrpath[331] = \<const0> ;
  assign ddr3_ila_wrpath[330] = \<const0> ;
  assign ddr3_ila_wrpath[329] = \<const0> ;
  assign ddr3_ila_wrpath[328] = \<const0> ;
  assign ddr3_ila_wrpath[327] = \<const0> ;
  assign ddr3_ila_wrpath[326] = \<const0> ;
  assign ddr3_ila_wrpath[325] = \<const0> ;
  assign ddr3_ila_wrpath[324] = \<const0> ;
  assign ddr3_ila_wrpath[323] = \<const0> ;
  assign ddr3_ila_wrpath[322] = \<const0> ;
  assign ddr3_ila_wrpath[321] = \<const0> ;
  assign ddr3_ila_wrpath[320] = \<const0> ;
  assign ddr3_ila_wrpath[319] = \<const0> ;
  assign ddr3_ila_wrpath[318] = \<const0> ;
  assign ddr3_ila_wrpath[317] = \<const0> ;
  assign ddr3_ila_wrpath[316] = \<const0> ;
  assign ddr3_ila_wrpath[315] = \<const0> ;
  assign ddr3_ila_wrpath[314] = \<const0> ;
  assign ddr3_ila_wrpath[313] = \<const0> ;
  assign ddr3_ila_wrpath[312:310] = \^ddr3_ila_wrpath [312:310];
  assign ddr3_ila_wrpath[309] = \<const0> ;
  assign ddr3_ila_wrpath[308] = \<const0> ;
  assign ddr3_ila_wrpath[307] = \<const0> ;
  assign ddr3_ila_wrpath[306] = \<const0> ;
  assign ddr3_ila_wrpath[305] = \<const0> ;
  assign ddr3_ila_wrpath[304] = \<const0> ;
  assign ddr3_ila_wrpath[303] = \<const0> ;
  assign ddr3_ila_wrpath[302] = \<const0> ;
  assign ddr3_ila_wrpath[301] = \<const0> ;
  assign ddr3_ila_wrpath[300] = \<const0> ;
  assign ddr3_ila_wrpath[299] = \<const0> ;
  assign ddr3_ila_wrpath[298] = \<const0> ;
  assign ddr3_ila_wrpath[297] = \<const0> ;
  assign ddr3_ila_wrpath[296] = \<const0> ;
  assign ddr3_ila_wrpath[295] = \<const0> ;
  assign ddr3_ila_wrpath[294] = \<const0> ;
  assign ddr3_ila_wrpath[293] = \<const0> ;
  assign ddr3_ila_wrpath[292] = \<const0> ;
  assign ddr3_ila_wrpath[291] = \<const0> ;
  assign ddr3_ila_wrpath[290] = \<const0> ;
  assign ddr3_ila_wrpath[289] = \<const0> ;
  assign ddr3_ila_wrpath[288] = \<const0> ;
  assign ddr3_ila_wrpath[287] = \<const0> ;
  assign ddr3_ila_wrpath[286] = \<const0> ;
  assign ddr3_ila_wrpath[285] = \<const0> ;
  assign ddr3_ila_wrpath[284] = \<const0> ;
  assign ddr3_ila_wrpath[283] = \<const0> ;
  assign ddr3_ila_wrpath[282] = \<const0> ;
  assign ddr3_ila_wrpath[281] = \<const0> ;
  assign ddr3_ila_wrpath[280] = \<const0> ;
  assign ddr3_ila_wrpath[279] = \<const0> ;
  assign ddr3_ila_wrpath[278] = \<const0> ;
  assign ddr3_ila_wrpath[277] = \<const0> ;
  assign ddr3_ila_wrpath[276] = \<const0> ;
  assign ddr3_ila_wrpath[275] = \<const0> ;
  assign ddr3_ila_wrpath[274] = \<const0> ;
  assign ddr3_ila_wrpath[273] = \<const0> ;
  assign ddr3_ila_wrpath[272] = \<const0> ;
  assign ddr3_ila_wrpath[271] = \<const0> ;
  assign ddr3_ila_wrpath[270] = \<const0> ;
  assign ddr3_ila_wrpath[269] = \<const0> ;
  assign ddr3_ila_wrpath[268] = \<const0> ;
  assign ddr3_ila_wrpath[267] = \<const0> ;
  assign ddr3_ila_wrpath[266] = \<const0> ;
  assign ddr3_ila_wrpath[265] = \<const0> ;
  assign ddr3_ila_wrpath[264] = \<const0> ;
  assign ddr3_ila_wrpath[263] = \<const0> ;
  assign ddr3_ila_wrpath[262] = \<const0> ;
  assign ddr3_ila_wrpath[261] = \<const0> ;
  assign ddr3_ila_wrpath[260] = \<const0> ;
  assign ddr3_ila_wrpath[259] = \<const0> ;
  assign ddr3_ila_wrpath[258] = \<const0> ;
  assign ddr3_ila_wrpath[257] = \<const0> ;
  assign ddr3_ila_wrpath[256] = \<const0> ;
  assign ddr3_ila_wrpath[255] = \<const0> ;
  assign ddr3_ila_wrpath[254] = \<const0> ;
  assign ddr3_ila_wrpath[253] = \<const0> ;
  assign ddr3_ila_wrpath[252] = \<const0> ;
  assign ddr3_ila_wrpath[251] = \<const0> ;
  assign ddr3_ila_wrpath[250] = \<const0> ;
  assign ddr3_ila_wrpath[249] = \<const0> ;
  assign ddr3_ila_wrpath[248] = \<const0> ;
  assign ddr3_ila_wrpath[247] = \<const0> ;
  assign ddr3_ila_wrpath[246] = \<const0> ;
  assign ddr3_ila_wrpath[245] = \<const0> ;
  assign ddr3_ila_wrpath[244] = \<const0> ;
  assign ddr3_ila_wrpath[243] = \<const0> ;
  assign ddr3_ila_wrpath[242] = \<const0> ;
  assign ddr3_ila_wrpath[241] = \<const0> ;
  assign ddr3_ila_wrpath[240] = \<const0> ;
  assign ddr3_ila_wrpath[239] = \<const0> ;
  assign ddr3_ila_wrpath[238] = \<const0> ;
  assign ddr3_ila_wrpath[237] = \<const0> ;
  assign ddr3_ila_wrpath[236] = \<const0> ;
  assign ddr3_ila_wrpath[235] = \<const0> ;
  assign ddr3_ila_wrpath[234] = \<const0> ;
  assign ddr3_ila_wrpath[233] = \<const0> ;
  assign ddr3_ila_wrpath[232] = \<const0> ;
  assign ddr3_ila_wrpath[231] = \<const0> ;
  assign ddr3_ila_wrpath[230] = \<const0> ;
  assign ddr3_ila_wrpath[229] = \<const0> ;
  assign ddr3_ila_wrpath[228] = \<const0> ;
  assign ddr3_ila_wrpath[227] = \<const0> ;
  assign ddr3_ila_wrpath[226] = \<const0> ;
  assign ddr3_ila_wrpath[225] = \<const0> ;
  assign ddr3_ila_wrpath[224] = \<const0> ;
  assign ddr3_ila_wrpath[223] = \<const0> ;
  assign ddr3_ila_wrpath[222] = \<const0> ;
  assign ddr3_ila_wrpath[221] = \<const0> ;
  assign ddr3_ila_wrpath[220] = \<const0> ;
  assign ddr3_ila_wrpath[219] = \<const0> ;
  assign ddr3_ila_wrpath[218] = \<const0> ;
  assign ddr3_ila_wrpath[217] = \<const0> ;
  assign ddr3_ila_wrpath[216] = \<const0> ;
  assign ddr3_ila_wrpath[215] = \<const0> ;
  assign ddr3_ila_wrpath[214] = \<const0> ;
  assign ddr3_ila_wrpath[213] = \<const0> ;
  assign ddr3_ila_wrpath[212] = \<const0> ;
  assign ddr3_ila_wrpath[211] = \<const0> ;
  assign ddr3_ila_wrpath[210] = \<const0> ;
  assign ddr3_ila_wrpath[209] = \<const0> ;
  assign ddr3_ila_wrpath[208:177] = \^ddr3_ila_rdpath [81:50];
  assign ddr3_ila_wrpath[176] = \<const0> ;
  assign ddr3_ila_wrpath[175] = \<const0> ;
  assign ddr3_ila_wrpath[174] = \<const0> ;
  assign ddr3_ila_wrpath[173] = \<const0> ;
  assign ddr3_ila_wrpath[172] = \<const0> ;
  assign ddr3_ila_wrpath[171] = \<const0> ;
  assign ddr3_ila_wrpath[170] = \<const0> ;
  assign ddr3_ila_wrpath[169] = \<const0> ;
  assign ddr3_ila_wrpath[168] = \<const0> ;
  assign ddr3_ila_wrpath[167] = \<const0> ;
  assign ddr3_ila_wrpath[166] = \<const0> ;
  assign ddr3_ila_wrpath[165] = \<const0> ;
  assign ddr3_ila_wrpath[164] = \<const0> ;
  assign ddr3_ila_wrpath[163] = \<const0> ;
  assign ddr3_ila_wrpath[162] = \<const0> ;
  assign ddr3_ila_wrpath[161] = \<const0> ;
  assign ddr3_ila_wrpath[160] = \<const0> ;
  assign ddr3_ila_wrpath[159] = \<const0> ;
  assign ddr3_ila_wrpath[158] = \<const0> ;
  assign ddr3_ila_wrpath[157] = \<const0> ;
  assign ddr3_ila_wrpath[156] = \<const0> ;
  assign ddr3_ila_wrpath[155] = \<const0> ;
  assign ddr3_ila_wrpath[154] = \<const0> ;
  assign ddr3_ila_wrpath[153] = \<const0> ;
  assign ddr3_ila_wrpath[152:150] = \^ddr3_ila_wrpath [152:150];
  assign ddr3_ila_wrpath[149] = \<const0> ;
  assign ddr3_ila_wrpath[148] = \<const0> ;
  assign ddr3_ila_wrpath[147] = \<const0> ;
  assign ddr3_ila_wrpath[146] = \<const0> ;
  assign ddr3_ila_wrpath[145] = \<const0> ;
  assign ddr3_ila_wrpath[144] = \<const0> ;
  assign ddr3_ila_wrpath[143] = \<const0> ;
  assign ddr3_ila_wrpath[142] = \<const0> ;
  assign ddr3_ila_wrpath[141] = \<const0> ;
  assign ddr3_ila_wrpath[140] = \<const0> ;
  assign ddr3_ila_wrpath[139] = \<const0> ;
  assign ddr3_ila_wrpath[138] = \<const0> ;
  assign ddr3_ila_wrpath[137] = \<const0> ;
  assign ddr3_ila_wrpath[136] = \<const0> ;
  assign ddr3_ila_wrpath[135] = \<const0> ;
  assign ddr3_ila_wrpath[134] = \<const0> ;
  assign ddr3_ila_wrpath[133] = \<const0> ;
  assign ddr3_ila_wrpath[132] = \<const0> ;
  assign ddr3_ila_wrpath[131] = \<const0> ;
  assign ddr3_ila_wrpath[130] = \<const0> ;
  assign ddr3_ila_wrpath[129] = \<const0> ;
  assign ddr3_ila_wrpath[128] = \<const0> ;
  assign ddr3_ila_wrpath[127] = \<const0> ;
  assign ddr3_ila_wrpath[126] = \<const0> ;
  assign ddr3_ila_wrpath[125] = \<const0> ;
  assign ddr3_ila_wrpath[124] = \<const0> ;
  assign ddr3_ila_wrpath[123] = \<const0> ;
  assign ddr3_ila_wrpath[122] = \<const0> ;
  assign ddr3_ila_wrpath[121] = \<const0> ;
  assign ddr3_ila_wrpath[120] = \<const0> ;
  assign ddr3_ila_wrpath[119] = \<const0> ;
  assign ddr3_ila_wrpath[118] = \<const0> ;
  assign ddr3_ila_wrpath[117] = \<const0> ;
  assign ddr3_ila_wrpath[116] = \<const0> ;
  assign ddr3_ila_wrpath[115] = \<const0> ;
  assign ddr3_ila_wrpath[114] = \<const0> ;
  assign ddr3_ila_wrpath[113] = \<const0> ;
  assign ddr3_ila_wrpath[112] = \<const0> ;
  assign ddr3_ila_wrpath[111] = \<const0> ;
  assign ddr3_ila_wrpath[110] = \<const0> ;
  assign ddr3_ila_wrpath[109] = \<const0> ;
  assign ddr3_ila_wrpath[108] = \<const0> ;
  assign ddr3_ila_wrpath[107] = \<const0> ;
  assign ddr3_ila_wrpath[106] = \<const0> ;
  assign ddr3_ila_wrpath[105] = \<const0> ;
  assign ddr3_ila_wrpath[104] = \<const0> ;
  assign ddr3_ila_wrpath[103] = \<const0> ;
  assign ddr3_ila_wrpath[102] = \<const0> ;
  assign ddr3_ila_wrpath[101:96] = \^ddr3_ila_wrpath [101:96];
  assign ddr3_ila_wrpath[95] = \<const0> ;
  assign ddr3_ila_wrpath[94] = \<const0> ;
  assign ddr3_ila_wrpath[93] = \<const0> ;
  assign ddr3_ila_wrpath[92] = \<const0> ;
  assign ddr3_ila_wrpath[91] = \<const0> ;
  assign ddr3_ila_wrpath[90] = \<const0> ;
  assign ddr3_ila_wrpath[89] = \<const0> ;
  assign ddr3_ila_wrpath[88] = \<const0> ;
  assign ddr3_ila_wrpath[87] = \<const0> ;
  assign ddr3_ila_wrpath[86:82] = \^ddr3_ila_wrpath [86:82];
  assign ddr3_ila_wrpath[81] = \<const0> ;
  assign ddr3_ila_wrpath[80:70] = \^ddr3_ila_wrpath [80:70];
  assign ddr3_ila_wrpath[69] = \<const0> ;
  assign ddr3_ila_wrpath[68] = \<const0> ;
  assign ddr3_ila_wrpath[67] = \<const0> ;
  assign ddr3_ila_wrpath[66:65] = \^ddr3_ila_wrpath [66:65];
  assign ddr3_ila_wrpath[64] = \<const0> ;
  assign ddr3_ila_wrpath[63] = \<const0> ;
  assign ddr3_ila_wrpath[62] = \<const0> ;
  assign ddr3_ila_wrpath[61] = \<const0> ;
  assign ddr3_ila_wrpath[60] = \<const0> ;
  assign ddr3_ila_wrpath[59] = \<const0> ;
  assign ddr3_ila_wrpath[58] = \<const0> ;
  assign ddr3_ila_wrpath[57] = \<const0> ;
  assign ddr3_ila_wrpath[56] = \<const0> ;
  assign ddr3_ila_wrpath[55] = \<const0> ;
  assign ddr3_ila_wrpath[54] = \<const0> ;
  assign ddr3_ila_wrpath[53] = \<const0> ;
  assign ddr3_ila_wrpath[52] = \<const0> ;
  assign ddr3_ila_wrpath[51] = \<const0> ;
  assign ddr3_ila_wrpath[50] = \<const0> ;
  assign ddr3_ila_wrpath[49] = \<const0> ;
  assign ddr3_ila_wrpath[48] = \<const0> ;
  assign ddr3_ila_wrpath[47] = \<const0> ;
  assign ddr3_ila_wrpath[46] = \<const0> ;
  assign ddr3_ila_wrpath[45] = \<const0> ;
  assign ddr3_ila_wrpath[44] = \<const0> ;
  assign ddr3_ila_wrpath[43] = \<const0> ;
  assign ddr3_ila_wrpath[42] = \<const0> ;
  assign ddr3_ila_wrpath[41] = \<const0> ;
  assign ddr3_ila_wrpath[40] = \<const0> ;
  assign ddr3_ila_wrpath[39] = \<const0> ;
  assign ddr3_ila_wrpath[38] = \<const0> ;
  assign ddr3_ila_wrpath[37] = \<const0> ;
  assign ddr3_ila_wrpath[36] = \<const0> ;
  assign ddr3_ila_wrpath[35] = \<const0> ;
  assign ddr3_ila_wrpath[34] = \<const0> ;
  assign ddr3_ila_wrpath[33] = \<const0> ;
  assign ddr3_ila_wrpath[32] = \<const0> ;
  assign ddr3_ila_wrpath[31] = \<const0> ;
  assign ddr3_ila_wrpath[30] = \<const0> ;
  assign ddr3_ila_wrpath[29] = \<const0> ;
  assign ddr3_ila_wrpath[28] = \<const0> ;
  assign ddr3_ila_wrpath[27] = \<const0> ;
  assign ddr3_ila_wrpath[26:10] = \^ddr3_ila_wrpath [26:10];
  assign ddr3_ila_wrpath[9] = \<const0> ;
  assign ddr3_ila_wrpath[8] = \<const0> ;
  assign ddr3_ila_wrpath[7:6] = \^ddr3_ila_wrpath [7:6];
  assign ddr3_ila_wrpath[5] = \<const0> ;
  assign ddr3_ila_wrpath[4:0] = \^ddr3_ila_wrpath [4:0];
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'hE7F6DEDE)) 
    \ddr3_ila_wrpath[19]_INST_0_i_1 
       (.I0(ddr3_vio_sync_out[11]),
        .I1(ddr3_vio_sync_out[13]),
        .I2(ddr3_vio_sync_out[12]),
        .I3(ddr3_vio_sync_out[9]),
        .I4(ddr3_vio_sync_out[10]),
        .O(\ddr3_ila_wrpath[19]_INST_0_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [1:0]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [3:2]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [1:0]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [3:2]),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [13:12]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [15:14]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [17:16]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_3 }),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [17:16]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [19:18]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [21:20]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [19:18]),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [25:24]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [27:26]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [25:24]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [27:26]),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [31:30]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [33:32]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [35:34]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1 }),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [33:32]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [37:36]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [39:38]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [41:40]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_n_3 }),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [43:42]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [45:44]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [47:46]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [43:42]),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [49:48]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [51:50]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [53:52]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [49:48]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [51:50]),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [55:54]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [57:56]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [59:58]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_n_1 }),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [57:56]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [59:58]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [7:6]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [9:8]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_1 }),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [9:8]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [11:10]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 
       (.ADDRA({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRB({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRC({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [14],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [6]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [30],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [22]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3 }),
        .DOC(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRB({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRC({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [9],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [1]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED [1:0]),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRB({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRC({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [25],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [17]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 }),
        .DOB(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 
       (.ADDRA({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRB({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRC({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [13],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [5]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [29],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [21]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3 }),
        .DOC(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRB({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRC({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [10],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [2]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [26],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [18]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED [1:0]),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRB({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRC({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [11],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [3]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED [1:0]),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRB({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRC({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [27],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [19]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 }),
        .DOB(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 
       (.ADDRA({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRB({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRC({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [12],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [4]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [28],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [20]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3 }),
        .DOC(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRB({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRC({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [15],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [7]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [31],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [23]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOA_UNCONNECTED [1:0]),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 
       (.ADDRA({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRB({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRC({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [8],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [0]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [16]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED [1:0]),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "77" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 
       (.ADDRA({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRB({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRC({1'b0,u_mig_7series_nosysclock_mig_n_212,u_mig_7series_nosysclock_mig_n_211,u_mig_7series_nosysclock_mig_n_210,u_mig_7series_nosysclock_mig_n_209}),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [1:0]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3 }),
        .DOC(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt }),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt }),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED [1:0]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [33:32]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke }),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED [1:0]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke }),
        .DIB({u_mig_7series_nosysclock_mig_n_369,u_mig_7series_nosysclock_mig_n_369}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n }),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [43:42]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [45:44]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [47:46]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({u_mig_7series_nosysclock_mig_n_367,u_mig_7series_nosysclock_mig_n_367}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOB_UNCONNECTED [1:0]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [53:52]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n }),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [55:54]),
        .DOB(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({u_mig_7series_nosysclock_mig_n_365,u_mig_7series_nosysclock_mig_n_365}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n }),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [1:0]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [3:2]),
        .DOC(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [0],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [0]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOB_UNCONNECTED [1:0]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [17:16]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [3]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [19:18]),
        .DOB(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [1]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [4],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [4]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [25:24]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [27:26]),
        .DOC(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [2]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [5]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED [1:0]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [33:32]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [0],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [0]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOB_UNCONNECTED [1:0]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [16]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [1]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [17],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [17]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [43:42]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [45:44]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [47:46]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [3]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [19],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [19]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [2]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [49:48]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [51:50]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [53:52]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [18],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [18]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [4],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [4]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [20],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [20]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [55:54]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [57:56]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [59:58]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [5]}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOB_UNCONNECTED [1:0]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [65:64]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [21],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [21]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [67:66]),
        .DOB(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({u_mig_7series_nosysclock_mig_n_363,u_mig_7series_nosysclock_mig_n_363}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n }),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOA_UNCONNECTED [1:0]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [9:8]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [11:10]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "77" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [6],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [6]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [22],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [22]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [73:72]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [75:74]),
        .DOC(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  mig_7series_nosysclock_mig_7series_nosysclock_mig u_mig_7series_nosysclock_mig
       (.CLKB0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ),
        .Q(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r ),
        .app_addr(app_addr[28:0]),
        .app_cmd(app_cmd[1:0]),
        .app_en(app_en),
        .app_rd_data(app_rd_data),
        .app_rd_data_valid(app_rd_data_valid),
        .app_rdy_r_reg(app_rdy),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_wdf_data(app_wdf_data),
        .app_wdf_end(app_wdf_end),
        .app_wdf_mask(app_wdf_mask),
        .app_wdf_rdy(app_wdf_rdy),
        .app_wdf_wren(app_wdf_wren),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .\cmd_pipe_plus.mc_we_n_reg[1] ({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n ,u_mig_7series_nosysclock_mig_n_367,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n ,u_mig_7series_nosysclock_mig_n_369,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt }),
        .dbg_pi_f_dec(dbg_pi_f_dec),
        .dbg_pi_f_inc(dbg_pi_f_inc),
        .dbg_po_counter_read_val(dbg_po_counter_read_val),
        .dbg_po_f_dec(dbg_po_f_dec),
        .dbg_po_f_inc(dbg_po_f_inc),
        .dbg_po_f_stg23_sel(dbg_po_f_stg23_sel),
        .dbg_sel_pi_incdec(dbg_sel_pi_incdec),
        .dbg_sel_po_incdec(dbg_sel_po_incdec),
        .ddr3_addr(ddr3_addr),
        .ddr3_ba(ddr3_ba),
        .ddr3_cas_n(ddr3_cas_n),
        .ddr3_cke(ddr3_cke),
        .ddr3_cs_n(ddr3_cs_n),
        .ddr3_dm(ddr3_dm),
        .ddr3_dq(ddr3_dq),
        .ddr3_dqs_n(ddr3_dqs_n),
        .ddr3_dqs_p(ddr3_dqs_p),
        .ddr3_ila_basic({\^ddr3_ila_basic [93],\^ddr3_ila_basic [60:19],\^ddr3_ila_basic [16],\^ddr3_ila_basic [14],\^ddr3_ila_basic [12:6],\^ddr3_ila_basic [4:1],init_calib_complete}),
        .ddr3_ila_rdpath({\^ddr3_ila_rdpath [534:530],\^ddr3_ila_rdpath [427:422],\^ddr3_ila_rdpath [319:314],\^ddr3_ila_rdpath [211:206],\^ddr3_ila_rdpath [196],\^ddr3_ila_rdpath [200],\^ddr3_ila_rdpath [193:188],\^ddr3_ila_rdpath [138:114],\^ddr3_ila_rdpath [81:50],\^ddr3_ila_rdpath [45:40],\^ddr3_ila_rdpath [29:24],\^ddr3_ila_rdpath [12],\^ddr3_ila_basic [5]}),
        .ddr3_ila_wrpath({\^ddr3_ila_wrpath [342:337],\^ddr3_ila_wrpath [312:310],\^ddr3_ila_wrpath [152:150],\^ddr3_ila_wrpath [101:96],\^ddr3_ila_wrpath [86:82],\^ddr3_ila_wrpath [80:70],\^ddr3_ila_wrpath [66:65],\^ddr3_ila_wrpath [26:10],\^ddr3_ila_wrpath [7:6],\^ddr3_ila_wrpath [4:0]}),
        .ddr3_ila_wrpath_14_sp_1(\ddr3_ila_wrpath[19]_INST_0_i_1_n_0 ),
        .ddr3_odt(ddr3_odt),
        .ddr3_ras_n(ddr3_ras_n),
        .ddr3_reset_n(ddr3_reset_n),
        .ddr3_vio_sync_out(ddr3_vio_sync_out[13:9]),
        .ddr3_we_n(ddr3_we_n),
        .ddr_ck_out({ddr3_ck_n,ddr3_ck_p}),
        .device_temp_i(device_temp_i),
        .\gen_mmcm.mmcm_i (ui_clk),
        .init_calib_complete_reg_rep__0({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [31],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [23],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [15],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [7],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [28],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [20],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [12],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [4],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [27],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [19],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [11],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [26],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [18],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [10],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [29],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [21],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [13],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [25],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [17],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [9],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [8],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [0],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [30],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [22],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [14],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [6]}),
        .iserdes_clk(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ),
        .mem_out({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [59:56],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [51:48],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [43:40],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [35:32],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [27:24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [19:16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [11:8],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [3:0]}),
        .\not_strict_mode.app_rd_data_end_reg (app_rd_data_end),
        .out(device_temp),
        .out_fifo({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1 }),
        .out_fifo_0({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [55:52],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [47:40],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [35:32]}),
        .out_fifo_1({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [75:72],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [67:64],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [59:40],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [35:32],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [27:24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [19:16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [11:8],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [3:0]}),
        .phy_dout({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [22],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [6],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [21],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [20],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [4],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [18],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [19],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [17],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address__0 [0],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [4],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [0],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n ,u_mig_7series_nosysclock_mig_n_363,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n ,u_mig_7series_nosysclock_mig_n_365}),
        .\pi_counter_read_val_reg[0] (dbg_pi_counter_read_val[0]),
        .\pi_counter_read_val_reg[1] (dbg_pi_counter_read_val[1]),
        .\pi_counter_read_val_reg[2] (dbg_pi_counter_read_val[2]),
        .\pi_counter_read_val_reg[3] (dbg_pi_counter_read_val[3]),
        .\pi_counter_read_val_reg[4] (dbg_pi_counter_read_val[4]),
        .\pi_counter_read_val_reg[5] (dbg_pi_counter_read_val[5]),
        .rd_ptr(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr ),
        .rd_ptr_0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_ptr ),
        .\rd_ptr_reg[0] (u_mig_7series_nosysclock_mig_n_209),
        .\rd_ptr_reg[1] (u_mig_7series_nosysclock_mig_n_210),
        .\rd_ptr_reg[2] (u_mig_7series_nosysclock_mig_n_211),
        .\rd_ptr_reg[3] (u_mig_7series_nosysclock_mig_n_212),
        .\rd_ptr_timing_reg[1] (\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ),
        .sys_clk_n(sys_clk_n),
        .sys_clk_p(sys_clk_p),
        .sys_rst(sys_rst),
        .ui_clk_sync_rst(ui_clk_sync_rst),
        .wr_en(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ),
        .wr_en_1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_en_2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_en_3(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_ptr(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ),
        .\wr_ptr_reg[3] (\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .\wr_ptr_reg[3]_0 (\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .\wr_ptr_reg[3]_1 (\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ));
endmodule

(* ORIG_REF_NAME = "mig_7series_nosysclock_mig" *) 
module mig_7series_nosysclock_mig_7series_nosysclock_mig
   (\gen_mmcm.mmcm_i ,
    ddr3_ila_rdpath,
    app_ref_ack,
    app_zq_ack,
    ddr3_addr,
    ddr3_ba,
    ddr3_cs_n,
    ddr3_odt,
    ddr3_cke,
    ddr3_reset_n,
    ddr3_dm,
    ddr3_cas_n,
    ddr3_ras_n,
    ddr3_we_n,
    app_rdy_r_reg,
    app_wdf_rdy,
    app_rd_data_valid,
    \not_strict_mode.app_rd_data_end_reg ,
    out,
    ui_clk_sync_rst,
    ddr3_ila_basic,
    \rd_ptr_timing_reg[1] ,
    iserdes_clk,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    rd_ptr,
    rd_ptr_0,
    app_sr_active,
    ddr3_ila_wrpath,
    Q,
    phy_dout,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    app_rd_data,
    wr_ptr,
    \wr_ptr_reg[3] ,
    \wr_ptr_reg[3]_0 ,
    \wr_ptr_reg[3]_1 ,
    dbg_po_counter_read_val,
    \pi_counter_read_val_reg[5] ,
    \pi_counter_read_val_reg[4] ,
    \pi_counter_read_val_reg[3] ,
    \pi_counter_read_val_reg[2] ,
    \pi_counter_read_val_reg[1] ,
    \pi_counter_read_val_reg[0] ,
    wr_en,
    ddr_ck_out,
    wr_en_1,
    wr_en_2,
    wr_en_3,
    init_calib_complete_reg_rep__0,
    ddr3_dq,
    ddr3_dqs_p,
    ddr3_dqs_n,
    sys_clk_p,
    sys_clk_n,
    device_temp_i,
    CLKB0,
    app_en,
    ddr3_ila_wrpath_14_sp_1,
    ddr3_vio_sync_out,
    mem_out,
    app_wdf_wren,
    app_wdf_end,
    app_zq_req,
    app_sr_req,
    app_addr,
    app_cmd,
    app_wdf_data,
    app_wdf_mask,
    app_ref_req,
    sys_rst,
    dbg_sel_po_incdec,
    dbg_sel_pi_incdec,
    dbg_pi_f_inc,
    dbg_po_f_stg23_sel,
    dbg_po_f_inc,
    dbg_pi_f_dec,
    dbg_po_f_dec,
    out_fifo,
    out_fifo_0,
    out_fifo_1);
  output \gen_mmcm.mmcm_i ;
  output [101:0]ddr3_ila_rdpath;
  output app_ref_ack;
  output app_zq_ack;
  output [15:0]ddr3_addr;
  output [2:0]ddr3_ba;
  output [0:0]ddr3_cs_n;
  output [0:0]ddr3_odt;
  output [0:0]ddr3_cke;
  output ddr3_reset_n;
  output [0:0]ddr3_dm;
  output ddr3_cas_n;
  output ddr3_ras_n;
  output ddr3_we_n;
  output app_rdy_r_reg;
  output app_wdf_rdy;
  output app_rd_data_valid;
  output \not_strict_mode.app_rd_data_end_reg ;
  output [11:0]out;
  output ui_clk_sync_rst;
  output [56:0]ddr3_ila_basic;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output iserdes_clk;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output [3:0]rd_ptr;
  output [3:0]rd_ptr_0;
  output app_sr_active;
  output [59:0]ddr3_ila_wrpath;
  output [59:0]Q;
  output [23:0]phy_dout;
  output [5:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  output [31:0]app_rd_data;
  output [1:0]wr_ptr;
  output [3:0]\wr_ptr_reg[3] ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output [8:0]dbg_po_counter_read_val;
  output \pi_counter_read_val_reg[5] ;
  output \pi_counter_read_val_reg[4] ;
  output \pi_counter_read_val_reg[3] ;
  output \pi_counter_read_val_reg[2] ;
  output \pi_counter_read_val_reg[1] ;
  output \pi_counter_read_val_reg[0] ;
  output wr_en;
  output [1:0]ddr_ck_out;
  output wr_en_1;
  output wr_en_2;
  output wr_en_3;
  output [35:0]init_calib_complete_reg_rep__0;
  inout [7:0]ddr3_dq;
  inout [0:0]ddr3_dqs_p;
  inout [0:0]ddr3_dqs_n;
  input sys_clk_p;
  input sys_clk_n;
  input [11:0]device_temp_i;
  input CLKB0;
  input app_en;
  input ddr3_ila_wrpath_14_sp_1;
  input [4:0]ddr3_vio_sync_out;
  input [31:0]mem_out;
  input app_wdf_wren;
  input app_wdf_end;
  input app_zq_req;
  input app_sr_req;
  input [28:0]app_addr;
  input [1:0]app_cmd;
  input [31:0]app_wdf_data;
  input [3:0]app_wdf_mask;
  input app_ref_req;
  input sys_rst;
  input dbg_sel_po_incdec;
  input dbg_sel_pi_incdec;
  input dbg_pi_f_inc;
  input dbg_po_f_stg23_sel;
  input dbg_po_f_inc;
  input dbg_pi_f_dec;
  input dbg_po_f_dec;
  input [35:0]out_fifo;
  input [15:0]out_fifo_0;
  input [47:0]out_fifo_1;

  wire CLKB0;
  wire [59:0]Q;
  wire [28:0]app_addr;
  wire [1:0]app_cmd;
  wire app_en;
  wire [31:0]app_rd_data;
  wire app_rd_data_valid;
  wire app_rdy_r_reg;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire [31:0]app_wdf_data;
  wire app_wdf_end;
  wire [3:0]app_wdf_mask;
  wire app_wdf_rdy;
  wire app_wdf_wren;
  wire app_zq_ack;
  wire app_zq_req;
  wire clk_ref_in;
  wire [5:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire dbg_pi_f_dec;
  wire dbg_pi_f_inc;
  wire [8:0]dbg_po_counter_read_val;
  wire dbg_po_f_dec;
  wire dbg_po_f_inc;
  wire dbg_po_f_stg23_sel;
  wire [7:0]dbg_rddata_r0;
  wire \dbg_rddata_r[15]_i_1_n_0 ;
  wire \dbg_rddata_r[23]_i_1_n_0 ;
  wire \dbg_rddata_r[31]_i_1_n_0 ;
  wire dbg_sel_pi_incdec;
  wire dbg_sel_po_incdec;
  wire [15:0]ddr3_addr;
  wire [2:0]ddr3_ba;
  wire ddr3_cas_n;
  wire [0:0]ddr3_cke;
  wire [0:0]ddr3_cs_n;
  wire [0:0]ddr3_dm;
  wire [7:0]ddr3_dq;
  wire [0:0]ddr3_dqs_n;
  wire [0:0]ddr3_dqs_p;
  wire [56:0]ddr3_ila_basic;
  wire [101:0]ddr3_ila_rdpath;
  wire [59:0]ddr3_ila_wrpath;
  wire ddr3_ila_wrpath_14_sn_1;
  wire [0:0]ddr3_odt;
  wire ddr3_ras_n;
  wire ddr3_reset_n;
  wire [4:0]ddr3_vio_sync_out;
  wire ddr3_we_n;
  wire [1:0]ddr_ck_out;
  wire [11:0]device_temp_i;
  wire device_temp_sync_r4_neq_r3;
  wire freq_refclk;
  wire \gen_mmcm.mmcm_i ;
  wire [35:0]init_calib_complete_reg_rep__0;
  wire iserdes_clk;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0 ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ;
  wire [11:0]\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_cnt_dec ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0 ;
  wire \mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1 ;
  wire \mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1 ;
  wire \mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1 ;
  wire \mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1 ;
  wire \mem_intfc0/mc0/bank_mach0/insert_maint_r ;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire \not_strict_mode.app_rd_data_end_reg ;
  wire [11:0]out;
  wire [35:0]out_fifo;
  wire [15:0]out_fifo_0;
  wire [47:0]out_fifo_1;
  wire [23:0]phy_dout;
  wire \pi_counter_read_val_reg[0] ;
  wire \pi_counter_read_val_reg[1] ;
  wire \pi_counter_read_val_reg[2] ;
  wire \pi_counter_read_val_reg[3] ;
  wire \pi_counter_read_val_reg[4] ;
  wire \pi_counter_read_val_reg[5] ;
  wire pll_locked;
  wire [3:0]rd_ptr;
  wire [3:0]rd_ptr_0;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[3] ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire ref_dll_lock;
  wire rst_tmp;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire rstdiv0_sync_r1;
  wire sync_pulse;
  wire sys_clk_n;
  wire sys_clk_p;
  wire sys_rst;
  wire sys_rst_act_hi;
  wire u_ddr3_infrastructure_n_0;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_10;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_11;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_12;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_13;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_14;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_15;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_16;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_17;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_18;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_19;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_20;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_21;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_22;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_23;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_24;
  wire u_ddr3_infrastructure_n_26;
  wire u_ddr3_infrastructure_n_28;
  wire u_ddr3_infrastructure_n_29;
  wire u_ddr3_infrastructure_n_30;
  wire u_ddr3_infrastructure_n_31;
  wire u_ddr3_infrastructure_n_32;
  wire u_ddr3_infrastructure_n_33;
  wire u_ddr3_infrastructure_n_35;
  wire u_ddr3_infrastructure_n_36;
  wire u_ddr3_infrastructure_n_37;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_7;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_8;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire u_ddr3_infrastructure_n_9;
  wire u_memc_ui_top_std_n_242;
  wire u_memc_ui_top_std_n_246;
  wire u_memc_ui_top_std_n_247;
  wire u_memc_ui_top_std_n_248;
  wire u_memc_ui_top_std_n_257;
  wire u_memc_ui_top_std_n_258;
  wire u_memc_ui_top_std_n_259;
  wire u_memc_ui_top_std_n_260;
  wire u_memc_ui_top_std_n_261;
  wire u_memc_ui_top_std_n_262;
  wire u_memc_ui_top_std_n_263;
  wire u_memc_ui_top_std_n_264;
  wire u_memc_ui_top_std_n_265;
  wire u_memc_ui_top_std_n_266;
  wire u_memc_ui_top_std_n_267;
  wire u_memc_ui_top_std_n_268;
  wire u_memc_ui_top_std_n_269;
  wire u_memc_ui_top_std_n_270;
  wire u_memc_ui_top_std_n_271;
  wire u_memc_ui_top_std_n_272;
  wire u_memc_ui_top_std_n_273;
  wire u_memc_ui_top_std_n_274;
  wire u_memc_ui_top_std_n_275;
  wire u_memc_ui_top_std_n_276;
  wire u_memc_ui_top_std_n_277;
  wire u_memc_ui_top_std_n_338;
  wire ui_clk_sync_rst;
  wire wr_en;
  wire wr_en_1;
  wire wr_en_2;
  wire wr_en_3;
  wire [1:0]wr_ptr;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;

  assign ddr3_ila_wrpath_14_sn_1 = ddr3_ila_wrpath_14_sp_1;
  LUT3 #(
    .INIT(8'h6A)) 
    \dbg_rddata_r[15]_i_1 
       (.I0(ddr3_vio_sync_out[2]),
        .I1(ddr3_vio_sync_out[1]),
        .I2(ddr3_vio_sync_out[0]),
        .O(\dbg_rddata_r[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dbg_rddata_r[23]_i_1 
       (.I0(ddr3_vio_sync_out[2]),
        .I1(ddr3_vio_sync_out[1]),
        .O(\dbg_rddata_r[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h56)) 
    \dbg_rddata_r[31]_i_1 
       (.I0(ddr3_vio_sync_out[2]),
        .I1(ddr3_vio_sync_out[1]),
        .I2(ddr3_vio_sync_out[0]),
        .O(\dbg_rddata_r[31]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[0] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(dbg_rddata_r0[0]),
        .Q(ddr3_ila_basic[24]),
        .R(1'b0));
  FDRE \dbg_rddata_r_reg[10] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_248),
        .Q(ddr3_ila_basic[34]),
        .R(1'b0));
  FDRE \dbg_rddata_r_reg[11] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_247),
        .Q(ddr3_ila_basic[35]),
        .R(1'b0));
  FDRE \dbg_rddata_r_reg[12] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_259),
        .Q(ddr3_ila_basic[36]),
        .R(\dbg_rddata_r[15]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[13] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_246),
        .Q(ddr3_ila_basic[37]),
        .R(1'b0));
  FDRE \dbg_rddata_r_reg[14] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_260),
        .Q(ddr3_ila_basic[38]),
        .R(\dbg_rddata_r[15]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[15] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_261),
        .Q(ddr3_ila_basic[39]),
        .R(\dbg_rddata_r[15]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[16] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_276),
        .Q(ddr3_ila_basic[40]),
        .R(\dbg_rddata_r[23]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[17] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_274),
        .Q(ddr3_ila_basic[41]),
        .R(\dbg_rddata_r[23]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[18] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_272),
        .Q(ddr3_ila_basic[42]),
        .R(\dbg_rddata_r[23]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[19] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_270),
        .Q(ddr3_ila_basic[43]),
        .R(\dbg_rddata_r[23]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[1] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(dbg_rddata_r0[1]),
        .Q(ddr3_ila_basic[25]),
        .R(1'b0));
  FDRE \dbg_rddata_r_reg[20] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_268),
        .Q(ddr3_ila_basic[44]),
        .R(\dbg_rddata_r[23]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[21] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_266),
        .Q(ddr3_ila_basic[45]),
        .R(\dbg_rddata_r[23]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[22] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_264),
        .Q(ddr3_ila_basic[46]),
        .R(\dbg_rddata_r[23]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[23] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_262),
        .Q(ddr3_ila_basic[47]),
        .R(\dbg_rddata_r[23]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[24] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_277),
        .Q(ddr3_ila_basic[48]),
        .R(\dbg_rddata_r[31]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[25] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_275),
        .Q(ddr3_ila_basic[49]),
        .R(\dbg_rddata_r[31]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[26] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_273),
        .Q(ddr3_ila_basic[50]),
        .R(\dbg_rddata_r[31]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[27] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_271),
        .Q(ddr3_ila_basic[51]),
        .R(\dbg_rddata_r[31]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[28] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_269),
        .Q(ddr3_ila_basic[52]),
        .R(\dbg_rddata_r[31]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[29] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_267),
        .Q(ddr3_ila_basic[53]),
        .R(\dbg_rddata_r[31]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[2] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(dbg_rddata_r0[2]),
        .Q(ddr3_ila_basic[26]),
        .R(1'b0));
  FDRE \dbg_rddata_r_reg[30] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_265),
        .Q(ddr3_ila_basic[54]),
        .R(\dbg_rddata_r[31]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[31] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_263),
        .Q(ddr3_ila_basic[55]),
        .R(\dbg_rddata_r[31]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[3] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(dbg_rddata_r0[3]),
        .Q(ddr3_ila_basic[27]),
        .R(1'b0));
  FDRE \dbg_rddata_r_reg[4] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(dbg_rddata_r0[4]),
        .Q(ddr3_ila_basic[28]),
        .R(1'b0));
  FDRE \dbg_rddata_r_reg[5] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(dbg_rddata_r0[5]),
        .Q(ddr3_ila_basic[29]),
        .R(1'b0));
  FDRE \dbg_rddata_r_reg[6] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(dbg_rddata_r0[6]),
        .Q(ddr3_ila_basic[30]),
        .R(1'b0));
  FDRE \dbg_rddata_r_reg[7] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(dbg_rddata_r0[7]),
        .Q(ddr3_ila_basic[31]),
        .R(1'b0));
  FDRE \dbg_rddata_r_reg[8] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_257),
        .Q(ddr3_ila_basic[32]),
        .R(\dbg_rddata_r[15]_i_1_n_0 ));
  FDRE \dbg_rddata_r_reg[9] 
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_258),
        .Q(ddr3_ila_basic[33]),
        .R(\dbg_rddata_r[15]_i_1_n_0 ));
  FDRE dbg_rddata_valid_r_reg
       (.C(\gen_mmcm.mmcm_i ),
        .CE(1'b1),
        .D(u_memc_ui_top_std_n_338),
        .Q(ddr3_ila_basic[23]),
        .R(1'b0));
  mig_7series_nosysclock_mig_7series_v4_2_tempmon \temp_mon_enabled.u_tempmon 
       (.CLK(\gen_mmcm.mmcm_i ),
        .D(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ),
        .SR(u_ddr3_infrastructure_n_26),
        .device_temp_i(device_temp_i),
        .device_temp_sync_r4_neq_r3(device_temp_sync_r4_neq_r3),
        .out(out));
  mig_7series_nosysclock_mig_7series_v4_2_clk_ibuf u_ddr3_clk_ibuf
       (.clk_ref_i(clk_ref_in),
        .sys_clk_n(sys_clk_n),
        .sys_clk_p(sys_clk_p));
  mig_7series_nosysclock_mig_7series_v4_2_infrastructure u_ddr3_infrastructure
       (.AS(sys_rst_act_hi),
        .CLK(\gen_mmcm.mmcm_i ),
        .RST0(\mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0 ),
        .SR(u_ddr3_infrastructure_n_7),
        .SS(u_ddr3_infrastructure_n_33),
        .bm_end_r1(\mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_0(\mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_1(\mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_2(\mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1 ),
        .clk_ref_i(clk_ref_in),
        .device_temp_sync_r4_neq_r3(device_temp_sync_r4_neq_r3),
        .freq_refclk(freq_refclk),
        .\gen_mmcm.mmcm_i_i_1_0 (u_ddr3_infrastructure_n_0),
        .insert_maint_r(\mem_intfc0/mc0/bank_mach0/insert_maint_r ),
        .mem_refclk(mem_refclk),
        .pi_cnt_dec(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec ),
        .pll_locked(pll_locked),
        .po_cnt_dec(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_cnt_dec ),
        .prbs_rdlvl_done_pulse(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ),
        .rst_tmp(rst_tmp),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .rstdiv0_sync_r1_reg_rep__0_0(u_ddr3_infrastructure_n_8),
        .rstdiv0_sync_r1_reg_rep__10_0(u_ddr3_infrastructure_n_18),
        .rstdiv0_sync_r1_reg_rep__11_0(u_ddr3_infrastructure_n_19),
        .rstdiv0_sync_r1_reg_rep__12_0(u_ddr3_infrastructure_n_20),
        .rstdiv0_sync_r1_reg_rep__13_0(u_ddr3_infrastructure_n_21),
        .rstdiv0_sync_r1_reg_rep__14_0(u_ddr3_infrastructure_n_22),
        .rstdiv0_sync_r1_reg_rep__14_1(u_ddr3_infrastructure_n_26),
        .rstdiv0_sync_r1_reg_rep__14_2(u_ddr3_infrastructure_n_28),
        .rstdiv0_sync_r1_reg_rep__14_3(u_ddr3_infrastructure_n_29),
        .rstdiv0_sync_r1_reg_rep__14_4(u_ddr3_infrastructure_n_30),
        .rstdiv0_sync_r1_reg_rep__14_5(u_ddr3_infrastructure_n_31),
        .rstdiv0_sync_r1_reg_rep__14_6(u_ddr3_infrastructure_n_32),
        .rstdiv0_sync_r1_reg_rep__15_0(u_ddr3_infrastructure_n_23),
        .rstdiv0_sync_r1_reg_rep__15_1(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0 ),
        .rstdiv0_sync_r1_reg_rep__15_2(u_ddr3_infrastructure_n_35),
        .rstdiv0_sync_r1_reg_rep__15_3(u_ddr3_infrastructure_n_36),
        .rstdiv0_sync_r1_reg_rep__16_0(u_ddr3_infrastructure_n_24),
        .rstdiv0_sync_r1_reg_rep__16_1(u_ddr3_infrastructure_n_37),
        .rstdiv0_sync_r1_reg_rep__1_0(u_ddr3_infrastructure_n_9),
        .rstdiv0_sync_r1_reg_rep__2_0(u_ddr3_infrastructure_n_10),
        .rstdiv0_sync_r1_reg_rep__3_0(u_ddr3_infrastructure_n_11),
        .rstdiv0_sync_r1_reg_rep__4_0(u_ddr3_infrastructure_n_12),
        .rstdiv0_sync_r1_reg_rep__6_0({u_ddr3_infrastructure_n_13,u_ddr3_infrastructure_n_14}),
        .rstdiv0_sync_r1_reg_rep__7_0(u_ddr3_infrastructure_n_15),
        .rstdiv0_sync_r1_reg_rep__8_0(u_ddr3_infrastructure_n_16),
        .rstdiv0_sync_r1_reg_rep__9_0(u_ddr3_infrastructure_n_17),
        .samp_edge_cnt0_en_r(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ),
        .sync_pulse(sync_pulse),
        .\tap_cnt_cpt_r_reg[5] (u_memc_ui_top_std_n_242),
        .ui_clk_sync_rst(ui_clk_sync_rst));
  mig_7series_nosysclock_mig_7series_v4_2_iodelay_ctrl u_iodelay_ctrl
       (.AS(sys_rst_act_hi),
        .clk_ref_i(clk_ref_in),
        .ref_dll_lock(ref_dll_lock),
        .rst_tmp(rst_tmp),
        .\rstdiv2_sync_r_reg[11] (u_ddr3_infrastructure_n_0),
        .sys_rst(sys_rst));
  (* X_CORE_INFO = "mig_7series_v4_2_ddr3_7Series, mig_7series_nosysclock, 2018.3" *) 
  mig_7series_nosysclock_mig_7series_v4_2_memc_ui_top_std u_memc_ui_top_std
       (.A_rst_primitives_reg(iserdes_clk),
        .CLK(\gen_mmcm.mmcm_i ),
        .CLKB0(CLKB0),
        .D({u_memc_ui_top_std_n_246,u_memc_ui_top_std_n_247,u_memc_ui_top_std_n_248,dbg_rddata_r0}),
        .E(app_rdy_r_reg),
        .Q(Q),
        .RST0(\mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0 ),
        .SR({u_ddr3_infrastructure_n_13,u_ddr3_infrastructure_n_14}),
        .SS(u_ddr3_infrastructure_n_33),
        .app_addr(app_addr),
        .app_cmd(app_cmd),
        .app_en(app_en),
        .app_rd_data(app_rd_data),
        .app_rd_data_valid(app_rd_data_valid),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_wdf_data(app_wdf_data),
        .app_wdf_end(app_wdf_end),
        .app_wdf_mask(app_wdf_mask),
        .app_wdf_rdy(app_wdf_rdy),
        .app_wdf_wren(app_wdf_wren),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .bm_end_r1(\mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_0(\mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_1(\mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/bm_end_r1 ),
        .bm_end_r1_2(\mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/bm_end_r1 ),
        .\calib_cke_reg[0] (u_ddr3_infrastructure_n_10),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\cmd_pipe_plus.mc_we_n_reg[1] ),
        .complex_row0_rd_done_reg(u_ddr3_infrastructure_n_37),
        .dbg_pi_f_dec(dbg_pi_f_dec),
        .dbg_pi_f_inc(dbg_pi_f_inc),
        .dbg_po_counter_read_val(dbg_po_counter_read_val),
        .dbg_po_f_dec(dbg_po_f_dec),
        .dbg_po_f_inc(dbg_po_f_inc),
        .dbg_po_f_stg23_sel(dbg_po_f_stg23_sel),
        .dbg_sel_pi_incdec(dbg_sel_pi_incdec),
        .dbg_sel_po_incdec(dbg_sel_po_incdec),
        .ddr3_addr(ddr3_addr),
        .ddr3_ba(ddr3_ba),
        .ddr3_cas_n(ddr3_cas_n),
        .ddr3_cke(ddr3_cke),
        .ddr3_cs_n(ddr3_cs_n),
        .ddr3_dm(ddr3_dm),
        .ddr3_dq(ddr3_dq),
        .ddr3_dqs_n(ddr3_dqs_n),
        .ddr3_dqs_p(ddr3_dqs_p),
        .ddr3_ila_basic({ddr3_ila_basic[56],ddr3_ila_basic[22:0]}),
        .ddr3_ila_rdpath(ddr3_ila_rdpath),
        .ddr3_ila_wrpath(ddr3_ila_wrpath),
        .ddr3_ila_wrpath_14_sp_1(ddr3_ila_wrpath_14_sn_1),
        .ddr3_odt(ddr3_odt),
        .ddr3_ras_n(ddr3_ras_n),
        .ddr3_reset_n(ddr3_reset_n),
        .ddr3_vio_sync_out(ddr3_vio_sync_out),
        .\ddr3_vio_sync_out[9] (u_memc_ui_top_std_n_257),
        .\ddr3_vio_sync_out[9]_0 (u_memc_ui_top_std_n_258),
        .\ddr3_vio_sync_out[9]_1 (u_memc_ui_top_std_n_259),
        .\ddr3_vio_sync_out[9]_10 (u_memc_ui_top_std_n_268),
        .\ddr3_vio_sync_out[9]_11 (u_memc_ui_top_std_n_269),
        .\ddr3_vio_sync_out[9]_12 (u_memc_ui_top_std_n_270),
        .\ddr3_vio_sync_out[9]_13 (u_memc_ui_top_std_n_271),
        .\ddr3_vio_sync_out[9]_14 (u_memc_ui_top_std_n_272),
        .\ddr3_vio_sync_out[9]_15 (u_memc_ui_top_std_n_273),
        .\ddr3_vio_sync_out[9]_16 (u_memc_ui_top_std_n_274),
        .\ddr3_vio_sync_out[9]_17 (u_memc_ui_top_std_n_275),
        .\ddr3_vio_sync_out[9]_18 (u_memc_ui_top_std_n_276),
        .\ddr3_vio_sync_out[9]_19 (u_memc_ui_top_std_n_277),
        .\ddr3_vio_sync_out[9]_2 (u_memc_ui_top_std_n_260),
        .\ddr3_vio_sync_out[9]_3 (u_memc_ui_top_std_n_261),
        .\ddr3_vio_sync_out[9]_4 (u_memc_ui_top_std_n_262),
        .\ddr3_vio_sync_out[9]_5 (u_memc_ui_top_std_n_263),
        .\ddr3_vio_sync_out[9]_6 (u_memc_ui_top_std_n_264),
        .\ddr3_vio_sync_out[9]_7 (u_memc_ui_top_std_n_265),
        .\ddr3_vio_sync_out[9]_8 (u_memc_ui_top_std_n_266),
        .\ddr3_vio_sync_out[9]_9 (u_memc_ui_top_std_n_267),
        .ddr3_we_n(ddr3_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\device_temp_101_reg[11] (\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ),
        .found_first_edge_r_reg(u_ddr3_infrastructure_n_16),
        .freq_refclk(freq_refclk),
        .\idelay_tap_cnt_r_reg[0][0][4] (u_ddr3_infrastructure_n_23),
        .init_calib_complete_reg_rep__0(init_calib_complete_reg_rep__0),
        .init_complete_r1_timing_reg(u_memc_ui_top_std_n_338),
        .init_complete_r_reg(u_ddr3_infrastructure_n_9),
        .init_complete_r_timing_reg(u_ddr3_infrastructure_n_8),
        .\init_state_r1_reg[0] (u_ddr3_infrastructure_n_11),
        .\init_state_r_reg[6] (u_ddr3_infrastructure_n_12),
        .insert_maint_r(\mem_intfc0/mc0/bank_mach0/insert_maint_r ),
        .\last_master_r_reg[2] (u_ddr3_infrastructure_n_20),
        .\maint_controller.maint_wip_r_lcl_reg (u_ddr3_infrastructure_n_21),
        .maint_ref_zq_wip_r_reg(u_ddr3_infrastructure_n_18),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .new_cnt_cpt_r_reg(u_memc_ui_top_std_n_242),
        .\not_strict_mode.app_rd_data_end_reg (\not_strict_mode.app_rd_data_end_reg ),
        .out_fifo(out_fifo),
        .out_fifo_0(out_fifo_0),
        .out_fifo_1(out_fifo_1),
        .\periodic_read_request.periodic_rd_r_cnt_reg (u_ddr3_infrastructure_n_19),
        .phy_dout(phy_dout),
        .pi_cnt_dec(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec ),
        .\pi_counter_read_val_reg[0] (\pi_counter_read_val_reg[0] ),
        .\pi_counter_read_val_reg[1] (\pi_counter_read_val_reg[1] ),
        .\pi_counter_read_val_reg[2] (\pi_counter_read_val_reg[2] ),
        .\pi_counter_read_val_reg[3] (\pi_counter_read_val_reg[3] ),
        .\pi_counter_read_val_reg[4] (\pi_counter_read_val_reg[4] ),
        .\pi_counter_read_val_reg[5] (\pi_counter_read_val_reg[5] ),
        .pll_locked(pll_locked),
        .po_cnt_dec(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_cnt_dec ),
        .\po_rdval_cnt_reg[8] (u_ddr3_infrastructure_n_15),
        .prbs_rdlvl_done_pulse(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ),
        .ras_timer_zero_r_reg(u_ddr3_infrastructure_n_29),
        .ras_timer_zero_r_reg_0(u_ddr3_infrastructure_n_30),
        .ras_timer_zero_r_reg_1(u_ddr3_infrastructure_n_31),
        .ras_timer_zero_r_reg_2(u_ddr3_infrastructure_n_28),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_0 (rd_ptr[0]),
        .\rd_ptr_reg[0]_1 (rd_ptr_0[0]),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_0 (rd_ptr[1]),
        .\rd_ptr_reg[1]_1 (rd_ptr_0[1]),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_0 (rd_ptr[2]),
        .\rd_ptr_reg[2]_1 (rd_ptr_0[2]),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (rd_ptr[3]),
        .\rd_ptr_reg[3]_1 (rd_ptr_0[3]),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .ref_dll_lock(ref_dll_lock),
        .reset_reg_0(u_ddr3_infrastructure_n_24),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] (u_ddr3_infrastructure_n_22),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] (u_ddr3_infrastructure_n_32),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .samp_edge_cnt0_en_r(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ),
        .\samp_edge_cnt1_r_reg[0] (u_ddr3_infrastructure_n_35),
        .\stable_pass_cnt_reg[5] (u_ddr3_infrastructure_n_7),
        .sync_pulse(sync_pulse),
        .\tap_cnt_cpt_r_reg[5] (\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0 ),
        .\wait_cnt_r_reg[0] (u_ddr3_infrastructure_n_36),
        .wr_en(wr_en),
        .wr_en_1(wr_en_1),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_ptr(wr_ptr[1]),
        .\wr_ptr_reg[0] (wr_ptr[0]),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3]_0 ),
        .\wr_ptr_reg[3]_1 (\wr_ptr_reg[3]_1 ),
        .\wr_ptr_timing_reg[0] (u_ddr3_infrastructure_n_17));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_arb_mux" *) 
module mig_7series_nosysclock_mig_7series_v4_2_arb_mux
   (granted_col_r_reg,
    insert_maint_r1_lcl_reg,
    DIA,
    col_rd_wr,
    cke_r,
    granted_col_r_reg_0,
    \grant_r_reg[3] ,
    rd_wr_r_lcl_reg,
    Q,
    D,
    \grant_r_reg[0] ,
    override_demand_ns,
    \periodic_rd_generation.read_this_rank_r1_reg ,
    \periodic_rd_generation.read_this_rank ,
    mc_cmd_ns,
    E,
    mc_odt_ns,
    \data_valid_2_1.offset_r_reg[0] ,
    offset_ns0,
    \grant_r_reg[1] ,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[1]_0 ,
    \grant_r_reg[2] ,
    granted_col_r_reg_1,
    \grant_r_reg[3]_1 ,
    mc_ras_n_ns,
    mc_cas_n_ns,
    mc_cs_n_ns,
    granted_col_r_reg_2,
    granted_col_r_reg_3,
    \grant_r_reg[1]_1 ,
    col_data_buf_addr,
    act_this_rank,
    \grant_r_reg[3]_2 ,
    \grant_r_reg[3]_3 ,
    \grant_r_reg[3]_4 ,
    \grant_r_reg[0]_0 ,
    act_wait_r_lcl_reg,
    act_wait_r_lcl_reg_0,
    \grant_r_reg[1]_2 ,
    \grant_r_reg[3]_5 ,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[3]_6 ,
    \grant_r_reg[0]_1 ,
    demand_act_priority_r_reg,
    demand_act_priority_r_reg_0,
    \grant_r_reg[1]_3 ,
    granted_col_r_reg_4,
    granted_row_ns,
    CLK,
    granted_col_ns,
    insert_maint_r1_lcl_reg_0,
    ddr3_ila_rdpath,
    cke_r_reg,
    cke_ns2_out,
    rnk_config_valid_r_lcl_reg,
    \cmd_pipe_plus.mc_cas_n_reg[0] ,
    \grant_r_reg[1]_4 ,
    \grant_r_reg[3]_7 ,
    \grant_r_reg[1]_5 ,
    \grant_r_reg[1]_6 ,
    \grant_r_reg[1]_7 ,
    \grant_r_reg[1]_8 ,
    \grant_r_reg[3]_8 ,
    \grant_r_reg[1]_9 ,
    \grant_r_reg[2]_1 ,
    \grant_r_reg[2]_2 ,
    p_15_in,
    \grant_r_reg[2]_3 ,
    \grant_r_reg[2]_4 ,
    \grant_r_reg[2]_5 ,
    p_15_in_0,
    \rnk_config_strobe_r_reg[0] ,
    \periodic_rd_generation.read_this_rank_r1 ,
    rd_this_rank_r,
    req_periodic_rd_r,
    \data_valid_2_1.offset_r_reg[0]_0 ,
    DIC,
    rd_wr_r,
    \grant_r[3]_i_3 ,
    ofs_rdy_r,
    \grant_r[3]_i_4 ,
    ofs_rdy_r_1,
    \grant_r[3]_i_5 ,
    ofs_rdy_r_2,
    \grant_r[2]_i_2 ,
    ofs_rdy_r_3,
    row_cmd_wr,
    maint_zq_r,
    maint_srx_r,
    maint_rank_r,
    req_row_r,
    \cmd_pipe_plus.mc_address_reg[15] ,
    req_bank_r,
    req_data_buf_addr_r,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    act_this_rank_r,
    wr_this_rank_r,
    inhbt_act_faw_r,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \cmd_pipe_plus.mc_address_reg[25]_0 ,
    \cmd_pipe_plus.mc_address_reg[25]_1 ,
    \cmd_pipe_plus.mc_address_reg[25]_2 ,
    auto_pre_r,
    auto_pre_r_4,
    auto_pre_r_5,
    auto_pre_r_6,
    demand_act_priority_r,
    demand_act_priority_r_7,
    demand_act_priority_r_8,
    demand_act_priority_r_9);
  output granted_col_r_reg;
  output insert_maint_r1_lcl_reg;
  output [1:0]DIA;
  output col_rd_wr;
  output cke_r;
  output granted_col_r_reg_0;
  output \grant_r_reg[3] ;
  output rd_wr_r_lcl_reg;
  output [3:0]Q;
  output [1:0]D;
  output \grant_r_reg[0] ;
  output override_demand_ns;
  output \periodic_rd_generation.read_this_rank_r1_reg ;
  output \periodic_rd_generation.read_this_rank ;
  output [0:0]mc_cmd_ns;
  output [0:0]E;
  output [0:0]mc_odt_ns;
  output [0:0]\data_valid_2_1.offset_r_reg[0] ;
  output offset_ns0;
  output \grant_r_reg[1] ;
  output \grant_r_reg[3]_0 ;
  output \grant_r_reg[1]_0 ;
  output \grant_r_reg[2] ;
  output granted_col_r_reg_1;
  output [3:0]\grant_r_reg[3]_1 ;
  output [0:0]mc_ras_n_ns;
  output [1:0]mc_cas_n_ns;
  output [0:0]mc_cs_n_ns;
  output [26:0]granted_col_r_reg_2;
  output [5:0]granted_col_r_reg_3;
  output \grant_r_reg[1]_1 ;
  output [2:0]col_data_buf_addr;
  output act_this_rank;
  output \grant_r_reg[3]_2 ;
  output \grant_r_reg[3]_3 ;
  output \grant_r_reg[3]_4 ;
  output \grant_r_reg[0]_0 ;
  output act_wait_r_lcl_reg;
  output act_wait_r_lcl_reg_0;
  output \grant_r_reg[1]_2 ;
  output \grant_r_reg[3]_5 ;
  output \grant_r_reg[2]_0 ;
  output \grant_r_reg[3]_6 ;
  output \grant_r_reg[0]_1 ;
  output demand_act_priority_r_reg;
  output demand_act_priority_r_reg_0;
  output \grant_r_reg[1]_3 ;
  output granted_col_r_reg_4;
  input granted_row_ns;
  input CLK;
  input granted_col_ns;
  input insert_maint_r1_lcl_reg_0;
  input [0:0]ddr3_ila_rdpath;
  input cke_r_reg;
  input cke_ns2_out;
  input rnk_config_valid_r_lcl_reg;
  input \cmd_pipe_plus.mc_cas_n_reg[0] ;
  input \grant_r_reg[1]_4 ;
  input \grant_r_reg[3]_7 ;
  input \grant_r_reg[1]_5 ;
  input \grant_r_reg[1]_6 ;
  input \grant_r_reg[1]_7 ;
  input \grant_r_reg[1]_8 ;
  input \grant_r_reg[3]_8 ;
  input \grant_r_reg[1]_9 ;
  input \grant_r_reg[2]_1 ;
  input \grant_r_reg[2]_2 ;
  input p_15_in;
  input \grant_r_reg[2]_3 ;
  input \grant_r_reg[2]_4 ;
  input \grant_r_reg[2]_5 ;
  input p_15_in_0;
  input \rnk_config_strobe_r_reg[0] ;
  input \periodic_rd_generation.read_this_rank_r1 ;
  input [3:0]rd_this_rank_r;
  input [3:0]req_periodic_rd_r;
  input \data_valid_2_1.offset_r_reg[0]_0 ;
  input [0:0]DIC;
  input [3:0]rd_wr_r;
  input \grant_r[3]_i_3 ;
  input ofs_rdy_r;
  input \grant_r[3]_i_4 ;
  input ofs_rdy_r_1;
  input \grant_r[3]_i_5 ;
  input ofs_rdy_r_2;
  input \grant_r[2]_i_2 ;
  input ofs_rdy_r_3;
  input [3:0]row_cmd_wr;
  input maint_zq_r;
  input maint_srx_r;
  input maint_rank_r;
  input [59:0]req_row_r;
  input [3:0]\cmd_pipe_plus.mc_address_reg[15] ;
  input [11:0]req_bank_r;
  input [15:0]req_data_buf_addr_r;
  input [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  input [3:0]act_this_rank_r;
  input [3:0]wr_this_rank_r;
  input inhbt_act_faw_r;
  input [9:0]\cmd_pipe_plus.mc_address_reg[25] ;
  input [9:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  input [9:0]\cmd_pipe_plus.mc_address_reg[25]_1 ;
  input [9:0]\cmd_pipe_plus.mc_address_reg[25]_2 ;
  input auto_pre_r;
  input auto_pre_r_4;
  input auto_pre_r_5;
  input auto_pre_r_6;
  input demand_act_priority_r;
  input demand_act_priority_r_7;
  input demand_act_priority_r_8;
  input demand_act_priority_r_9;

  wire CLK;
  wire [1:0]D;
  wire [1:0]DIA;
  wire [0:0]DIC;
  wire [0:0]E;
  wire [3:0]Q;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire auto_pre_r;
  wire auto_pre_r_4;
  wire auto_pre_r_5;
  wire auto_pre_r_6;
  wire cke_ns2_out;
  wire cke_r;
  wire cke_r_reg;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[15] ;
  wire [9:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [9:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  wire [9:0]\cmd_pipe_plus.mc_address_reg[25]_1 ;
  wire [9:0]\cmd_pipe_plus.mc_address_reg[25]_2 ;
  wire \cmd_pipe_plus.mc_cas_n_reg[0] ;
  wire [2:0]col_data_buf_addr;
  wire \col_mux.col_periodic_rd_r ;
  wire \col_mux.col_size_r ;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire col_size;
  wire [0:0]\data_valid_2_1.offset_r_reg[0] ;
  wire \data_valid_2_1.offset_r_reg[0]_0 ;
  wire [0:0]ddr3_ila_rdpath;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_7;
  wire demand_act_priority_r_8;
  wire demand_act_priority_r_9;
  wire demand_act_priority_r_reg;
  wire demand_act_priority_r_reg_0;
  wire \grant_r[2]_i_2 ;
  wire \grant_r[3]_i_3 ;
  wire \grant_r[3]_i_4 ;
  wire \grant_r[3]_i_5 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[1]_2 ;
  wire \grant_r_reg[1]_3 ;
  wire \grant_r_reg[1]_4 ;
  wire \grant_r_reg[1]_5 ;
  wire \grant_r_reg[1]_6 ;
  wire \grant_r_reg[1]_7 ;
  wire \grant_r_reg[1]_8 ;
  wire \grant_r_reg[1]_9 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[2]_3 ;
  wire \grant_r_reg[2]_4 ;
  wire \grant_r_reg[2]_5 ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire [3:0]\grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire \grant_r_reg[3]_3 ;
  wire \grant_r_reg[3]_4 ;
  wire \grant_r_reg[3]_5 ;
  wire \grant_r_reg[3]_6 ;
  wire \grant_r_reg[3]_7 ;
  wire \grant_r_reg[3]_8 ;
  wire granted_col_ns;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire [26:0]granted_col_r_reg_2;
  wire [5:0]granted_col_r_reg_3;
  wire granted_col_r_reg_4;
  wire granted_row_ns;
  wire inhbt_act_faw_r;
  wire insert_maint_r1_lcl_reg;
  wire insert_maint_r1_lcl_reg_0;
  wire maint_rank_r;
  wire maint_srx_r;
  wire maint_zq_r;
  wire mc_aux_out_r_1;
  wire mc_aux_out_r_2;
  wire [1:0]mc_cas_n_ns;
  wire [0:0]mc_cmd_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_odt_ns;
  wire [0:0]mc_ras_n_ns;
  wire offset_ns0;
  wire ofs_rdy_r;
  wire ofs_rdy_r_1;
  wire ofs_rdy_r_2;
  wire ofs_rdy_r_3;
  wire override_demand_ns;
  wire p_15_in;
  wire p_15_in_0;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire \periodic_rd_generation.read_this_rank_r1_reg ;
  wire [3:0]rd_this_rank_r;
  wire [3:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire [11:0]req_bank_r;
  wire [15:0]req_data_buf_addr_r;
  wire [3:0]req_periodic_rd_r;
  wire [59:0]req_row_r;
  wire rnk_config_0;
  wire rnk_config_r;
  wire \rnk_config_strobe_r_reg[0] ;
  wire rnk_config_valid_r_lcl_reg;
  wire [3:0]row_cmd_wr;
  wire [3:0]wr_this_rank_r;

  mig_7series_nosysclock_mig_7series_v4_2_arb_row_col arb_row_col0
       (.CLK(CLK),
        .D(D),
        .DIA(DIA),
        .DIC(DIC),
        .E(E),
        .Q(Q),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg_0),
        .auto_pre_r(auto_pre_r),
        .auto_pre_r_4(auto_pre_r_4),
        .auto_pre_r_5(auto_pre_r_5),
        .auto_pre_r_6(auto_pre_r_6),
        .\cmd_pipe_plus.mc_address_reg[15] (\cmd_pipe_plus.mc_address_reg[15] ),
        .\cmd_pipe_plus.mc_address_reg[25] (\cmd_pipe_plus.mc_address_reg[25] ),
        .\cmd_pipe_plus.mc_address_reg[25]_0 (\cmd_pipe_plus.mc_address_reg[25]_0 ),
        .\cmd_pipe_plus.mc_address_reg[25]_1 (\cmd_pipe_plus.mc_address_reg[25]_1 ),
        .\cmd_pipe_plus.mc_address_reg[25]_2 (\cmd_pipe_plus.mc_address_reg[25]_2 ),
        .\cmd_pipe_plus.mc_cas_n_reg[0] (\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .col_data_buf_addr(col_data_buf_addr),
        .\col_mux.col_periodic_rd_r (\col_mux.col_periodic_rd_r ),
        .\col_mux.col_size_r (\col_mux.col_size_r ),
        .col_rd_wr(col_rd_wr),
        .col_rd_wr_r(col_rd_wr_r),
        .col_size(col_size),
        .\data_valid_2_1.offset_r_reg[0] (\data_valid_2_1.offset_r_reg[0] ),
        .\data_valid_2_1.offset_r_reg[0]_0 (\data_valid_2_1.offset_r_reg[0]_0 ),
        .ddr3_ila_rdpath(ddr3_ila_rdpath),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_7(demand_act_priority_r_7),
        .demand_act_priority_r_8(demand_act_priority_r_8),
        .demand_act_priority_r_9(demand_act_priority_r_9),
        .demand_act_priority_r_reg(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg_0),
        .\genblk3[1].rnk_config_strobe_r_reg[1]_0 (override_demand_ns),
        .\grant_r[2]_i_2 (\grant_r[2]_i_2 ),
        .\grant_r[3]_i_3 (\grant_r[3]_i_3 ),
        .\grant_r[3]_i_4 (\grant_r[3]_i_4 ),
        .\grant_r[3]_i_5 (\grant_r[3]_i_5 ),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[0]_0 (\grant_r_reg[0]_0 ),
        .\grant_r_reg[0]_1 (\grant_r_reg[0]_1 ),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1]_0 ),
        .\grant_r_reg[1]_1 (\grant_r_reg[1]_1 ),
        .\grant_r_reg[1]_2 (\grant_r_reg[1]_2 ),
        .\grant_r_reg[1]_3 (\grant_r_reg[1]_3 ),
        .\grant_r_reg[1]_4 (\grant_r_reg[1]_4 ),
        .\grant_r_reg[1]_5 (\grant_r_reg[1]_5 ),
        .\grant_r_reg[1]_6 (\grant_r_reg[1]_6 ),
        .\grant_r_reg[1]_7 (\grant_r_reg[1]_7 ),
        .\grant_r_reg[1]_8 (\grant_r_reg[1]_8 ),
        .\grant_r_reg[1]_9 (\grant_r_reg[1]_9 ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_0 ),
        .\grant_r_reg[2]_1 (\grant_r_reg[2]_1 ),
        .\grant_r_reg[2]_2 (\grant_r_reg[2]_2 ),
        .\grant_r_reg[2]_3 (\grant_r_reg[2]_3 ),
        .\grant_r_reg[2]_4 (\grant_r_reg[2]_4 ),
        .\grant_r_reg[2]_5 (\grant_r_reg[2]_5 ),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3]_0 ),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_1 ),
        .\grant_r_reg[3]_2 (\grant_r_reg[3]_2 ),
        .\grant_r_reg[3]_3 (\grant_r_reg[3]_3 ),
        .\grant_r_reg[3]_4 (\grant_r_reg[3]_4 ),
        .\grant_r_reg[3]_5 (\grant_r_reg[3]_5 ),
        .\grant_r_reg[3]_6 (\grant_r_reg[3]_6 ),
        .\grant_r_reg[3]_7 (\grant_r_reg[3]_7 ),
        .\grant_r_reg[3]_8 (\grant_r_reg[3]_8 ),
        .granted_col_ns(granted_col_ns),
        .granted_col_r_reg_0(granted_col_r_reg),
        .granted_col_r_reg_1(granted_col_r_reg_0),
        .granted_col_r_reg_2(granted_col_r_reg_1),
        .granted_col_r_reg_3(granted_col_r_reg_2),
        .granted_col_r_reg_4(granted_col_r_reg_3),
        .granted_col_r_reg_5(granted_col_r_reg_4),
        .granted_row_ns(granted_row_ns),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .insert_maint_r1_lcl_reg_0(insert_maint_r1_lcl_reg),
        .insert_maint_r1_lcl_reg_1(insert_maint_r1_lcl_reg_0),
        .maint_rank_r(maint_rank_r),
        .maint_srx_r(maint_srx_r),
        .maint_zq_r(maint_zq_r),
        .mc_aux_out_r_1(mc_aux_out_r_1),
        .mc_aux_out_r_2(mc_aux_out_r_2),
        .mc_cas_n_ns(mc_cas_n_ns),
        .mc_cmd_ns(mc_cmd_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .offset_ns0(offset_ns0),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r_1(ofs_rdy_r_1),
        .ofs_rdy_r_2(ofs_rdy_r_2),
        .ofs_rdy_r_3(ofs_rdy_r_3),
        .p_15_in(p_15_in),
        .p_15_in_0(p_15_in_0),
        .\periodic_rd_generation.read_this_rank (\periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\periodic_rd_generation.read_this_rank_r1 ),
        .\periodic_rd_generation.read_this_rank_r1_reg (\periodic_rd_generation.read_this_rank_r1_reg ),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r(rd_wr_r),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .req_bank_r(req_bank_r),
        .req_data_buf_addr_r(req_data_buf_addr_r),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_row_r(req_row_r),
        .rnk_config_0(rnk_config_0),
        .rnk_config_r(rnk_config_r),
        .\rnk_config_strobe_r_reg[0]_0 (\rnk_config_strobe_r_reg[0] ),
        .rnk_config_valid_r_lcl_reg_0(rnk_config_valid_r_lcl_reg),
        .row_cmd_wr(row_cmd_wr),
        .wr_this_rank_r(wr_this_rank_r));
  mig_7series_nosysclock_mig_7series_v4_2_arb_select arb_select0
       (.CLK(CLK),
        .DIA(DIA[1]),
        .cke_ns2_out(cke_ns2_out),
        .cke_r(cke_r),
        .cke_r_reg_0(cke_r_reg),
        .\col_mux.col_periodic_rd_r (\col_mux.col_periodic_rd_r ),
        .\col_mux.col_size_r (\col_mux.col_size_r ),
        .col_rd_wr(col_rd_wr),
        .col_rd_wr_r(col_rd_wr_r),
        .col_size(col_size),
        .ddr3_ila_rdpath(ddr3_ila_rdpath),
        .mc_aux_out_r_1(mc_aux_out_r_1),
        .mc_aux_out_r_2(mc_aux_out_r_2),
        .rnk_config_0(rnk_config_0),
        .rnk_config_r(rnk_config_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_arb_row_col" *) 
module mig_7series_nosysclock_mig_7series_v4_2_arb_row_col
   (granted_col_r_reg_0,
    insert_maint_r1_lcl_reg_0,
    granted_col_r_reg_1,
    \grant_r_reg[3] ,
    rd_wr_r_lcl_reg,
    Q,
    D,
    \grant_r_reg[0] ,
    \genblk3[1].rnk_config_strobe_r_reg[1]_0 ,
    \periodic_rd_generation.read_this_rank_r1_reg ,
    \periodic_rd_generation.read_this_rank ,
    DIA,
    col_rd_wr,
    mc_cmd_ns,
    E,
    mc_odt_ns,
    \data_valid_2_1.offset_r_reg[0] ,
    offset_ns0,
    col_size,
    \grant_r_reg[1] ,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[1]_0 ,
    \grant_r_reg[2] ,
    granted_col_r_reg_2,
    rnk_config_0,
    \grant_r_reg[3]_1 ,
    mc_ras_n_ns,
    mc_cas_n_ns,
    mc_cs_n_ns,
    granted_col_r_reg_3,
    granted_col_r_reg_4,
    \grant_r_reg[1]_1 ,
    col_data_buf_addr,
    act_this_rank,
    \grant_r_reg[3]_2 ,
    \grant_r_reg[3]_3 ,
    \grant_r_reg[3]_4 ,
    \grant_r_reg[0]_0 ,
    act_wait_r_lcl_reg,
    act_wait_r_lcl_reg_0,
    \grant_r_reg[1]_2 ,
    \grant_r_reg[3]_5 ,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[3]_6 ,
    \grant_r_reg[0]_1 ,
    demand_act_priority_r_reg,
    demand_act_priority_r_reg_0,
    \grant_r_reg[1]_3 ,
    granted_col_r_reg_5,
    granted_row_ns,
    CLK,
    granted_col_ns,
    insert_maint_r1_lcl_reg_1,
    rnk_config_valid_r_lcl_reg_0,
    col_rd_wr_r,
    rnk_config_r,
    \cmd_pipe_plus.mc_cas_n_reg[0] ,
    \grant_r_reg[1]_4 ,
    \grant_r_reg[3]_7 ,
    \grant_r_reg[1]_5 ,
    \grant_r_reg[1]_6 ,
    \grant_r_reg[1]_7 ,
    \grant_r_reg[1]_8 ,
    \grant_r_reg[3]_8 ,
    \grant_r_reg[1]_9 ,
    \grant_r_reg[2]_1 ,
    \grant_r_reg[2]_2 ,
    p_15_in,
    \grant_r_reg[2]_3 ,
    \grant_r_reg[2]_4 ,
    \grant_r_reg[2]_5 ,
    p_15_in_0,
    \rnk_config_strobe_r_reg[0]_0 ,
    \periodic_rd_generation.read_this_rank_r1 ,
    rd_this_rank_r,
    req_periodic_rd_r,
    \col_mux.col_periodic_rd_r ,
    \data_valid_2_1.offset_r_reg[0]_0 ,
    DIC,
    mc_aux_out_r_1,
    ddr3_ila_rdpath,
    mc_aux_out_r_2,
    rd_wr_r,
    \col_mux.col_size_r ,
    \grant_r[3]_i_3 ,
    ofs_rdy_r,
    \grant_r[3]_i_4 ,
    ofs_rdy_r_1,
    \grant_r[3]_i_5 ,
    ofs_rdy_r_2,
    \grant_r[2]_i_2 ,
    ofs_rdy_r_3,
    row_cmd_wr,
    maint_zq_r,
    maint_srx_r,
    maint_rank_r,
    req_row_r,
    \cmd_pipe_plus.mc_address_reg[15] ,
    req_bank_r,
    req_data_buf_addr_r,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    act_this_rank_r,
    wr_this_rank_r,
    inhbt_act_faw_r,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \cmd_pipe_plus.mc_address_reg[25]_0 ,
    \cmd_pipe_plus.mc_address_reg[25]_1 ,
    \cmd_pipe_plus.mc_address_reg[25]_2 ,
    auto_pre_r,
    auto_pre_r_4,
    auto_pre_r_5,
    auto_pre_r_6,
    demand_act_priority_r,
    demand_act_priority_r_7,
    demand_act_priority_r_8,
    demand_act_priority_r_9);
  output granted_col_r_reg_0;
  output insert_maint_r1_lcl_reg_0;
  output granted_col_r_reg_1;
  output \grant_r_reg[3] ;
  output rd_wr_r_lcl_reg;
  output [3:0]Q;
  output [1:0]D;
  output \grant_r_reg[0] ;
  output \genblk3[1].rnk_config_strobe_r_reg[1]_0 ;
  output \periodic_rd_generation.read_this_rank_r1_reg ;
  output \periodic_rd_generation.read_this_rank ;
  output [1:0]DIA;
  output col_rd_wr;
  output [0:0]mc_cmd_ns;
  output [0:0]E;
  output [0:0]mc_odt_ns;
  output [0:0]\data_valid_2_1.offset_r_reg[0] ;
  output offset_ns0;
  output col_size;
  output \grant_r_reg[1] ;
  output \grant_r_reg[3]_0 ;
  output \grant_r_reg[1]_0 ;
  output \grant_r_reg[2] ;
  output granted_col_r_reg_2;
  output rnk_config_0;
  output [3:0]\grant_r_reg[3]_1 ;
  output [0:0]mc_ras_n_ns;
  output [1:0]mc_cas_n_ns;
  output [0:0]mc_cs_n_ns;
  output [26:0]granted_col_r_reg_3;
  output [5:0]granted_col_r_reg_4;
  output \grant_r_reg[1]_1 ;
  output [2:0]col_data_buf_addr;
  output act_this_rank;
  output \grant_r_reg[3]_2 ;
  output \grant_r_reg[3]_3 ;
  output \grant_r_reg[3]_4 ;
  output \grant_r_reg[0]_0 ;
  output act_wait_r_lcl_reg;
  output act_wait_r_lcl_reg_0;
  output \grant_r_reg[1]_2 ;
  output \grant_r_reg[3]_5 ;
  output \grant_r_reg[2]_0 ;
  output \grant_r_reg[3]_6 ;
  output \grant_r_reg[0]_1 ;
  output demand_act_priority_r_reg;
  output demand_act_priority_r_reg_0;
  output \grant_r_reg[1]_3 ;
  output granted_col_r_reg_5;
  input granted_row_ns;
  input CLK;
  input granted_col_ns;
  input insert_maint_r1_lcl_reg_1;
  input rnk_config_valid_r_lcl_reg_0;
  input col_rd_wr_r;
  input rnk_config_r;
  input \cmd_pipe_plus.mc_cas_n_reg[0] ;
  input \grant_r_reg[1]_4 ;
  input \grant_r_reg[3]_7 ;
  input \grant_r_reg[1]_5 ;
  input \grant_r_reg[1]_6 ;
  input \grant_r_reg[1]_7 ;
  input \grant_r_reg[1]_8 ;
  input \grant_r_reg[3]_8 ;
  input \grant_r_reg[1]_9 ;
  input \grant_r_reg[2]_1 ;
  input \grant_r_reg[2]_2 ;
  input p_15_in;
  input \grant_r_reg[2]_3 ;
  input \grant_r_reg[2]_4 ;
  input \grant_r_reg[2]_5 ;
  input p_15_in_0;
  input \rnk_config_strobe_r_reg[0]_0 ;
  input \periodic_rd_generation.read_this_rank_r1 ;
  input [3:0]rd_this_rank_r;
  input [3:0]req_periodic_rd_r;
  input \col_mux.col_periodic_rd_r ;
  input \data_valid_2_1.offset_r_reg[0]_0 ;
  input [0:0]DIC;
  input mc_aux_out_r_1;
  input [0:0]ddr3_ila_rdpath;
  input mc_aux_out_r_2;
  input [3:0]rd_wr_r;
  input \col_mux.col_size_r ;
  input \grant_r[3]_i_3 ;
  input ofs_rdy_r;
  input \grant_r[3]_i_4 ;
  input ofs_rdy_r_1;
  input \grant_r[3]_i_5 ;
  input ofs_rdy_r_2;
  input \grant_r[2]_i_2 ;
  input ofs_rdy_r_3;
  input [3:0]row_cmd_wr;
  input maint_zq_r;
  input maint_srx_r;
  input maint_rank_r;
  input [59:0]req_row_r;
  input [3:0]\cmd_pipe_plus.mc_address_reg[15] ;
  input [11:0]req_bank_r;
  input [15:0]req_data_buf_addr_r;
  input [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  input [3:0]act_this_rank_r;
  input [3:0]wr_this_rank_r;
  input inhbt_act_faw_r;
  input [9:0]\cmd_pipe_plus.mc_address_reg[25] ;
  input [9:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  input [9:0]\cmd_pipe_plus.mc_address_reg[25]_1 ;
  input [9:0]\cmd_pipe_plus.mc_address_reg[25]_2 ;
  input auto_pre_r;
  input auto_pre_r_4;
  input auto_pre_r_5;
  input auto_pre_r_6;
  input demand_act_priority_r;
  input demand_act_priority_r_7;
  input demand_act_priority_r_8;
  input demand_act_priority_r_9;

  wire CLK;
  wire [1:0]D;
  wire [1:0]DIA;
  wire [0:0]DIC;
  wire [0:0]E;
  wire [3:0]Q;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire auto_pre_r;
  wire auto_pre_r_4;
  wire auto_pre_r_5;
  wire auto_pre_r_6;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[15] ;
  wire [9:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [9:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  wire [9:0]\cmd_pipe_plus.mc_address_reg[25]_1 ;
  wire [9:0]\cmd_pipe_plus.mc_address_reg[25]_2 ;
  wire \cmd_pipe_plus.mc_cas_n_reg[0] ;
  wire [2:0]col_data_buf_addr;
  wire \col_mux.col_periodic_rd_r ;
  wire \col_mux.col_size_r ;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire col_size;
  wire config_arb0_n_0;
  wire config_arb0_n_1;
  wire [0:0]\data_valid_2_1.offset_r_reg[0] ;
  wire \data_valid_2_1.offset_r_reg[0]_0 ;
  wire [0:0]ddr3_ila_rdpath;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_7;
  wire demand_act_priority_r_8;
  wire demand_act_priority_r_9;
  wire demand_act_priority_r_reg;
  wire demand_act_priority_r_reg_0;
  wire \genblk3[1].rnk_config_strobe_r_reg[1]_0 ;
  wire \grant_r[2]_i_2 ;
  wire \grant_r[3]_i_3 ;
  wire \grant_r[3]_i_4 ;
  wire \grant_r[3]_i_5 ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[1]_2 ;
  wire \grant_r_reg[1]_3 ;
  wire \grant_r_reg[1]_4 ;
  wire \grant_r_reg[1]_5 ;
  wire \grant_r_reg[1]_6 ;
  wire \grant_r_reg[1]_7 ;
  wire \grant_r_reg[1]_8 ;
  wire \grant_r_reg[1]_9 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[2]_3 ;
  wire \grant_r_reg[2]_4 ;
  wire \grant_r_reg[2]_5 ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire [3:0]\grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire \grant_r_reg[3]_3 ;
  wire \grant_r_reg[3]_4 ;
  wire \grant_r_reg[3]_5 ;
  wire \grant_r_reg[3]_6 ;
  wire \grant_r_reg[3]_7 ;
  wire \grant_r_reg[3]_8 ;
  wire granted_col_ns;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire granted_col_r_reg_2;
  wire [26:0]granted_col_r_reg_3;
  wire [5:0]granted_col_r_reg_4;
  wire granted_col_r_reg_5;
  wire granted_row_ns;
  wire inhbt_act_faw_r;
  wire insert_maint_r1_lcl_reg_0;
  wire insert_maint_r1_lcl_reg_1;
  wire maint_rank_r;
  wire maint_srx_r;
  wire maint_zq_r;
  wire mc_aux_out_r_1;
  wire mc_aux_out_r_2;
  wire [1:0]mc_cas_n_ns;
  wire [0:0]mc_cmd_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_odt_ns;
  wire [0:0]mc_ras_n_ns;
  wire offset_ns0;
  wire ofs_rdy_r;
  wire ofs_rdy_r_1;
  wire ofs_rdy_r_2;
  wire ofs_rdy_r_3;
  wire p_15_in;
  wire p_15_in_0;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire \periodic_rd_generation.read_this_rank_r1_reg ;
  wire [3:0]rd_this_rank_r;
  wire [3:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire [11:0]req_bank_r;
  wire [15:0]req_data_buf_addr_r;
  wire [3:0]req_periodic_rd_r;
  wire [59:0]req_row_r;
  wire rnk_config_0;
  wire rnk_config_r;
  wire rnk_config_strobe;
  wire [5:1]rnk_config_strobe_0;
  wire rnk_config_strobe_ns;
  wire \rnk_config_strobe_r_reg[0]_0 ;
  wire rnk_config_valid_r;
  wire rnk_config_valid_r_lcl_reg_0;
  wire [3:0]row_cmd_wr;
  wire sent_row;
  wire [3:0]wr_this_rank_r;

  LUT1 #(
    .INIT(2'h1)) 
    \cmd_pipe_plus.mc_cas_n[1]_i_1 
       (.I0(granted_col_r_reg_0),
        .O(mc_cas_n_ns[1]));
  mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1 col_arb0
       (.CLK(CLK),
        .D(D[1]),
        .DIA(DIA),
        .DIC(DIC),
        .E(E),
        .Q(Q),
        .auto_pre_r(auto_pre_r),
        .auto_pre_r_4(auto_pre_r_4),
        .auto_pre_r_5(auto_pre_r_5),
        .auto_pre_r_6(auto_pre_r_6),
        .\cmd_pipe_plus.mc_address_reg[25] (\cmd_pipe_plus.mc_address_reg[25] ),
        .\cmd_pipe_plus.mc_address_reg[25]_0 (\cmd_pipe_plus.mc_address_reg[25]_0 ),
        .\cmd_pipe_plus.mc_address_reg[25]_1 (\cmd_pipe_plus.mc_address_reg[25]_1 ),
        .\cmd_pipe_plus.mc_address_reg[25]_2 (\cmd_pipe_plus.mc_address_reg[25]_2 ),
        .\cmd_pipe_plus.mc_data_offset_reg[0] (granted_col_r_reg_0),
        .col_data_buf_addr(col_data_buf_addr),
        .\col_mux.col_periodic_rd_r (\col_mux.col_periodic_rd_r ),
        .\col_mux.col_size_r (\col_mux.col_size_r ),
        .col_rd_wr(col_rd_wr),
        .col_rd_wr_r(col_rd_wr_r),
        .col_size(col_size),
        .\data_valid_2_1.offset_r_reg[0] (\data_valid_2_1.offset_r_reg[0] ),
        .\data_valid_2_1.offset_r_reg[0]_0 (\data_valid_2_1.offset_r_reg[0]_0 ),
        .ddr3_ila_rdpath(ddr3_ila_rdpath),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ),
        .\grant_r[2]_i_2 (\genblk3[1].rnk_config_strobe_r_reg[1]_0 ),
        .\grant_r[2]_i_2_0 (config_arb0_n_0),
        .\grant_r[2]_i_2_1 (\grant_r[2]_i_2 ),
        .\grant_r[3]_i_3 (\grant_r[3]_i_3 ),
        .\grant_r[3]_i_4 (\grant_r[3]_i_4 ),
        .\grant_r[3]_i_5 (\grant_r[3]_i_5 ),
        .\grant_r_reg[0]_0 (\grant_r_reg[0] ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1] ),
        .\grant_r_reg[1]_1 (\grant_r_reg[1]_0 ),
        .\grant_r_reg[1]_2 (\grant_r_reg[1]_4 ),
        .\grant_r_reg[1]_3 (\grant_r_reg[1]_5 ),
        .\grant_r_reg[1]_4 (\grant_r_reg[1]_6 ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2] ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3] ),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_0 ),
        .\grant_r_reg[3]_2 (\grant_r_reg[3]_3 ),
        .\grant_r_reg[3]_3 (\grant_r_reg[3]_6 ),
        .\grant_r_reg[3]_4 (\grant_r_reg[3]_7 ),
        .granted_col_r_reg(granted_col_r_reg_1),
        .granted_col_r_reg_0(granted_col_r_reg_2),
        .granted_col_r_reg_1(granted_col_r_reg_3[26:16]),
        .granted_col_r_reg_2(granted_col_r_reg_4[5:3]),
        .granted_col_r_reg_3(granted_col_r_reg_5),
        .\last_master_r_reg[3]_0 (\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .mc_aux_out_r_1(mc_aux_out_r_1),
        .mc_aux_out_r_2(mc_aux_out_r_2),
        .mc_cmd_ns(mc_cmd_ns),
        .mc_odt_ns(mc_odt_ns),
        .offset_ns0(offset_ns0),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r_1(ofs_rdy_r_1),
        .ofs_rdy_r_2(ofs_rdy_r_2),
        .ofs_rdy_r_3(ofs_rdy_r_3),
        .\periodic_rd_generation.read_this_rank (\periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\periodic_rd_generation.read_this_rank_r1 ),
        .\periodic_rd_generation.read_this_rank_r1_reg (\periodic_rd_generation.read_this_rank_r1_reg ),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r(rd_wr_r),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .req_bank_r(req_bank_r),
        .req_data_buf_addr_r(req_data_buf_addr_r),
        .req_periodic_rd_r(req_periodic_rd_r),
        .wr_this_rank_r(wr_this_rank_r));
  mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1_3 config_arb0
       (.CLK(CLK),
        .\genblk3[1].rnk_config_strobe_r_reg[1] (\genblk3[1].rnk_config_strobe_r_reg[1]_0 ),
        .\grant_r_reg[0]_0 (config_arb0_n_0),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_1 ),
        .\grant_r_reg[2]_1 (\grant_r_reg[2]_2 ),
        .\grant_r_reg[2]_2 (\grant_r_reg[2]_3 ),
        .\grant_r_reg[2]_3 (\grant_r_reg[2]_4 ),
        .\grant_r_reg[2]_4 (\grant_r_reg[2]_5 ),
        .p_15_in(p_15_in),
        .p_15_in_0(p_15_in_0),
        .rnk_config_0(rnk_config_0),
        .rnk_config_r(rnk_config_r),
        .\rnk_config_r_reg[0] (\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .rnk_config_strobe(rnk_config_strobe),
        .rnk_config_strobe_0(rnk_config_strobe_0),
        .rnk_config_strobe_ns(rnk_config_strobe_ns),
        .\rnk_config_strobe_r_reg[0] (\rnk_config_strobe_r_reg[0]_0 ),
        .rnk_config_valid_r(rnk_config_valid_r),
        .rnk_config_valid_r_lcl_reg(config_arb0_n_1));
  FDRE \genblk3[1].rnk_config_strobe_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe),
        .Q(rnk_config_strobe_0[1]),
        .R(1'b0));
  FDRE \genblk3[2].rnk_config_strobe_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe_0[1]),
        .Q(rnk_config_strobe_0[2]),
        .R(1'b0));
  FDRE \genblk3[3].rnk_config_strobe_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe_0[2]),
        .Q(rnk_config_strobe_0[3]),
        .R(1'b0));
  FDRE \genblk3[4].rnk_config_strobe_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe_0[3]),
        .Q(rnk_config_strobe_0[4]),
        .R(1'b0));
  FDRE \genblk3[5].rnk_config_strobe_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe_0[4]),
        .Q(rnk_config_strobe_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    granted_col_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(granted_col_ns),
        .Q(granted_col_r_reg_0),
        .R(1'b0));
  FDRE granted_row_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(granted_row_ns),
        .Q(sent_row),
        .R(1'b0));
  FDRE insert_maint_r1_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(insert_maint_r1_lcl_reg_1),
        .Q(insert_maint_r1_lcl_reg_0),
        .R(1'b0));
  FDRE \rnk_config_strobe_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe_ns),
        .Q(rnk_config_strobe),
        .R(1'b0));
  FDRE rnk_config_valid_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(config_arb0_n_1),
        .Q(rnk_config_valid_r),
        .R(rnk_config_valid_r_lcl_reg_0));
  mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1_4 row_arb0
       (.CLK(CLK),
        .D(D[0]),
        .Q(\grant_r_reg[3]_1 ),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg_0),
        .\cmd_pipe_plus.mc_address_reg[15] (\cmd_pipe_plus.mc_address_reg[15] ),
        .\cmd_pipe_plus.mc_cas_n_reg[0] (\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .\cmd_pipe_plus.mc_cs_n_reg[0] (insert_maint_r1_lcl_reg_0),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_7(demand_act_priority_r_7),
        .demand_act_priority_r_8(demand_act_priority_r_8),
        .demand_act_priority_r_9(demand_act_priority_r_9),
        .demand_act_priority_r_reg(demand_act_priority_r_reg),
        .demand_act_priority_r_reg_0(demand_act_priority_r_reg_0),
        .\grant_r[3]_i_2__1 (insert_maint_r1_lcl_reg_1),
        .\grant_r_reg[0]_0 (granted_col_r_reg_3[15:0]),
        .\grant_r_reg[0]_1 (granted_col_r_reg_4[2:0]),
        .\grant_r_reg[0]_2 (\grant_r_reg[0]_0 ),
        .\grant_r_reg[0]_3 (\grant_r_reg[0]_1 ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1]_1 ),
        .\grant_r_reg[1]_1 (\grant_r_reg[1]_2 ),
        .\grant_r_reg[1]_2 (\grant_r_reg[1]_3 ),
        .\grant_r_reg[1]_3 (\grant_r_reg[1]_7 ),
        .\grant_r_reg[1]_4 (\grant_r_reg[1]_8 ),
        .\grant_r_reg[1]_5 (\grant_r_reg[1]_9 ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_0 ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3]_2 ),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_4 ),
        .\grant_r_reg[3]_2 (\grant_r_reg[3]_5 ),
        .\grant_r_reg[3]_3 (\grant_r_reg[3]_8 ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .maint_rank_r(maint_rank_r),
        .maint_srx_r(maint_srx_r),
        .maint_zq_r(maint_zq_r),
        .mc_cas_n_ns(mc_cas_n_ns[0]),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .req_bank_r(req_bank_r),
        .req_row_r(req_row_r),
        .row_cmd_wr(row_cmd_wr),
        .sent_row(sent_row));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_arb_select" *) 
module mig_7series_nosysclock_mig_7series_v4_2_arb_select
   (\col_mux.col_periodic_rd_r ,
    col_rd_wr_r,
    \col_mux.col_size_r ,
    mc_aux_out_r_1,
    mc_aux_out_r_2,
    cke_r,
    rnk_config_r,
    DIA,
    CLK,
    col_rd_wr,
    col_size,
    ddr3_ila_rdpath,
    cke_r_reg_0,
    cke_ns2_out,
    rnk_config_0);
  output \col_mux.col_periodic_rd_r ;
  output col_rd_wr_r;
  output \col_mux.col_size_r ;
  output mc_aux_out_r_1;
  output mc_aux_out_r_2;
  output cke_r;
  output rnk_config_r;
  input [0:0]DIA;
  input CLK;
  input col_rd_wr;
  input col_size;
  input [0:0]ddr3_ila_rdpath;
  input cke_r_reg_0;
  input cke_ns2_out;
  input rnk_config_0;

  wire CLK;
  wire [0:0]DIA;
  wire cke_ns2_out;
  wire cke_r;
  wire cke_r_reg_0;
  wire \col_mux.col_periodic_rd_r ;
  wire \col_mux.col_size_r ;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire col_size;
  wire [0:0]ddr3_ila_rdpath;
  wire mc_aux_out_r_1;
  wire mc_aux_out_r_2;
  wire rnk_config_0;
  wire rnk_config_r;

  FDSE cke_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cke_ns2_out),
        .Q(cke_r),
        .S(cke_r_reg_0));
  FDRE \col_mux.col_periodic_rd_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(DIA),
        .Q(\col_mux.col_periodic_rd_r ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \col_mux.col_rd_wr_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(col_rd_wr),
        .Q(col_rd_wr_r),
        .R(1'b0));
  FDRE \col_mux.col_size_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(col_size),
        .Q(\col_mux.col_size_r ),
        .R(1'b0));
  FDRE \mc_aux_out_r_1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(ddr3_ila_rdpath),
        .Q(mc_aux_out_r_1),
        .R(1'b0));
  FDRE \mc_aux_out_r_2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_aux_out_r_1),
        .Q(mc_aux_out_r_2),
        .R(1'b0));
  FDRE \rnk_config_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_0),
        .Q(rnk_config_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl
   (idle_r,
    req_periodic_rd_r,
    rd_wr_r,
    rb_hit_busy_r,
    bm_end_r1,
    bm_end,
    row_cmd_wr,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    pre_bm_end_r_reg,
    wait_for_maint_r_lcl_reg,
    auto_pre_r,
    idle_r_lcl_reg,
    rd_wr_r_lcl_reg,
    req_wr_r_lcl_reg,
    pre_bm_end_r_reg_0,
    override_demand_r_reg,
    rd_wr_r_lcl_reg_0,
    \ras_timer_r_reg[2] ,
    bm_end_r1_reg,
    \ras_timer_r_reg[2]_0 ,
    ordered_r_lcl_reg,
    ordered_r_lcl_reg_0,
    rstdiv0_sync_r1_reg_rep__12,
    p_9_in,
    q_entry_ns,
    idle_r_lcl_reg_0,
    D,
    rb_hit_busy_r_reg,
    pre_passing_open_bank_r_reg,
    idle_r_lcl_reg_1,
    idle_r_lcl_reg_2,
    idle_r_lcl_reg_3,
    pre_bm_end_r_reg_1,
    idle_r_lcl_reg_4,
    auto_pre_r_lcl_reg,
    \req_row_r_lcl_reg[15] ,
    demand_priority_r_reg,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \req_col_r_reg[9] ,
    CLK,
    periodic_rd_insert,
    req_bank_rdy_r_reg,
    req_wr_r_lcl0,
    hi_priority,
    rb_hit_busy_r_reg_0,
    ofs_rdy_r_reg,
    ofs_rdy_r0,
    wait_for_maint_r_lcl_reg_0,
    wait_for_maint_r_lcl_reg_1,
    \order_q_r_reg[1] ,
    S,
    \compute_tail.tail_r_lcl_reg ,
    \compute_tail.tail_r_lcl_reg_0 ,
    head_r_lcl_reg,
    \rp_timer.rp_timer_r_reg[0] ,
    col_wait_r_reg,
    Q,
    \q_entry_r_reg[0] ,
    \compute_tail.tail_r_lcl_reg_1 ,
    \q_entry_r_reg[0]_0 ,
    q_has_rd_r_reg,
    q_has_rd_r_reg_0,
    was_wr,
    override_demand_r,
    demanded_prior_r_reg,
    demand_priority_r_0,
    \q_entry_r_reg[0]_1 ,
    \rtp_timer_r_reg[1] ,
    granted_col_r_reg,
    granted_col_r_reg_0,
    granted_col_r_reg_1,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    \ras_timer_r_reg[2]_3 ,
    req_bank_rdy_r_reg_0,
    req_bank_rdy_r_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ,
    accept_internal_r_reg,
    accept_internal_r_reg_0,
    accept_internal_r_reg_1,
    accept_internal_r_reg_2,
    \q_entry_r_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ,
    \q_entry_r_reg[0]_2 ,
    \q_entry_r_reg[1]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ,
    \maint_controller.maint_hit_busies_r_reg[0] ,
    \maint_controller.maint_hit_busies_r_reg[0]_0 ,
    rd_wr_r_lcl_reg_1,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ,
    head_r_lcl_reg_0,
    accept_internal_r,
    \q_entry_r_reg[0]_3 ,
    app_en_r2,
    \q_entry_r_reg[0]_4 ,
    auto_pre_r_lcl_reg_0,
    app_hi_pri_r2,
    \ras_timer_r[2]_i_3__2 ,
    \ras_timer_r[2]_i_3__2_0 ,
    \ras_timer_r[2]_i_3__2_1 ,
    granted_row_r_reg,
    granted_row_r_reg_0,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    maint_req_r,
    pass_open_bank_r_lcl_reg,
    pass_open_bank_r_lcl_reg_0,
    pass_open_bank_r_lcl_reg_1,
    row,
    \starve_limit_cntr_r_reg[0] ,
    demanded_prior_r_1,
    \rtp_timer_r_reg[0] ,
    \req_data_buf_addr_r_reg[3]_0 ,
    bank,
    \req_col_r_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[0]_5 );
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r;
  output [0:0]rb_hit_busy_r;
  output bm_end_r1;
  output [0:0]bm_end;
  output [0:0]row_cmd_wr;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output pre_bm_end_r_reg;
  output wait_for_maint_r_lcl_reg;
  output auto_pre_r;
  output idle_r_lcl_reg;
  output rd_wr_r_lcl_reg;
  output req_wr_r_lcl_reg;
  output pre_bm_end_r_reg_0;
  output override_demand_r_reg;
  output rd_wr_r_lcl_reg_0;
  output \ras_timer_r_reg[2] ;
  output bm_end_r1_reg;
  output \ras_timer_r_reg[2]_0 ;
  output ordered_r_lcl_reg;
  output ordered_r_lcl_reg_0;
  output rstdiv0_sync_r1_reg_rep__12;
  output p_9_in;
  output [0:0]q_entry_ns;
  output idle_r_lcl_reg_0;
  output [0:0]D;
  output rb_hit_busy_r_reg;
  output pre_passing_open_bank_r_reg;
  output idle_r_lcl_reg_1;
  output idle_r_lcl_reg_2;
  output idle_r_lcl_reg_3;
  output pre_bm_end_r_reg_1;
  output idle_r_lcl_reg_4;
  output auto_pre_r_lcl_reg;
  output [15:0]\req_row_r_lcl_reg[15] ;
  output demand_priority_r_reg;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  output [9:0]\req_col_r_reg[9] ;
  input CLK;
  input periodic_rd_insert;
  input [0:0]req_bank_rdy_r_reg;
  input req_wr_r_lcl0;
  input hi_priority;
  input rb_hit_busy_r_reg_0;
  input ofs_rdy_r_reg;
  input ofs_rdy_r0;
  input wait_for_maint_r_lcl_reg_0;
  input wait_for_maint_r_lcl_reg_1;
  input [2:0]\order_q_r_reg[1] ;
  input [0:0]S;
  input \compute_tail.tail_r_lcl_reg ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input head_r_lcl_reg;
  input [0:0]\rp_timer.rp_timer_r_reg[0] ;
  input col_wait_r_reg;
  input [1:0]Q;
  input \q_entry_r_reg[0] ;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input [2:0]\q_entry_r_reg[0]_0 ;
  input q_has_rd_r_reg;
  input q_has_rd_r_reg_0;
  input was_wr;
  input override_demand_r;
  input demanded_prior_r_reg;
  input demand_priority_r_0;
  input [2:0]\q_entry_r_reg[0]_1 ;
  input \rtp_timer_r_reg[1] ;
  input granted_col_r_reg;
  input granted_col_r_reg_0;
  input granted_col_r_reg_1;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input \ras_timer_r_reg[2]_3 ;
  input req_bank_rdy_r_reg_0;
  input req_bank_rdy_r_reg_1;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  input accept_internal_r_reg;
  input accept_internal_r_reg_0;
  input accept_internal_r_reg_1;
  input accept_internal_r_reg_2;
  input \q_entry_r_reg[1] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  input [0:0]\q_entry_r_reg[0]_2 ;
  input \q_entry_r_reg[1]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[0] ;
  input \maint_controller.maint_hit_busies_r_reg[0]_0 ;
  input rd_wr_r_lcl_reg_1;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  input head_r_lcl_reg_0;
  input accept_internal_r;
  input \q_entry_r_reg[0]_3 ;
  input app_en_r2;
  input \q_entry_r_reg[0]_4 ;
  input auto_pre_r_lcl_reg_0;
  input app_hi_pri_r2;
  input \ras_timer_r[2]_i_3__2 ;
  input \ras_timer_r[2]_i_3__2_0 ;
  input \ras_timer_r[2]_i_3__2_1 ;
  input granted_row_r_reg;
  input granted_row_r_reg_0;
  input ras_timer_zero_r_reg;
  input ras_timer_zero_r_reg_0;
  input maint_req_r;
  input pass_open_bank_r_lcl_reg;
  input pass_open_bank_r_lcl_reg_0;
  input pass_open_bank_r_lcl_reg_1;
  input [15:0]row;
  input \starve_limit_cntr_r_reg[0] ;
  input demanded_prior_r_1;
  input \rtp_timer_r_reg[0] ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ;
  input \q_entry_r_reg[1]_1 ;
  input \q_entry_r_reg[0]_5 ;

  wire CLK;
  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]S;
  wire accept_internal_r;
  wire accept_internal_r_reg;
  wire accept_internal_r_reg_0;
  wire accept_internal_r_reg_1;
  wire accept_internal_r_reg_2;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire auto_pre_r;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire [2:0]bank;
  wire bank_compare0_n_14;
  wire bank_compare0_n_17;
  wire bank_compare0_n_8;
  wire bank_compare0_n_9;
  wire bank_queue0_n_14;
  wire bank_queue0_n_18;
  wire bank_state0_n_18;
  wire [0:0]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_reg;
  wire col_wait_r;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_reg ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire demand_act_priority_r;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demand_priority_r_reg;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire granted_row_r_reg;
  wire granted_row_r_reg_0;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire hi_priority;
  wire [0:0]idle_ns;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[0] ;
  wire \maint_controller.maint_hit_busies_r_reg[0]_0 ;
  wire maint_req_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r_reg;
  wire [1:0]order_q_r;
  wire [2:0]\order_q_r_reg[1] ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire ordered_r_lcl_reg_0;
  wire override_demand_r;
  wire override_demand_r_reg;
  wire p_15_in;
  wire p_9_in;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r_reg;
  wire pre_wait_r;
  wire [0:0]q_entry_ns;
  wire \q_entry_r_reg[0] ;
  wire [2:0]\q_entry_r_reg[0]_0 ;
  wire [2:0]\q_entry_r_reg[0]_1 ;
  wire [0:0]\q_entry_r_reg[0]_2 ;
  wire \q_entry_r_reg[0]_3 ;
  wire \q_entry_r_reg[0]_4 ;
  wire \q_entry_r_reg[0]_5 ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire q_has_priority;
  wire q_has_rd;
  wire q_has_rd_r_reg;
  wire q_has_rd_r_reg_0;
  wire [2:0]ras_timer_passed_ns;
  wire \ras_timer_r[2]_i_3__2 ;
  wire \ras_timer_r[2]_i_3__2_0 ;
  wire \ras_timer_r[2]_i_3__2_1 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire \ras_timer_r_reg[2]_3 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire [0:0]rd_this_rank_r;
  wire [0:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire [2:0]req_bank_r;
  wire [0:0]req_bank_rdy_r_reg;
  wire req_bank_rdy_r_reg_0;
  wire req_bank_rdy_r_reg_1;
  wire [9:0]\req_col_r_reg[9] ;
  wire [9:0]\req_col_r_reg[9]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [15:0]\req_row_r_lcl_reg[15] ;
  wire [0:0]req_wr_r;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg;
  wire [15:0]row;
  wire [0:0]row_cmd_wr;
  wire row_hit_r;
  wire [0:0]\rp_timer.rp_timer_r_reg[0] ;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire \rtp_timer_r_reg[0] ;
  wire \rtp_timer_r_reg[1] ;
  wire set_order_q;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire tail_r;
  wire wait_for_maint_r_lcl_reg;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  mig_7series_nosysclock_mig_7series_v4_2_bank_compare_2 bank_compare0
       (.CLK(CLK),
        .E(idle_ns),
        .Q(Q[0]),
        .S(S),
        .bank(bank),
        .col_wait_r(col_wait_r),
        .granted_col_r_reg(granted_col_r_reg),
        .granted_col_r_reg_0(granted_col_r_reg_0),
        .granted_col_r_reg_1(granted_col_r_reg_1),
        .head_r_lcl_i_2(\q_entry_r_reg[0]_0 ),
        .hi_priority(hi_priority),
        .maint_req_r(maint_req_r),
        .order_q_r(order_q_r),
        .\order_q_r_reg[0] (bank_compare0_n_14),
        .\order_q_r_reg[1] (\order_q_r_reg[1] ),
        .\order_q_r_reg[1]_0 (idle_r_lcl_reg),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg_0),
        .p_15_in(p_15_in),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg(bank_compare0_n_8),
        .pass_open_bank_r_lcl_reg_0(\compute_tail.tail_r_lcl_reg ),
        .pass_open_bank_r_lcl_reg_1(col_wait_r_reg),
        .pass_open_bank_r_lcl_reg_2(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_3(pass_open_bank_r_lcl_reg_0),
        .pass_open_bank_r_lcl_reg_4(pass_open_bank_r_lcl_reg_1),
        .pass_open_bank_r_lcl_reg_5(wait_for_maint_r_lcl_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_wait_r(pre_wait_r),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg_0),
        .rd_wr_r_lcl_reg_0(rd_wr_r),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_2(rd_wr_r_lcl_reg_0),
        .rd_wr_r_lcl_reg_3(bank_compare0_n_17),
        .rd_wr_r_lcl_reg_4(rstdiv0_sync_r1_reg_rep__12),
        .rd_wr_r_lcl_reg_5(rd_wr_r_lcl_reg_1),
        .req_bank_r(req_bank_r),
        .req_bank_rdy_r_reg(req_bank_rdy_r_reg),
        .req_bank_rdy_r_reg_0(req_bank_rdy_r_reg_0),
        .req_bank_rdy_r_reg_1(req_bank_rdy_r_reg_1),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_col_r_reg[9]_1 (\req_col_r_reg[9]_0 ),
        .\req_data_buf_addr_r_reg[0]_0 (idle_r),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .\req_row_r_lcl_reg[15]_0 (\req_row_r_lcl_reg[15] ),
        .req_wr_r(req_wr_r),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg_0(req_wr_r_lcl_reg),
        .row(row),
        .row_hit_r(row_hit_r),
        .rstdiv0_sync_r1_reg_rep__13(bank_compare0_n_9),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0),
        .tail_r(tail_r));
  mig_7series_nosysclock_mig_7series_v4_2_bank_queue bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(idle_ns),
        .Q(Q[0]),
        .accept_internal_r(accept_internal_r),
        .accept_internal_r_reg(accept_internal_r_reg),
        .accept_internal_r_reg_0(accept_internal_r_reg_0),
        .accept_internal_r_reg_1(accept_internal_r_reg_1),
        .accept_internal_r_reg_2(accept_internal_r_reg_2),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg(col_wait_r_reg),
        .act_wait_r_lcl_reg_0(\rp_timer.rp_timer_r_reg[0] ),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r_lcl_reg_0(auto_pre_r),
        .auto_pre_r_lcl_reg_1(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_2(bank_state0_n_18),
        .auto_pre_r_lcl_reg_3(auto_pre_r_lcl_reg_0),
        .auto_pre_r_lcl_reg_4(bank_compare0_n_9),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_reg(rd_wr_r),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_1 (\compute_tail.tail_r_lcl_reg_0 ),
        .\compute_tail.tail_r_lcl_reg_2 (\compute_tail.tail_r_lcl_reg_1 ),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg(row_cmd_wr),
        .granted_row_r_reg(granted_row_r_reg),
        .granted_row_r_reg_0(granted_row_r_reg_0),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(rb_hit_busy_r_reg),
        .head_r_lcl_reg_2(head_r_lcl_reg_0),
        .idle_r_lcl_reg_0(idle_r),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_4(idle_r_lcl_reg_2),
        .idle_r_lcl_reg_5(idle_r_lcl_reg_3),
        .idle_r_lcl_reg_6(idle_r_lcl_reg_4),
        .\maint_controller.maint_hit_busies_r_reg[0] (\maint_controller.maint_hit_busies_r_reg[0] ),
        .\maint_controller.maint_hit_busies_r_reg[0]_0 (\maint_controller.maint_hit_busies_r_reg[0]_0 ),
        .order_q_r(order_q_r),
        .\order_q_r_reg[0]_0 (req_wr_r_lcl_reg),
        .\order_q_r_reg[0]_1 (ordered_r_lcl_reg),
        .\order_q_r_reg[1]_0 (ordered_r_lcl_reg_0),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(\rtp_timer_r_reg[1] ),
        .p_9_in(p_9_in),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(bank_compare0_n_8),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(bm_end),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_3(pre_bm_end_r_reg_1),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_wait_r(pre_wait_r),
        .q_entry_ns(q_entry_ns),
        .\q_entry_r_reg[0]_0 (bank_queue0_n_18),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_2 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[0]_3 (\q_entry_r_reg[0]_1 ),
        .\q_entry_r_reg[0]_4 (\q_entry_r_reg[0]_2 ),
        .\q_entry_r_reg[0]_5 (\q_entry_r_reg[0]_3 ),
        .\q_entry_r_reg[0]_6 (\q_entry_r_reg[0]_4 ),
        .\q_entry_r_reg[0]_7 (\q_entry_r_reg[0]_5 ),
        .\q_entry_r_reg[1]_0 (ofs_rdy_r_reg),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_2 (\q_entry_r_reg[1]_0 ),
        .\q_entry_r_reg[1]_3 (\q_entry_r_reg[1]_1 ),
        .q_has_priority(q_has_priority),
        .q_has_rd(q_has_rd),
        .q_has_rd_r_reg_0(rb_hit_busy_r),
        .q_has_rd_r_reg_1(q_has_rd_r_reg),
        .q_has_rd_r_reg_2(q_has_rd_r_reg_0),
        .\ras_timer_r[2]_i_3__2_0 (\ras_timer_r[2]_i_3__2 ),
        .\ras_timer_r[2]_i_3__2_1 (\ras_timer_r[2]_i_3__2_0 ),
        .\ras_timer_r[2]_i_3__2_2 (\ras_timer_r[2]_i_3__2_1 ),
        .\ras_timer_r_reg[0] (\ras_timer_r_reg[2] ),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[1] (bm_end_r1_reg),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_1 (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[2] (\ras_timer_r_reg[2]_0 ),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2]_1 ),
        .\ras_timer_r_reg[2]_1 (\ras_timer_r_reg[2]_2 ),
        .\ras_timer_r_reg[2]_2 (\ras_timer_r_reg[2]_3 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .req_wr_r(req_wr_r),
        .row_hit_r(row_hit_r),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__12_0(D),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r_lcl_reg),
        .wait_for_maint_r_lcl_reg_1(bank_queue0_n_14),
        .wait_for_maint_r_lcl_reg_2(wait_for_maint_r_lcl_reg_0),
        .wait_for_maint_r_lcl_reg_3(wait_for_maint_r_lcl_reg_1),
        .was_wr(was_wr));
  mig_7series_nosysclock_mig_7series_v4_2_bank_state bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .Q(Q),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_ns(act_wait_ns),
        .act_wait_r_lcl_reg_0(row_cmd_wr),
        .auto_pre_r(auto_pre_r),
        .auto_pre_r_lcl_reg(q_has_rd_r_reg_0),
        .bm_end(bm_end),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_reg_0(bm_end_r1_reg),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(col_wait_r_reg),
        .col_wait_r_reg_1(bank_queue0_n_18),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_18),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(bank_queue0_n_14),
        .demand_priority_r_0(demand_priority_r_0),
        .demand_priority_r_reg_0(demand_priority_r),
        .demand_priority_r_reg_1(demand_priority_r_reg),
        .demand_priority_r_reg_2(rstdiv0_sync_r1_reg_rep__12),
        .demand_priority_r_reg_3(bank_compare0_n_14),
        .demanded_prior_r_1(demanded_prior_r_1),
        .demanded_prior_r_reg_0(demanded_prior_r),
        .demanded_prior_r_reg_1(demanded_prior_r_reg),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .ofs_rdy_r_reg_0(ofs_rdy_r_reg),
        .override_demand_r(override_demand_r),
        .override_demand_r_reg(override_demand_r_reg),
        .p_15_in(p_15_in),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .pre_wait_r_reg_0(bank_compare0_n_8),
        .q_has_priority(q_has_priority),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .\ras_timer_r_reg[2]_1 (\ras_timer_r_reg[2]_0 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(bank_compare0_n_17),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_0),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (rd_wr_r),
        .req_priority_r(req_priority_r),
        .req_wr_r(req_wr_r),
        .\rp_timer.rp_timer_r_reg[0]_0 (\rp_timer.rp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[0]_0 (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1]_0 (\rtp_timer_r_reg[1] ),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .tail_r(tail_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized0
   (idle_r_lcl_reg,
    req_periodic_rd_r,
    rd_wr_r,
    req_wr_r_lcl_reg,
    rb_hit_busy_r_reg,
    bm_end_r1_reg,
    row_cmd_wr,
    demand_act_priority_r,
    act_this_rank_r,
    p_15_in,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    rstdiv0_sync_r1_reg_rep__13,
    wait_for_maint_r_lcl_reg,
    auto_pre_r,
    ordered_r_lcl_reg,
    pre_bm_end_r_reg,
    idle_r_lcl_reg_0,
    idle_r_lcl_reg_1,
    granted_col_ns,
    rd_wr_r_lcl_reg,
    \ras_timer_r_reg[1] ,
    bm_end_r1_reg_0,
    \ras_timer_r_reg[2] ,
    rstdiv0_sync_r1_reg_rep__12,
    \maint_controller.maint_rdy ,
    D,
    \q_entry_r_reg[0] ,
    pre_bm_end_r_reg_0,
    req_wr_r_lcl_reg_0,
    idle_r_lcl_reg_2,
    pre_passing_open_bank_r_reg,
    \grant_r_reg[1] ,
    \req_row_r_lcl_reg[15] ,
    demanded_prior_r_reg,
    demand_priority_r_reg,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \req_col_r_reg[9] ,
    CLK,
    periodic_rd_insert,
    req_wr_r_lcl0,
    hi_priority,
    rb_hit_busy_r_reg_0,
    head_r_lcl_reg,
    ofs_rdy_r_reg,
    ofs_rdy_r0,
    wait_for_maint_r_lcl_reg_0,
    wait_for_maint_r_lcl_reg_1,
    row_hit_r_reg,
    \compute_tail.tail_r_lcl_reg ,
    \compute_tail.tail_r_lcl_reg_0 ,
    head_r_lcl_reg_0,
    \rp_timer.rp_timer_r_reg[0] ,
    pre_wait_r_reg,
    Q,
    rb_hit_busy_r,
    q_has_rd_r_reg,
    q_has_rd_r_reg_0,
    was_wr,
    idle_r,
    granted_col_r_reg,
    granted_col_r_reg_0,
    granted_col_r_reg_1,
    \rtp_timer_r_reg[1] ,
    granted_col_r_reg_2,
    granted_col_r_reg_3,
    granted_col_r_reg_4,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    req_bank_rdy_r_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ,
    \maint_controller.maint_rdy_r1_reg ,
    \maint_controller.maint_rdy_r1_reg_0 ,
    \maint_controller.maint_hit_busies_r_reg[1] ,
    \maint_controller.maint_hit_busies_r_reg[1]_0 ,
    rd_wr_r_lcl_reg_0,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    \q_entry_r_reg[0]_0 ,
    accept_internal_r,
    \compute_tail.tail_r_lcl_reg_1 ,
    app_en_r2,
    \compute_tail.tail_r_lcl_reg_2 ,
    \ras_timer_r[2]_i_3__1 ,
    \ras_timer_r[2]_i_3__1_0 ,
    \ras_timer_r[2]_i_3__1_1 ,
    \q_entry_r[1]_i_7__0 ,
    app_hi_pri_r2,
    auto_pre_r_lcl_reg,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    maint_req_r,
    pass_open_bank_r_lcl_reg,
    pass_open_bank_r_lcl_reg_0,
    pass_open_bank_r_lcl_reg_1,
    granted_row_r_reg,
    granted_row_r_reg_0,
    \grant_r[3]_i_3__0 ,
    \grant_r[3]_i_3__0_0 ,
    row,
    demanded_prior_r_reg_0,
    demand_priority_r_0,
    demanded_prior_r_1,
    \starve_limit_cntr_r_reg[0] ,
    \rtp_timer_r_reg[0] ,
    \req_data_buf_addr_r_reg[3]_0 ,
    bank,
    \req_col_r_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    q_entry_ns,
    \q_entry_r_reg[0]_1 ,
    \order_q_r_reg[1] ,
    \order_q_r_reg[0] );
  output [0:0]idle_r_lcl_reg;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r;
  output [0:0]req_wr_r_lcl_reg;
  output [0:0]rb_hit_busy_r_reg;
  output bm_end_r1_reg;
  output [0:0]row_cmd_wr;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output p_15_in;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output rstdiv0_sync_r1_reg_rep__13;
  output wait_for_maint_r_lcl_reg;
  output auto_pre_r;
  output [0:0]ordered_r_lcl_reg;
  output pre_bm_end_r_reg;
  output idle_r_lcl_reg_0;
  output idle_r_lcl_reg_1;
  output granted_col_ns;
  output rd_wr_r_lcl_reg;
  output \ras_timer_r_reg[1] ;
  output bm_end_r1_reg_0;
  output \ras_timer_r_reg[2] ;
  output rstdiv0_sync_r1_reg_rep__12;
  output \maint_controller.maint_rdy ;
  output [0:0]D;
  output \q_entry_r_reg[0] ;
  output pre_bm_end_r_reg_0;
  output req_wr_r_lcl_reg_0;
  output idle_r_lcl_reg_2;
  output pre_passing_open_bank_r_reg;
  output \grant_r_reg[1] ;
  output [15:0]\req_row_r_lcl_reg[15] ;
  output demanded_prior_r_reg;
  output demand_priority_r_reg;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  output [9:0]\req_col_r_reg[9] ;
  input CLK;
  input periodic_rd_insert;
  input req_wr_r_lcl0;
  input hi_priority;
  input rb_hit_busy_r_reg_0;
  input [1:0]head_r_lcl_reg;
  input ofs_rdy_r_reg;
  input ofs_rdy_r0;
  input wait_for_maint_r_lcl_reg_0;
  input wait_for_maint_r_lcl_reg_1;
  input [0:0]row_hit_r_reg;
  input \compute_tail.tail_r_lcl_reg ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input head_r_lcl_reg_0;
  input [0:0]\rp_timer.rp_timer_r_reg[0] ;
  input pre_wait_r_reg;
  input [1:0]Q;
  input [2:0]rb_hit_busy_r;
  input q_has_rd_r_reg;
  input q_has_rd_r_reg_0;
  input was_wr;
  input [2:0]idle_r;
  input granted_col_r_reg;
  input granted_col_r_reg_0;
  input granted_col_r_reg_1;
  input \rtp_timer_r_reg[1] ;
  input granted_col_r_reg_2;
  input granted_col_r_reg_3;
  input granted_col_r_reg_4;
  input ras_timer_zero_r_reg;
  input ras_timer_zero_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input req_bank_rdy_r_reg;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  input \maint_controller.maint_rdy_r1_reg ;
  input [2:0]\maint_controller.maint_rdy_r1_reg_0 ;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[1] ;
  input \maint_controller.maint_hit_busies_r_reg[1]_0 ;
  input rd_wr_r_lcl_reg_0;
  input head_r_lcl_reg_1;
  input head_r_lcl_reg_2;
  input \q_entry_r_reg[0]_0 ;
  input accept_internal_r;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input app_en_r2;
  input \compute_tail.tail_r_lcl_reg_2 ;
  input \ras_timer_r[2]_i_3__1 ;
  input \ras_timer_r[2]_i_3__1_0 ;
  input \ras_timer_r[2]_i_3__1_1 ;
  input \q_entry_r[1]_i_7__0 ;
  input app_hi_pri_r2;
  input auto_pre_r_lcl_reg;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input maint_req_r;
  input pass_open_bank_r_lcl_reg;
  input pass_open_bank_r_lcl_reg_0;
  input pass_open_bank_r_lcl_reg_1;
  input granted_row_r_reg;
  input granted_row_r_reg_0;
  input \grant_r[3]_i_3__0 ;
  input \grant_r[3]_i_3__0_0 ;
  input [15:0]row;
  input demanded_prior_r_reg_0;
  input demand_priority_r_0;
  input demanded_prior_r_1;
  input \starve_limit_cntr_r_reg[0] ;
  input \rtp_timer_r_reg[0] ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input [0:0]q_entry_ns;
  input \q_entry_r_reg[0]_1 ;
  input \order_q_r_reg[1] ;
  input \order_q_r_reg[0] ;

  wire CLK;
  wire [0:0]D;
  wire [1:0]Q;
  wire accept_internal_r;
  wire [0:0]act_this_rank_r;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire auto_pre_r;
  wire auto_pre_r_lcl_reg;
  wire [2:0]bank;
  wire bank_compare0_n_6;
  wire bank_compare0_n_7;
  wire bank_compare0_n_8;
  wire bank_compare0_n_9;
  wire bank_queue0_n_12;
  wire bank_queue0_n_20;
  wire bank_queue0_n_25;
  wire bank_queue0_n_30;
  wire bank_state0_n_18;
  wire bank_state0_n_22;
  wire bank_state0_n_5;
  wire [1:1]bm_end;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_reg ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire \compute_tail.tail_r_lcl_reg_2 ;
  wire demand_act_priority_r;
  wire demand_priority_ns;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demand_priority_r_reg;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire \grant_r[3]_i_3__0 ;
  wire \grant_r[3]_i_3__0_0 ;
  wire \grant_r_reg[1] ;
  wire granted_col_ns;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire granted_col_r_reg_2;
  wire granted_col_r_reg_3;
  wire granted_col_r_reg_4;
  wire granted_row_r_reg;
  wire granted_row_r_reg_0;
  wire [1:0]head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire hi_priority;
  wire [1:1]idle_ns;
  wire [2:0]idle_r;
  wire [0:0]idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[1] ;
  wire \maint_controller.maint_hit_busies_r_reg[1]_0 ;
  wire \maint_controller.maint_rdy ;
  wire \maint_controller.maint_rdy_r1_reg ;
  wire [2:0]\maint_controller.maint_rdy_r1_reg_0 ;
  wire maint_req_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r_reg;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[1] ;
  wire [0:0]ordered_r_lcl_reg;
  wire p_15_in;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r_reg;
  wire pre_wait_r;
  wire pre_wait_r_reg;
  wire [0:0]q_entry_ns;
  wire \q_entry_r[1]_i_7__0 ;
  wire \q_entry_r_reg[0] ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire q_has_rd;
  wire q_has_rd_r_reg;
  wire q_has_rd_r_reg_0;
  wire [2:0]ras_timer_passed_ns;
  wire \ras_timer_r[2]_i_3__1 ;
  wire \ras_timer_r[2]_i_3__1_0 ;
  wire \ras_timer_r[2]_i_3__1_1 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire [2:0]rb_hit_busy_r;
  wire [0:0]rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire [0:0]rd_this_rank_r;
  wire [0:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire [2:0]req_bank_r;
  wire req_bank_rdy_r_reg;
  wire [9:0]\req_col_r_reg[9] ;
  wire [9:0]\req_col_r_reg[9]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [15:0]\req_row_r_lcl_reg[15] ;
  wire req_wr_r_lcl0;
  wire [0:0]req_wr_r_lcl_reg;
  wire req_wr_r_lcl_reg_0;
  wire [15:0]row;
  wire [0:0]row_cmd_wr;
  wire row_hit_r;
  wire [0:0]row_hit_r_reg;
  wire [0:0]\rp_timer.rp_timer_r_reg[0] ;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire \rtp_timer_r_reg[0] ;
  wire \rtp_timer_r_reg[1] ;
  wire set_order_q;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire tail_r;
  wire wait_for_maint_r_lcl_reg;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  mig_7series_nosysclock_mig_7series_v4_2_bank_compare_1 bank_compare0
       (.CLK(CLK),
        .E(idle_ns),
        .Q(Q[0]),
        .bank(bank),
        .bm_end(bm_end),
        .\grant_r_reg[1] (bank_compare0_n_9),
        .head_r_lcl_reg(head_r_lcl_reg[0]),
        .hi_priority(hi_priority),
        .maint_req_r(maint_req_r),
        .ordered_r_lcl_reg(idle_r_lcl_reg_0),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_1(\rtp_timer_r_reg[1] ),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg(bank_compare0_n_7),
        .pass_open_bank_r_lcl_reg_0(\compute_tail.tail_r_lcl_reg_0 ),
        .pass_open_bank_r_lcl_reg_1(pre_wait_r_reg),
        .pass_open_bank_r_lcl_reg_2(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_3(pass_open_bank_r_lcl_reg_0),
        .pass_open_bank_r_lcl_reg_4(pass_open_bank_r_lcl_reg_1),
        .pass_open_bank_r_lcl_reg_5(wait_for_maint_r_lcl_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r[1]_i_4 (bank_queue0_n_25),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_1(bank_compare0_n_6),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg_0),
        .rd_wr_r_lcl_reg_0(rd_wr_r),
        .rd_wr_r_lcl_reg_1(rstdiv0_sync_r1_reg_rep__12),
        .rd_wr_r_lcl_reg_2(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_col_r_reg[9]_1 (\req_col_r_reg[9]_0 ),
        .\req_data_buf_addr_r_reg[0]_0 (idle_r_lcl_reg),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .\req_row_r_lcl_reg[15]_0 (\req_row_r_lcl_reg[15] ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg_0(req_wr_r_lcl_reg),
        .req_wr_r_lcl_reg_1(bank_compare0_n_8),
        .req_wr_r_lcl_reg_2(req_wr_r_lcl_reg_0),
        .row(row),
        .row_hit_r(row_hit_r),
        .row_hit_r_reg_0(row_hit_r_reg),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0),
        .tail_r(tail_r));
  mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized0 bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(idle_ns),
        .Q(Q[0]),
        .accept_internal_r(accept_internal_r),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r_lcl_reg_0(auto_pre_r),
        .auto_pre_r_lcl_reg_1(bank_state0_n_18),
        .auto_pre_r_lcl_reg_2(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_3(bank_compare0_n_8),
        .col_wait_r(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_1 (\compute_tail.tail_r_lcl_reg_0 ),
        .\compute_tail.tail_r_lcl_reg_2 (\compute_tail.tail_r_lcl_reg_1 ),
        .\compute_tail.tail_r_lcl_reg_3 (\compute_tail.tail_r_lcl_reg_2 ),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg(row_cmd_wr),
        .demand_priority_ns(demand_priority_ns),
        .demand_priority_r_reg(bank_state0_n_5),
        .demand_priority_r_reg_0(bank_state0_n_22),
        .granted_col_ns(granted_col_ns),
        .granted_col_r_reg(granted_col_r_reg),
        .granted_col_r_reg_0(granted_col_r_reg_0),
        .granted_col_r_reg_1(granted_col_r_reg_1),
        .granted_col_r_reg_2(granted_col_r_reg_2),
        .granted_col_r_reg_3(granted_col_r_reg_3),
        .granted_col_r_reg_4(granted_col_r_reg_4),
        .head_r_lcl_reg_0(head_r_lcl_reg_0),
        .head_r_lcl_reg_1(head_r_lcl_reg),
        .head_r_lcl_reg_2(head_r_lcl_reg_1),
        .head_r_lcl_reg_3(head_r_lcl_reg_2),
        .idle_r(idle_r),
        .idle_r_lcl_reg_0(idle_r_lcl_reg),
        .idle_r_lcl_reg_1(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_2),
        .\maint_controller.maint_hit_busies_r_reg[1] (\rtp_timer_r_reg[1] ),
        .\maint_controller.maint_hit_busies_r_reg[1]_0 (\maint_controller.maint_hit_busies_r_reg[1] ),
        .\maint_controller.maint_hit_busies_r_reg[1]_1 (\maint_controller.maint_hit_busies_r_reg[1]_0 ),
        .\maint_controller.maint_rdy (\maint_controller.maint_rdy ),
        .\maint_controller.maint_rdy_r1_reg (\maint_controller.maint_rdy_r1_reg ),
        .\maint_controller.maint_rdy_r1_reg_0 (\maint_controller.maint_rdy_r1_reg_0 ),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1] ),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_1(bank_compare0_n_9),
        .p_15_in(p_15_in),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(bank_compare0_n_7),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_0),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .q_entry_ns(q_entry_ns),
        .\q_entry_r[1]_i_2 (bank_compare0_n_6),
        .\q_entry_r[1]_i_7__0 (\q_entry_r[1]_i_7__0 ),
        .\q_entry_r_reg[0]_0 (bank_queue0_n_20),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_2 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[0]_3 (\q_entry_r_reg[0]_1 ),
        .\q_entry_r_reg[1]_0 (ofs_rdy_r_reg),
        .q_has_rd(q_has_rd),
        .q_has_rd_r_reg_0(q_has_rd_r_reg),
        .q_has_rd_r_reg_1(q_has_rd_r_reg_0),
        .q_has_rd_r_reg_2(rb_hit_busy_r_reg),
        .q_has_rd_r_reg_3(rd_wr_r),
        .q_has_rd_r_reg_4(req_wr_r_lcl_reg),
        .q_has_rd_r_reg_5(pre_wait_r_reg),
        .\ras_timer_r[2]_i_3__1_0 (\ras_timer_r[2]_i_3__1 ),
        .\ras_timer_r[2]_i_3__1_1 (\ras_timer_r[2]_i_3__1_0 ),
        .\ras_timer_r[2]_i_3__1_2 (\ras_timer_r[2]_i_3__1_1 ),
        .\ras_timer_r_reg[0] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[1] (bm_end_r1_reg_0),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_1 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_2 ),
        .\ras_timer_r_reg[2] (\ras_timer_r_reg[2] ),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2]_0 ),
        .\ras_timer_r_reg[2]_1 (\ras_timer_r_reg[2]_1 ),
        .\ras_timer_r_reg[2]_2 (\ras_timer_r_reg[2]_2 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg(bank_queue0_n_30),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (bank_queue0_n_25),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .req_bank_rdy_r_reg(req_bank_rdy_r_reg),
        .req_priority_r(req_priority_r),
        .row_hit_r(row_hit_r),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__12_0(D),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r_lcl_reg),
        .wait_for_maint_r_lcl_reg_1(bank_queue0_n_12),
        .wait_for_maint_r_lcl_reg_2(wait_for_maint_r_lcl_reg_0),
        .wait_for_maint_r_lcl_reg_3(wait_for_maint_r_lcl_reg_1),
        .was_wr(was_wr));
  mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized0 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .Q(Q),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg_0(row_cmd_wr),
        .act_wait_r_lcl_reg_1(pre_bm_end_r_reg),
        .auto_pre_r_lcl_reg(q_has_rd_r_reg_0),
        .auto_pre_r_lcl_reg_0(rb_hit_busy_r_reg),
        .bm_end(bm_end),
        .bm_end_r1_reg_0(bm_end_r1_reg),
        .bm_end_r1_reg_1(bm_end_r1_reg_0),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(bank_queue0_n_20),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_18),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(bank_queue0_n_12),
        .demand_priority_ns(demand_priority_ns),
        .demand_priority_r_0(demand_priority_r_0),
        .demand_priority_r_i_3__0_0(req_wr_r_lcl_reg),
        .demand_priority_r_reg_0(demand_priority_r),
        .demand_priority_r_reg_1(demand_priority_r_reg),
        .demand_priority_r_reg_2(bank_state0_n_22),
        .demanded_prior_r_1(demanded_prior_r_1),
        .demanded_prior_r_reg_0(demanded_prior_r),
        .demanded_prior_r_reg_1(demanded_prior_r_reg),
        .demanded_prior_r_reg_2(demanded_prior_r_reg_0),
        .\grant_r[3]_i_3__0_0 (\grant_r[3]_i_3__0 ),
        .\grant_r[3]_i_3__0_1 (\grant_r[3]_i_3__0_0 ),
        .\grant_r[3]_i_3__0_2 (bank_queue0_n_30),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .granted_row_r_reg(granted_row_r_reg),
        .granted_row_r_reg_0(granted_row_r_reg_0),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .ofs_rdy_r_reg_0(ofs_rdy_r_reg),
        .p_15_in(p_15_in),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .pre_wait_r_reg_0(pre_wait_r_reg),
        .pre_wait_r_reg_1(bank_compare0_n_7),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_1),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r(rd_wr_r),
        .\rp_timer.rp_timer_r_reg[0]_0 (auto_pre_r),
        .\rp_timer.rp_timer_r_reg[0]_1 (\rp_timer.rp_timer_r_reg[0] ),
        .rstdiv0_sync_r1_reg_rep__13(bank_state0_n_5),
        .\rtp_timer_r_reg[0]_0 (\rtp_timer_r_reg[0] ),
        .\rtp_timer_r_reg[1]_0 (\rtp_timer_r_reg[1] ),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .tail_r(tail_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized1
   (idle_r,
    req_periodic_rd_r,
    rd_wr_r,
    req_wr_r,
    rb_hit_busy_r,
    bm_end_r1_reg,
    pre_bm_end_r_reg,
    row_cmd_wr,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r,
    demanded_prior_r,
    override_demand_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    pre_bm_end_r_reg_0,
    wait_for_maint_r_lcl_reg,
    auto_pre_r,
    ordered_r_lcl_reg,
    idle_r_lcl_reg,
    rd_wr_r_lcl_reg,
    pre_bm_end_r_reg_1,
    override_demand_r_reg,
    override_demand_r_reg_0,
    granted_row_ns,
    auto_pre_r_lcl_reg,
    rd_wr_r_lcl_reg_0,
    \ras_timer_r_reg[1] ,
    bm_end_r1_reg_0,
    \ras_timer_r_reg[2] ,
    rstdiv0_sync_r1_reg_rep__12,
    D,
    \q_entry_r_reg[1] ,
    pre_passing_open_bank_r_reg,
    \req_row_r_lcl_reg[15] ,
    demand_priority_r_reg,
    ofs_rdy_r0,
    ofs_rdy_r0_0,
    ofs_rdy_r0_1,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \req_col_r_reg[9] ,
    CLK,
    periodic_rd_insert,
    req_wr_r_lcl0,
    hi_priority,
    rb_hit_busy_r_reg,
    override_demand_ns,
    phy_mc_cmd_full_r_reg,
    phy_mc_cmd_full,
    phy_mc_ctl_full,
    wait_for_maint_r_lcl_reg_0,
    wait_for_maint_r_lcl_reg_1,
    row_hit_r_reg,
    \compute_tail.tail_r_lcl_reg ,
    \compute_tail.tail_r_lcl_reg_0 ,
    head_r_lcl_reg,
    head_r_lcl_reg_0,
    \rp_timer.rp_timer_r_reg[0] ,
    req_bank_rdy_r_reg,
    col_wait_r_reg,
    Q,
    \compute_tail.tail_r_lcl_reg_1 ,
    \compute_tail.tail_r_lcl_reg_2 ,
    pre_wait_r_reg,
    q_has_rd_r_reg,
    q_has_rd_r_reg_0,
    was_wr,
    demanded_prior_r_reg,
    demand_priority_r_2,
    demanded_prior_r_3,
    granted_row_r_reg,
    granted_row_r_reg_0,
    granted_row_r_reg_1,
    granted_col_r_reg,
    granted_col_r_reg_0,
    granted_col_r_reg_1,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ,
    \maint_controller.maint_hit_busies_r_reg[2] ,
    \maint_controller.maint_hit_busies_r_reg[2]_0 ,
    rd_wr_r_lcl_reg_1,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    \q_entry_r_reg[0] ,
    accept_internal_r,
    \compute_tail.tail_r_lcl_reg_3 ,
    app_en_r2,
    \compute_tail.tail_r_lcl_reg_4 ,
    \ras_timer_r[2]_i_3__0 ,
    \ras_timer_r[2]_i_3__0_0 ,
    \ras_timer_r[2]_i_3__0_1 ,
    bm_end,
    auto_pre_r_lcl_reg_0,
    app_hi_pri_r2,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    maint_req_r,
    pass_open_bank_r_lcl_reg,
    pass_open_bank_r_lcl_reg_0,
    pass_open_bank_r_lcl_reg_1,
    granted_row_r_reg_2,
    granted_row_r_reg_3,
    row,
    ofs_rdy_r_reg,
    ofs_rdy_r_reg_0,
    \starve_limit_cntr_r_reg[0] ,
    \rtp_timer_r_reg[0] ,
    \req_data_buf_addr_r_reg[3]_0 ,
    bank,
    \req_col_r_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[0]_0 ,
    \order_q_r_reg[1] ,
    \order_q_r_reg[0] );
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r;
  output [0:0]req_wr_r;
  output [0:0]rb_hit_busy_r;
  output bm_end_r1_reg;
  output [0:0]pre_bm_end_r_reg;
  output [0:0]row_cmd_wr;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r;
  output demanded_prior_r;
  output override_demand_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output pre_bm_end_r_reg_0;
  output wait_for_maint_r_lcl_reg;
  output auto_pre_r;
  output [0:0]ordered_r_lcl_reg;
  output idle_r_lcl_reg;
  output rd_wr_r_lcl_reg;
  output pre_bm_end_r_reg_1;
  output override_demand_r_reg;
  output override_demand_r_reg_0;
  output granted_row_ns;
  output auto_pre_r_lcl_reg;
  output rd_wr_r_lcl_reg_0;
  output \ras_timer_r_reg[1] ;
  output bm_end_r1_reg_0;
  output \ras_timer_r_reg[2] ;
  output rstdiv0_sync_r1_reg_rep__12;
  output [0:0]D;
  output \q_entry_r_reg[1] ;
  output pre_passing_open_bank_r_reg;
  output [15:0]\req_row_r_lcl_reg[15] ;
  output demand_priority_r_reg;
  output ofs_rdy_r0;
  output ofs_rdy_r0_0;
  output ofs_rdy_r0_1;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  output [9:0]\req_col_r_reg[9] ;
  input CLK;
  input periodic_rd_insert;
  input req_wr_r_lcl0;
  input hi_priority;
  input rb_hit_busy_r_reg;
  input override_demand_ns;
  input phy_mc_cmd_full_r_reg;
  input phy_mc_cmd_full;
  input phy_mc_ctl_full;
  input wait_for_maint_r_lcl_reg_0;
  input wait_for_maint_r_lcl_reg_1;
  input [0:0]row_hit_r_reg;
  input \compute_tail.tail_r_lcl_reg ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input head_r_lcl_reg;
  input head_r_lcl_reg_0;
  input [0:0]\rp_timer.rp_timer_r_reg[0] ;
  input req_bank_rdy_r_reg;
  input col_wait_r_reg;
  input [1:0]Q;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input \compute_tail.tail_r_lcl_reg_2 ;
  input pre_wait_r_reg;
  input q_has_rd_r_reg;
  input q_has_rd_r_reg_0;
  input was_wr;
  input demanded_prior_r_reg;
  input demand_priority_r_2;
  input demanded_prior_r_3;
  input granted_row_r_reg;
  input granted_row_r_reg_0;
  input granted_row_r_reg_1;
  input granted_col_r_reg;
  input granted_col_r_reg_0;
  input granted_col_r_reg_1;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[2] ;
  input \maint_controller.maint_hit_busies_r_reg[2]_0 ;
  input rd_wr_r_lcl_reg_1;
  input head_r_lcl_reg_1;
  input head_r_lcl_reg_2;
  input \q_entry_r_reg[0] ;
  input accept_internal_r;
  input \compute_tail.tail_r_lcl_reg_3 ;
  input app_en_r2;
  input \compute_tail.tail_r_lcl_reg_4 ;
  input \ras_timer_r[2]_i_3__0 ;
  input \ras_timer_r[2]_i_3__0_0 ;
  input \ras_timer_r[2]_i_3__0_1 ;
  input [0:0]bm_end;
  input auto_pre_r_lcl_reg_0;
  input app_hi_pri_r2;
  input ras_timer_zero_r_reg;
  input ras_timer_zero_r_reg_0;
  input maint_req_r;
  input pass_open_bank_r_lcl_reg;
  input pass_open_bank_r_lcl_reg_0;
  input pass_open_bank_r_lcl_reg_1;
  input granted_row_r_reg_2;
  input granted_row_r_reg_3;
  input [15:0]row;
  input [2:0]ofs_rdy_r_reg;
  input [2:0]ofs_rdy_r_reg_0;
  input \starve_limit_cntr_r_reg[0] ;
  input \rtp_timer_r_reg[0] ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[1]_1 ;
  input \q_entry_r_reg[0]_0 ;
  input \order_q_r_reg[1] ;
  input \order_q_r_reg[0] ;

  wire CLK;
  wire [0:0]D;
  wire [1:0]Q;
  wire accept_internal_r;
  wire [0:0]act_this_rank_r;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire auto_pre_r;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire [2:0]bank;
  wire bank_compare0_n_6;
  wire bank_compare0_n_7;
  wire bank_compare0_n_9;
  wire bank_queue0_n_14;
  wire bank_queue0_n_21;
  wire bank_state0_n_21;
  wire bank_state0_n_26;
  wire bank_state0_n_5;
  wire [0:0]bm_end;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire col_wait_r;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_reg ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire \compute_tail.tail_r_lcl_reg_2 ;
  wire \compute_tail.tail_r_lcl_reg_3 ;
  wire \compute_tail.tail_r_lcl_reg_4 ;
  wire demand_act_priority_r;
  wire demand_priority_ns;
  wire demand_priority_r;
  wire demand_priority_r_2;
  wire demand_priority_r_reg;
  wire demanded_prior_r;
  wire demanded_prior_r_3;
  wire demanded_prior_r_reg;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire granted_row_ns;
  wire granted_row_r_reg;
  wire granted_row_r_reg_0;
  wire granted_row_r_reg_1;
  wire granted_row_r_reg_2;
  wire granted_row_r_reg_3;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire hi_priority;
  wire [2:2]idle_ns;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[2] ;
  wire \maint_controller.maint_hit_busies_r_reg[2]_0 ;
  wire maint_req_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r0_0;
  wire ofs_rdy_r0_1;
  wire [2:0]ofs_rdy_r_reg;
  wire [2:0]ofs_rdy_r_reg_0;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[1] ;
  wire [0:0]ordered_r_lcl_reg;
  wire override_demand_ns;
  wire override_demand_r;
  wire override_demand_r_reg;
  wire override_demand_r_reg_0;
  wire p_15_in;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire periodic_rd_insert;
  wire phy_mc_cmd_full;
  wire phy_mc_cmd_full_r_reg;
  wire phy_mc_ctl_full;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire [0:0]pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r_reg;
  wire pre_wait_r;
  wire pre_wait_r_reg;
  wire \q_entry_r_reg[0] ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire q_has_rd;
  wire q_has_rd_r_reg;
  wire q_has_rd_r_reg_0;
  wire [2:0]ras_timer_passed_ns;
  wire \ras_timer_r[2]_i_3__0 ;
  wire \ras_timer_r[2]_i_3__0_0 ;
  wire \ras_timer_r[2]_i_3__0_1 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire [0:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire [2:0]req_bank_r;
  wire req_bank_rdy_r_reg;
  wire [9:0]\req_col_r_reg[9] ;
  wire [9:0]\req_col_r_reg[9]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [15:0]\req_row_r_lcl_reg[15] ;
  wire [0:0]req_wr_r;
  wire req_wr_r_lcl0;
  wire [15:0]row;
  wire [0:0]row_cmd_wr;
  wire row_hit_r;
  wire [0:0]row_hit_r_reg;
  wire [0:0]\rp_timer.rp_timer_r_reg[0] ;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire \rtp_timer_r_reg[0] ;
  wire set_order_q;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire tail_r;
  wire wait_for_maint_r_lcl_reg;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  mig_7series_nosysclock_mig_7series_v4_2_bank_compare_0 bank_compare0
       (.CLK(CLK),
        .E(idle_ns),
        .Q(Q[1]),
        .bank(bank),
        .hi_priority(hi_priority),
        .maint_req_r(maint_req_r),
        .\order_q_r_reg[1] (idle_r_lcl_reg),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg(bank_compare0_n_6),
        .pass_open_bank_r_lcl_reg_0(\compute_tail.tail_r_lcl_reg_0 ),
        .pass_open_bank_r_lcl_reg_1(pre_wait_r_reg),
        .pass_open_bank_r_lcl_reg_2(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_3(pass_open_bank_r_lcl_reg_0),
        .pass_open_bank_r_lcl_reg_4(pass_open_bank_r_lcl_reg_1),
        .pass_open_bank_r_lcl_reg_5(wait_for_maint_r_lcl_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_wait_r(pre_wait_r),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg),
        .rd_wr_r_lcl_reg_0(rd_wr_r),
        .rd_wr_r_lcl_reg_1(bank_compare0_n_9),
        .rd_wr_r_lcl_reg_2(rstdiv0_sync_r1_reg_rep__12),
        .rd_wr_r_lcl_reg_3(rd_wr_r_lcl_reg_1),
        .req_bank_r(req_bank_r),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_col_r_reg[9]_1 (\req_col_r_reg[9]_0 ),
        .\req_data_buf_addr_r_reg[0]_0 (idle_r),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .\req_row_r_lcl_reg[15]_0 (\req_row_r_lcl_reg[15] ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg_0(req_wr_r),
        .row(row),
        .row_hit_r(row_hit_r),
        .row_hit_r_reg_0(row_hit_r_reg),
        .rstdiv0_sync_r1_reg_rep__13(bank_compare0_n_7),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0),
        .tail_r(tail_r));
  mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized1 bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(idle_ns),
        .Q(Q[1]),
        .accept_internal_r(accept_internal_r),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r_lcl_reg_0(auto_pre_r),
        .auto_pre_r_lcl_reg_1(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_2(bank_state0_n_21),
        .auto_pre_r_lcl_reg_3(auto_pre_r_lcl_reg_0),
        .auto_pre_r_lcl_reg_4(bank_compare0_n_7),
        .bm_end(bm_end),
        .bm_end_r1_reg(rd_wr_r),
        .bm_end_r1_reg_0(req_wr_r),
        .col_wait_r(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_1 (\compute_tail.tail_r_lcl_reg_0 ),
        .\compute_tail.tail_r_lcl_reg_2 (\compute_tail.tail_r_lcl_reg_1 ),
        .\compute_tail.tail_r_lcl_reg_3 (\compute_tail.tail_r_lcl_reg_2 ),
        .\compute_tail.tail_r_lcl_reg_4 (\compute_tail.tail_r_lcl_reg_3 ),
        .\compute_tail.tail_r_lcl_reg_5 (\compute_tail.tail_r_lcl_reg_4 ),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg(row_cmd_wr),
        .demand_priority_ns(demand_priority_ns),
        .demand_priority_r_reg(bank_state0_n_5),
        .demand_priority_r_reg_0(bank_state0_n_26),
        .granted_col_r_reg(granted_col_r_reg),
        .granted_col_r_reg_0(granted_col_r_reg_0),
        .granted_col_r_reg_1(granted_col_r_reg_1),
        .granted_row_ns(granted_row_ns),
        .granted_row_r_reg(granted_row_r_reg),
        .granted_row_r_reg_0(granted_row_r_reg_0),
        .granted_row_r_reg_1(granted_row_r_reg_1),
        .granted_row_r_reg_2(granted_row_r_reg_2),
        .granted_row_r_reg_3(granted_row_r_reg_3),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(head_r_lcl_reg_0),
        .head_r_lcl_reg_2(head_r_lcl_reg_1),
        .head_r_lcl_reg_3(head_r_lcl_reg_2),
        .idle_r_lcl_reg_0(idle_r),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .\maint_controller.maint_hit_busies_r_reg[2] (\maint_controller.maint_hit_busies_r_reg[2] ),
        .\maint_controller.maint_hit_busies_r_reg[2]_0 (\maint_controller.maint_hit_busies_r_reg[2]_0 ),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1] ),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_1(col_wait_r_reg),
        .p_15_in(p_15_in),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(bank_compare0_n_6),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_1),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0]_0 (bank_queue0_n_21),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_2 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_1 (phy_mc_cmd_full_r_reg),
        .\q_entry_r_reg[1]_2 (\q_entry_r_reg[1]_0 ),
        .\q_entry_r_reg[1]_3 (\q_entry_r_reg[1]_1 ),
        .q_has_priority_r_reg_0(pre_wait_r_reg),
        .q_has_rd(q_has_rd),
        .q_has_rd_r_reg_0(q_has_rd_r_reg),
        .q_has_rd_r_reg_1(q_has_rd_r_reg_0),
        .q_has_rd_r_reg_2(rb_hit_busy_r),
        .\ras_timer_r[2]_i_3__0_0 (\ras_timer_r[2]_i_3__0 ),
        .\ras_timer_r[2]_i_3__0_1 (\ras_timer_r[2]_i_3__0_0 ),
        .\ras_timer_r[2]_i_3__0_2 (\ras_timer_r[2]_i_3__0_1 ),
        .\ras_timer_r_reg[0] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[1] (bm_end_r1_reg_0),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_1 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_2 ),
        .\ras_timer_r_reg[2] (\ras_timer_r_reg[2] ),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2]_0 ),
        .\ras_timer_r_reg[2]_1 (\ras_timer_r_reg[2]_1 ),
        .\ras_timer_r_reg[2]_2 (\ras_timer_r_reg[2]_2 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_0),
        .req_bank_rdy_r_reg(req_bank_rdy_r_reg),
        .req_priority_r(req_priority_r),
        .row_hit_r(row_hit_r),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__12_0(D),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r_lcl_reg),
        .wait_for_maint_r_lcl_reg_1(bank_queue0_n_14),
        .wait_for_maint_r_lcl_reg_2(wait_for_maint_r_lcl_reg_0),
        .wait_for_maint_r_lcl_reg_3(wait_for_maint_r_lcl_reg_1),
        .was_wr(was_wr));
  mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized1 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .Q(Q),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg_0(row_cmd_wr),
        .auto_pre_r(auto_pre_r),
        .auto_pre_r_lcl_reg(q_has_rd_r_reg_0),
        .bm_end_r1_reg_0(bm_end_r1_reg),
        .bm_end_r1_reg_1(bm_end_r1_reg_0),
        .bm_end_r1_reg_2(pre_bm_end_r_reg),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(col_wait_r_reg),
        .col_wait_r_reg_1(bank_queue0_n_21),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_21),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(bank_queue0_n_14),
        .demand_priority_ns(demand_priority_ns),
        .demand_priority_r_2(demand_priority_r_2),
        .demand_priority_r_reg_0(demand_priority_r),
        .demand_priority_r_reg_1(demand_priority_r_reg),
        .demand_priority_r_reg_2(bank_state0_n_26),
        .demanded_prior_r_3(demanded_prior_r_3),
        .demanded_prior_r_reg_0(demanded_prior_r),
        .demanded_prior_r_reg_1(demanded_prior_r_reg),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .ofs_rdy_r0_0(ofs_rdy_r0_0),
        .ofs_rdy_r0_1(ofs_rdy_r0_1),
        .ofs_rdy_r_reg_0(ofs_rdy_r_reg),
        .ofs_rdy_r_reg_1(ofs_rdy_r_reg_0),
        .override_demand_ns(override_demand_ns),
        .override_demand_r(override_demand_r),
        .override_demand_r_reg_0(override_demand_r_reg),
        .override_demand_r_reg_1(override_demand_r_reg_0),
        .p_15_in(p_15_in),
        .pass_open_bank_r(pass_open_bank_r),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_cmd_full_r_reg_0(phy_mc_cmd_full_r_reg),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .pre_wait_r_reg_0(bank_compare0_n_6),
        .pre_wait_r_reg_1(pre_wait_r_reg),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(bank_compare0_n_9),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_0),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (rd_wr_r),
        .req_wr_r(req_wr_r),
        .\rp_timer.rp_timer_r_reg[0]_0 (\rp_timer.rp_timer_r_reg[0] ),
        .rstdiv0_sync_r1_reg_rep__12(bank_state0_n_5),
        .\rtp_timer_r_reg[0]_0 (\rtp_timer_r_reg[0] ),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .tail_r(tail_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_cntrl" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized2
   (idle_r,
    req_periodic_rd_r,
    rd_wr_r_lcl_reg,
    rb_hit_busy_r,
    bm_end_r1_reg,
    row_cmd_wr,
    demand_act_priority_r,
    act_this_rank_r,
    p_15_in,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    rstdiv0_sync_r1_reg_rep__13,
    wait_for_maint_r_lcl_reg,
    auto_pre_r,
    ordered_r_lcl_reg,
    pre_bm_end_r_reg,
    idle_r_lcl_reg,
    override_demand_r_reg,
    rd_wr_r_lcl_reg_0,
    \ras_timer_r_reg[1] ,
    bm_end_r1_reg_0,
    \ras_timer_r_reg[0] ,
    rstdiv0_sync_r1_reg_rep__12,
    D,
    rb_hit_busy_r_reg,
    pre_bm_end_r_reg_0,
    pre_passing_open_bank_r_reg,
    rd_wr_r_lcl_reg_1,
    auto_pre_r_lcl_reg,
    \req_row_r_lcl_reg[15] ,
    demand_priority_r_reg,
    demanded_prior_r_reg,
    \req_data_buf_addr_r_reg[3] ,
    req_bank_r,
    \req_col_r_reg[9] ,
    CLK,
    periodic_rd_insert,
    req_bank_rdy_r_i_2,
    req_wr_r_lcl0,
    hi_priority,
    rb_hit_busy_r_reg_0,
    \compute_tail.tail_r_lcl_reg ,
    ofs_rdy_r_reg,
    ofs_rdy_r0,
    wait_for_maint_r_lcl_reg_0,
    wait_for_maint_r_lcl_reg_1,
    row_hit_r_reg,
    head_r_lcl_reg,
    \compute_tail.tail_r_lcl_reg_0 ,
    head_r_lcl_reg_0,
    \rp_timer.rp_timer_r_reg[0] ,
    col_wait_r_reg,
    Q,
    head_r_lcl_i_3__2,
    q_has_rd_r_reg,
    q_has_rd_r_reg_0,
    was_wr,
    override_demand_r,
    demanded_prior_r_reg_0,
    demand_priority_r_0,
    granted_col_r_reg,
    granted_col_r_reg_0,
    granted_col_r_reg_1,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[2] ,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[2]_1 ,
    req_bank_rdy_r_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ,
    \maint_controller.maint_hit_busies_r_reg[3] ,
    \maint_controller.maint_hit_busies_r_reg[3]_0 ,
    rd_wr_r_lcl_reg_2,
    head_r_lcl_reg_1,
    \q_entry_r_reg[0] ,
    \q_entry_r_reg[1] ,
    accept_internal_r,
    \compute_tail.tail_r_lcl_reg_1 ,
    app_en_r2,
    \compute_tail.tail_r_lcl_reg_2 ,
    \ras_timer_r[2]_i_3 ,
    \ras_timer_r[2]_i_3_0 ,
    \ras_timer_r[2]_i_3_1 ,
    head_r_lcl_i_2__0,
    pre_wait_r_reg,
    app_hi_pri_r2,
    auto_pre_r_lcl_reg_0,
    rd_wr_r,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    maint_req_r,
    pass_open_bank_r_lcl_reg,
    pass_open_bank_r_lcl_reg_0,
    pass_open_bank_r_lcl_reg_1,
    granted_row_r_reg,
    granted_row_r_reg_0,
    row,
    demanded_prior_r_1,
    \starve_limit_cntr_r_reg[0] ,
    \rtp_timer_r_reg[0] ,
    \req_data_buf_addr_r_reg[3]_0 ,
    bank,
    \req_col_r_reg[9]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[0]_0 ,
    \order_q_r_reg[1] ,
    \order_q_r_reg[0] );
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r_lcl_reg;
  output [0:0]rb_hit_busy_r;
  output bm_end_r1_reg;
  output [0:0]row_cmd_wr;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output p_15_in;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output rstdiv0_sync_r1_reg_rep__13;
  output wait_for_maint_r_lcl_reg;
  output auto_pre_r;
  output [0:0]ordered_r_lcl_reg;
  output pre_bm_end_r_reg;
  output idle_r_lcl_reg;
  output override_demand_r_reg;
  output rd_wr_r_lcl_reg_0;
  output \ras_timer_r_reg[1] ;
  output bm_end_r1_reg_0;
  output \ras_timer_r_reg[0] ;
  output rstdiv0_sync_r1_reg_rep__12;
  output [0:0]D;
  output rb_hit_busy_r_reg;
  output pre_bm_end_r_reg_0;
  output pre_passing_open_bank_r_reg;
  output rd_wr_r_lcl_reg_1;
  output auto_pre_r_lcl_reg;
  output [15:0]\req_row_r_lcl_reg[15] ;
  output demand_priority_r_reg;
  output demanded_prior_r_reg;
  output [3:0]\req_data_buf_addr_r_reg[3] ;
  output [2:0]req_bank_r;
  output [9:0]\req_col_r_reg[9] ;
  input CLK;
  input periodic_rd_insert;
  input [0:0]req_bank_rdy_r_i_2;
  input req_wr_r_lcl0;
  input hi_priority;
  input rb_hit_busy_r_reg_0;
  input [1:0]\compute_tail.tail_r_lcl_reg ;
  input ofs_rdy_r_reg;
  input ofs_rdy_r0;
  input wait_for_maint_r_lcl_reg_0;
  input wait_for_maint_r_lcl_reg_1;
  input [0:0]row_hit_r_reg;
  input head_r_lcl_reg;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input head_r_lcl_reg_0;
  input [0:0]\rp_timer.rp_timer_r_reg[0] ;
  input col_wait_r_reg;
  input [2:0]Q;
  input [2:0]head_r_lcl_i_3__2;
  input q_has_rd_r_reg;
  input q_has_rd_r_reg_0;
  input was_wr;
  input override_demand_r;
  input demanded_prior_r_reg_0;
  input demand_priority_r_0;
  input granted_col_r_reg;
  input granted_col_r_reg_0;
  input granted_col_r_reg_1;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[2] ;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[2]_1 ;
  input req_bank_rdy_r_reg;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[3] ;
  input \maint_controller.maint_hit_busies_r_reg[3]_0 ;
  input rd_wr_r_lcl_reg_2;
  input head_r_lcl_reg_1;
  input \q_entry_r_reg[0] ;
  input \q_entry_r_reg[1] ;
  input accept_internal_r;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input app_en_r2;
  input \compute_tail.tail_r_lcl_reg_2 ;
  input \ras_timer_r[2]_i_3 ;
  input \ras_timer_r[2]_i_3_0 ;
  input \ras_timer_r[2]_i_3_1 ;
  input head_r_lcl_i_2__0;
  input pre_wait_r_reg;
  input app_hi_pri_r2;
  input auto_pre_r_lcl_reg_0;
  input [0:0]rd_wr_r;
  input ras_timer_zero_r_reg;
  input ras_timer_zero_r_reg_0;
  input maint_req_r;
  input pass_open_bank_r_lcl_reg;
  input pass_open_bank_r_lcl_reg_0;
  input pass_open_bank_r_lcl_reg_1;
  input granted_row_r_reg;
  input granted_row_r_reg_0;
  input [15:0]row;
  input demanded_prior_r_1;
  input \starve_limit_cntr_r_reg[0] ;
  input \rtp_timer_r_reg[0] ;
  input [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input \q_entry_r_reg[1]_0 ;
  input \q_entry_r_reg[0]_0 ;
  input \order_q_r_reg[1] ;
  input \order_q_r_reg[0] ;

  wire CLK;
  wire [0:0]D;
  wire [2:0]Q;
  wire accept_internal_r;
  wire [0:0]act_this_rank_r;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire auto_pre_r;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire [2:0]bank;
  wire bank_compare0_n_11;
  wire bank_compare0_n_6;
  wire bank_compare0_n_7;
  wire bank_queue0_n_12;
  wire bank_queue0_n_18;
  wire bank_state0_n_19;
  wire bank_state0_n_22;
  wire bank_state0_n_5;
  wire [3:3]bm_end;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire col_wait_r;
  wire col_wait_r_reg;
  wire [1:0]\compute_tail.tail_r_lcl_reg ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire \compute_tail.tail_r_lcl_reg_2 ;
  wire demand_act_priority_r;
  wire demand_priority_ns;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demand_priority_r_reg;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire granted_row_r_reg;
  wire granted_row_r_reg_0;
  wire head_r_lcl_i_2__0;
  wire [2:0]head_r_lcl_i_3__2;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire hi_priority;
  wire [3:3]idle_ns;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[3] ;
  wire \maint_controller.maint_hit_busies_r_reg[3]_0 ;
  wire maint_req_r;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r_reg;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[1] ;
  wire [0:0]ordered_r_lcl_reg;
  wire override_demand_r;
  wire override_demand_r_reg;
  wire p_15_in;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r_reg;
  wire pre_wait_r;
  wire pre_wait_r_reg;
  wire \q_entry_r_reg[0] ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire q_has_rd;
  wire q_has_rd_r_reg;
  wire q_has_rd_r_reg_0;
  wire [2:0]ras_timer_passed_ns;
  wire \ras_timer_r[2]_i_3 ;
  wire \ras_timer_r[2]_i_3_0 ;
  wire \ras_timer_r[2]_i_3_1 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire [0:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire [0:0]rd_this_rank_r;
  wire [0:0]rd_wr_r;
  wire [0:0]rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire [2:0]req_bank_r;
  wire [0:0]req_bank_rdy_r_i_2;
  wire req_bank_rdy_r_reg;
  wire [9:0]\req_col_r_reg[9] ;
  wire [9:0]\req_col_r_reg[9]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [15:0]\req_row_r_lcl_reg[15] ;
  wire [3:3]req_wr_r;
  wire req_wr_r_lcl0;
  wire [15:0]row;
  wire [0:0]row_cmd_wr;
  wire row_hit_r;
  wire [0:0]row_hit_r_reg;
  wire [0:0]\rp_timer.rp_timer_r_reg[0] ;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire \rtp_timer_r_reg[0] ;
  wire set_order_q;
  wire start_wtp_timer0;
  wire \starve_limit_cntr_r_reg[0] ;
  wire tail_r;
  wire wait_for_maint_r_lcl_reg;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  mig_7series_nosysclock_mig_7series_v4_2_bank_compare bank_compare0
       (.CLK(CLK),
        .E(idle_ns),
        .Q(Q[2:1]),
        .bank(bank),
        .bm_end(bm_end),
        .head_r_lcl_i_3__2(head_r_lcl_i_3__2),
        .hi_priority(hi_priority),
        .maint_req_r(maint_req_r),
        .\order_q_r_reg[1] (idle_r_lcl_reg),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg(bank_compare0_n_6),
        .pass_open_bank_r_lcl_reg_0(\compute_tail.tail_r_lcl_reg_0 ),
        .pass_open_bank_r_lcl_reg_1(pre_wait_r_reg),
        .pass_open_bank_r_lcl_reg_2(pass_open_bank_r_lcl_reg),
        .pass_open_bank_r_lcl_reg_3(pass_open_bank_r_lcl_reg_0),
        .pass_open_bank_r_lcl_reg_4(pass_open_bank_r_lcl_reg_1),
        .pass_open_bank_r_lcl_reg_5(wait_for_maint_r_lcl_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_wait_r(pre_wait_r),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg_0),
        .rd_wr_r(rd_wr_r),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg_1),
        .rd_wr_r_lcl_reg_2(bank_compare0_n_11),
        .rd_wr_r_lcl_reg_3(rstdiv0_sync_r1_reg_rep__12),
        .rd_wr_r_lcl_reg_4(rd_wr_r_lcl_reg_2),
        .req_bank_r(req_bank_r),
        .req_bank_rdy_r_i_2(req_bank_rdy_r_i_2),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_col_r_reg[9]_1 (\req_col_r_reg[9]_0 ),
        .\req_data_buf_addr_r_reg[0]_0 (idle_r),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .\req_data_buf_addr_r_reg[3]_1 (\req_data_buf_addr_r_reg[3]_0 ),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .\req_row_r_lcl_reg[15]_0 (\req_row_r_lcl_reg[15] ),
        .req_wr_r(req_wr_r),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg_0(bank_compare0_n_7),
        .row(row),
        .row_hit_r(row_hit_r),
        .row_hit_r_reg_0(row_hit_r_reg),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0),
        .tail_r(tail_r));
  mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized2 bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(idle_ns),
        .Q(Q[2]),
        .accept_internal_r(accept_internal_r),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r_lcl_reg_0(auto_pre_r),
        .auto_pre_r_lcl_reg_1(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_2(bank_state0_n_19),
        .auto_pre_r_lcl_reg_3(auto_pre_r_lcl_reg_0),
        .auto_pre_r_lcl_reg_4(bank_compare0_n_7),
        .col_wait_r(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg_0 ),
        .\compute_tail.tail_r_lcl_reg_1 (\compute_tail.tail_r_lcl_reg_1 ),
        .\compute_tail.tail_r_lcl_reg_2 (\compute_tail.tail_r_lcl_reg_2 ),
        .\compute_tail.tail_r_lcl_reg_3 (\compute_tail.tail_r_lcl_reg ),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg(row_cmd_wr),
        .demand_priority_ns(demand_priority_ns),
        .demand_priority_r_reg(bank_state0_n_5),
        .demand_priority_r_reg_0(bank_state0_n_22),
        .granted_col_r_reg(granted_col_r_reg),
        .granted_col_r_reg_0(granted_col_r_reg_0),
        .granted_col_r_reg_1(granted_col_r_reg_1),
        .granted_row_r_reg(granted_row_r_reg),
        .granted_row_r_reg_0(granted_row_r_reg_0),
        .head_r_lcl_i_2__0_0(head_r_lcl_i_2__0),
        .head_r_lcl_reg_0(head_r_lcl_reg),
        .head_r_lcl_reg_1(head_r_lcl_reg_0),
        .head_r_lcl_reg_2(head_r_lcl_reg_1),
        .head_r_lcl_reg_3(rb_hit_busy_r_reg),
        .idle_r_lcl_reg_0(idle_r),
        .idle_r_lcl_reg_1(idle_r_lcl_reg),
        .\maint_controller.maint_hit_busies_r_reg[3] (\maint_controller.maint_hit_busies_r_reg[3] ),
        .\maint_controller.maint_hit_busies_r_reg[3]_0 (\maint_controller.maint_hit_busies_r_reg[3]_0 ),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1] ),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_1(col_wait_r_reg),
        .p_15_in(p_15_in),
        .pass_open_bank_r(pass_open_bank_r),
        .pass_open_bank_r_lcl_reg_0(bank_compare0_n_6),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_0),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r[1]_i_3__1_0 (head_r_lcl_i_3__2),
        .\q_entry_r_reg[0]_0 (bank_queue0_n_18),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_2 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[1]_0 (ofs_rdy_r_reg),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_2 (\q_entry_r_reg[1]_0 ),
        .q_has_rd(q_has_rd),
        .q_has_rd_r_reg_0(rb_hit_busy_r),
        .q_has_rd_r_reg_1(q_has_rd_r_reg),
        .q_has_rd_r_reg_2(q_has_rd_r_reg_0),
        .q_has_rd_r_reg_3(rd_wr_r_lcl_reg),
        .q_has_rd_r_reg_4(pre_wait_r_reg),
        .\ras_timer_r[2]_i_3_0 (\ras_timer_r[2]_i_3 ),
        .\ras_timer_r[2]_i_3_1 (\ras_timer_r[2]_i_3_0 ),
        .\ras_timer_r[2]_i_3_2 (\ras_timer_r[2]_i_3_1 ),
        .\ras_timer_r_reg[0] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0]_0 ),
        .\ras_timer_r_reg[0]_1 (\ras_timer_r_reg[0]_1 ),
        .\ras_timer_r_reg[0]_2 (\ras_timer_r_reg[0]_2 ),
        .\ras_timer_r_reg[1] (bm_end_r1_reg_0),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_1 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_2 ),
        .\ras_timer_r_reg[2] (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[2]_0 (\ras_timer_r_reg[2] ),
        .\ras_timer_r_reg[2]_1 (\ras_timer_r_reg[2]_0 ),
        .\ras_timer_r_reg[2]_2 (\ras_timer_r_reg[2]_1 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg_0),
        .req_bank_rdy_r_reg(req_bank_rdy_r_reg),
        .req_priority_r(req_priority_r),
        .req_wr_r(req_wr_r),
        .row_hit_r(row_hit_r),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__12_0(D),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r_lcl_reg),
        .wait_for_maint_r_lcl_reg_1(bank_queue0_n_12),
        .wait_for_maint_r_lcl_reg_2(wait_for_maint_r_lcl_reg_0),
        .wait_for_maint_r_lcl_reg_3(wait_for_maint_r_lcl_reg_1),
        .was_wr(was_wr));
  mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized2 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .Q({Q[2],Q[0]}),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg_0(row_cmd_wr),
        .act_wait_r_lcl_reg_1(pre_bm_end_r_reg),
        .auto_pre_r(auto_pre_r),
        .auto_pre_r_lcl_reg(q_has_rd_r_reg_0),
        .bm_end(bm_end),
        .bm_end_r1_reg_0(bm_end_r1_reg),
        .bm_end_r1_reg_1(bm_end_r1_reg_0),
        .col_wait_r(col_wait_r),
        .col_wait_r_reg_0(col_wait_r_reg),
        .col_wait_r_reg_1(bank_queue0_n_18),
        .\compute_tail.tail_r_lcl_reg (bank_state0_n_19),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_reg_0(bank_queue0_n_12),
        .demand_priority_ns(demand_priority_ns),
        .demand_priority_r_0(demand_priority_r_0),
        .demand_priority_r_reg_0(demand_priority_r),
        .demand_priority_r_reg_1(demand_priority_r_reg),
        .demand_priority_r_reg_2(bank_state0_n_22),
        .demanded_prior_r_1(demanded_prior_r_1),
        .demanded_prior_r_reg_0(demanded_prior_r),
        .demanded_prior_r_reg_1(demanded_prior_r_reg),
        .demanded_prior_r_reg_2(demanded_prior_r_reg_0),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .ofs_rdy_r_reg_0(ofs_rdy_r_reg),
        .override_demand_r(override_demand_r),
        .override_demand_r_reg(override_demand_r_reg),
        .p_15_in(p_15_in),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .pre_wait_r_reg_0(bank_compare0_n_6),
        .pre_wait_r_reg_1(pre_wait_r_reg),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[0]_0 (\ras_timer_r_reg[0] ),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1] ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(bank_compare0_n_11),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_0),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rd_this_rank_r(rd_this_rank_r),
        .\rd_this_rank_r_reg[0]_0 (rd_wr_r_lcl_reg),
        .req_wr_r(req_wr_r),
        .\rp_timer.rp_timer_r_reg[0]_0 (\rp_timer.rp_timer_r_reg[0] ),
        .rstdiv0_sync_r1_reg_rep__12(bank_state0_n_5),
        .\rtp_timer_r_reg[0]_0 (\rtp_timer_r_reg[0] ),
        .start_wtp_timer0(start_wtp_timer0),
        .\starve_limit_cntr_r_reg[0]_0 (\starve_limit_cntr_r_reg[0] ),
        .tail_r(tail_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_common" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_common
   (accept_internal_r,
    periodic_rd_ack_r_lcl_reg_0,
    accept_ns,
    was_wr,
    \generate_maint_cmds.insert_maint_r_lcl_reg_0 ,
    \maint_controller.maint_wip_r_lcl_reg_0 ,
    rstdiv0_sync_r1_reg_rep__13,
    periodic_rd_cntr_r_reg_0,
    idle_r_lcl_reg,
    periodic_rd_ack_r_lcl_reg_1,
    app_en_r2_reg,
    app_en_r2_reg_0,
    \maint_controller.maint_wip_r_lcl_reg_1 ,
    Q,
    accept_internal_r_reg_0,
    periodic_rd_insert,
    idle_r_lcl_reg_0,
    app_en_r2_reg_1,
    app_en_r2_reg_2,
    \maint_controller.maint_hit_busies_r_reg[3]_0 ,
    p_9_in,
    CLK,
    was_wr0,
    maint_srx_r,
    \maint_controller.maint_rdy ,
    periodic_rd_cntr_r_reg_1,
    periodic_rd_cntr_r_reg_2,
    idle_r,
    app_en_r2,
    q_has_rd_r_reg,
    rb_hit_busy_r,
    \maint_controller.maint_wip_r_lcl_reg_2 ,
    maint_req_r,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]_0 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_1 ,
    maint_zq_r,
    D,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1 );
  output accept_internal_r;
  output periodic_rd_ack_r_lcl_reg_0;
  output accept_ns;
  output was_wr;
  output \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  output \maint_controller.maint_wip_r_lcl_reg_0 ;
  output rstdiv0_sync_r1_reg_rep__13;
  output periodic_rd_cntr_r_reg_0;
  output idle_r_lcl_reg;
  output periodic_rd_ack_r_lcl_reg_1;
  output app_en_r2_reg;
  output app_en_r2_reg_0;
  output \maint_controller.maint_wip_r_lcl_reg_1 ;
  output [0:0]Q;
  output accept_internal_r_reg_0;
  output periodic_rd_insert;
  output idle_r_lcl_reg_0;
  output app_en_r2_reg_1;
  output app_en_r2_reg_2;
  output [3:0]\maint_controller.maint_hit_busies_r_reg[3]_0 ;
  input p_9_in;
  input CLK;
  input was_wr0;
  input maint_srx_r;
  input \maint_controller.maint_rdy ;
  input periodic_rd_cntr_r_reg_1;
  input periodic_rd_cntr_r_reg_2;
  input [3:0]idle_r;
  input app_en_r2;
  input q_has_rd_r_reg;
  input [3:0]rb_hit_busy_r;
  input \maint_controller.maint_wip_r_lcl_reg_2 ;
  input maint_req_r;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]_0 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_1 ;
  input maint_zq_r;
  input [3:0]D;
  input [0:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1 ;

  wire CLK;
  wire [3:0]D;
  wire [0:0]Q;
  wire accept_internal_r;
  wire accept_internal_r_reg_0;
  wire accept_ns;
  wire accept_r_reg_n_0;
  wire app_en_r2;
  wire app_en_r2_reg;
  wire app_en_r2_reg_0;
  wire app_en_r2_reg_1;
  wire app_en_r2_reg_2;
  wire \generate_maint_cmds.insert_maint_ns ;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg_0 ;
  wire [3:0]idle_r;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire [3:0]\maint_controller.maint_hit_busies_r_reg[3]_0 ;
  wire \maint_controller.maint_rdy ;
  wire \maint_controller.maint_rdy_r1 ;
  wire \maint_controller.maint_srx_r1 ;
  wire \maint_controller.maint_wip_r_lcl_i_1_n_0 ;
  wire \maint_controller.maint_wip_r_lcl_i_2_n_0 ;
  wire \maint_controller.maint_wip_r_lcl_reg_0 ;
  wire \maint_controller.maint_wip_r_lcl_reg_1 ;
  wire \maint_controller.maint_wip_r_lcl_reg_2 ;
  wire maint_req_r;
  wire maint_srx_r;
  wire maint_zq_r;
  wire p_9_in;
  wire periodic_rd_ack_ns;
  wire periodic_rd_ack_r_lcl_reg_0;
  wire periodic_rd_ack_r_lcl_reg_1;
  wire periodic_rd_cntr_r_i_1_n_0;
  wire periodic_rd_cntr_r_reg_0;
  wire periodic_rd_cntr_r_reg_1;
  wire periodic_rd_cntr_r_reg_2;
  wire periodic_rd_insert;
  wire q_has_rd_r_reg;
  wire [3:0]rb_hit_busy_r;
  wire [5:1]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns ;
  wire [8:1]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_4_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_3_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_4_n_0 ;
  wire [0:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_1 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1 ;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire was_wr;
  wire was_wr0;

  FDRE accept_internal_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_9_in),
        .Q(accept_internal_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    accept_r_i_1
       (.I0(p_9_in),
        .I1(periodic_rd_ack_r_lcl_reg_0),
        .I2(periodic_rd_cntr_r_reg_0),
        .I3(periodic_rd_cntr_r_reg_2),
        .O(accept_ns));
  FDRE accept_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(accept_ns),
        .Q(accept_r_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \generate_maint_cmds.insert_maint_r_lcl_i_1 
       (.I0(\maint_controller.maint_rdy_r1 ),
        .I1(\maint_controller.maint_rdy ),
        .I2(\maint_controller.maint_srx_r1 ),
        .I3(maint_srx_r),
        .O(\generate_maint_cmds.insert_maint_ns ));
  FDRE \generate_maint_cmds.insert_maint_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\generate_maint_cmds.insert_maint_ns ),
        .Q(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT5 #(
    .INIT(32'h80010116)) 
    head_r_lcl_i_2__2
       (.I0(periodic_rd_ack_r_lcl_reg_1),
        .I1(idle_r[1]),
        .I2(idle_r[3]),
        .I3(idle_r[2]),
        .I4(idle_r[0]),
        .O(idle_r_lcl_reg_0));
  LUT4 #(
    .INIT(16'h557F)) 
    idle_r_lcl_i_3
       (.I0(accept_internal_r),
        .I1(q_has_rd_r_reg),
        .I2(app_en_r2),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .O(accept_internal_r_reg_0));
  FDRE \maint_controller.maint_hit_busies_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\maint_controller.maint_hit_busies_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\maint_controller.maint_hit_busies_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\maint_controller.maint_hit_busies_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\maint_controller.maint_hit_busies_r_reg[3]_0 [3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \maint_controller.maint_rdy_r1_i_2 
       (.I0(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I1(periodic_rd_cntr_r_reg_0),
        .I2(maint_req_r),
        .O(\maint_controller.maint_wip_r_lcl_reg_1 ));
  FDRE \maint_controller.maint_rdy_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maint_controller.maint_rdy ),
        .Q(\maint_controller.maint_rdy_r1 ),
        .R(1'b0));
  FDRE \maint_controller.maint_srx_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(maint_srx_r),
        .Q(\maint_controller.maint_srx_r1 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \maint_controller.maint_wip_r_lcl_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I1(Q),
        .I2(\maint_controller.maint_wip_r_lcl_i_2_n_0 ),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [6]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .O(\maint_controller.maint_wip_r_lcl_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \maint_controller.maint_wip_r_lcl_i_2 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [7]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [8]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .O(\maint_controller.maint_wip_r_lcl_i_2_n_0 ));
  FDRE \maint_controller.maint_wip_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maint_controller.maint_wip_r_lcl_i_1_n_0 ),
        .Q(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .R(rstdiv0_sync_r1_reg_rep__13));
  LUT5 #(
    .INIT(32'h007FFFFF)) 
    pass_open_bank_r_lcl_i_3
       (.I0(app_en_r2),
        .I1(q_has_rd_r_reg),
        .I2(accept_r_reg_n_0),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(rb_hit_busy_r[1]),
        .O(app_en_r2_reg_1));
  LUT5 #(
    .INIT(32'h007FFFFF)) 
    pass_open_bank_r_lcl_i_3__0
       (.I0(app_en_r2),
        .I1(q_has_rd_r_reg),
        .I2(accept_r_reg_n_0),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(rb_hit_busy_r[0]),
        .O(app_en_r2_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT5 #(
    .INIT(32'h007FFFFF)) 
    pass_open_bank_r_lcl_i_3__1
       (.I0(app_en_r2),
        .I1(q_has_rd_r_reg),
        .I2(accept_r_reg_n_0),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(rb_hit_busy_r[3]),
        .O(app_en_r2_reg));
  LUT5 #(
    .INIT(32'h007FFFFF)) 
    pass_open_bank_r_lcl_i_3__2
       (.I0(app_en_r2),
        .I1(q_has_rd_r_reg),
        .I2(accept_r_reg_n_0),
        .I3(periodic_rd_ack_r_lcl_reg_0),
        .I4(rb_hit_busy_r[2]),
        .O(app_en_r2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    periodic_rd_ack_r_lcl_i_1
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(periodic_rd_cntr_r_reg_0),
        .I2(periodic_rd_cntr_r_reg_2),
        .I3(p_9_in),
        .O(periodic_rd_ack_ns));
  FDRE periodic_rd_ack_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(periodic_rd_ack_ns),
        .Q(periodic_rd_ack_r_lcl_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h78)) 
    periodic_rd_cntr_r_i_1
       (.I0(periodic_rd_cntr_r_reg_2),
        .I1(periodic_rd_ack_r_lcl_reg_0),
        .I2(periodic_rd_cntr_r_reg_0),
        .O(periodic_rd_cntr_r_i_1_n_0));
  FDRE periodic_rd_cntr_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(periodic_rd_cntr_r_i_1_n_0),
        .Q(periodic_rd_cntr_r_reg_0),
        .R(periodic_rd_cntr_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_entry_r[0]_i_4__0 
       (.I0(periodic_rd_ack_r_lcl_reg_1),
        .I1(idle_r[2]),
        .I2(idle_r[3]),
        .I3(idle_r[1]),
        .I4(idle_r[0]),
        .O(idle_r_lcl_reg));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \q_entry_r[1]_i_3__2 
       (.I0(periodic_rd_ack_r_lcl_reg_0),
        .I1(accept_r_reg_n_0),
        .I2(q_has_rd_r_reg),
        .I3(app_en_r2),
        .O(periodic_rd_ack_r_lcl_reg_1));
  LUT3 #(
    .INIT(8'h2A)) 
    req_periodic_rd_r_lcl_i_1
       (.I0(periodic_rd_cntr_r_reg_2),
        .I1(periodic_rd_cntr_r_reg_0),
        .I2(periodic_rd_ack_r_lcl_reg_0),
        .O(periodic_rd_insert));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT5 #(
    .INIT(32'hAAAAAAEB)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0 ),
        .I1(Q),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ),
        .I4(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [1]));
  LUT5 #(
    .INIT(32'h10101001)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1 
       (.I0(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]_0 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I4(Q),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA90000)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .I1(Q),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0 ),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0 ),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [3]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I3(Q),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3_n_0 ),
        .I1(Q),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ),
        .I4(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF990F99)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_2 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_4_n_0 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_1 ),
        .I3(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .I4(maint_zq_r),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [5]));
  LUT4 #(
    .INIT(16'h0001)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [6]),
        .I3(\maint_controller.maint_wip_r_lcl_i_2_n_0 ),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_4 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I3(Q),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ),
        .I1(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [6]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_3_n_0 ),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_3 
       (.I0(Q),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h10101001)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 
       (.I0(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]_0 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [7]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [6]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .I2(Q),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [8]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2_n_0 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1 ),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2F202F202F20202F)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2 
       (.I0(maint_srx_r),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .I2(\generate_maint_cmds.insert_maint_r_lcl_reg_0 ),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [8]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_4_n_0 ),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [7]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_4 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [6]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_3_n_0 ),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_4_n_0 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .Q(Q),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [1]),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [1]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0 ),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [2]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [3]),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [3]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0 ),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [4]),
        .R(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns [5]),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [5]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[6] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [6]),
        .R(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] 
       (.C(CLK),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0 ),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [7]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_1_n_0 ),
        .Q(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAFB)) 
    wait_for_maint_r_lcl_i_1__2
       (.I0(\maint_controller.maint_wip_r_lcl_reg_2 ),
        .I1(maint_req_r),
        .I2(periodic_rd_cntr_r_reg_0),
        .I3(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .O(rstdiv0_sync_r1_reg_rep__13));
  FDRE was_wr_reg
       (.C(CLK),
        .CE(1'b1),
        .D(was_wr0),
        .Q(was_wr),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_compare
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    row_hit_r,
    pass_open_bank_r_lcl_reg,
    req_wr_r_lcl_reg_0,
    set_order_q,
    bm_end,
    rd_wr_r_lcl_reg_1,
    rd_wr_r_lcl_reg_2,
    start_wtp_timer0,
    \req_row_r_lcl_reg[15]_0 ,
    rb_hit_busy_r_reg_1,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    \req_col_r_reg[9]_0 ,
    E,
    periodic_rd_insert,
    CLK,
    req_wr_r_lcl0,
    hi_priority,
    rb_hit_busy_r_reg_2,
    row_hit_r_reg_0,
    pass_open_bank_r,
    pass_open_bank_r_lcl_reg_0,
    tail_r,
    pre_wait_r,
    Q,
    rd_wr_r_lcl_reg_3,
    rd_wr_r_lcl_reg_4,
    \order_q_r_reg[1] ,
    pre_bm_end_r,
    pass_open_bank_r_lcl_reg_1,
    rd_wr_r,
    req_bank_rdy_r_i_2,
    maint_req_r,
    pass_open_bank_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_3,
    pass_open_bank_r_lcl_reg_4,
    pass_open_bank_r_lcl_reg_5,
    row,
    head_r_lcl_i_3__2,
    \req_data_buf_addr_r_reg[0]_0 ,
    \req_data_buf_addr_r_reg[3]_1 ,
    bank,
    \req_col_r_reg[9]_1 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output [0:0]req_wr_r;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output row_hit_r;
  output pass_open_bank_r_lcl_reg;
  output req_wr_r_lcl_reg_0;
  output set_order_q;
  output [0:0]bm_end;
  output rd_wr_r_lcl_reg_1;
  output rd_wr_r_lcl_reg_2;
  output start_wtp_timer0;
  output [15:0]\req_row_r_lcl_reg[15]_0 ;
  output rb_hit_busy_r_reg_1;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [9:0]\req_col_r_reg[9]_0 ;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input req_wr_r_lcl0;
  input hi_priority;
  input rb_hit_busy_r_reg_2;
  input [0:0]row_hit_r_reg_0;
  input pass_open_bank_r;
  input pass_open_bank_r_lcl_reg_0;
  input tail_r;
  input pre_wait_r;
  input [1:0]Q;
  input rd_wr_r_lcl_reg_3;
  input rd_wr_r_lcl_reg_4;
  input \order_q_r_reg[1] ;
  input pre_bm_end_r;
  input pass_open_bank_r_lcl_reg_1;
  input [0:0]rd_wr_r;
  input [0:0]req_bank_rdy_r_i_2;
  input maint_req_r;
  input pass_open_bank_r_lcl_reg_2;
  input pass_open_bank_r_lcl_reg_3;
  input pass_open_bank_r_lcl_reg_4;
  input pass_open_bank_r_lcl_reg_5;
  input [15:0]row;
  input [2:0]head_r_lcl_i_3__2;
  input [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9]_1 ;

  wire CLK;
  wire [0:0]E;
  wire [1:0]Q;
  wire [2:0]bank;
  wire [0:0]bm_end;
  wire [2:0]head_r_lcl_i_3__2;
  wire hi_priority;
  wire maint_req_r;
  wire \order_q_r_reg[1] ;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_4_n_0;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire pass_open_bank_r_lcl_reg_3;
  wire pass_open_bank_r_lcl_reg_4;
  wire pass_open_bank_r_lcl_reg_5;
  wire periodic_rd_insert;
  wire pre_bm_end_r;
  wire pre_wait_r;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rd_wr_ns;
  wire [0:0]rd_wr_r;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire rd_wr_r_lcl_reg_3;
  wire rd_wr_r_lcl_reg_4;
  wire [2:0]req_bank_r;
  wire [0:0]req_bank_rdy_r_i_2;
  wire [9:0]\req_col_r_reg[9]_0 ;
  wire [9:0]\req_col_r_reg[9]_1 ;
  wire [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [15:0]\req_row_r_lcl_reg[15]_0 ;
  wire [0:0]req_wr_r;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg_0;
  wire [15:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry__0_i_2__2_n_0;
  wire row_hit_ns_carry__0_n_3;
  wire row_hit_ns_carry_i_1__2_n_0;
  wire row_hit_ns_carry_i_2__2_n_0;
  wire row_hit_ns_carry_i_3__2_n_0;
  wire row_hit_ns_carry_i_4__2_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire [0:0]row_hit_r_reg_0;
  wire set_order_q;
  wire start_wtp_timer0;
  wire tail_r;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:2]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'hFFFF7000)) 
    bm_end_r1_i_1__0
       (.I0(req_wr_r),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(pass_open_bank_r),
        .I3(Q[1]),
        .I4(pre_bm_end_r),
        .O(bm_end));
  LUT4 #(
    .INIT(16'h8117)) 
    head_r_lcl_i_5
       (.I0(rb_hit_busy_r_reg_0),
        .I1(head_r_lcl_i_3__2[2]),
        .I2(head_r_lcl_i_3__2[1]),
        .I3(head_r_lcl_i_3__2[0]),
        .O(rb_hit_busy_r_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    \order_q_r[1]_i_2__2 
       (.I0(req_wr_r),
        .I1(\order_q_r_reg[1] ),
        .O(set_order_q));
  LUT6 #(
    .INIT(64'h88888A8888888888)) 
    pass_open_bank_r_lcl_i_1__0
       (.I0(req_wr_r_lcl_reg_0),
        .I1(pass_open_bank_r),
        .I2(pass_open_bank_r_lcl_reg_0),
        .I3(tail_r),
        .I4(pre_wait_r),
        .I5(pass_open_bank_r_lcl_i_4_n_0),
        .O(pass_open_bank_r_lcl_reg));
  LUT6 #(
    .INIT(64'h0000000000008FFF)) 
    pass_open_bank_r_lcl_i_2
       (.I0(req_wr_r),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(pass_open_bank_r),
        .I3(Q[1]),
        .I4(pre_bm_end_r),
        .I5(pass_open_bank_r_lcl_reg_1),
        .O(req_wr_r_lcl_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA00A2)) 
    pass_open_bank_r_lcl_i_4
       (.I0(row_hit_r),
        .I1(maint_req_r),
        .I2(pass_open_bank_r_lcl_reg_2),
        .I3(pass_open_bank_r_lcl_reg_3),
        .I4(pass_open_bank_r_lcl_reg_4),
        .I5(pass_open_bank_r_lcl_reg_5),
        .O(pass_open_bank_r_lcl_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ras_timer_zero_r_i_3__1
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q[1]),
        .O(rd_wr_r_lcl_reg_2));
  FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_2),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__1
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q[1]),
        .I2(rd_wr_r_lcl_reg_3),
        .I3(rd_wr_r_lcl_reg_4),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(bank[0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(bank[1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(bank[2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    req_bank_rdy_r_i_3
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q[1]),
        .I2(req_wr_r),
        .I3(rd_wr_r),
        .I4(Q[0]),
        .I5(req_bank_rdy_r_i_2),
        .O(rd_wr_r_lcl_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [0]),
        .Q(\req_col_r_reg[9]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [1]),
        .Q(\req_col_r_reg[9]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [2]),
        .Q(\req_col_r_reg[9]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [3]),
        .Q(\req_col_r_reg[9]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [4]),
        .Q(\req_col_r_reg[9]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [5]),
        .Q(\req_col_r_reg[9]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [6]),
        .Q(\req_col_r_reg[9]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [7]),
        .Q(\req_col_r_reg[9]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [8]),
        .Q(\req_col_r_reg[9]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [9]),
        .Q(\req_col_r_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(row[13]),
        .Q(\req_row_r_lcl_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(row[14]),
        .Q(\req_row_r_lcl_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[15] 
       (.C(CLK),
        .CE(E),
        .D(row[15]),
        .Q(\req_row_r_lcl_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[15]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__2_n_0,row_hit_ns_carry_i_2__2_n_0,row_hit_ns_carry_i_3__2_n_0,row_hit_ns_carry_i_4__2_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:2],row_hit_ns,row_hit_ns_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,row_hit_r_reg_0,row_hit_ns_carry__0_i_2__2_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry__0_i_2__2
       (.I0(\req_row_r_lcl_reg[15]_0 [14]),
        .I1(row[14]),
        .I2(row[12]),
        .I3(\req_row_r_lcl_reg[15]_0 [12]),
        .I4(row[13]),
        .I5(\req_row_r_lcl_reg[15]_0 [13]),
        .O(row_hit_ns_carry__0_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__2
       (.I0(\req_row_r_lcl_reg[15]_0 [11]),
        .I1(row[11]),
        .I2(row[10]),
        .I3(\req_row_r_lcl_reg[15]_0 [10]),
        .I4(row[9]),
        .I5(\req_row_r_lcl_reg[15]_0 [9]),
        .O(row_hit_ns_carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__2
       (.I0(\req_row_r_lcl_reg[15]_0 [8]),
        .I1(row[8]),
        .I2(row[7]),
        .I3(\req_row_r_lcl_reg[15]_0 [7]),
        .I4(row[6]),
        .I5(\req_row_r_lcl_reg[15]_0 [6]),
        .O(row_hit_ns_carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__2
       (.I0(\req_row_r_lcl_reg[15]_0 [5]),
        .I1(row[5]),
        .I2(row[3]),
        .I3(\req_row_r_lcl_reg[15]_0 [3]),
        .I4(row[4]),
        .I5(\req_row_r_lcl_reg[15]_0 [4]),
        .O(row_hit_ns_carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__2
       (.I0(\req_row_r_lcl_reg[15]_0 [2]),
        .I1(row[2]),
        .I2(row[0]),
        .I3(\req_row_r_lcl_reg[15]_0 [0]),
        .I4(row[1]),
        .I5(\req_row_r_lcl_reg[15]_0 [1]),
        .O(row_hit_ns_carry_i_4__2_n_0));
  FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__2 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_compare_0
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    row_hit_r,
    pass_open_bank_r_lcl_reg,
    rstdiv0_sync_r1_reg_rep__13,
    set_order_q,
    rd_wr_r_lcl_reg_1,
    start_wtp_timer0,
    \req_row_r_lcl_reg[15]_0 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    \req_col_r_reg[9]_0 ,
    E,
    periodic_rd_insert,
    CLK,
    req_wr_r_lcl0,
    hi_priority,
    rb_hit_busy_r_reg_1,
    row_hit_r_reg_0,
    pass_open_bank_r,
    pass_open_bank_r_lcl_reg_0,
    tail_r,
    pre_wait_r,
    pass_open_bank_r_lcl_reg_1,
    Q,
    pre_bm_end_r,
    rd_wr_r_lcl_reg_2,
    rd_wr_r_lcl_reg_3,
    \order_q_r_reg[1] ,
    maint_req_r,
    pass_open_bank_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_3,
    pass_open_bank_r_lcl_reg_4,
    pass_open_bank_r_lcl_reg_5,
    row,
    \req_data_buf_addr_r_reg[0]_0 ,
    \req_data_buf_addr_r_reg[3]_1 ,
    bank,
    \req_col_r_reg[9]_1 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output row_hit_r;
  output pass_open_bank_r_lcl_reg;
  output rstdiv0_sync_r1_reg_rep__13;
  output set_order_q;
  output rd_wr_r_lcl_reg_1;
  output start_wtp_timer0;
  output [15:0]\req_row_r_lcl_reg[15]_0 ;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [9:0]\req_col_r_reg[9]_0 ;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input req_wr_r_lcl0;
  input hi_priority;
  input rb_hit_busy_r_reg_1;
  input [0:0]row_hit_r_reg_0;
  input pass_open_bank_r;
  input pass_open_bank_r_lcl_reg_0;
  input tail_r;
  input pre_wait_r;
  input pass_open_bank_r_lcl_reg_1;
  input [0:0]Q;
  input pre_bm_end_r;
  input rd_wr_r_lcl_reg_2;
  input rd_wr_r_lcl_reg_3;
  input \order_q_r_reg[1] ;
  input maint_req_r;
  input pass_open_bank_r_lcl_reg_2;
  input pass_open_bank_r_lcl_reg_3;
  input pass_open_bank_r_lcl_reg_4;
  input pass_open_bank_r_lcl_reg_5;
  input [15:0]row;
  input [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9]_1 ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]bank;
  wire hi_priority;
  wire maint_req_r;
  wire \order_q_r_reg[1] ;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_4__0_n_0;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire pass_open_bank_r_lcl_reg_3;
  wire pass_open_bank_r_lcl_reg_4;
  wire pass_open_bank_r_lcl_reg_5;
  wire periodic_rd_insert;
  wire pre_bm_end_r;
  wire pre_wait_r;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire rd_wr_r_lcl_reg_3;
  wire [2:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9]_0 ;
  wire [9:0]\req_col_r_reg[9]_1 ;
  wire [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [15:0]\req_row_r_lcl_reg[15]_0 ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg_0;
  wire [15:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry__0_i_2__1_n_0;
  wire row_hit_ns_carry__0_n_3;
  wire row_hit_ns_carry_i_1__1_n_0;
  wire row_hit_ns_carry_i_2__1_n_0;
  wire row_hit_ns_carry_i_3__1_n_0;
  wire row_hit_ns_carry_i_4__1_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire [0:0]row_hit_r_reg_0;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire set_order_q;
  wire start_wtp_timer0;
  wire tail_r;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:2]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \order_q_r[1]_i_2__1 
       (.I0(req_wr_r_lcl_reg_0),
        .I1(\order_q_r_reg[1] ),
        .O(set_order_q));
  LUT6 #(
    .INIT(64'h88888A8888888888)) 
    pass_open_bank_r_lcl_i_1__1
       (.I0(rstdiv0_sync_r1_reg_rep__13),
        .I1(pass_open_bank_r),
        .I2(pass_open_bank_r_lcl_reg_0),
        .I3(tail_r),
        .I4(pre_wait_r),
        .I5(pass_open_bank_r_lcl_i_4__0_n_0),
        .O(pass_open_bank_r_lcl_reg));
  LUT6 #(
    .INIT(64'h0000000040555555)) 
    pass_open_bank_r_lcl_i_2__2
       (.I0(pass_open_bank_r_lcl_reg_1),
        .I1(req_wr_r_lcl_reg_0),
        .I2(rd_wr_r_lcl_reg_0),
        .I3(pass_open_bank_r),
        .I4(Q),
        .I5(pre_bm_end_r),
        .O(rstdiv0_sync_r1_reg_rep__13));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA00A2)) 
    pass_open_bank_r_lcl_i_4__0
       (.I0(row_hit_r),
        .I1(maint_req_r),
        .I2(pass_open_bank_r_lcl_reg_2),
        .I3(pass_open_bank_r_lcl_reg_3),
        .I4(pass_open_bank_r_lcl_reg_4),
        .I5(pass_open_bank_r_lcl_reg_5),
        .O(pass_open_bank_r_lcl_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ras_timer_zero_r_i_3__0
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .O(rd_wr_r_lcl_reg_1));
  FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_1),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__0
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .I2(rd_wr_r_lcl_reg_2),
        .I3(rd_wr_r_lcl_reg_3),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(bank[0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(bank[1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(bank[2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [0]),
        .Q(\req_col_r_reg[9]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [1]),
        .Q(\req_col_r_reg[9]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [2]),
        .Q(\req_col_r_reg[9]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [3]),
        .Q(\req_col_r_reg[9]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [4]),
        .Q(\req_col_r_reg[9]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [5]),
        .Q(\req_col_r_reg[9]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [6]),
        .Q(\req_col_r_reg[9]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [7]),
        .Q(\req_col_r_reg[9]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [8]),
        .Q(\req_col_r_reg[9]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [9]),
        .Q(\req_col_r_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(row[13]),
        .Q(\req_row_r_lcl_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(row[14]),
        .Q(\req_row_r_lcl_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[15] 
       (.C(CLK),
        .CE(E),
        .D(row[15]),
        .Q(\req_row_r_lcl_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[15]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__1_n_0,row_hit_ns_carry_i_2__1_n_0,row_hit_ns_carry_i_3__1_n_0,row_hit_ns_carry_i_4__1_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:2],row_hit_ns,row_hit_ns_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,row_hit_r_reg_0,row_hit_ns_carry__0_i_2__1_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry__0_i_2__1
       (.I0(\req_row_r_lcl_reg[15]_0 [14]),
        .I1(row[14]),
        .I2(row[12]),
        .I3(\req_row_r_lcl_reg[15]_0 [12]),
        .I4(row[13]),
        .I5(\req_row_r_lcl_reg[15]_0 [13]),
        .O(row_hit_ns_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__1
       (.I0(\req_row_r_lcl_reg[15]_0 [11]),
        .I1(row[11]),
        .I2(row[10]),
        .I3(\req_row_r_lcl_reg[15]_0 [10]),
        .I4(row[9]),
        .I5(\req_row_r_lcl_reg[15]_0 [9]),
        .O(row_hit_ns_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__1
       (.I0(\req_row_r_lcl_reg[15]_0 [8]),
        .I1(row[8]),
        .I2(row[6]),
        .I3(\req_row_r_lcl_reg[15]_0 [6]),
        .I4(row[7]),
        .I5(\req_row_r_lcl_reg[15]_0 [7]),
        .O(row_hit_ns_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__1
       (.I0(\req_row_r_lcl_reg[15]_0 [5]),
        .I1(row[5]),
        .I2(row[4]),
        .I3(\req_row_r_lcl_reg[15]_0 [4]),
        .I4(row[3]),
        .I5(\req_row_r_lcl_reg[15]_0 [3]),
        .O(row_hit_ns_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__1
       (.I0(\req_row_r_lcl_reg[15]_0 [2]),
        .I1(row[2]),
        .I2(row[0]),
        .I3(\req_row_r_lcl_reg[15]_0 [0]),
        .I4(row[1]),
        .I5(\req_row_r_lcl_reg[15]_0 [1]),
        .O(row_hit_ns_carry_i_4__1_n_0));
  FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__1 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_compare_1
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r_lcl_reg_0,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    row_hit_r,
    rb_hit_busy_r_reg_1,
    pass_open_bank_r_lcl_reg,
    req_wr_r_lcl_reg_1,
    \grant_r_reg[1] ,
    set_order_q,
    req_wr_r_lcl_reg_2,
    bm_end,
    start_wtp_timer0,
    \req_row_r_lcl_reg[15]_0 ,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    \req_col_r_reg[9]_0 ,
    E,
    periodic_rd_insert,
    CLK,
    req_wr_r_lcl0,
    hi_priority,
    rb_hit_busy_r_reg_2,
    row_hit_r_reg_0,
    rb_hit_busy_r,
    \q_entry_r[1]_i_4 ,
    pass_open_bank_r,
    pass_open_bank_r_lcl_reg_0,
    tail_r,
    pre_wait_r,
    Q,
    ordered_r_lcl_reg,
    ordered_r_lcl_reg_0,
    ordered_r_lcl_reg_1,
    rd_wr_r_lcl_reg_1,
    rd_wr_r_lcl_reg_2,
    pre_bm_end_r,
    head_r_lcl_reg,
    pass_open_bank_r_lcl_reg_1,
    maint_req_r,
    pass_open_bank_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_3,
    pass_open_bank_r_lcl_reg_4,
    pass_open_bank_r_lcl_reg_5,
    row,
    \req_data_buf_addr_r_reg[0]_0 ,
    \req_data_buf_addr_r_reg[3]_1 ,
    bank,
    \req_col_r_reg[9]_1 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output req_wr_r_lcl_reg_0;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output row_hit_r;
  output rb_hit_busy_r_reg_1;
  output pass_open_bank_r_lcl_reg;
  output req_wr_r_lcl_reg_1;
  output \grant_r_reg[1] ;
  output set_order_q;
  output req_wr_r_lcl_reg_2;
  output [0:0]bm_end;
  output start_wtp_timer0;
  output [15:0]\req_row_r_lcl_reg[15]_0 ;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [9:0]\req_col_r_reg[9]_0 ;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input req_wr_r_lcl0;
  input hi_priority;
  input rb_hit_busy_r_reg_2;
  input [0:0]row_hit_r_reg_0;
  input [2:0]rb_hit_busy_r;
  input \q_entry_r[1]_i_4 ;
  input pass_open_bank_r;
  input pass_open_bank_r_lcl_reg_0;
  input tail_r;
  input pre_wait_r;
  input [0:0]Q;
  input ordered_r_lcl_reg;
  input [0:0]ordered_r_lcl_reg_0;
  input ordered_r_lcl_reg_1;
  input rd_wr_r_lcl_reg_1;
  input rd_wr_r_lcl_reg_2;
  input pre_bm_end_r;
  input [0:0]head_r_lcl_reg;
  input pass_open_bank_r_lcl_reg_1;
  input maint_req_r;
  input pass_open_bank_r_lcl_reg_2;
  input pass_open_bank_r_lcl_reg_3;
  input pass_open_bank_r_lcl_reg_4;
  input pass_open_bank_r_lcl_reg_5;
  input [15:0]row;
  input [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9]_1 ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]bank;
  wire [0:0]bm_end;
  wire \grant_r_reg[1] ;
  wire [0:0]head_r_lcl_reg;
  wire hi_priority;
  wire maint_req_r;
  wire ordered_r_lcl_reg;
  wire [0:0]ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_4__1_n_0;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire pass_open_bank_r_lcl_reg_3;
  wire pass_open_bank_r_lcl_reg_4;
  wire pass_open_bank_r_lcl_reg_5;
  wire periodic_rd_insert;
  wire pre_bm_end_r;
  wire pre_wait_r;
  wire \q_entry_r[1]_i_4 ;
  wire [2:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire [2:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9]_0 ;
  wire [9:0]\req_col_r_reg[9]_1 ;
  wire [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [15:0]\req_row_r_lcl_reg[15]_0 ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg_0;
  wire req_wr_r_lcl_reg_1;
  wire req_wr_r_lcl_reg_2;
  wire [15:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry__0_i_2__0_n_0;
  wire row_hit_ns_carry__0_n_3;
  wire row_hit_ns_carry_i_1__0_n_0;
  wire row_hit_ns_carry_i_2__0_n_0;
  wire row_hit_ns_carry_i_3__0_n_0;
  wire row_hit_ns_carry_i_4__0_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire [0:0]row_hit_r_reg_0;
  wire set_order_q;
  wire start_wtp_timer0;
  wire tail_r;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:2]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT5 #(
    .INIT(32'hFFFF7000)) 
    bm_end_r1_i_1__2
       (.I0(req_wr_r_lcl_reg_0),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(pass_open_bank_r),
        .I3(Q),
        .I4(pre_bm_end_r),
        .O(bm_end));
  LUT6 #(
    .INIT(64'h0000000000008FFF)) 
    head_r_lcl_i_2__1
       (.I0(req_wr_r_lcl_reg_0),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(pass_open_bank_r),
        .I3(Q),
        .I4(pre_bm_end_r),
        .I5(head_r_lcl_reg),
        .O(req_wr_r_lcl_reg_2));
  LUT2 #(
    .INIT(4'h8)) 
    \order_q_r[1]_i_2__0 
       (.I0(req_wr_r_lcl_reg_0),
        .I1(ordered_r_lcl_reg),
        .O(set_order_q));
  LUT6 #(
    .INIT(64'h00000000DDFFD000)) 
    ordered_r_lcl_i_1
       (.I0(Q),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(ordered_r_lcl_reg),
        .I3(req_wr_r_lcl_reg_0),
        .I4(ordered_r_lcl_reg_0),
        .I5(ordered_r_lcl_reg_1),
        .O(\grant_r_reg[1] ));
  LUT6 #(
    .INIT(64'h88888A8888888888)) 
    pass_open_bank_r_lcl_i_1__2
       (.I0(req_wr_r_lcl_reg_1),
        .I1(pass_open_bank_r),
        .I2(pass_open_bank_r_lcl_reg_0),
        .I3(tail_r),
        .I4(pre_wait_r),
        .I5(pass_open_bank_r_lcl_i_4__1_n_0),
        .O(pass_open_bank_r_lcl_reg));
  LUT6 #(
    .INIT(64'h0000000000008FFF)) 
    pass_open_bank_r_lcl_i_2__0
       (.I0(req_wr_r_lcl_reg_0),
        .I1(rd_wr_r_lcl_reg_0),
        .I2(pass_open_bank_r),
        .I3(Q),
        .I4(pre_bm_end_r),
        .I5(pass_open_bank_r_lcl_reg_1),
        .O(req_wr_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA00A2)) 
    pass_open_bank_r_lcl_i_4__1
       (.I0(row_hit_r),
        .I1(maint_req_r),
        .I2(pass_open_bank_r_lcl_reg_2),
        .I3(pass_open_bank_r_lcl_reg_3),
        .I4(pass_open_bank_r_lcl_reg_4),
        .I5(pass_open_bank_r_lcl_reg_5),
        .O(pass_open_bank_r_lcl_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h8117177E)) 
    \q_entry_r[1]_i_7__0 
       (.I0(rb_hit_busy_r[0]),
        .I1(rb_hit_busy_r_reg_0),
        .I2(rb_hit_busy_r[1]),
        .I3(rb_hit_busy_r[2]),
        .I4(\q_entry_r[1]_i_4 ),
        .O(rb_hit_busy_r_reg_1));
  FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_2),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .I2(rd_wr_r_lcl_reg_1),
        .I3(rd_wr_r_lcl_reg_2),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(bank[0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(bank[1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(bank[2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [0]),
        .Q(\req_col_r_reg[9]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [1]),
        .Q(\req_col_r_reg[9]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [2]),
        .Q(\req_col_r_reg[9]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [3]),
        .Q(\req_col_r_reg[9]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [4]),
        .Q(\req_col_r_reg[9]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [5]),
        .Q(\req_col_r_reg[9]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [6]),
        .Q(\req_col_r_reg[9]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [7]),
        .Q(\req_col_r_reg[9]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [8]),
        .Q(\req_col_r_reg[9]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [9]),
        .Q(\req_col_r_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(row[13]),
        .Q(\req_row_r_lcl_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(row[14]),
        .Q(\req_row_r_lcl_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[15] 
       (.C(CLK),
        .CE(E),
        .D(row[15]),
        .Q(\req_row_r_lcl_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[15]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r_lcl_reg_0),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__0_n_0,row_hit_ns_carry_i_2__0_n_0,row_hit_ns_carry_i_3__0_n_0,row_hit_ns_carry_i_4__0_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:2],row_hit_ns,row_hit_ns_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,row_hit_r_reg_0,row_hit_ns_carry__0_i_2__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry__0_i_2__0
       (.I0(\req_row_r_lcl_reg[15]_0 [14]),
        .I1(row[14]),
        .I2(row[13]),
        .I3(\req_row_r_lcl_reg[15]_0 [13]),
        .I4(row[12]),
        .I5(\req_row_r_lcl_reg[15]_0 [12]),
        .O(row_hit_ns_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__0
       (.I0(\req_row_r_lcl_reg[15]_0 [11]),
        .I1(row[11]),
        .I2(row[10]),
        .I3(\req_row_r_lcl_reg[15]_0 [10]),
        .I4(row[9]),
        .I5(\req_row_r_lcl_reg[15]_0 [9]),
        .O(row_hit_ns_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__0
       (.I0(\req_row_r_lcl_reg[15]_0 [8]),
        .I1(row[8]),
        .I2(row[7]),
        .I3(\req_row_r_lcl_reg[15]_0 [7]),
        .I4(row[6]),
        .I5(\req_row_r_lcl_reg[15]_0 [6]),
        .O(row_hit_ns_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__0
       (.I0(\req_row_r_lcl_reg[15]_0 [5]),
        .I1(row[5]),
        .I2(row[3]),
        .I3(\req_row_r_lcl_reg[15]_0 [3]),
        .I4(row[4]),
        .I5(\req_row_r_lcl_reg[15]_0 [4]),
        .O(row_hit_ns_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__0
       (.I0(\req_row_r_lcl_reg[15]_0 [2]),
        .I1(row[2]),
        .I2(row[0]),
        .I3(\req_row_r_lcl_reg[15]_0 [0]),
        .I4(row[1]),
        .I5(\req_row_r_lcl_reg[15]_0 [1]),
        .O(row_hit_ns_carry_i_4__0_n_0));
  FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__0 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_compare" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_compare_2
   (req_periodic_rd_r,
    rd_wr_r_lcl_reg_0,
    req_wr_r,
    req_priority_r,
    rb_hit_busy_r_reg_0,
    row_hit_r,
    rd_wr_r_lcl_reg_1,
    req_wr_r_lcl_reg_0,
    pass_open_bank_r_lcl_reg,
    rstdiv0_sync_r1_reg_rep__13,
    rd_wr_r_lcl_reg_2,
    ordered_r_lcl_reg,
    ordered_r_lcl_reg_0,
    p_15_in,
    \order_q_r_reg[0] ,
    set_order_q,
    start_wtp_timer0,
    rd_wr_r_lcl_reg_3,
    \req_row_r_lcl_reg[15]_0 ,
    rb_hit_busy_r_reg_1,
    \req_data_buf_addr_r_reg[3]_0 ,
    req_bank_r,
    \req_col_r_reg[9]_0 ,
    E,
    periodic_rd_insert,
    CLK,
    req_wr_r_lcl0,
    hi_priority,
    rb_hit_busy_r_reg_2,
    S,
    order_q_r,
    col_wait_r,
    pass_open_bank_r,
    pass_open_bank_r_lcl_reg_0,
    tail_r,
    pre_wait_r,
    pass_open_bank_r_lcl_reg_1,
    Q,
    pre_bm_end_r,
    granted_col_r_reg,
    granted_col_r_reg_0,
    granted_col_r_reg_1,
    \order_q_r_reg[1] ,
    ordered_r,
    req_bank_rdy_r_reg,
    req_bank_rdy_r_reg_0,
    req_bank_rdy_r_reg_1,
    rd_wr_r_lcl_reg_4,
    rd_wr_r_lcl_reg_5,
    \order_q_r_reg[1]_0 ,
    maint_req_r,
    pass_open_bank_r_lcl_reg_2,
    pass_open_bank_r_lcl_reg_3,
    pass_open_bank_r_lcl_reg_4,
    pass_open_bank_r_lcl_reg_5,
    row,
    head_r_lcl_i_2,
    \req_data_buf_addr_r_reg[0]_0 ,
    \req_data_buf_addr_r_reg[3]_1 ,
    bank,
    \req_col_r_reg[9]_1 );
  output [0:0]req_periodic_rd_r;
  output rd_wr_r_lcl_reg_0;
  output [0:0]req_wr_r;
  output req_priority_r;
  output rb_hit_busy_r_reg_0;
  output row_hit_r;
  output rd_wr_r_lcl_reg_1;
  output req_wr_r_lcl_reg_0;
  output pass_open_bank_r_lcl_reg;
  output rstdiv0_sync_r1_reg_rep__13;
  output rd_wr_r_lcl_reg_2;
  output ordered_r_lcl_reg;
  output ordered_r_lcl_reg_0;
  output p_15_in;
  output \order_q_r_reg[0] ;
  output set_order_q;
  output start_wtp_timer0;
  output rd_wr_r_lcl_reg_3;
  output [15:0]\req_row_r_lcl_reg[15]_0 ;
  output rb_hit_busy_r_reg_1;
  output [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  output [2:0]req_bank_r;
  output [9:0]\req_col_r_reg[9]_0 ;
  input [0:0]E;
  input periodic_rd_insert;
  input CLK;
  input req_wr_r_lcl0;
  input hi_priority;
  input rb_hit_busy_r_reg_2;
  input [0:0]S;
  input [1:0]order_q_r;
  input col_wait_r;
  input pass_open_bank_r;
  input pass_open_bank_r_lcl_reg_0;
  input tail_r;
  input pre_wait_r;
  input pass_open_bank_r_lcl_reg_1;
  input [0:0]Q;
  input pre_bm_end_r;
  input granted_col_r_reg;
  input granted_col_r_reg_0;
  input granted_col_r_reg_1;
  input [2:0]\order_q_r_reg[1] ;
  input [0:0]ordered_r;
  input [0:0]req_bank_rdy_r_reg;
  input req_bank_rdy_r_reg_0;
  input req_bank_rdy_r_reg_1;
  input rd_wr_r_lcl_reg_4;
  input rd_wr_r_lcl_reg_5;
  input \order_q_r_reg[1]_0 ;
  input maint_req_r;
  input pass_open_bank_r_lcl_reg_2;
  input pass_open_bank_r_lcl_reg_3;
  input pass_open_bank_r_lcl_reg_4;
  input pass_open_bank_r_lcl_reg_5;
  input [15:0]row;
  input [2:0]head_r_lcl_i_2;
  input [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  input [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9]_1 ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire [2:0]bank;
  wire col_wait_r;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire [2:0]head_r_lcl_i_2;
  wire hi_priority;
  wire maint_req_r;
  wire [1:0]order_q_r;
  wire \order_q_r_reg[0] ;
  wire [2:0]\order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire ordered_r_lcl_reg_0;
  wire p_15_in;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_4__2_n_0;
  wire pass_open_bank_r_lcl_reg;
  wire pass_open_bank_r_lcl_reg_0;
  wire pass_open_bank_r_lcl_reg_1;
  wire pass_open_bank_r_lcl_reg_2;
  wire pass_open_bank_r_lcl_reg_3;
  wire pass_open_bank_r_lcl_reg_4;
  wire pass_open_bank_r_lcl_reg_5;
  wire periodic_rd_insert;
  wire pre_bm_end_r;
  wire pre_wait_r;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rd_wr_ns;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire rd_wr_r_lcl_reg_3;
  wire rd_wr_r_lcl_reg_4;
  wire rd_wr_r_lcl_reg_5;
  wire [2:0]req_bank_r;
  wire [0:0]req_bank_rdy_r_reg;
  wire req_bank_rdy_r_reg_0;
  wire req_bank_rdy_r_reg_1;
  wire [9:0]\req_col_r_reg[9]_0 ;
  wire [9:0]\req_col_r_reg[9]_1 ;
  wire [0:0]\req_data_buf_addr_r_reg[0]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_0 ;
  wire [3:0]\req_data_buf_addr_r_reg[3]_1 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [15:0]\req_row_r_lcl_reg[15]_0 ;
  wire [0:0]req_wr_r;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_reg_0;
  wire [15:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry__0_i_2_n_0;
  wire row_hit_ns_carry__0_n_3;
  wire row_hit_ns_carry_i_1_n_0;
  wire row_hit_ns_carry_i_2_n_0;
  wire row_hit_ns_carry_i_3_n_0;
  wire row_hit_ns_carry_i_4_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire set_order_q;
  wire start_wtp_timer0;
  wire tail_r;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:2]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h00F8)) 
    demand_priority_r_i_2__2
       (.I0(req_wr_r_lcl_reg_0),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(rd_wr_r_lcl_reg_0),
        .O(\order_q_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \grant_r[2]_i_2 
       (.I0(granted_col_r_reg),
        .I1(rd_wr_r_lcl_reg_1),
        .I2(granted_col_r_reg_0),
        .I3(rd_wr_r_lcl_reg_0),
        .I4(granted_col_r_reg_1),
        .O(rd_wr_r_lcl_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'h5444FFFF)) 
    \grant_r[2]_i_5__0 
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(order_q_r[1]),
        .I2(order_q_r[0]),
        .I3(req_wr_r_lcl_reg_0),
        .I4(col_wait_r),
        .O(rd_wr_r_lcl_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \order_q_r[0]_i_2 
       (.I0(req_wr_r_lcl_reg_0),
        .I1(\order_q_r_reg[1] [2]),
        .I2(\order_q_r_reg[1] [0]),
        .I3(\order_q_r_reg[1] [1]),
        .I4(ordered_r),
        .O(ordered_r_lcl_reg));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT5 #(
    .INIT(32'h7EE8E881)) 
    \order_q_r[1]_i_2 
       (.I0(req_wr_r_lcl_reg_0),
        .I1(ordered_r),
        .I2(\order_q_r_reg[1] [1]),
        .I3(\order_q_r_reg[1] [0]),
        .I4(\order_q_r_reg[1] [2]),
        .O(ordered_r_lcl_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \order_q_r[1]_i_3 
       (.I0(req_wr_r),
        .I1(\order_q_r_reg[1]_0 ),
        .O(set_order_q));
  LUT6 #(
    .INIT(64'h88888A8888888888)) 
    pass_open_bank_r_lcl_i_1
       (.I0(rstdiv0_sync_r1_reg_rep__13),
        .I1(pass_open_bank_r),
        .I2(pass_open_bank_r_lcl_reg_0),
        .I3(tail_r),
        .I4(pre_wait_r),
        .I5(pass_open_bank_r_lcl_i_4__2_n_0),
        .O(pass_open_bank_r_lcl_reg));
  LUT6 #(
    .INIT(64'h0000000040555555)) 
    pass_open_bank_r_lcl_i_2__1
       (.I0(pass_open_bank_r_lcl_reg_1),
        .I1(req_wr_r),
        .I2(rd_wr_r_lcl_reg_0),
        .I3(pass_open_bank_r),
        .I4(Q),
        .I5(pre_bm_end_r),
        .O(rstdiv0_sync_r1_reg_rep__13));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA00A2)) 
    pass_open_bank_r_lcl_i_4__2
       (.I0(row_hit_r),
        .I1(maint_req_r),
        .I2(pass_open_bank_r_lcl_reg_2),
        .I3(pass_open_bank_r_lcl_reg_3),
        .I4(pass_open_bank_r_lcl_reg_4),
        .I5(pass_open_bank_r_lcl_reg_5),
        .O(pass_open_bank_r_lcl_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    \q_entry_r[0]_i_4 
       (.I0(rb_hit_busy_r_reg_0),
        .I1(head_r_lcl_i_2[0]),
        .I2(head_r_lcl_i_2[1]),
        .I3(head_r_lcl_i_2[2]),
        .O(rb_hit_busy_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ras_timer_zero_r_i_3__2
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .O(rd_wr_r_lcl_reg_3));
  FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rb_hit_busy_r_reg_2),
        .Q(rb_hit_busy_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__2
       (.I0(rd_wr_r_lcl_reg_0),
        .I1(Q),
        .I2(rd_wr_r_lcl_reg_4),
        .I3(rd_wr_r_lcl_reg_5),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(rd_wr_r_lcl_reg_0),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(bank[0]),
        .Q(req_bank_r[0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(bank[1]),
        .Q(req_bank_r[1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(bank[2]),
        .Q(req_bank_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'hAAAA002A)) 
    req_bank_rdy_r_i_1__2
       (.I0(col_wait_r),
        .I1(req_wr_r_lcl_reg_0),
        .I2(order_q_r[0]),
        .I3(order_q_r[1]),
        .I4(rd_wr_r_lcl_reg_0),
        .O(p_15_in));
  LUT6 #(
    .INIT(64'h0000000000F7F7F7)) 
    req_bank_rdy_r_i_2
       (.I0(req_wr_r),
        .I1(Q),
        .I2(rd_wr_r_lcl_reg_0),
        .I3(req_bank_rdy_r_reg),
        .I4(req_bank_rdy_r_reg_0),
        .I5(req_bank_rdy_r_reg_1),
        .O(req_wr_r_lcl_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [0]),
        .Q(\req_col_r_reg[9]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [1]),
        .Q(\req_col_r_reg[9]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [2]),
        .Q(\req_col_r_reg[9]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [3]),
        .Q(\req_col_r_reg[9]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [4]),
        .Q(\req_col_r_reg[9]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [5]),
        .Q(\req_col_r_reg[9]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [6]),
        .Q(\req_col_r_reg[9]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [7]),
        .Q(\req_col_r_reg[9]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [8]),
        .Q(\req_col_r_reg[9]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\req_col_r_reg[9]_1 [9]),
        .Q(\req_col_r_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [0]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [1]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [2]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(\req_data_buf_addr_r_reg[0]_0 ),
        .D(\req_data_buf_addr_r_reg[3]_1 [3]),
        .Q(\req_data_buf_addr_r_reg[3]_0 [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(\req_row_r_lcl_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(\req_row_r_lcl_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(\req_row_r_lcl_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(\req_row_r_lcl_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(row[13]),
        .Q(\req_row_r_lcl_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(row[14]),
        .Q(\req_row_r_lcl_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[15] 
       (.C(CLK),
        .CE(E),
        .D(row[15]),
        .Q(\req_row_r_lcl_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(\req_row_r_lcl_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(\req_row_r_lcl_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(\req_row_r_lcl_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(\req_row_r_lcl_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(\req_row_r_lcl_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(\req_row_r_lcl_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(\req_row_r_lcl_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(\req_row_r_lcl_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(\req_row_r_lcl_reg[15]_0 [9]),
        .R(1'b0));
  FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1_n_0,row_hit_ns_carry_i_2_n_0,row_hit_ns_carry_i_3_n_0,row_hit_ns_carry_i_4_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:2],row_hit_ns,row_hit_ns_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,S,row_hit_ns_carry__0_i_2_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry__0_i_2
       (.I0(\req_row_r_lcl_reg[15]_0 [14]),
        .I1(row[14]),
        .I2(row[13]),
        .I3(\req_row_r_lcl_reg[15]_0 [13]),
        .I4(row[12]),
        .I5(\req_row_r_lcl_reg[15]_0 [12]),
        .O(row_hit_ns_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1
       (.I0(\req_row_r_lcl_reg[15]_0 [11]),
        .I1(row[11]),
        .I2(row[10]),
        .I3(\req_row_r_lcl_reg[15]_0 [10]),
        .I4(row[9]),
        .I5(\req_row_r_lcl_reg[15]_0 [9]),
        .O(row_hit_ns_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2
       (.I0(\req_row_r_lcl_reg[15]_0 [8]),
        .I1(row[8]),
        .I2(row[6]),
        .I3(\req_row_r_lcl_reg[15]_0 [6]),
        .I4(row[7]),
        .I5(\req_row_r_lcl_reg[15]_0 [7]),
        .O(row_hit_ns_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3
       (.I0(\req_row_r_lcl_reg[15]_0 [5]),
        .I1(row[5]),
        .I2(row[4]),
        .I3(\req_row_r_lcl_reg[15]_0 [4]),
        .I4(row[3]),
        .I5(\req_row_r_lcl_reg[15]_0 [3]),
        .O(row_hit_ns_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4
       (.I0(\req_row_r_lcl_reg[15]_0 [2]),
        .I1(row[2]),
        .I2(row[1]),
        .I3(\req_row_r_lcl_reg[15]_0 [1]),
        .I4(row[0]),
        .I5(\req_row_r_lcl_reg[15]_0 [0]),
        .O(row_hit_ns_carry_i_4_n_0));
  FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1 
       (.I0(rd_wr_r_lcl_reg_0),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_mach" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_mach
   (bm_end_r1,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    periodic_rd_ack_r_lcl_reg,
    accept_ns,
    \generate_maint_cmds.insert_maint_r_lcl_reg ,
    granted_col_r_reg,
    insert_maint_r1,
    DIA,
    col_rd_wr,
    cke_r,
    wait_for_maint_r,
    wait_for_maint_r_0,
    wait_for_maint_r_1,
    wait_for_maint_r_2,
    maint_wip_r,
    periodic_rd_cntr_r_reg,
    idle_r_lcl_reg,
    idle_r_lcl_reg_0,
    idle_r_lcl_reg_1,
    idle_r_lcl_reg_2,
    granted_col_r_reg_0,
    \grant_r_reg[3] ,
    rd_wr_r_lcl_reg,
    D,
    \grant_r_reg[0] ,
    Q,
    \periodic_rd_generation.read_this_rank_r1_reg ,
    \periodic_rd_generation.read_this_rank ,
    mc_cmd_ns,
    E,
    mc_odt_ns,
    \data_valid_2_1.offset_r_reg[0] ,
    offset_ns0,
    rstdiv0_sync_r1_reg_rep__12,
    rstdiv0_sync_r1_reg_rep__12_0,
    rstdiv0_sync_r1_reg_rep__12_1,
    rstdiv0_sync_r1_reg_rep__12_2,
    mc_ras_n_ns,
    mc_cas_n_ns,
    mc_cs_n_ns,
    granted_col_r_reg_1,
    \req_row_r_lcl_reg[15] ,
    granted_col_r_reg_2,
    req_bank_r,
    col_data_buf_addr,
    act_this_rank,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[3]_1 ,
    granted_col_r_reg_3,
    CLK,
    req_wr_r_lcl0,
    hi_priority,
    rb_hit_busy_r_reg,
    periodic_rd_cntr_r_reg_0,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    was_wr0,
    maint_srx_r,
    ddr3_ila_rdpath,
    cke_ns2_out,
    phy_mc_cmd_full,
    phy_mc_ctl_full,
    wait_for_maint_r_lcl_reg,
    wait_for_maint_r_lcl_reg_0,
    wait_for_maint_r_lcl_reg_1,
    wait_for_maint_r_lcl_reg_2,
    rnk_config_valid_r_lcl_reg,
    S,
    row_hit_r_reg,
    row_hit_r_reg_0,
    row_hit_r_reg_1,
    periodic_rd_cntr_r_reg_1,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ,
    \maint_controller.maint_wip_r_lcl_reg ,
    q_has_rd_r_reg,
    app_en_r2,
    q_has_rd_r_reg_0,
    maint_req_r,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ,
    \periodic_rd_generation.read_this_rank_r1 ,
    granted_col_r_reg_4,
    granted_col_r_reg_5,
    DIC,
    ras_timer_zero_r_reg,
    \maint_controller.maint_hit_busies_r_reg[3] ,
    accept_internal_r_reg,
    rd_wr_r_lcl_reg_0,
    auto_pre_r_lcl_reg,
    app_hi_pri_r2,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ,
    pass_open_bank_r_lcl_reg,
    row,
    maint_zq_r,
    maint_rank_r,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    inhbt_act_faw_r,
    ofs_rdy_r_reg,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ,
    \req_data_buf_addr_r_reg[3] ,
    bank,
    \req_col_r_reg[9] );
  output bm_end_r1;
  output bm_end_r1_reg;
  output bm_end_r1_reg_0;
  output bm_end_r1_reg_1;
  output periodic_rd_ack_r_lcl_reg;
  output accept_ns;
  output \generate_maint_cmds.insert_maint_r_lcl_reg ;
  output granted_col_r_reg;
  output insert_maint_r1;
  output [1:0]DIA;
  output col_rd_wr;
  output cke_r;
  output wait_for_maint_r;
  output wait_for_maint_r_0;
  output wait_for_maint_r_1;
  output wait_for_maint_r_2;
  output maint_wip_r;
  output periodic_rd_cntr_r_reg;
  output idle_r_lcl_reg;
  output idle_r_lcl_reg_0;
  output idle_r_lcl_reg_1;
  output idle_r_lcl_reg_2;
  output granted_col_r_reg_0;
  output \grant_r_reg[3] ;
  output rd_wr_r_lcl_reg;
  output [1:0]D;
  output \grant_r_reg[0] ;
  output [0:0]Q;
  output \periodic_rd_generation.read_this_rank_r1_reg ;
  output \periodic_rd_generation.read_this_rank ;
  output [0:0]mc_cmd_ns;
  output [0:0]E;
  output [0:0]mc_odt_ns;
  output [0:0]\data_valid_2_1.offset_r_reg[0] ;
  output offset_ns0;
  output rstdiv0_sync_r1_reg_rep__12;
  output rstdiv0_sync_r1_reg_rep__12_0;
  output rstdiv0_sync_r1_reg_rep__12_1;
  output rstdiv0_sync_r1_reg_rep__12_2;
  output [0:0]mc_ras_n_ns;
  output [1:0]mc_cas_n_ns;
  output [0:0]mc_cs_n_ns;
  output [26:0]granted_col_r_reg_1;
  output [3:0]\req_row_r_lcl_reg[15] ;
  output [5:0]granted_col_r_reg_2;
  output [11:0]req_bank_r;
  output [2:0]col_data_buf_addr;
  output act_this_rank;
  output \grant_r_reg[3]_0 ;
  output \grant_r_reg[3]_1 ;
  output granted_col_r_reg_3;
  input CLK;
  input req_wr_r_lcl0;
  input hi_priority;
  input rb_hit_busy_r_reg;
  input periodic_rd_cntr_r_reg_0;
  input rb_hit_busy_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input was_wr0;
  input maint_srx_r;
  input [0:0]ddr3_ila_rdpath;
  input cke_ns2_out;
  input phy_mc_cmd_full;
  input phy_mc_ctl_full;
  input wait_for_maint_r_lcl_reg;
  input wait_for_maint_r_lcl_reg_0;
  input wait_for_maint_r_lcl_reg_1;
  input wait_for_maint_r_lcl_reg_2;
  input rnk_config_valid_r_lcl_reg;
  input [0:0]S;
  input [0:0]row_hit_r_reg;
  input [0:0]row_hit_r_reg_0;
  input [0:0]row_hit_r_reg_1;
  input periodic_rd_cntr_r_reg_1;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input q_has_rd_r_reg;
  input app_en_r2;
  input q_has_rd_r_reg_0;
  input maint_req_r;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ;
  input \periodic_rd_generation.read_this_rank_r1 ;
  input granted_col_r_reg_4;
  input granted_col_r_reg_5;
  input [0:0]DIC;
  input ras_timer_zero_r_reg;
  input \maint_controller.maint_hit_busies_r_reg[3] ;
  input accept_internal_r_reg;
  input rd_wr_r_lcl_reg_0;
  input auto_pre_r_lcl_reg;
  input app_hi_pri_r2;
  input ras_timer_zero_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input ras_timer_zero_r_reg_2;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ;
  input pass_open_bank_r_lcl_reg;
  input [15:0]row;
  input maint_zq_r;
  input maint_rank_r;
  input [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  input inhbt_act_faw_r;
  input [2:0]ofs_rdy_r_reg;
  input [0:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ;
  input [3:0]\req_data_buf_addr_r_reg[3] ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9] ;

  wire CLK;
  wire [1:0]D;
  wire [1:0]DIA;
  wire [0:0]DIC;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire accept_internal_r;
  wire accept_internal_r_reg;
  wire accept_ns;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire arb_mux0_n_24;
  wire arb_mux0_n_25;
  wire arb_mux0_n_26;
  wire arb_mux0_n_27;
  wire arb_mux0_n_28;
  wire arb_mux0_n_70;
  wire arb_mux0_n_77;
  wire arb_mux0_n_78;
  wire arb_mux0_n_79;
  wire arb_mux0_n_80;
  wire arb_mux0_n_81;
  wire arb_mux0_n_82;
  wire arb_mux0_n_83;
  wire arb_mux0_n_84;
  wire arb_mux0_n_85;
  wire arb_mux0_n_86;
  wire arb_mux0_n_87;
  wire arb_mux0_n_88;
  wire \arb_row_col0/granted_col_ns ;
  wire auto_pre_r;
  wire auto_pre_r_1;
  wire auto_pre_r_15;
  wire auto_pre_r_9;
  wire auto_pre_r_lcl_reg;
  wire [2:0]bank;
  wire \bank_cntrl[0].bank0_n_14 ;
  wire \bank_cntrl[0].bank0_n_18 ;
  wire \bank_cntrl[0].bank0_n_19 ;
  wire \bank_cntrl[0].bank0_n_20 ;
  wire \bank_cntrl[0].bank0_n_21 ;
  wire \bank_cntrl[0].bank0_n_22 ;
  wire \bank_cntrl[0].bank0_n_23 ;
  wire \bank_cntrl[0].bank0_n_24 ;
  wire \bank_cntrl[0].bank0_n_25 ;
  wire \bank_cntrl[0].bank0_n_26 ;
  wire \bank_cntrl[0].bank0_n_27 ;
  wire \bank_cntrl[0].bank0_n_31 ;
  wire \bank_cntrl[0].bank0_n_33 ;
  wire \bank_cntrl[0].bank0_n_34 ;
  wire \bank_cntrl[0].bank0_n_35 ;
  wire \bank_cntrl[0].bank0_n_36 ;
  wire \bank_cntrl[0].bank0_n_37 ;
  wire \bank_cntrl[0].bank0_n_38 ;
  wire \bank_cntrl[0].bank0_n_39 ;
  wire \bank_cntrl[0].bank0_n_40 ;
  wire \bank_cntrl[0].bank0_n_57 ;
  wire \bank_cntrl[1].bank0_n_15 ;
  wire \bank_cntrl[1].bank0_n_19 ;
  wire \bank_cntrl[1].bank0_n_21 ;
  wire \bank_cntrl[1].bank0_n_23 ;
  wire \bank_cntrl[1].bank0_n_24 ;
  wire \bank_cntrl[1].bank0_n_25 ;
  wire \bank_cntrl[1].bank0_n_26 ;
  wire \bank_cntrl[1].bank0_n_30 ;
  wire \bank_cntrl[1].bank0_n_31 ;
  wire \bank_cntrl[1].bank0_n_32 ;
  wire \bank_cntrl[1].bank0_n_33 ;
  wire \bank_cntrl[1].bank0_n_34 ;
  wire \bank_cntrl[1].bank0_n_35 ;
  wire \bank_cntrl[1].bank0_n_52 ;
  wire \bank_cntrl[1].bank0_n_53 ;
  wire \bank_cntrl[2].bank0_n_16 ;
  wire \bank_cntrl[2].bank0_n_21 ;
  wire \bank_cntrl[2].bank0_n_22 ;
  wire \bank_cntrl[2].bank0_n_23 ;
  wire \bank_cntrl[2].bank0_n_24 ;
  wire \bank_cntrl[2].bank0_n_26 ;
  wire \bank_cntrl[2].bank0_n_27 ;
  wire \bank_cntrl[2].bank0_n_28 ;
  wire \bank_cntrl[2].bank0_n_29 ;
  wire \bank_cntrl[2].bank0_n_30 ;
  wire \bank_cntrl[2].bank0_n_33 ;
  wire \bank_cntrl[2].bank0_n_34 ;
  wire \bank_cntrl[2].bank0_n_51 ;
  wire \bank_cntrl[3].bank0_n_14 ;
  wire \bank_cntrl[3].bank0_n_18 ;
  wire \bank_cntrl[3].bank0_n_20 ;
  wire \bank_cntrl[3].bank0_n_21 ;
  wire \bank_cntrl[3].bank0_n_22 ;
  wire \bank_cntrl[3].bank0_n_23 ;
  wire \bank_cntrl[3].bank0_n_24 ;
  wire \bank_cntrl[3].bank0_n_27 ;
  wire \bank_cntrl[3].bank0_n_28 ;
  wire \bank_cntrl[3].bank0_n_29 ;
  wire \bank_cntrl[3].bank0_n_30 ;
  wire \bank_cntrl[3].bank0_n_31 ;
  wire \bank_cntrl[3].bank0_n_48 ;
  wire \bank_cntrl[3].bank0_n_49 ;
  wire bank_common0_n_10;
  wire bank_common0_n_11;
  wire bank_common0_n_12;
  wire bank_common0_n_14;
  wire bank_common0_n_16;
  wire bank_common0_n_17;
  wire bank_common0_n_18;
  wire bank_common0_n_6;
  wire bank_common0_n_8;
  wire bank_common0_n_9;
  wire [9:0]\bank_compare0/req_col_r ;
  wire [9:0]\bank_compare0/req_col_r_0 ;
  wire [9:0]\bank_compare0/req_col_r_14 ;
  wire [9:0]\bank_compare0/req_col_r_6 ;
  wire [1:1]\bank_queue0/q_entry_ns ;
  wire \bank_state0/demand_act_priority_r ;
  wire \bank_state0/demand_act_priority_r_13 ;
  wire \bank_state0/demand_act_priority_r_20 ;
  wire \bank_state0/demand_act_priority_r_5 ;
  wire \bank_state0/demand_priority_r ;
  wire \bank_state0/demand_priority_r_12 ;
  wire \bank_state0/demand_priority_r_18 ;
  wire \bank_state0/demand_priority_r_4 ;
  wire \bank_state0/demanded_prior_r ;
  wire \bank_state0/demanded_prior_r_11 ;
  wire \bank_state0/demanded_prior_r_17 ;
  wire \bank_state0/demanded_prior_r_3 ;
  wire \bank_state0/ofs_rdy_r ;
  wire \bank_state0/ofs_rdy_r0 ;
  wire \bank_state0/ofs_rdy_r0_7 ;
  wire \bank_state0/ofs_rdy_r0_8 ;
  wire \bank_state0/ofs_rdy_r_10 ;
  wire \bank_state0/ofs_rdy_r_16 ;
  wire \bank_state0/ofs_rdy_r_2 ;
  wire \bank_state0/override_demand_ns ;
  wire \bank_state0/override_demand_r ;
  wire \bank_state0/p_15_in ;
  wire \bank_state0/p_15_in_19 ;
  wire [2:0]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire cke_ns2_out;
  wire cke_r;
  wire [2:0]col_data_buf_addr;
  wire col_rd_wr;
  wire [0:0]\data_valid_2_1.offset_r_reg[0] ;
  wire [0:0]ddr3_ila_rdpath;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire [26:0]granted_col_r_reg_1;
  wire [5:0]granted_col_r_reg_2;
  wire granted_col_r_reg_3;
  wire granted_col_r_reg_4;
  wire granted_col_r_reg_5;
  wire granted_row_ns;
  wire hi_priority;
  wire [3:0]idle_r;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire inhbt_act_faw_r;
  wire insert_maint_r1;
  wire [3:0]\maint_controller.maint_hit_busies_ns ;
  wire [3:0]\maint_controller.maint_hit_busies_r ;
  wire \maint_controller.maint_hit_busies_r_reg[3] ;
  wire \maint_controller.maint_rdy ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_rank_r;
  wire maint_req_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire maint_zq_r;
  wire [1:0]mc_cas_n_ns;
  wire [0:0]mc_cmd_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_odt_ns;
  wire [0:0]mc_ras_n_ns;
  wire offset_ns0;
  wire [2:0]ofs_rdy_r_reg;
  wire [3:1]ordered_r;
  wire p_9_in;
  wire pass_open_bank_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_cntr_r_reg;
  wire periodic_rd_cntr_r_reg_0;
  wire periodic_rd_cntr_r_reg_1;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire \periodic_rd_generation.read_this_rank_r1_reg ;
  wire periodic_rd_insert;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire q_has_rd_r_reg;
  wire q_has_rd_r_reg_0;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [3:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire [3:0]rd_this_rank_r;
  wire [3:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire [11:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9] ;
  wire [15:0]req_data_buf_addr_r;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]req_periodic_rd_r;
  wire [62:0]req_row_r;
  wire [3:0]\req_row_r_lcl_reg[15] ;
  wire [2:1]req_wr_r;
  wire req_wr_r_lcl0;
  wire [0:0]\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ;
  wire rnk_config_valid_r_lcl_reg;
  wire [15:0]row;
  wire [3:0]row_cmd_wr;
  wire [0:0]row_hit_r_reg;
  wire [0:0]row_hit_r_reg_0;
  wire [0:0]row_hit_r_reg_1;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__12_0;
  wire rstdiv0_sync_r1_reg_rep__12_1;
  wire rstdiv0_sync_r1_reg_rep__12_2;
  wire [3:0]sending_col;
  wire [3:0]sending_row;
  wire wait_for_maint_r;
  wire wait_for_maint_r_0;
  wire wait_for_maint_r_1;
  wire wait_for_maint_r_2;
  wire wait_for_maint_r_lcl_reg;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire wait_for_maint_r_lcl_reg_2;
  wire was_wr;
  wire was_wr0;
  wire [3:0]wr_this_rank_r;

  mig_7series_nosysclock_mig_7series_v4_2_arb_mux arb_mux0
       (.CLK(CLK),
        .D(D),
        .DIA(DIA),
        .DIC(DIC),
        .E(E),
        .Q(sending_col),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg(arb_mux0_n_79),
        .act_wait_r_lcl_reg_0(arb_mux0_n_80),
        .auto_pre_r(auto_pre_r_15),
        .auto_pre_r_4(auto_pre_r),
        .auto_pre_r_5(auto_pre_r_1),
        .auto_pre_r_6(auto_pre_r_9),
        .cke_ns2_out(cke_ns2_out),
        .cke_r(cke_r),
        .cke_r_reg(periodic_rd_cntr_r_reg_0),
        .\cmd_pipe_plus.mc_address_reg[15] (\req_row_r_lcl_reg[15] ),
        .\cmd_pipe_plus.mc_address_reg[25] (\bank_compare0/req_col_r_14 ),
        .\cmd_pipe_plus.mc_address_reg[25]_0 (\bank_compare0/req_col_r ),
        .\cmd_pipe_plus.mc_address_reg[25]_1 (\bank_compare0/req_col_r_0 ),
        .\cmd_pipe_plus.mc_address_reg[25]_2 (\bank_compare0/req_col_r_6 ),
        .\cmd_pipe_plus.mc_cas_n_reg[0] (\maint_controller.maint_wip_r_lcl_reg ),
        .col_data_buf_addr(col_data_buf_addr),
        .col_rd_wr(col_rd_wr),
        .\data_valid_2_1.offset_r_reg[0] (\data_valid_2_1.offset_r_reg[0] ),
        .\data_valid_2_1.offset_r_reg[0]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .ddr3_ila_rdpath(ddr3_ila_rdpath),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r ),
        .demand_act_priority_r_7(\bank_state0/demand_act_priority_r_20 ),
        .demand_act_priority_r_8(\bank_state0/demand_act_priority_r_13 ),
        .demand_act_priority_r_9(\bank_state0/demand_act_priority_r_5 ),
        .demand_act_priority_r_reg(arb_mux0_n_86),
        .demand_act_priority_r_reg_0(arb_mux0_n_87),
        .\grant_r[2]_i_2 (\bank_cntrl[3].bank0_n_20 ),
        .\grant_r[3]_i_3 (\bank_cntrl[0].bank0_n_21 ),
        .\grant_r[3]_i_4 (\bank_cntrl[2].bank0_n_23 ),
        .\grant_r[3]_i_5 (\bank_cntrl[2].bank0_n_24 ),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[0]_0 (arb_mux0_n_78),
        .\grant_r_reg[0]_1 (arb_mux0_n_85),
        .\grant_r_reg[1] (arb_mux0_n_24),
        .\grant_r_reg[1]_0 (arb_mux0_n_26),
        .\grant_r_reg[1]_1 (arb_mux0_n_70),
        .\grant_r_reg[1]_2 (arb_mux0_n_81),
        .\grant_r_reg[1]_3 (arb_mux0_n_88),
        .\grant_r_reg[1]_4 (\bank_cntrl[3].bank0_n_21 ),
        .\grant_r_reg[1]_5 (\bank_cntrl[0].bank0_n_22 ),
        .\grant_r_reg[1]_6 (\bank_cntrl[1].bank0_n_23 ),
        .\grant_r_reg[1]_7 (\bank_cntrl[1].bank0_n_35 ),
        .\grant_r_reg[1]_8 (\bank_cntrl[0].bank0_n_40 ),
        .\grant_r_reg[1]_9 (\bank_cntrl[3].bank0_n_31 ),
        .\grant_r_reg[2] (arb_mux0_n_27),
        .\grant_r_reg[2]_0 (arb_mux0_n_83),
        .\grant_r_reg[2]_1 (\bank_cntrl[0].bank0_n_18 ),
        .\grant_r_reg[2]_2 (\bank_cntrl[3].bank0_n_48 ),
        .\grant_r_reg[2]_3 (\bank_cntrl[2].bank0_n_51 ),
        .\grant_r_reg[2]_4 (\bank_cntrl[2].bank0_n_21 ),
        .\grant_r_reg[2]_5 (\bank_cntrl[1].bank0_n_53 ),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .\grant_r_reg[3]_0 (arb_mux0_n_25),
        .\grant_r_reg[3]_1 (sending_row),
        .\grant_r_reg[3]_2 (\grant_r_reg[3]_0 ),
        .\grant_r_reg[3]_3 (\grant_r_reg[3]_1 ),
        .\grant_r_reg[3]_4 (arb_mux0_n_77),
        .\grant_r_reg[3]_5 (arb_mux0_n_82),
        .\grant_r_reg[3]_6 (arb_mux0_n_84),
        .\grant_r_reg[3]_7 (\bank_cntrl[2].bank0_n_27 ),
        .\grant_r_reg[3]_8 (\bank_cntrl[2].bank0_n_26 ),
        .granted_col_ns(\arb_row_col0/granted_col_ns ),
        .granted_col_r_reg(granted_col_r_reg),
        .granted_col_r_reg_0(granted_col_r_reg_0),
        .granted_col_r_reg_1(arb_mux0_n_28),
        .granted_col_r_reg_2(granted_col_r_reg_1),
        .granted_col_r_reg_3(granted_col_r_reg_2),
        .granted_col_r_reg_4(granted_col_r_reg_3),
        .granted_row_ns(granted_row_ns),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .insert_maint_r1_lcl_reg(insert_maint_r1),
        .insert_maint_r1_lcl_reg_0(\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .maint_rank_r(maint_rank_r),
        .maint_srx_r(maint_srx_r),
        .maint_zq_r(maint_zq_r),
        .mc_cas_n_ns(mc_cas_n_ns),
        .mc_cmd_ns(mc_cmd_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .offset_ns0(offset_ns0),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_16 ),
        .ofs_rdy_r_1(\bank_state0/ofs_rdy_r_2 ),
        .ofs_rdy_r_2(\bank_state0/ofs_rdy_r_10 ),
        .ofs_rdy_r_3(\bank_state0/ofs_rdy_r ),
        .override_demand_ns(\bank_state0/override_demand_ns ),
        .p_15_in(\bank_state0/p_15_in ),
        .p_15_in_0(\bank_state0/p_15_in_19 ),
        .\periodic_rd_generation.read_this_rank (\periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\periodic_rd_generation.read_this_rank_r1 ),
        .\periodic_rd_generation.read_this_rank_r1_reg (\periodic_rd_generation.read_this_rank_r1_reg ),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r(rd_wr_r),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .req_bank_r(req_bank_r),
        .req_data_buf_addr_r(req_data_buf_addr_r),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_row_r({req_row_r[62:48],req_row_r[46:32],req_row_r[30:16],req_row_r[14:0]}),
        .\rnk_config_strobe_r_reg[0] (\bank_cntrl[0].bank0_n_57 ),
        .rnk_config_valid_r_lcl_reg(rnk_config_valid_r_lcl_reg),
        .row_cmd_wr(row_cmd_wr),
        .wr_this_rank_r(wr_this_rank_r));
  mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl \bank_cntrl[0].bank0 
       (.CLK(CLK),
        .D(\maint_controller.maint_hit_busies_ns [0]),
        .Q({sending_col[3],sending_col[0]}),
        .S(S),
        .accept_internal_r(accept_internal_r),
        .accept_internal_r_reg(accept_internal_r_reg),
        .accept_internal_r_reg_0(rstdiv0_sync_r1_reg_rep__12),
        .accept_internal_r_reg_1(rstdiv0_sync_r1_reg_rep__12_0),
        .accept_internal_r_reg_2(rstdiv0_sync_r1_reg_rep__12_1),
        .act_this_rank_r(act_this_rank_r[0]),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r(auto_pre_r),
        .auto_pre_r_lcl_reg(\bank_cntrl[0].bank0_n_40 ),
        .auto_pre_r_lcl_reg_0(auto_pre_r_lcl_reg),
        .bank(bank),
        .bm_end(bm_end[0]),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_reg(\bank_cntrl[0].bank0_n_24 ),
        .col_wait_r_reg(\maint_controller.maint_wip_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg (bank_common0_n_18),
        .\compute_tail.tail_r_lcl_reg_0 (\bank_cntrl[2].bank0_n_22 ),
        .\compute_tail.tail_r_lcl_reg_1 (\bank_cntrl[3].bank0_n_18 ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r ),
        .demand_priority_r(\bank_state0/demand_priority_r ),
        .demand_priority_r_0(\bank_state0/demand_priority_r_18 ),
        .demand_priority_r_reg(\bank_cntrl[0].bank0_n_57 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r ),
        .demanded_prior_r_1(\bank_state0/demanded_prior_r_17 ),
        .demanded_prior_r_reg(\bank_cntrl[1].bank0_n_52 ),
        .granted_col_r_reg(granted_col_r_reg_4),
        .granted_col_r_reg_0(arb_mux0_n_28),
        .granted_col_r_reg_1(granted_col_r_reg_5),
        .granted_row_r_reg(arb_mux0_n_81),
        .granted_row_r_reg_0(arb_mux0_n_87),
        .head_r_lcl_reg(bank_common0_n_16),
        .head_r_lcl_reg_0(\bank_cntrl[3].bank0_n_27 ),
        .hi_priority(hi_priority),
        .idle_r(idle_r[0]),
        .idle_r_lcl_reg(idle_r_lcl_reg),
        .idle_r_lcl_reg_0(\bank_cntrl[0].bank0_n_31 ),
        .idle_r_lcl_reg_1(\bank_cntrl[0].bank0_n_35 ),
        .idle_r_lcl_reg_2(\bank_cntrl[0].bank0_n_36 ),
        .idle_r_lcl_reg_3(\bank_cntrl[0].bank0_n_37 ),
        .idle_r_lcl_reg_4(\bank_cntrl[0].bank0_n_39 ),
        .\maint_controller.maint_hit_busies_r_reg[0] (\maint_controller.maint_hit_busies_r [0]),
        .\maint_controller.maint_hit_busies_r_reg[0]_0 (\maint_controller.maint_hit_busies_r_reg[3] ),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_8 ),
        .ofs_rdy_r_reg(periodic_rd_cntr_r_reg_0),
        .\order_q_r_reg[1] (ordered_r),
        .ordered_r_lcl_reg(\bank_cntrl[0].bank0_n_26 ),
        .ordered_r_lcl_reg_0(\bank_cntrl[0].bank0_n_27 ),
        .override_demand_r(\bank_state0/override_demand_r ),
        .override_demand_r_reg(\bank_cntrl[0].bank0_n_21 ),
        .p_9_in(p_9_in),
        .pass_open_bank_r_lcl_reg(periodic_rd_cntr_r_reg),
        .pass_open_bank_r_lcl_reg_0(maint_wip_r),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(\bank_cntrl[0].bank0_n_14 ),
        .pre_bm_end_r_reg_0(\bank_cntrl[0].bank0_n_20 ),
        .pre_bm_end_r_reg_1(\bank_cntrl[0].bank0_n_38 ),
        .pre_passing_open_bank_r_reg(\bank_cntrl[0].bank0_n_34 ),
        .q_entry_ns(\bank_queue0/q_entry_ns ),
        .\q_entry_r_reg[0] (\bank_cntrl[1].bank0_n_19 ),
        .\q_entry_r_reg[0]_0 (rb_hit_busy_r[3:1]),
        .\q_entry_r_reg[0]_1 (idle_r[3:1]),
        .\q_entry_r_reg[0]_2 (bm_end[2]),
        .\q_entry_r_reg[0]_3 (q_has_rd_r_reg_0),
        .\q_entry_r_reg[0]_4 (periodic_rd_ack_r_lcl_reg),
        .\q_entry_r_reg[0]_5 (bank_common0_n_8),
        .\q_entry_r_reg[1] (\bank_cntrl[1].bank0_n_30 ),
        .\q_entry_r_reg[1]_0 (\bank_cntrl[2].bank0_n_33 ),
        .\q_entry_r_reg[1]_1 (\bank_cntrl[1].bank0_n_21 ),
        .q_has_rd_r_reg(q_has_rd_r_reg),
        .q_has_rd_r_reg_0(bank_common0_n_9),
        .\ras_timer_r[2]_i_3__2 (\bank_cntrl[3].bank0_n_29 ),
        .\ras_timer_r[2]_i_3__2_0 (\bank_cntrl[1].bank0_n_34 ),
        .\ras_timer_r[2]_i_3__2_1 (\bank_cntrl[2].bank0_n_34 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[3].bank0_n_22 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[1].bank0_n_24 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[2].bank0_n_28 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[3].bank0_n_23 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[2].bank0_n_29 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[1].bank0_n_25 ),
        .\ras_timer_r_reg[2] (\bank_cntrl[0].bank0_n_23 ),
        .\ras_timer_r_reg[2]_0 (\bank_cntrl[0].bank0_n_25 ),
        .\ras_timer_r_reg[2]_1 (\bank_cntrl[3].bank0_n_24 ),
        .\ras_timer_r_reg[2]_2 (\bank_cntrl[2].bank0_n_30 ),
        .\ras_timer_r_reg[2]_3 (\bank_cntrl[1].bank0_n_26 ),
        .ras_timer_zero_r_reg(arb_mux0_n_78),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] (rb_hit_busy_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 (bank_common0_n_14),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 (\bank_cntrl[1].bank0_n_15 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] (rb_hit_busy_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 (\bank_cntrl[2].bank0_n_16 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] (rb_hit_busy_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (\bank_cntrl[3].bank0_n_14 ),
        .rb_hit_busy_r(rb_hit_busy_r[0]),
        .rb_hit_busy_r_reg(\bank_cntrl[0].bank0_n_33 ),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg),
        .rd_this_rank_r(rd_this_rank_r[0]),
        .rd_wr_r(rd_wr_r[0]),
        .rd_wr_r_lcl_reg(\bank_cntrl[0].bank0_n_18 ),
        .rd_wr_r_lcl_reg_0(\bank_cntrl[0].bank0_n_22 ),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r[2:0]),
        .req_bank_rdy_r_reg(req_wr_r[1]),
        .req_bank_rdy_r_reg_0(arb_mux0_n_24),
        .req_bank_rdy_r_reg_1(\bank_cntrl[3].bank0_n_30 ),
        .\req_col_r_reg[9] (\bank_compare0/req_col_r ),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[3:0]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[0]),
        .\req_row_r_lcl_reg[15] ({\req_row_r_lcl_reg[15] [0],req_row_r[14:0]}),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg(\bank_cntrl[0].bank0_n_19 ),
        .row(row),
        .row_cmd_wr(row_cmd_wr[0]),
        .\rp_timer.rp_timer_r_reg[0] (sending_row[0]),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12_2),
        .\rtp_timer_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ),
        .\rtp_timer_r_reg[1] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .\starve_limit_cntr_r_reg[0] (granted_col_r_reg),
        .wait_for_maint_r_lcl_reg(wait_for_maint_r),
        .wait_for_maint_r_lcl_reg_0(bank_common0_n_6),
        .wait_for_maint_r_lcl_reg_1(wait_for_maint_r_lcl_reg),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[0]));
  mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized0 \bank_cntrl[1].bank0 
       (.CLK(CLK),
        .D(\maint_controller.maint_hit_busies_ns [1]),
        .Q(sending_col[2:1]),
        .accept_internal_r(accept_internal_r),
        .act_this_rank_r(act_this_rank_r[1]),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r(auto_pre_r_1),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg),
        .bank(bank),
        .bm_end_r1_reg(bm_end_r1_reg),
        .bm_end_r1_reg_0(\bank_cntrl[1].bank0_n_25 ),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[3].bank0_n_28 ),
        .\compute_tail.tail_r_lcl_reg_0 (bank_common0_n_17),
        .\compute_tail.tail_r_lcl_reg_1 (q_has_rd_r_reg_0),
        .\compute_tail.tail_r_lcl_reg_2 (periodic_rd_ack_r_lcl_reg),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_5 ),
        .demand_priority_r(\bank_state0/demand_priority_r_4 ),
        .demand_priority_r_0(\bank_state0/demand_priority_r_12 ),
        .demand_priority_r_reg(\bank_cntrl[1].bank0_n_53 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_3 ),
        .demanded_prior_r_1(\bank_state0/demanded_prior_r_11 ),
        .demanded_prior_r_reg(\bank_cntrl[1].bank0_n_52 ),
        .demanded_prior_r_reg_0(\bank_cntrl[3].bank0_n_49 ),
        .\grant_r[3]_i_3__0 (arb_mux0_n_82),
        .\grant_r[3]_i_3__0_0 (arb_mux0_n_80),
        .\grant_r_reg[1] (\bank_cntrl[1].bank0_n_35 ),
        .granted_col_ns(\arb_row_col0/granted_col_ns ),
        .granted_col_r_reg(\bank_cntrl[0].bank0_n_22 ),
        .granted_col_r_reg_0(\bank_cntrl[3].bank0_n_21 ),
        .granted_col_r_reg_1(\bank_cntrl[2].bank0_n_27 ),
        .granted_col_r_reg_2(granted_col_r_reg_4),
        .granted_col_r_reg_3(arb_mux0_n_26),
        .granted_col_r_reg_4(granted_col_r_reg_5),
        .granted_row_r_reg(\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .granted_row_r_reg_0(arb_mux0_n_86),
        .head_r_lcl_reg({bm_end[2],bm_end[0]}),
        .head_r_lcl_reg_0(bank_common0_n_16),
        .head_r_lcl_reg_1(bank_common0_n_14),
        .head_r_lcl_reg_2(\bank_cntrl[3].bank0_n_27 ),
        .hi_priority(hi_priority),
        .idle_r({idle_r[3:2],idle_r[0]}),
        .idle_r_lcl_reg(idle_r[1]),
        .idle_r_lcl_reg_0(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_1(\bank_cntrl[1].bank0_n_21 ),
        .idle_r_lcl_reg_2(\bank_cntrl[1].bank0_n_33 ),
        .\maint_controller.maint_hit_busies_r_reg[1] (\maint_controller.maint_hit_busies_r [1]),
        .\maint_controller.maint_hit_busies_r_reg[1]_0 (\maint_controller.maint_hit_busies_r_reg[3] ),
        .\maint_controller.maint_rdy (\maint_controller.maint_rdy ),
        .\maint_controller.maint_rdy_r1_reg (bank_common0_n_12),
        .\maint_controller.maint_rdy_r1_reg_0 ({\maint_controller.maint_hit_busies_ns [3:2],\maint_controller.maint_hit_busies_ns [0]}),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_2 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0 ),
        .ofs_rdy_r_reg(periodic_rd_cntr_r_reg_0),
        .\order_q_r_reg[0] (\bank_cntrl[0].bank0_n_26 ),
        .\order_q_r_reg[1] (\bank_cntrl[0].bank0_n_27 ),
        .ordered_r_lcl_reg(ordered_r[1]),
        .p_15_in(\bank_state0/p_15_in ),
        .pass_open_bank_r_lcl_reg(periodic_rd_cntr_r_reg),
        .pass_open_bank_r_lcl_reg_0(maint_wip_r),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(\bank_cntrl[1].bank0_n_19 ),
        .pre_bm_end_r_reg_0(\bank_cntrl[1].bank0_n_31 ),
        .pre_passing_open_bank_r_reg(\bank_cntrl[1].bank0_n_34 ),
        .pre_wait_r_reg(\maint_controller.maint_wip_r_lcl_reg ),
        .q_entry_ns(\bank_queue0/q_entry_ns ),
        .\q_entry_r[1]_i_7__0 (\bank_cntrl[3].bank0_n_18 ),
        .\q_entry_r_reg[0] (\bank_cntrl[1].bank0_n_30 ),
        .\q_entry_r_reg[0]_0 (\bank_cntrl[0].bank0_n_33 ),
        .\q_entry_r_reg[0]_1 (\bank_cntrl[0].bank0_n_39 ),
        .q_has_rd_r_reg(q_has_rd_r_reg),
        .q_has_rd_r_reg_0(bank_common0_n_9),
        .\ras_timer_r[2]_i_3__1 (\bank_cntrl[2].bank0_n_34 ),
        .\ras_timer_r[2]_i_3__1_0 (\bank_cntrl[0].bank0_n_34 ),
        .\ras_timer_r[2]_i_3__1_1 (\bank_cntrl[3].bank0_n_29 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[0].bank0_n_23 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[2].bank0_n_28 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[3].bank0_n_22 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[1].bank0_n_24 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[0].bank0_n_24 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[2].bank0_n_29 ),
        .\ras_timer_r_reg[1]_2 (\bank_cntrl[3].bank0_n_23 ),
        .\ras_timer_r_reg[2] (\bank_cntrl[1].bank0_n_26 ),
        .\ras_timer_r_reg[2]_0 (\bank_cntrl[0].bank0_n_25 ),
        .\ras_timer_r_reg[2]_1 (\bank_cntrl[3].bank0_n_24 ),
        .\ras_timer_r_reg[2]_2 (\bank_cntrl[2].bank0_n_30 ),
        .ras_timer_zero_r_reg(arb_mux0_n_70),
        .ras_timer_zero_r_reg_0(arb_mux0_n_24),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] (rb_hit_busy_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 (\bank_cntrl[2].bank0_n_16 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] (rb_hit_busy_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (\bank_cntrl[3].bank0_n_14 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] (rb_hit_busy_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\bank_cntrl[0].bank0_n_14 ),
        .rb_hit_busy_r({rb_hit_busy_r[3:2],rb_hit_busy_r[0]}),
        .rb_hit_busy_r_reg(rb_hit_busy_r[1]),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_0),
        .rd_this_rank_r(rd_this_rank_r[1]),
        .rd_wr_r(rd_wr_r[1]),
        .rd_wr_r_lcl_reg(\bank_cntrl[1].bank0_n_23 ),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r[5:3]),
        .req_bank_rdy_r_reg(\bank_cntrl[0].bank0_n_19 ),
        .\req_col_r_reg[9] (\bank_compare0/req_col_r_0 ),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[7:4]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[1]),
        .\req_row_r_lcl_reg[15] ({\req_row_r_lcl_reg[15] [1],req_row_r[30:16]}),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .req_wr_r_lcl_reg(req_wr_r[1]),
        .req_wr_r_lcl_reg_0(\bank_cntrl[1].bank0_n_32 ),
        .row(row),
        .row_cmd_wr(row_cmd_wr[1]),
        .row_hit_r_reg(row_hit_r_reg),
        .\rp_timer.rp_timer_r_reg[0] (sending_row[1]),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12_1),
        .rstdiv0_sync_r1_reg_rep__13(\bank_cntrl[1].bank0_n_15 ),
        .\rtp_timer_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ),
        .\rtp_timer_r_reg[1] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .\starve_limit_cntr_r_reg[0] (granted_col_r_reg),
        .wait_for_maint_r_lcl_reg(wait_for_maint_r_0),
        .wait_for_maint_r_lcl_reg_0(bank_common0_n_6),
        .wait_for_maint_r_lcl_reg_1(wait_for_maint_r_lcl_reg_0),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[1]));
  mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized1 \bank_cntrl[2].bank0 
       (.CLK(CLK),
        .D(\maint_controller.maint_hit_busies_ns [2]),
        .Q(sending_col[2:1]),
        .accept_internal_r(accept_internal_r),
        .act_this_rank_r(act_this_rank_r[2]),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r(auto_pre_r_9),
        .auto_pre_r_lcl_reg(\bank_cntrl[2].bank0_n_26 ),
        .auto_pre_r_lcl_reg_0(auto_pre_r_lcl_reg),
        .bank(bank),
        .bm_end(bm_end[0]),
        .bm_end_r1_reg(bm_end_r1_reg_0),
        .bm_end_r1_reg_0(\bank_cntrl[2].bank0_n_29 ),
        .col_wait_r_reg(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[0].bank0_n_20 ),
        .\compute_tail.tail_r_lcl_reg_0 (bank_common0_n_11),
        .\compute_tail.tail_r_lcl_reg_1 (\bank_cntrl[1].bank0_n_19 ),
        .\compute_tail.tail_r_lcl_reg_2 (\bank_cntrl[3].bank0_n_18 ),
        .\compute_tail.tail_r_lcl_reg_3 (q_has_rd_r_reg_0),
        .\compute_tail.tail_r_lcl_reg_4 (periodic_rd_ack_r_lcl_reg),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_13 ),
        .demand_priority_r(\bank_state0/demand_priority_r_12 ),
        .demand_priority_r_2(\bank_state0/demand_priority_r_4 ),
        .demand_priority_r_reg(\bank_cntrl[2].bank0_n_51 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_11 ),
        .demanded_prior_r_3(\bank_state0/demanded_prior_r_3 ),
        .demanded_prior_r_reg(\bank_cntrl[3].bank0_n_49 ),
        .granted_col_r_reg(granted_col_r_reg_4),
        .granted_col_r_reg_0(arb_mux0_n_27),
        .granted_col_r_reg_1(granted_col_r_reg_5),
        .granted_row_ns(granted_row_ns),
        .granted_row_r_reg(\bank_cntrl[3].bank0_n_31 ),
        .granted_row_r_reg_0(\bank_cntrl[1].bank0_n_35 ),
        .granted_row_r_reg_1(\bank_cntrl[0].bank0_n_40 ),
        .granted_row_r_reg_2(arb_mux0_n_77),
        .granted_row_r_reg_3(arb_mux0_n_88),
        .head_r_lcl_reg(\bank_cntrl[1].bank0_n_32 ),
        .head_r_lcl_reg_0(bank_common0_n_16),
        .head_r_lcl_reg_1(bank_common0_n_14),
        .head_r_lcl_reg_2(\bank_cntrl[3].bank0_n_27 ),
        .hi_priority(hi_priority),
        .idle_r(idle_r[2]),
        .idle_r_lcl_reg(idle_r_lcl_reg_1),
        .\maint_controller.maint_hit_busies_r_reg[2] (\maint_controller.maint_hit_busies_r [2]),
        .\maint_controller.maint_hit_busies_r_reg[2]_0 (\maint_controller.maint_hit_busies_r_reg[3] ),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_10 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_8 ),
        .ofs_rdy_r0_0(\bank_state0/ofs_rdy_r0_7 ),
        .ofs_rdy_r0_1(\bank_state0/ofs_rdy_r0 ),
        .ofs_rdy_r_reg({rd_wr_r[3],rd_wr_r[1:0]}),
        .ofs_rdy_r_reg_0(ofs_rdy_r_reg),
        .\order_q_r_reg[0] (\bank_cntrl[0].bank0_n_26 ),
        .\order_q_r_reg[1] (\bank_cntrl[0].bank0_n_27 ),
        .ordered_r_lcl_reg(ordered_r[2]),
        .override_demand_ns(\bank_state0/override_demand_ns ),
        .override_demand_r(\bank_state0/override_demand_r ),
        .override_demand_r_reg(\bank_cntrl[2].bank0_n_23 ),
        .override_demand_r_reg_0(\bank_cntrl[2].bank0_n_24 ),
        .pass_open_bank_r_lcl_reg(periodic_rd_cntr_r_reg),
        .pass_open_bank_r_lcl_reg_0(maint_wip_r),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_cmd_full_r_reg(periodic_rd_cntr_r_reg_0),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .pre_bm_end_r_reg(bm_end[2]),
        .pre_bm_end_r_reg_0(\bank_cntrl[2].bank0_n_16 ),
        .pre_bm_end_r_reg_1(\bank_cntrl[2].bank0_n_22 ),
        .pre_passing_open_bank_r_reg(\bank_cntrl[2].bank0_n_34 ),
        .pre_wait_r_reg(\maint_controller.maint_wip_r_lcl_reg ),
        .\q_entry_r_reg[0] (\bank_cntrl[0].bank0_n_33 ),
        .\q_entry_r_reg[0]_0 (\bank_cntrl[1].bank0_n_33 ),
        .\q_entry_r_reg[1] (\bank_cntrl[2].bank0_n_33 ),
        .\q_entry_r_reg[1]_0 (\bank_cntrl[0].bank0_n_35 ),
        .\q_entry_r_reg[1]_1 (\bank_cntrl[0].bank0_n_31 ),
        .q_has_rd_r_reg(q_has_rd_r_reg),
        .q_has_rd_r_reg_0(bank_common0_n_9),
        .\ras_timer_r[2]_i_3__0 (\bank_cntrl[3].bank0_n_29 ),
        .\ras_timer_r[2]_i_3__0_0 (\bank_cntrl[0].bank0_n_34 ),
        .\ras_timer_r[2]_i_3__0_1 (\bank_cntrl[1].bank0_n_34 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[1].bank0_n_24 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[0].bank0_n_23 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[3].bank0_n_22 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[2].bank0_n_28 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[1].bank0_n_25 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[3].bank0_n_23 ),
        .\ras_timer_r_reg[1]_2 (\bank_cntrl[0].bank0_n_24 ),
        .\ras_timer_r_reg[2] (\bank_cntrl[2].bank0_n_30 ),
        .\ras_timer_r_reg[2]_0 (\bank_cntrl[1].bank0_n_26 ),
        .\ras_timer_r_reg[2]_1 (\bank_cntrl[0].bank0_n_25 ),
        .\ras_timer_r_reg[2]_2 (\bank_cntrl[3].bank0_n_24 ),
        .ras_timer_zero_r_reg(arb_mux0_n_83),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3] (rb_hit_busy_r_reg_2),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 (\bank_cntrl[3].bank0_n_14 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] (rb_hit_busy_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\bank_cntrl[0].bank0_n_14 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (rb_hit_busy_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\bank_cntrl[1].bank0_n_15 ),
        .rb_hit_busy_r(rb_hit_busy_r[2]),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg_1),
        .rd_this_rank_r(rd_this_rank_r[2]),
        .rd_wr_r(rd_wr_r[2]),
        .rd_wr_r_lcl_reg(\bank_cntrl[2].bank0_n_21 ),
        .rd_wr_r_lcl_reg_0(\bank_cntrl[2].bank0_n_27 ),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r[8:6]),
        .req_bank_rdy_r_reg(\bank_cntrl[0].bank0_n_19 ),
        .\req_col_r_reg[9] (\bank_compare0/req_col_r_6 ),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[11:8]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[2]),
        .\req_row_r_lcl_reg[15] ({\req_row_r_lcl_reg[15] [2],req_row_r[46:32]}),
        .req_wr_r(req_wr_r[2]),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .row(row),
        .row_cmd_wr(row_cmd_wr[2]),
        .row_hit_r_reg(row_hit_r_reg_0),
        .\rp_timer.rp_timer_r_reg[0] (sending_row[2]),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12_0),
        .\rtp_timer_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ),
        .\starve_limit_cntr_r_reg[0] (granted_col_r_reg),
        .wait_for_maint_r_lcl_reg(wait_for_maint_r_1),
        .wait_for_maint_r_lcl_reg_0(bank_common0_n_6),
        .wait_for_maint_r_lcl_reg_1(wait_for_maint_r_lcl_reg_1),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[2]));
  mig_7series_nosysclock_mig_7series_v4_2_bank_cntrl__parameterized2 \bank_cntrl[3].bank0 
       (.CLK(CLK),
        .D(\maint_controller.maint_hit_busies_ns [3]),
        .Q({sending_col[3:2],sending_col[0]}),
        .accept_internal_r(accept_internal_r),
        .act_this_rank_r(act_this_rank_r[3]),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r(auto_pre_r_15),
        .auto_pre_r_lcl_reg(\bank_cntrl[3].bank0_n_31 ),
        .auto_pre_r_lcl_reg_0(auto_pre_r_lcl_reg),
        .bank(bank),
        .bm_end_r1_reg(bm_end_r1_reg_1),
        .bm_end_r1_reg_0(\bank_cntrl[3].bank0_n_23 ),
        .col_wait_r_reg(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .\compute_tail.tail_r_lcl_reg ({bm_end[2],bm_end[0]}),
        .\compute_tail.tail_r_lcl_reg_0 (bank_common0_n_10),
        .\compute_tail.tail_r_lcl_reg_1 (q_has_rd_r_reg_0),
        .\compute_tail.tail_r_lcl_reg_2 (periodic_rd_ack_r_lcl_reg),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_20 ),
        .demand_priority_r(\bank_state0/demand_priority_r_18 ),
        .demand_priority_r_0(\bank_state0/demand_priority_r ),
        .demand_priority_r_reg(\bank_cntrl[3].bank0_n_48 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_17 ),
        .demanded_prior_r_1(\bank_state0/demanded_prior_r ),
        .demanded_prior_r_reg(\bank_cntrl[3].bank0_n_49 ),
        .demanded_prior_r_reg_0(\bank_cntrl[1].bank0_n_52 ),
        .granted_col_r_reg(granted_col_r_reg_4),
        .granted_col_r_reg_0(arb_mux0_n_25),
        .granted_col_r_reg_1(granted_col_r_reg_5),
        .granted_row_r_reg(arb_mux0_n_79),
        .granted_row_r_reg_0(arb_mux0_n_85),
        .head_r_lcl_i_2__0(\bank_cntrl[1].bank0_n_19 ),
        .head_r_lcl_i_3__2(rb_hit_busy_r[2:0]),
        .head_r_lcl_reg(\bank_cntrl[1].bank0_n_31 ),
        .head_r_lcl_reg_0(bank_common0_n_16),
        .head_r_lcl_reg_1(bank_common0_n_14),
        .hi_priority(hi_priority),
        .idle_r(idle_r[3]),
        .idle_r_lcl_reg(idle_r_lcl_reg_2),
        .\maint_controller.maint_hit_busies_r_reg[3] (\maint_controller.maint_hit_busies_r [3]),
        .\maint_controller.maint_hit_busies_r_reg[3]_0 (\maint_controller.maint_hit_busies_r_reg[3] ),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_16 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_7 ),
        .ofs_rdy_r_reg(periodic_rd_cntr_r_reg_0),
        .\order_q_r_reg[0] (\bank_cntrl[0].bank0_n_26 ),
        .\order_q_r_reg[1] (\bank_cntrl[0].bank0_n_27 ),
        .ordered_r_lcl_reg(ordered_r[3]),
        .override_demand_r(\bank_state0/override_demand_r ),
        .override_demand_r_reg(\bank_cntrl[3].bank0_n_20 ),
        .p_15_in(\bank_state0/p_15_in_19 ),
        .pass_open_bank_r_lcl_reg(periodic_rd_cntr_r_reg),
        .pass_open_bank_r_lcl_reg_0(maint_wip_r),
        .pass_open_bank_r_lcl_reg_1(pass_open_bank_r_lcl_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(\bank_cntrl[3].bank0_n_18 ),
        .pre_bm_end_r_reg_0(\bank_cntrl[3].bank0_n_28 ),
        .pre_passing_open_bank_r_reg(\bank_cntrl[3].bank0_n_29 ),
        .pre_wait_r_reg(\maint_controller.maint_wip_r_lcl_reg ),
        .\q_entry_r_reg[0] (\bank_cntrl[0].bank0_n_33 ),
        .\q_entry_r_reg[0]_0 (\bank_cntrl[0].bank0_n_38 ),
        .\q_entry_r_reg[1] (\bank_cntrl[0].bank0_n_36 ),
        .\q_entry_r_reg[1]_0 (\bank_cntrl[0].bank0_n_37 ),
        .q_has_rd_r_reg(q_has_rd_r_reg),
        .q_has_rd_r_reg_0(bank_common0_n_9),
        .\ras_timer_r[2]_i_3 (\bank_cntrl[1].bank0_n_34 ),
        .\ras_timer_r[2]_i_3_0 (\bank_cntrl[0].bank0_n_34 ),
        .\ras_timer_r[2]_i_3_1 (\bank_cntrl[2].bank0_n_34 ),
        .\ras_timer_r_reg[0] (\bank_cntrl[3].bank0_n_24 ),
        .\ras_timer_r_reg[0]_0 (\bank_cntrl[2].bank0_n_28 ),
        .\ras_timer_r_reg[0]_1 (\bank_cntrl[1].bank0_n_24 ),
        .\ras_timer_r_reg[0]_2 (\bank_cntrl[0].bank0_n_23 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[3].bank0_n_22 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[2].bank0_n_29 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[0].bank0_n_24 ),
        .\ras_timer_r_reg[1]_2 (\bank_cntrl[1].bank0_n_25 ),
        .\ras_timer_r_reg[2] (\bank_cntrl[2].bank0_n_30 ),
        .\ras_timer_r_reg[2]_0 (\bank_cntrl[0].bank0_n_25 ),
        .\ras_timer_r_reg[2]_1 (\bank_cntrl[1].bank0_n_26 ),
        .ras_timer_zero_r_reg(arb_mux0_n_82),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4] (rb_hit_busy_r_reg),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 (\bank_cntrl[0].bank0_n_14 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (rb_hit_busy_r_reg_0),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\bank_cntrl[1].bank0_n_15 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6] (rb_hit_busy_r_reg_1),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 (\bank_cntrl[2].bank0_n_16 ),
        .rb_hit_busy_r(rb_hit_busy_r[3]),
        .rb_hit_busy_r_reg(\bank_cntrl[3].bank0_n_27 ),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_2),
        .rd_this_rank_r(rd_this_rank_r[3]),
        .rd_wr_r(rd_wr_r[2]),
        .rd_wr_r_lcl_reg(rd_wr_r[3]),
        .rd_wr_r_lcl_reg_0(\bank_cntrl[3].bank0_n_21 ),
        .rd_wr_r_lcl_reg_1(\bank_cntrl[3].bank0_n_30 ),
        .rd_wr_r_lcl_reg_2(rd_wr_r_lcl_reg_0),
        .req_bank_r(req_bank_r[11:9]),
        .req_bank_rdy_r_i_2(req_wr_r[2]),
        .req_bank_rdy_r_reg(\bank_cntrl[0].bank0_n_19 ),
        .\req_col_r_reg[9] (\bank_compare0/req_col_r_14 ),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (req_data_buf_addr_r[15:12]),
        .\req_data_buf_addr_r_reg[3]_0 (\req_data_buf_addr_r_reg[3] ),
        .req_periodic_rd_r(req_periodic_rd_r[3]),
        .\req_row_r_lcl_reg[15] ({\req_row_r_lcl_reg[15] [3],req_row_r[62:48]}),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .row(row),
        .row_cmd_wr(row_cmd_wr[3]),
        .row_hit_r_reg(row_hit_r_reg_1),
        .\rp_timer.rp_timer_r_reg[0] (sending_row[3]),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__13(\bank_cntrl[3].bank0_n_14 ),
        .\rtp_timer_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ),
        .\starve_limit_cntr_r_reg[0] (arb_mux0_n_84),
        .wait_for_maint_r_lcl_reg(wait_for_maint_r_2),
        .wait_for_maint_r_lcl_reg_0(bank_common0_n_6),
        .wait_for_maint_r_lcl_reg_1(wait_for_maint_r_lcl_reg_2),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[3]));
  mig_7series_nosysclock_mig_7series_v4_2_bank_common bank_common0
       (.CLK(CLK),
        .D(\maint_controller.maint_hit_busies_ns ),
        .Q(Q),
        .accept_internal_r(accept_internal_r),
        .accept_internal_r_reg_0(bank_common0_n_14),
        .accept_ns(accept_ns),
        .app_en_r2(app_en_r2),
        .app_en_r2_reg(bank_common0_n_10),
        .app_en_r2_reg_0(bank_common0_n_11),
        .app_en_r2_reg_1(bank_common0_n_17),
        .app_en_r2_reg_2(bank_common0_n_18),
        .\generate_maint_cmds.insert_maint_r_lcl_reg_0 (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .idle_r(idle_r),
        .idle_r_lcl_reg(bank_common0_n_8),
        .idle_r_lcl_reg_0(bank_common0_n_16),
        .\maint_controller.maint_hit_busies_r_reg[3]_0 (\maint_controller.maint_hit_busies_r ),
        .\maint_controller.maint_rdy (\maint_controller.maint_rdy ),
        .\maint_controller.maint_wip_r_lcl_reg_0 (maint_wip_r),
        .\maint_controller.maint_wip_r_lcl_reg_1 (bank_common0_n_12),
        .\maint_controller.maint_wip_r_lcl_reg_2 (\maint_controller.maint_wip_r_lcl_reg ),
        .maint_req_r(maint_req_r),
        .maint_srx_r(maint_srx_r),
        .maint_zq_r(maint_zq_r),
        .p_9_in(p_9_in),
        .periodic_rd_ack_r_lcl_reg_0(periodic_rd_ack_r_lcl_reg),
        .periodic_rd_ack_r_lcl_reg_1(bank_common0_n_9),
        .periodic_rd_cntr_r_reg_0(periodic_rd_cntr_r_reg),
        .periodic_rd_cntr_r_reg_1(periodic_rd_cntr_r_reg_0),
        .periodic_rd_cntr_r_reg_2(periodic_rd_cntr_r_reg_1),
        .periodic_rd_insert(periodic_rd_insert),
        .q_has_rd_r_reg(q_has_rd_r_reg_0),
        .rb_hit_busy_r(rb_hit_busy_r),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_1 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_1 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] ),
        .rstdiv0_sync_r1_reg_rep__13(bank_common0_n_6),
        .was_wr(was_wr),
        .was_wr0(was_wr0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_queue
   (idle_r_lcl_reg_0,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_priority,
    q_has_rd,
    pre_bm_end_r_reg_0,
    wait_for_maint_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    pre_bm_end_r_reg_1,
    idle_r_lcl_reg_1,
    pre_bm_end_r_reg_2,
    wait_for_maint_r_lcl_reg_1,
    D,
    \q_entry_r_reg[0]_0 ,
    rstdiv0_sync_r1_reg_rep__12,
    p_9_in,
    q_entry_ns,
    idle_r_lcl_reg_2,
    rstdiv0_sync_r1_reg_rep__12_0,
    pre_passing_open_bank_r_reg_0,
    idle_r_lcl_reg_3,
    idle_r_lcl_reg_4,
    act_wait_ns,
    idle_r_lcl_reg_5,
    pre_bm_end_r_reg_3,
    idle_r_lcl_reg_6,
    auto_pre_r_lcl_reg_1,
    order_q_r,
    CLK,
    pass_open_bank_r_lcl_reg_0,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    wait_for_maint_r_lcl_reg_2,
    wait_for_maint_r_lcl_reg_3,
    \q_entry_r_reg[1]_0 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \compute_tail.tail_r_lcl_reg_1 ,
    head_r_lcl_reg_0,
    \q_entry_r_reg[0]_1 ,
    \compute_tail.tail_r_lcl_reg_2 ,
    \q_entry_r_reg[0]_2 ,
    q_has_rd_r_reg_0,
    demand_act_priority_r_reg,
    ras_timer_zero_r,
    demand_act_priority_r,
    q_has_rd_r_reg_1,
    q_has_rd_r_reg_2,
    was_wr,
    \q_entry_r_reg[0]_3 ,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[2] ,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ,
    accept_internal_r_reg,
    accept_internal_r_reg_0,
    accept_internal_r_reg_1,
    accept_internal_r_reg_2,
    \q_entry_r_reg[1]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ,
    \q_entry_r_reg[0]_4 ,
    \q_entry_r_reg[1]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    ordered_r_lcl_reg_0,
    \maint_controller.maint_hit_busies_r_reg[0] ,
    \maint_controller.maint_hit_busies_r_reg[0]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ,
    head_r_lcl_reg_1,
    head_r_lcl_reg_2,
    bm_end_r1_reg,
    Q,
    req_wr_r,
    accept_internal_r,
    \q_entry_r_reg[0]_5 ,
    app_en_r2,
    \q_entry_r_reg[0]_6 ,
    act_wait_r_lcl_reg,
    auto_pre_r_lcl_reg_2,
    auto_pre_r_lcl_reg_3,
    row_hit_r,
    auto_pre_r_lcl_reg_4,
    app_hi_pri_r2,
    bm_end_r1,
    act_wait_r_lcl_reg_0,
    \ras_timer_r[2]_i_3__2_0 ,
    \ras_timer_r[2]_i_3__2_1 ,
    \ras_timer_r[2]_i_3__2_2 ,
    granted_row_r_reg,
    pre_wait_r,
    granted_row_r_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_2 ,
    \q_entry_r_reg[1]_3 ,
    \q_entry_r_reg[0]_7 ,
    \order_q_r_reg[1]_0 ,
    \order_q_r_reg[0]_0 ,
    set_order_q,
    \order_q_r_reg[0]_1 );
  output [0:0]idle_r_lcl_reg_0;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_priority;
  output q_has_rd;
  output pre_bm_end_r_reg_0;
  output wait_for_maint_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output pre_bm_end_r_reg_1;
  output idle_r_lcl_reg_1;
  output pre_bm_end_r_reg_2;
  output wait_for_maint_r_lcl_reg_1;
  output [2:0]D;
  output \q_entry_r_reg[0]_0 ;
  output rstdiv0_sync_r1_reg_rep__12;
  output p_9_in;
  output [0:0]q_entry_ns;
  output idle_r_lcl_reg_2;
  output [0:0]rstdiv0_sync_r1_reg_rep__12_0;
  output pre_passing_open_bank_r_reg_0;
  output idle_r_lcl_reg_3;
  output idle_r_lcl_reg_4;
  output act_wait_ns;
  output idle_r_lcl_reg_5;
  output pre_bm_end_r_reg_3;
  output idle_r_lcl_reg_6;
  output auto_pre_r_lcl_reg_1;
  output [1:0]order_q_r;
  input CLK;
  input pass_open_bank_r_lcl_reg_0;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input wait_for_maint_r_lcl_reg_2;
  input wait_for_maint_r_lcl_reg_3;
  input \q_entry_r_reg[1]_0 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input head_r_lcl_reg_0;
  input \q_entry_r_reg[0]_1 ;
  input \compute_tail.tail_r_lcl_reg_2 ;
  input [2:0]\q_entry_r_reg[0]_2 ;
  input q_has_rd_r_reg_0;
  input demand_act_priority_r_reg;
  input ras_timer_zero_r;
  input demand_act_priority_r;
  input q_has_rd_r_reg_1;
  input q_has_rd_r_reg_2;
  input was_wr;
  input [2:0]\q_entry_r_reg[0]_3 ;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[2] ;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  input accept_internal_r_reg;
  input accept_internal_r_reg_0;
  input accept_internal_r_reg_1;
  input accept_internal_r_reg_2;
  input \q_entry_r_reg[1]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  input [0:0]\q_entry_r_reg[0]_4 ;
  input \q_entry_r_reg[1]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  input ordered_r_lcl_reg_0;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[0] ;
  input \maint_controller.maint_hit_busies_r_reg[0]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ;
  input head_r_lcl_reg_1;
  input head_r_lcl_reg_2;
  input bm_end_r1_reg;
  input [0:0]Q;
  input [0:0]req_wr_r;
  input accept_internal_r;
  input \q_entry_r_reg[0]_5 ;
  input app_en_r2;
  input \q_entry_r_reg[0]_6 ;
  input act_wait_r_lcl_reg;
  input auto_pre_r_lcl_reg_2;
  input auto_pre_r_lcl_reg_3;
  input row_hit_r;
  input auto_pre_r_lcl_reg_4;
  input app_hi_pri_r2;
  input bm_end_r1;
  input [0:0]act_wait_r_lcl_reg_0;
  input \ras_timer_r[2]_i_3__2_0 ;
  input \ras_timer_r[2]_i_3__2_1 ;
  input \ras_timer_r[2]_i_3__2_2 ;
  input granted_row_r_reg;
  input pre_wait_r;
  input granted_row_r_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_2 ;
  input \q_entry_r_reg[1]_3 ;
  input \q_entry_r_reg[0]_7 ;
  input \order_q_r_reg[1]_0 ;
  input \order_q_r_reg[0]_0 ;
  input set_order_q;
  input \order_q_r_reg[0]_1 ;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_internal_r;
  wire accept_internal_r_reg;
  wire accept_internal_r_reg_0;
  wire accept_internal_r_reg_1;
  wire accept_internal_r_reg_2;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2_n_0;
  wire act_wait_r_lcl_reg;
  wire [0:0]act_wait_r_lcl_reg_0;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire auto_pre_r_lcl_i_1_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire auto_pre_r_lcl_reg_3;
  wire auto_pre_r_lcl_reg_4;
  wire bm_end_r1;
  wire bm_end_r1_reg;
  wire \compute_tail.tail_r_lcl_i_1_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire \compute_tail.tail_r_lcl_reg_2 ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire \grant_r[2]_i_4_n_0 ;
  wire granted_row_r_reg;
  wire granted_row_r_reg_0;
  wire [0:0]head_r;
  wire head_r_lcl_i_1_n_0;
  wire head_r_lcl_i_3__2_n_0;
  wire head_r_lcl_i_4__0_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire [0:0]idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire idle_r_lcl_reg_5;
  wire idle_r_lcl_reg_6;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[0] ;
  wire \maint_controller.maint_hit_busies_r_reg[0]_0 ;
  wire [1:0]order_q_r;
  wire \order_q_r[0]_i_1_n_0 ;
  wire \order_q_r[1]_i_1_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[1]_0 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_i_1__2_n_0;
  wire ordered_r_lcl_reg_0;
  wire p_9_in;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg_0;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_bm_end_r_reg_3;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_wait_r;
  wire [0:0]q_entry_ns;
  wire [1:0]q_entry_r;
  wire \q_entry_r[0]_i_1_n_0 ;
  wire \q_entry_r[0]_i_2__2_n_0 ;
  wire \q_entry_r[1]_i_1_n_0 ;
  wire \q_entry_r[1]_i_4__2_n_0 ;
  wire \q_entry_r[1]_i_5__0_n_0 ;
  wire \q_entry_r[1]_i_5__2_n_0 ;
  wire \q_entry_r[1]_i_6__2_n_0 ;
  wire \q_entry_r[1]_i_7__1_n_0 ;
  wire \q_entry_r[1]_i_8_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire [2:0]\q_entry_r_reg[0]_2 ;
  wire [2:0]\q_entry_r_reg[0]_3 ;
  wire [0:0]\q_entry_r_reg[0]_4 ;
  wire \q_entry_r_reg[0]_5 ;
  wire \q_entry_r_reg[0]_6 ;
  wire \q_entry_r_reg[0]_7 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_rd;
  wire q_has_rd_r_i_1__2_n_0;
  wire q_has_rd_r_reg_0;
  wire q_has_rd_r_reg_1;
  wire q_has_rd_r_reg_2;
  wire \ras_timer_r[0]_i_2__1_n_0 ;
  wire \ras_timer_r[1]_i_2__1_n_0 ;
  wire \ras_timer_r[2]_i_2__1_n_0 ;
  wire \ras_timer_r[2]_i_3__2_0 ;
  wire \ras_timer_r[2]_i_3__2_1 ;
  wire \ras_timer_r[2]_i_3__2_2 ;
  wire \ras_timer_r[2]_i_5__2_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire ras_timer_zero_r;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  wire [3:1]rb_hit_busies_r;
  wire [0:0]req_wr_r;
  wire row_hit_r;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire [0:0]rstdiv0_sync_r1_reg_rep__12_0;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire wait_for_maint_r_lcl_reg_2;
  wire wait_for_maint_r_lcl_reg_3;
  wire was_wr;

  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    accept_internal_r_i_1
       (.I0(accept_internal_r_reg),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(accept_internal_r_reg_0),
        .I3(accept_internal_r_reg_1),
        .I4(accept_internal_r_reg_2),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    act_wait_r_lcl_i_1__2
       (.I0(demand_act_priority_r_reg),
        .I1(act_wait_r_lcl_i_2_n_0),
        .I2(pass_open_bank_r),
        .I3(pre_bm_end_r_reg_1),
        .I4(act_wait_r_lcl_reg),
        .I5(bm_end_r1),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h15)) 
    act_wait_r_lcl_i_2
       (.I0(\q_entry_r_reg[0]_0 ),
        .I1(demand_act_priority_r_reg),
        .I2(act_wait_r_lcl_reg_0),
        .O(act_wait_r_lcl_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAAEEEEE00000000)) 
    auto_pre_r_lcl_i_1
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_2),
        .I2(wait_for_maint_r_lcl_reg_0),
        .I3(auto_pre_r_lcl_reg_3),
        .I4(row_hit_r),
        .I5(auto_pre_r_lcl_reg_4),
        .O(auto_pre_r_lcl_i_1_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAEAEAEA)) 
    bm_end_r1_i_1
       (.I0(pre_bm_end_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(bm_end_r1_reg),
        .I4(req_wr_r),
        .O(pre_bm_end_r_reg_1));
  LUT6 #(
    .INIT(64'hFECCFEFCEECCEECC)) 
    \compute_tail.tail_r_lcl_i_1 
       (.I0(pre_bm_end_r_reg_1),
        .I1(idle_r_lcl_reg_1),
        .I2(\compute_tail.tail_r_lcl_reg_0 ),
        .I3(\compute_tail.tail_r_lcl_reg_1 ),
        .I4(idle_r_lcl_reg_0),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \compute_tail.tail_r_lcl_i_2__1 
       (.I0(pre_bm_end_r_reg_1),
        .I1(\q_entry_r_reg[0]_1 ),
        .I2(\compute_tail.tail_r_lcl_reg_2 ),
        .O(pre_bm_end_r_reg_2));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1_n_0 ),
        .Q(tail_r),
        .R(\q_entry_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    demand_act_priority_r_i_1
       (.I0(wait_for_maint_r_lcl_reg_0),
        .I1(demand_act_priority_r_reg),
        .I2(idle_r_lcl_reg_0),
        .I3(head_r),
        .I4(ras_timer_zero_r),
        .I5(demand_act_priority_r),
        .O(wait_for_maint_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0DDDDDD)) 
    \grant_r[2]_i_2__0 
       (.I0(\grant_r[2]_i_4_n_0 ),
        .I1(granted_row_r_reg),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .I5(granted_row_r_reg_0),
        .O(auto_pre_r_lcl_reg_1));
  LUT5 #(
    .INIT(32'h00000800)) 
    \grant_r[2]_i_4 
       (.I0(ras_timer_zero_r),
        .I1(head_r),
        .I2(idle_r_lcl_reg_0),
        .I3(demand_act_priority_r_reg),
        .I4(wait_for_maint_r_lcl_reg_0),
        .O(\grant_r[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    head_r_lcl_i_1
       (.I0(head_r_lcl_reg_0),
        .I1(pre_bm_end_r_reg_1),
        .I2(head_r_lcl_i_3__2_n_0),
        .I3(\q_entry_r[1]_i_5__0_n_0 ),
        .I4(head_r),
        .O(head_r_lcl_i_1_n_0));
  LUT6 #(
    .INIT(64'h2F20202F20202020)) 
    head_r_lcl_i_3__2
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .I2(head_r_lcl_i_4__0_n_0),
        .I3(head_r_lcl_reg_1),
        .I4(\q_entry_r[1]_i_8_n_0 ),
        .I5(head_r_lcl_reg_2),
        .O(head_r_lcl_i_3__2_n_0));
  LUT5 #(
    .INIT(32'h33035555)) 
    head_r_lcl_i_4__0
       (.I0(\q_entry_r[1]_i_8_n_0 ),
        .I1(q_has_rd_r_reg_2),
        .I2(head_r),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ),
        .I4(idle_r_lcl_reg_0),
        .O(head_r_lcl_i_4__0_n_0));
  FDSE head_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(head_r_lcl_i_1_n_0),
        .Q(head_r),
        .S(\q_entry_r_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__2
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .O(E));
  LUT5 #(
    .INIT(32'h01110101)) 
    idle_r_lcl_i_2__2
       (.I0(pre_bm_end_r_reg_1),
        .I1(ordered_r_lcl_reg_0),
        .I2(idle_r_lcl_reg_0),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_1 ),
        .I4(head_r),
        .O(rstdiv0_sync_r1_reg_rep__12));
  FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h10111010)) 
    \maint_controller.maint_hit_busies_r[0]_i_1 
       (.I0(pre_bm_end_r_reg_1),
        .I1(ordered_r_lcl_reg_0),
        .I2(\maint_controller.maint_hit_busies_r_reg[0] ),
        .I3(\maint_controller.maint_hit_busies_r_reg[0]_0 ),
        .I4(rstdiv0_sync_r1_reg_rep__12),
        .O(rstdiv0_sync_r1_reg_rep__12_0));
  LUT6 #(
    .INIT(64'h553100305531CC30)) 
    \order_q_r[0]_i_1 
       (.I0(\order_q_r_reg[0]_1 ),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(\order_q_r_reg[0]_0 ),
        .I4(set_order_q),
        .I5(ordered_r_lcl_reg_0),
        .O(\order_q_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAC200C0AAC2F0C0)) 
    \order_q_r[1]_i_1 
       (.I0(\order_q_r_reg[1]_0 ),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(\order_q_r_reg[0]_0 ),
        .I4(set_order_q),
        .I5(ordered_r_lcl_reg_0),
        .O(\order_q_r[1]_i_1_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1_n_0 ),
        .Q(order_q_r[0]),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5400545450505050)) 
    ordered_r_lcl_i_1__2
       (.I0(ordered_r_lcl_reg_0),
        .I1(idle_r_lcl_reg_1),
        .I2(ordered_r),
        .I3(bm_end_r1_reg),
        .I4(Q),
        .I5(req_wr_r),
        .O(ordered_r_lcl_i_1__2_n_0));
  FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ordered_r_lcl_i_1__2_n_0),
        .Q(ordered_r),
        .R(1'b0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pass_open_bank_r_lcl_reg_0),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF404FFFFF7070000)) 
    \q_entry_r[0]_i_1 
       (.I0(\q_entry_r[0]_i_2__2_n_0 ),
        .I1(idle_r_lcl_reg_1),
        .I2(pre_bm_end_r_reg_1),
        .I3(\q_entry_r_reg[0]_7 ),
        .I4(\q_entry_r[1]_i_5__0_n_0 ),
        .I5(q_entry_r[0]),
        .O(\q_entry_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_entry_r[0]_i_2__2 
       (.I0(\q_entry_r[1]_i_8_n_0 ),
        .I1(\q_entry_r_reg[0]_2 [2]),
        .I2(\q_entry_r_reg[0]_2 [1]),
        .I3(\q_entry_r_reg[0]_2 [0]),
        .I4(q_has_rd_r_reg_0),
        .O(\q_entry_r[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8080808080000000)) 
    \q_entry_r[0]_i_3 
       (.I0(idle_r_lcl_reg_0),
        .I1(head_r),
        .I2(accept_internal_r),
        .I3(\q_entry_r_reg[0]_5 ),
        .I4(app_en_r2),
        .I5(\q_entry_r_reg[0]_6 ),
        .O(idle_r_lcl_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \q_entry_r[0]_i_3__0 
       (.I0(\q_entry_r_reg[0]_4 ),
        .I1(pre_bm_end_r_reg_1),
        .I2(\q_entry_r[1]_i_5__2_n_0 ),
        .I3(\q_entry_r_reg[0]_1 ),
        .O(pre_bm_end_r_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_entry_r[0]_i_3__2 
       (.I0(pre_bm_end_r_reg_1),
        .I1(\q_entry_r_reg[0]_3 [1]),
        .I2(\q_entry_r_reg[0]_3 [2]),
        .I3(\q_entry_r_reg[0]_3 [0]),
        .I4(idle_r_lcl_reg_0),
        .O(idle_r_lcl_reg_6));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \q_entry_r[1]_i_1 
       (.I0(\q_entry_r_reg[1]_3 ),
        .I1(pre_bm_end_r_reg_1),
        .I2(q_has_rd_r_reg_2),
        .I3(\q_entry_r[1]_i_4__2_n_0 ),
        .I4(\q_entry_r[1]_i_5__0_n_0 ),
        .I5(q_entry_r[1]),
        .O(\q_entry_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD1E0F1C0F1C0E0D1)) 
    \q_entry_r[1]_i_2 
       (.I0(q_has_rd_r_reg_2),
        .I1(\q_entry_r_reg[0]_1 ),
        .I2(\q_entry_r_reg[1]_1 ),
        .I3(\q_entry_r[1]_i_6__2_n_0 ),
        .I4(\q_entry_r[1]_i_5__2_n_0 ),
        .I5(pre_bm_end_r_reg_1),
        .O(q_entry_ns));
  LUT6 #(
    .INIT(64'h4DDBDBB2DBB2B224)) 
    \q_entry_r[1]_i_2__0 
       (.I0(pre_bm_end_r_reg_1),
        .I1(\q_entry_r_reg[0]_1 ),
        .I2(\q_entry_r_reg[0]_3 [1]),
        .I3(\q_entry_r_reg[0]_3 [2]),
        .I4(\q_entry_r_reg[0]_3 [0]),
        .I5(idle_r_lcl_reg_0),
        .O(idle_r_lcl_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT5 #(
    .INIT(32'h6A56A96A)) 
    \q_entry_r[1]_i_2__1 
       (.I0(\q_entry_r[1]_i_6__2_n_0 ),
        .I1(\q_entry_r[1]_i_5__2_n_0 ),
        .I2(pre_bm_end_r_reg_1),
        .I3(\q_entry_r_reg[0]_1 ),
        .I4(\q_entry_r_reg[0]_4 ),
        .O(idle_r_lcl_reg_5));
  LUT6 #(
    .INIT(64'h599AFFFF599A0000)) 
    \q_entry_r[1]_i_3__0 
       (.I0(\q_entry_r[1]_i_6__2_n_0 ),
        .I1(\q_entry_r_reg[0]_1 ),
        .I2(pre_bm_end_r_reg_1),
        .I3(\q_entry_r[1]_i_5__2_n_0 ),
        .I4(\q_entry_r_reg[0]_4 ),
        .I5(\q_entry_r_reg[1]_2 ),
        .O(idle_r_lcl_reg_2));
  LUT6 #(
    .INIT(64'hAFACACAFA3A0A0A3)) 
    \q_entry_r[1]_i_4__2 
       (.I0(\q_entry_r[1]_i_6__2_n_0 ),
        .I1(idle_r_lcl_reg_1),
        .I2(pre_bm_end_r_reg_1),
        .I3(q_entry_r[0]),
        .I4(q_entry_r[1]),
        .I5(\q_entry_r[1]_i_7__1_n_0 ),
        .O(\q_entry_r[1]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \q_entry_r[1]_i_5__0 
       (.I0(\q_entry_r[1]_i_8_n_0 ),
        .I1(pre_bm_end_r_reg_1),
        .I2(idle_r_lcl_reg_1),
        .I3(idle_r_lcl_reg_0),
        .I4(q_has_rd_r_reg_2),
        .O(\q_entry_r[1]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \q_entry_r[1]_i_5__2 
       (.I0(idle_r_lcl_reg_0),
        .I1(\q_entry_r_reg[0]_3 [0]),
        .I2(\q_entry_r_reg[0]_3 [2]),
        .I3(\q_entry_r_reg[0]_3 [1]),
        .O(\q_entry_r[1]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT5 #(
    .INIT(32'h244DDBB2)) 
    \q_entry_r[1]_i_6__0 
       (.I0(\q_entry_r[1]_i_5__2_n_0 ),
        .I1(\q_entry_r_reg[0]_1 ),
        .I2(pre_bm_end_r_reg_1),
        .I3(\q_entry_r_reg[0]_4 ),
        .I4(\q_entry_r[1]_i_6__2_n_0 ),
        .O(idle_r_lcl_reg_4));
  LUT4 #(
    .INIT(16'h7EE8)) 
    \q_entry_r[1]_i_6__2 
       (.I0(idle_r_lcl_reg_0),
        .I1(\q_entry_r_reg[0]_3 [1]),
        .I2(\q_entry_r_reg[0]_3 [2]),
        .I3(\q_entry_r_reg[0]_3 [0]),
        .O(\q_entry_r[1]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT5 #(
    .INIT(32'h7EE8E881)) 
    \q_entry_r[1]_i_7__1 
       (.I0(\q_entry_r[1]_i_8_n_0 ),
        .I1(q_has_rd_r_reg_0),
        .I2(\q_entry_r_reg[0]_2 [0]),
        .I3(\q_entry_r_reg[0]_2 [1]),
        .I4(\q_entry_r_reg[0]_2 [2]),
        .O(\q_entry_r[1]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h7707770700007707)) 
    \q_entry_r[1]_i_8 
       (.I0(\q_entry_r_reg[0]_4 ),
        .I1(rb_hit_busies_r[2]),
        .I2(rb_hit_busies_r[1]),
        .I3(\q_entry_r_reg[0]_1 ),
        .I4(rb_hit_busies_r[3]),
        .I5(\compute_tail.tail_r_lcl_reg_2 ),
        .O(\q_entry_r[1]_i_8_n_0 ));
  FDRE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[0]_i_1_n_0 ),
        .Q(q_entry_r[0]),
        .R(\q_entry_r_reg[1]_0 ));
  FDRE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[1]_i_1_n_0 ),
        .Q(q_entry_r[1]),
        .R(\q_entry_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h1010111010101010)) 
    q_has_priority_r_i_1
       (.I0(pre_bm_end_r_reg_1),
        .I1(act_wait_r_lcl_reg),
        .I2(q_has_priority),
        .I3(q_has_rd_r_reg_0),
        .I4(q_has_rd_r_reg_2),
        .I5(app_hi_pri_r2),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF1F1F1F1F1FFF1F1)) 
    q_has_rd_r_i_1__2
       (.I0(idle_r_lcl_reg_0),
        .I1(q_has_rd_r_reg_1),
        .I2(q_has_rd),
        .I3(q_has_rd_r_reg_2),
        .I4(q_has_rd_r_reg_0),
        .I5(was_wr),
        .O(q_has_rd_r_i_1__2_n_0));
  FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_r_i_1__2_n_0),
        .Q(q_has_rd),
        .R(pre_bm_end_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[0]_i_1__2 
       (.I0(\ras_timer_r[0]_i_2__1_n_0 ),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(\ras_timer_r_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBBBB8888888B888)) 
    \ras_timer_r[0]_i_2__1 
       (.I0(\ras_timer_r_reg[0]_0 ),
        .I1(rb_hit_busies_r[3]),
        .I2(\ras_timer_r_reg[0]_1 ),
        .I3(rb_hit_busies_r[1]),
        .I4(rb_hit_busies_r[2]),
        .I5(\ras_timer_r_reg[0]_2 ),
        .O(\ras_timer_r[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[1]_i_1__2 
       (.I0(\ras_timer_r[1]_i_2__1_n_0 ),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(\ras_timer_r_reg[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB8B8B8B8BB888888)) 
    \ras_timer_r[1]_i_2__1 
       (.I0(\ras_timer_r_reg[1]_0 ),
        .I1(rb_hit_busies_r[3]),
        .I2(\ras_timer_r_reg[1]_1 ),
        .I3(\ras_timer_r_reg[1]_2 ),
        .I4(rb_hit_busies_r[1]),
        .I5(rb_hit_busies_r[2]),
        .O(\ras_timer_r[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[2]_i_1__2 
       (.I0(\ras_timer_r[2]_i_2__1_n_0 ),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(\ras_timer_r_reg[2] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B888BB8888)) 
    \ras_timer_r[2]_i_2__1 
       (.I0(\ras_timer_r_reg[2]_0 ),
        .I1(rb_hit_busies_r[3]),
        .I2(\ras_timer_r_reg[2]_1 ),
        .I3(\ras_timer_r_reg[2]_2 ),
        .I4(rb_hit_busies_r[1]),
        .I5(rb_hit_busies_r[2]),
        .O(\ras_timer_r[2]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \ras_timer_r[2]_i_3__2 
       (.I0(\ras_timer_r[2]_i_5__2_n_0 ),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(idle_r_lcl_reg_0),
        .O(\q_entry_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h22F222F2FFFF22F2)) 
    \ras_timer_r[2]_i_5__2 
       (.I0(rb_hit_busies_r[3]),
        .I1(\ras_timer_r[2]_i_3__2_0 ),
        .I2(rb_hit_busies_r[1]),
        .I3(\ras_timer_r[2]_i_3__2_1 ),
        .I4(rb_hit_busies_r[2]),
        .I5(\ras_timer_r[2]_i_3__2_2 ),
        .O(\ras_timer_r[2]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h55151515)) 
    \ras_timer_r[2]_i_6 
       (.I0(pre_passing_open_bank_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(bm_end_r1_reg),
        .I4(req_wr_r),
        .O(pre_passing_open_bank_r_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2 
       (.I0(rb_hit_busies_r[1]),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2 
       (.I0(rb_hit_busies_r[2]),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2 
       (.I0(rb_hit_busies_r[3]),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAEAEA)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1 
       (.I0(pre_bm_end_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(bm_end_r1_reg),
        .I4(req_wr_r),
        .I5(act_wait_r_lcl_reg),
        .O(pre_bm_end_r_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2_n_0 ),
        .Q(rb_hit_busies_r[1]),
        .R(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2_n_0 ),
        .Q(rb_hit_busies_r[2]),
        .R(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2_n_0 ),
        .Q(rb_hit_busies_r[3]),
        .R(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ));
  FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wait_for_maint_r_lcl_reg_3),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(wait_for_maint_r_lcl_reg_2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized0
   (idle_r_lcl_reg_0,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_rd,
    rstdiv0_sync_r1_reg_rep__13,
    wait_for_maint_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r_lcl_reg_0,
    pre_bm_end_r_reg_0,
    idle_r_lcl_reg_1,
    wait_for_maint_r_lcl_reg_1,
    idle_r_lcl_reg_2,
    granted_col_ns,
    rd_wr_r_lcl_reg,
    p_15_in,
    D,
    \q_entry_r_reg[0]_0 ,
    demand_priority_ns,
    rstdiv0_sync_r1_reg_rep__12,
    \maint_controller.maint_rdy ,
    rstdiv0_sync_r1_reg_rep__12_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    \q_entry_r_reg[0]_1 ,
    pre_bm_end_r_reg_1,
    idle_r_lcl_reg_3,
    pre_passing_open_bank_r_reg_0,
    ras_timer_zero_r_reg,
    CLK,
    pass_open_bank_r_lcl_reg_0,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    wait_for_maint_r_lcl_reg_2,
    wait_for_maint_r_lcl_reg_3,
    \q_entry_r_reg[1]_0 ,
    ordered_r_lcl_reg_1,
    \compute_tail.tail_r_lcl_reg_0 ,
    \compute_tail.tail_r_lcl_reg_1 ,
    head_r_lcl_reg_0,
    head_r_lcl_reg_1,
    q_has_rd_r_reg_0,
    q_has_rd_r_reg_1,
    q_has_rd_r_reg_2,
    was_wr,
    demand_act_priority_r_reg,
    ras_timer_zero_r,
    demand_act_priority_r,
    idle_r,
    granted_col_r_reg,
    granted_col_r_reg_0,
    granted_col_r_reg_1,
    granted_col_r_reg_2,
    granted_col_r_reg_3,
    q_has_rd_r_reg_3,
    granted_col_r_reg_4,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[2] ,
    demand_priority_r_reg,
    req_priority_r,
    demand_priority_r_reg_0,
    col_wait_r,
    req_bank_rdy_r_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    \maint_controller.maint_rdy_r1_reg ,
    \maint_controller.maint_rdy_r1_reg_0 ,
    \maint_controller.maint_hit_busies_r_reg[1] ,
    \maint_controller.maint_hit_busies_r_reg[1]_0 ,
    \maint_controller.maint_hit_busies_r_reg[1]_1 ,
    head_r_lcl_reg_2,
    head_r_lcl_reg_3,
    \q_entry_r_reg[0]_2 ,
    \q_entry_r[1]_i_2 ,
    accept_internal_r,
    \compute_tail.tail_r_lcl_reg_2 ,
    app_en_r2,
    \compute_tail.tail_r_lcl_reg_3 ,
    \ras_timer_r[2]_i_3__1_0 ,
    \ras_timer_r[2]_i_3__1_1 ,
    \ras_timer_r[2]_i_3__1_2 ,
    \q_entry_r[1]_i_7__0 ,
    Q,
    q_has_rd_r_reg_4,
    q_has_rd_r_reg_5,
    app_hi_pri_r2,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    row_hit_r,
    auto_pre_r_lcl_reg_3,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ,
    q_entry_ns,
    \q_entry_r_reg[0]_3 ,
    \order_q_r_reg[1]_0 ,
    set_order_q,
    \order_q_r_reg[0]_0 );
  output [0:0]idle_r_lcl_reg_0;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_rd;
  output rstdiv0_sync_r1_reg_rep__13;
  output wait_for_maint_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r_lcl_reg_0;
  output pre_bm_end_r_reg_0;
  output idle_r_lcl_reg_1;
  output wait_for_maint_r_lcl_reg_1;
  output idle_r_lcl_reg_2;
  output granted_col_ns;
  output rd_wr_r_lcl_reg;
  output p_15_in;
  output [2:0]D;
  output \q_entry_r_reg[0]_0 ;
  output demand_priority_ns;
  output rstdiv0_sync_r1_reg_rep__12;
  output \maint_controller.maint_rdy ;
  output [0:0]rstdiv0_sync_r1_reg_rep__12_0;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  output \q_entry_r_reg[0]_1 ;
  output pre_bm_end_r_reg_1;
  output idle_r_lcl_reg_3;
  output pre_passing_open_bank_r_reg_0;
  output ras_timer_zero_r_reg;
  input CLK;
  input pass_open_bank_r_lcl_reg_0;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input wait_for_maint_r_lcl_reg_2;
  input wait_for_maint_r_lcl_reg_3;
  input \q_entry_r_reg[1]_0 ;
  input ordered_r_lcl_reg_1;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input head_r_lcl_reg_0;
  input [1:0]head_r_lcl_reg_1;
  input q_has_rd_r_reg_0;
  input q_has_rd_r_reg_1;
  input q_has_rd_r_reg_2;
  input was_wr;
  input demand_act_priority_r_reg;
  input ras_timer_zero_r;
  input demand_act_priority_r;
  input [2:0]idle_r;
  input granted_col_r_reg;
  input granted_col_r_reg_0;
  input granted_col_r_reg_1;
  input granted_col_r_reg_2;
  input granted_col_r_reg_3;
  input q_has_rd_r_reg_3;
  input granted_col_r_reg_4;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[2] ;
  input demand_priority_r_reg;
  input req_priority_r;
  input demand_priority_r_reg_0;
  input col_wait_r;
  input req_bank_rdy_r_reg;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input \maint_controller.maint_rdy_r1_reg ;
  input [2:0]\maint_controller.maint_rdy_r1_reg_0 ;
  input \maint_controller.maint_hit_busies_r_reg[1] ;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[1]_0 ;
  input \maint_controller.maint_hit_busies_r_reg[1]_1 ;
  input head_r_lcl_reg_2;
  input head_r_lcl_reg_3;
  input \q_entry_r_reg[0]_2 ;
  input \q_entry_r[1]_i_2 ;
  input accept_internal_r;
  input \compute_tail.tail_r_lcl_reg_2 ;
  input app_en_r2;
  input \compute_tail.tail_r_lcl_reg_3 ;
  input \ras_timer_r[2]_i_3__1_0 ;
  input \ras_timer_r[2]_i_3__1_1 ;
  input \ras_timer_r[2]_i_3__1_2 ;
  input \q_entry_r[1]_i_7__0 ;
  input [0:0]Q;
  input q_has_rd_r_reg_4;
  input q_has_rd_r_reg_5;
  input app_hi_pri_r2;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input row_hit_r;
  input auto_pre_r_lcl_reg_3;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  input [0:0]q_entry_ns;
  input \q_entry_r_reg[0]_3 ;
  input \order_q_r_reg[1]_0 ;
  input set_order_q;
  input \order_q_r_reg[0]_0 ;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_internal_r;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire auto_pre_r_lcl_i_1__2_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire auto_pre_r_lcl_reg_3;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_i_1__0_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire \compute_tail.tail_r_lcl_reg_2 ;
  wire \compute_tail.tail_r_lcl_reg_3 ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_ns;
  wire demand_priority_r_i_2__1_n_0;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire granted_col_ns;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire granted_col_r_reg_2;
  wire granted_col_r_reg_3;
  wire granted_col_r_reg_4;
  wire [1:1]head_r;
  wire head_r_lcl_i_1__0_n_0;
  wire head_r_lcl_i_2_n_0;
  wire head_r_lcl_i_3_n_0;
  wire head_r_lcl_reg_0;
  wire [1:0]head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire [2:0]idle_r;
  wire [0:0]idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire \maint_controller.maint_hit_busies_r_reg[1] ;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[1]_0 ;
  wire \maint_controller.maint_hit_busies_r_reg[1]_1 ;
  wire \maint_controller.maint_rdy ;
  wire \maint_controller.maint_rdy_r1_reg ;
  wire [2:0]\maint_controller.maint_rdy_r1_reg_0 ;
  wire [1:0]order_q_r;
  wire \order_q_r[0]_i_1__0_n_0 ;
  wire \order_q_r[1]_i_1__0_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[1]_0 ;
  wire [0:0]ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire p_15_in;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg_0;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire pre_passing_open_bank_r_reg_0;
  wire [0:0]q_entry_ns;
  wire [1:0]q_entry_r;
  wire \q_entry_r[0]_i_1__0_n_0 ;
  wire \q_entry_r[0]_i_2_n_0 ;
  wire \q_entry_r[1]_i_1__0_n_0 ;
  wire \q_entry_r[1]_i_2 ;
  wire \q_entry_r[1]_i_3_n_0 ;
  wire \q_entry_r[1]_i_7__0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[0]_2 ;
  wire \q_entry_r_reg[0]_3 ;
  wire \q_entry_r_reg[1]_0 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_rd;
  wire q_has_rd_r_i_1__1_n_0;
  wire q_has_rd_r_reg_0;
  wire q_has_rd_r_reg_1;
  wire q_has_rd_r_reg_2;
  wire q_has_rd_r_reg_3;
  wire q_has_rd_r_reg_4;
  wire q_has_rd_r_reg_5;
  wire \ras_timer_r[0]_i_2__2_n_0 ;
  wire \ras_timer_r[1]_i_2__2_n_0 ;
  wire \ras_timer_r[2]_i_2__2_n_0 ;
  wire \ras_timer_r[2]_i_3__1_0 ;
  wire \ras_timer_r[2]_i_3__1_1 ;
  wire \ras_timer_r[2]_i_3__1_2 ;
  wire \ras_timer_r[2]_i_5__1_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  wire [4:2]rb_hit_busies_r;
  wire rd_wr_r_lcl_reg;
  wire req_bank_rdy_r_reg;
  wire req_priority_r;
  wire row_hit_r;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire [0:0]rstdiv0_sync_r1_reg_rep__12_0;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire wait_for_maint_r_lcl_reg_2;
  wire wait_for_maint_r_lcl_reg_3;
  wire was_wr;

  LUT5 #(
    .INIT(32'h55151515)) 
    act_wait_r_lcl_i_3__0
       (.I0(pre_bm_end_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(q_has_rd_r_reg_3),
        .I4(q_has_rd_r_reg_4),
        .O(pre_bm_end_r_reg_0));
  LUT6 #(
    .INIT(64'hAAAEEEEE00000000)) 
    auto_pre_r_lcl_i_1__2
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(wait_for_maint_r_lcl_reg_0),
        .I3(auto_pre_r_lcl_reg_2),
        .I4(row_hit_r),
        .I5(auto_pre_r_lcl_reg_3),
        .O(auto_pre_r_lcl_i_1__2_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__2_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFCFFDCDCDCDCDCDC)) 
    \compute_tail.tail_r_lcl_i_1__0 
       (.I0(pre_bm_end_r_reg_0),
        .I1(idle_r_lcl_reg_1),
        .I2(\compute_tail.tail_r_lcl_reg_0 ),
        .I3(idle_r_lcl_reg_0),
        .I4(\compute_tail.tail_r_lcl_reg_1 ),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \compute_tail.tail_r_lcl_i_2 
       (.I0(pre_bm_end_r_reg_0),
        .I1(head_r_lcl_reg_1[1]),
        .I2(head_r_lcl_reg_1[0]),
        .O(pre_bm_end_r_reg_1));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__0_n_0 ),
        .Q(tail_r),
        .R(\q_entry_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    demand_act_priority_r_i_1__0
       (.I0(wait_for_maint_r_lcl_reg_0),
        .I1(demand_act_priority_r_reg),
        .I2(idle_r_lcl_reg_0),
        .I3(head_r),
        .I4(ras_timer_zero_r),
        .I5(demand_act_priority_r),
        .O(wait_for_maint_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h8888888800008880)) 
    demand_priority_r_i_1__1
       (.I0(demand_priority_r_reg),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(q_has_priority),
        .I3(req_priority_r),
        .I4(demand_priority_r_i_2__1_n_0),
        .I5(demand_priority_r_reg_0),
        .O(demand_priority_ns));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    demand_priority_r_i_2__1
       (.I0(req_bank_rdy_r_reg),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(q_has_rd_r_reg_3),
        .O(demand_priority_r_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h00000800)) 
    \grant_r[3]_i_16 
       (.I0(ras_timer_zero_r),
        .I1(head_r),
        .I2(idle_r_lcl_reg_0),
        .I3(demand_act_priority_r_reg),
        .I4(wait_for_maint_r_lcl_reg_0),
        .O(ras_timer_zero_r_reg));
  LUT5 #(
    .INIT(32'hC0800080)) 
    \grant_r[3]_i_4 
       (.I0(granted_col_r_reg_2),
        .I1(p_15_in),
        .I2(granted_col_r_reg_3),
        .I3(q_has_rd_r_reg_3),
        .I4(granted_col_r_reg_4),
        .O(rd_wr_r_lcl_reg));
  LUT4 #(
    .INIT(16'hFBFF)) 
    granted_col_r_i_1
       (.I0(rd_wr_r_lcl_reg),
        .I1(granted_col_r_reg),
        .I2(granted_col_r_reg_0),
        .I3(granted_col_r_reg_1),
        .O(granted_col_ns));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    head_r_lcl_i_1__0
       (.I0(head_r_lcl_i_2_n_0),
        .I1(pre_bm_end_r_reg_0),
        .I2(head_r_lcl_reg_0),
        .I3(head_r_lcl_reg_1[0]),
        .I4(\q_entry_r[1]_i_3_n_0 ),
        .I5(head_r),
        .O(head_r_lcl_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h2F20202020202F20)) 
    head_r_lcl_i_2
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .I2(head_r_lcl_i_3_n_0),
        .I3(head_r_lcl_reg_3),
        .I4(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I5(\q_entry_r_reg[0]_2 ),
        .O(head_r_lcl_i_2_n_0));
  LUT5 #(
    .INIT(32'h515100FF)) 
    head_r_lcl_i_3
       (.I0(q_has_rd_r_reg_1),
        .I1(head_r),
        .I2(head_r_lcl_reg_2),
        .I3(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I4(idle_r_lcl_reg_0),
        .O(head_r_lcl_i_3_n_0));
  FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(head_r_lcl_i_1__0_n_0),
        .Q(head_r),
        .R(\q_entry_r_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .O(E));
  LUT5 #(
    .INIT(32'h04440404)) 
    idle_r_lcl_i_2
       (.I0(\maint_controller.maint_hit_busies_r_reg[1] ),
        .I1(pre_bm_end_r_reg_0),
        .I2(idle_r_lcl_reg_0),
        .I3(head_r_lcl_reg_2),
        .I4(head_r),
        .O(rstdiv0_sync_r1_reg_rep__12));
  FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'h40444040)) 
    \maint_controller.maint_hit_busies_r[1]_i_1 
       (.I0(\maint_controller.maint_hit_busies_r_reg[1] ),
        .I1(pre_bm_end_r_reg_0),
        .I2(\maint_controller.maint_hit_busies_r_reg[1]_0 ),
        .I3(\maint_controller.maint_hit_busies_r_reg[1]_1 ),
        .I4(rstdiv0_sync_r1_reg_rep__12),
        .O(rstdiv0_sync_r1_reg_rep__12_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \maint_controller.maint_rdy_r1_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__12_0),
        .I1(\maint_controller.maint_rdy_r1_reg ),
        .I2(\maint_controller.maint_rdy_r1_reg_0 [1]),
        .I3(\maint_controller.maint_rdy_r1_reg_0 [0]),
        .I4(\maint_controller.maint_rdy_r1_reg_0 [2]),
        .O(\maint_controller.maint_rdy ));
  LUT6 #(
    .INIT(64'h553100305531CC30)) 
    \order_q_r[0]_i_1__0 
       (.I0(\order_q_r_reg[0]_0 ),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(req_bank_rdy_r_reg),
        .I4(set_order_q),
        .I5(\maint_controller.maint_hit_busies_r_reg[1] ),
        .O(\order_q_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAC200C0AAC2F0C0)) 
    \order_q_r[1]_i_1__0 
       (.I0(\order_q_r_reg[1]_0 ),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(req_bank_rdy_r_reg),
        .I4(set_order_q),
        .I5(\maint_controller.maint_hit_busies_r_reg[1] ),
        .O(\order_q_r[1]_i_1__0_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__0_n_0 ),
        .Q(order_q_r[0]),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__0_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_1),
        .Q(ordered_r_lcl_reg_0),
        .R(1'b0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pass_open_bank_r_lcl_reg_0),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAC3FFFFAAC30000)) 
    \q_entry_r[0]_i_1__0 
       (.I0(\q_entry_r[0]_i_2_n_0 ),
        .I1(\q_entry_r_reg[0]_3 ),
        .I2(q_has_rd_r_reg_1),
        .I3(pre_bm_end_r_reg_0),
        .I4(\q_entry_r[1]_i_3_n_0 ),
        .I5(q_entry_r[0]),
        .O(\q_entry_r[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h606F)) 
    \q_entry_r[0]_i_2 
       (.I0(\q_entry_r_reg[0]_2 ),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I2(idle_r_lcl_reg_1),
        .I3(q_entry_r[0]),
        .O(\q_entry_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \q_entry_r[0]_i_3__1 
       (.I0(pre_bm_end_r_reg_0),
        .I1(idle_r[0]),
        .I2(idle_r_lcl_reg_0),
        .I3(idle_r[2]),
        .I4(idle_r[1]),
        .I5(head_r_lcl_reg_1[0]),
        .O(idle_r_lcl_reg_3));
  LUT3 #(
    .INIT(8'hB8)) 
    \q_entry_r[1]_i_1__0 
       (.I0(q_entry_ns),
        .I1(\q_entry_r[1]_i_3_n_0 ),
        .I2(q_entry_r[1]),
        .O(\q_entry_r[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hE881)) 
    \q_entry_r[1]_i_2__2 
       (.I0(idle_r_lcl_reg_0),
        .I1(idle_r[2]),
        .I2(idle_r[1]),
        .I3(idle_r[0]),
        .O(idle_r_lcl_reg_2));
  LUT6 #(
    .INIT(64'h3535F535FFFFFFFF)) 
    \q_entry_r[1]_i_3 
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .I1(q_has_rd_r_reg_1),
        .I2(idle_r_lcl_reg_0),
        .I3(head_r),
        .I4(head_r_lcl_reg_2),
        .I5(pre_bm_end_r_reg_0),
        .O(\q_entry_r[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55FFD7D7)) 
    \q_entry_r[1]_i_4 
       (.I0(pre_bm_end_r_reg_0),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(\q_entry_r[1]_i_2 ),
        .I4(idle_r_lcl_reg_1),
        .O(\q_entry_r_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h00000DDD0DDD0DDD)) 
    \q_entry_r[1]_i_6__1 
       (.I0(rb_hit_busies_r[3]),
        .I1(\q_entry_r[1]_i_7__0 ),
        .I2(rb_hit_busies_r[4]),
        .I3(head_r_lcl_reg_1[0]),
        .I4(rb_hit_busies_r[2]),
        .I5(head_r_lcl_reg_1[1]),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ));
  FDSE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[0]_i_1__0_n_0 ),
        .Q(q_entry_r[0]),
        .S(\q_entry_r_reg[1]_0 ));
  FDRE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[1]_i_1__0_n_0 ),
        .Q(q_entry_r[1]),
        .R(\q_entry_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h4040444040404040)) 
    q_has_priority_r_i_1__2
       (.I0(q_has_rd_r_reg_5),
        .I1(pre_bm_end_r_reg_0),
        .I2(q_has_priority),
        .I3(q_has_rd_r_reg_2),
        .I4(q_has_rd_r_reg_1),
        .I5(app_hi_pri_r2),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF1F1F1F1F1FFF1F1)) 
    q_has_rd_r_i_1__1
       (.I0(idle_r_lcl_reg_0),
        .I1(q_has_rd_r_reg_0),
        .I2(q_has_rd),
        .I3(q_has_rd_r_reg_1),
        .I4(q_has_rd_r_reg_2),
        .I5(was_wr),
        .O(q_has_rd_r_i_1__1_n_0));
  FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_r_i_1__1_n_0),
        .Q(q_has_rd),
        .R(rstdiv0_sync_r1_reg_rep__13));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[0]_i_1__1 
       (.I0(\ras_timer_r[0]_i_2__2_n_0 ),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(\ras_timer_r_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBBBB8888888B888)) 
    \ras_timer_r[0]_i_2__2 
       (.I0(\ras_timer_r_reg[0]_0 ),
        .I1(rb_hit_busies_r[4]),
        .I2(rb_hit_busies_r[2]),
        .I3(\ras_timer_r_reg[0]_1 ),
        .I4(rb_hit_busies_r[3]),
        .I5(\ras_timer_r_reg[0]_2 ),
        .O(\ras_timer_r[0]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[1]_i_1__1 
       (.I0(\ras_timer_r[1]_i_2__2_n_0 ),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(\ras_timer_r_reg[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBBBB8888888B888)) 
    \ras_timer_r[1]_i_2__2 
       (.I0(\ras_timer_r_reg[1]_0 ),
        .I1(rb_hit_busies_r[4]),
        .I2(rb_hit_busies_r[2]),
        .I3(\ras_timer_r_reg[1]_1 ),
        .I4(rb_hit_busies_r[3]),
        .I5(\ras_timer_r_reg[1]_2 ),
        .O(\ras_timer_r[1]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \ras_timer_r[2]_i_1__1 
       (.I0(\ras_timer_r[2]_i_2__2_n_0 ),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(\ras_timer_r_reg[2] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[2]_i_2__2 
       (.I0(\ras_timer_r_reg[2]_0 ),
        .I1(rb_hit_busies_r[4]),
        .I2(\ras_timer_r_reg[2]_1 ),
        .I3(rb_hit_busies_r[3]),
        .I4(rb_hit_busies_r[2]),
        .I5(\ras_timer_r_reg[2]_2 ),
        .O(\ras_timer_r[2]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \ras_timer_r[2]_i_3__1 
       (.I0(\ras_timer_r[2]_i_5__1_n_0 ),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(idle_r_lcl_reg_0),
        .O(\q_entry_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \ras_timer_r[2]_i_5__1 
       (.I0(\ras_timer_r[2]_i_3__1_0 ),
        .I1(rb_hit_busies_r[2]),
        .I2(rb_hit_busies_r[4]),
        .I3(\ras_timer_r[2]_i_3__1_1 ),
        .I4(rb_hit_busies_r[3]),
        .I5(\ras_timer_r[2]_i_3__1_2 ),
        .O(\ras_timer_r[2]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h55151515)) 
    \ras_timer_r[2]_i_7 
       (.I0(pre_passing_open_bank_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(q_has_rd_r_reg_3),
        .I4(q_has_rd_r_reg_4),
        .O(pre_passing_open_bank_r_reg_0));
  LUT6 #(
    .INIT(64'hEEEEFEEEFEEEFEEE)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1 
       (.I0(q_has_rd_r_reg_5),
        .I1(pre_bm_end_r),
        .I2(Q),
        .I3(pass_open_bank_r),
        .I4(q_has_rd_r_reg_3),
        .I5(q_has_rd_r_reg_4),
        .O(rstdiv0_sync_r1_reg_rep__13));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1 
       (.I0(rb_hit_busies_r[2]),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1 
       (.I0(rb_hit_busies_r[3]),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2 
       (.I0(rb_hit_busies_r[4]),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1_n_0 ),
        .Q(rb_hit_busies_r[2]),
        .R(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1_n_0 ),
        .Q(rb_hit_busies_r[3]),
        .R(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2_n_0 ),
        .Q(rb_hit_busies_r[4]),
        .R(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'h888A8A8A)) 
    req_bank_rdy_r_i_1__1
       (.I0(col_wait_r),
        .I1(q_has_rd_r_reg_3),
        .I2(order_q_r[1]),
        .I3(order_q_r[0]),
        .I4(req_bank_rdy_r_reg),
        .O(p_15_in));
  LUT6 #(
    .INIT(64'h8080808080000000)) 
    wait_for_maint_r_lcl_i_2
       (.I0(idle_r_lcl_reg_0),
        .I1(head_r),
        .I2(accept_internal_r),
        .I3(\compute_tail.tail_r_lcl_reg_2 ),
        .I4(app_en_r2),
        .I5(\compute_tail.tail_r_lcl_reg_3 ),
        .O(idle_r_lcl_reg_1));
  FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wait_for_maint_r_lcl_reg_3),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(wait_for_maint_r_lcl_reg_2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized1
   (idle_r_lcl_reg_0,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_rd,
    pre_bm_end_r_reg_0,
    wait_for_maint_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r_lcl_reg_0,
    pre_bm_end_r_reg_1,
    idle_r_lcl_reg_1,
    rd_wr_r_lcl_reg,
    pre_bm_end_r_reg_2,
    wait_for_maint_r_lcl_reg_1,
    granted_row_ns,
    auto_pre_r_lcl_reg_1,
    rd_wr_r_lcl_reg_0,
    D,
    \q_entry_r_reg[0]_0 ,
    p_15_in,
    demand_priority_ns,
    rstdiv0_sync_r1_reg_rep__12,
    rstdiv0_sync_r1_reg_rep__12_0,
    \q_entry_r_reg[1]_0 ,
    pre_passing_open_bank_r_reg_0,
    CLK,
    pass_open_bank_r_lcl_reg_0,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    wait_for_maint_r_lcl_reg_2,
    wait_for_maint_r_lcl_reg_3,
    \q_entry_r_reg[1]_1 ,
    \compute_tail.tail_r_lcl_reg_0 ,
    \compute_tail.tail_r_lcl_reg_1 ,
    head_r_lcl_reg_0,
    head_r_lcl_reg_1,
    bm_end_r1_reg,
    req_bank_rdy_r_reg,
    col_wait_r,
    \compute_tail.tail_r_lcl_reg_2 ,
    \compute_tail.tail_r_lcl_reg_3 ,
    q_has_rd_r_reg_0,
    q_has_rd_r_reg_1,
    q_has_rd_r_reg_2,
    was_wr,
    demand_act_priority_r_reg,
    ras_timer_zero_r,
    demand_act_priority_r,
    granted_row_r_reg,
    granted_row_r_reg_0,
    granted_row_r_reg_1,
    granted_col_r_reg,
    granted_col_r_reg_0,
    granted_col_r_reg_1,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[2] ,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    demand_priority_r_reg,
    req_priority_r,
    demand_priority_r_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    ordered_r_lcl_reg_1,
    \maint_controller.maint_hit_busies_r_reg[2] ,
    \maint_controller.maint_hit_busies_r_reg[2]_0 ,
    head_r_lcl_reg_2,
    head_r_lcl_reg_3,
    \q_entry_r_reg[0]_1 ,
    Q,
    bm_end_r1_reg_0,
    accept_internal_r,
    \compute_tail.tail_r_lcl_reg_4 ,
    app_en_r2,
    \compute_tail.tail_r_lcl_reg_5 ,
    \ras_timer_r[2]_i_3__0_0 ,
    \ras_timer_r[2]_i_3__0_1 ,
    \ras_timer_r[2]_i_3__0_2 ,
    bm_end,
    q_has_priority_r_reg_0,
    auto_pre_r_lcl_reg_2,
    auto_pre_r_lcl_reg_3,
    row_hit_r,
    auto_pre_r_lcl_reg_4,
    app_hi_pri_r2,
    granted_row_r_reg_2,
    pre_wait_r,
    granted_row_r_reg_3,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ,
    \q_entry_r_reg[1]_2 ,
    \q_entry_r_reg[1]_3 ,
    \q_entry_r_reg[0]_2 ,
    \order_q_r_reg[1]_0 ,
    set_order_q,
    \order_q_r_reg[0]_0 );
  output [0:0]idle_r_lcl_reg_0;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_rd;
  output pre_bm_end_r_reg_0;
  output wait_for_maint_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r_lcl_reg_0;
  output pre_bm_end_r_reg_1;
  output idle_r_lcl_reg_1;
  output rd_wr_r_lcl_reg;
  output pre_bm_end_r_reg_2;
  output wait_for_maint_r_lcl_reg_1;
  output granted_row_ns;
  output auto_pre_r_lcl_reg_1;
  output rd_wr_r_lcl_reg_0;
  output [2:0]D;
  output \q_entry_r_reg[0]_0 ;
  output p_15_in;
  output demand_priority_ns;
  output rstdiv0_sync_r1_reg_rep__12;
  output [0:0]rstdiv0_sync_r1_reg_rep__12_0;
  output \q_entry_r_reg[1]_0 ;
  output pre_passing_open_bank_r_reg_0;
  input CLK;
  input pass_open_bank_r_lcl_reg_0;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input wait_for_maint_r_lcl_reg_2;
  input wait_for_maint_r_lcl_reg_3;
  input \q_entry_r_reg[1]_1 ;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input head_r_lcl_reg_0;
  input head_r_lcl_reg_1;
  input bm_end_r1_reg;
  input req_bank_rdy_r_reg;
  input col_wait_r;
  input \compute_tail.tail_r_lcl_reg_2 ;
  input \compute_tail.tail_r_lcl_reg_3 ;
  input q_has_rd_r_reg_0;
  input q_has_rd_r_reg_1;
  input q_has_rd_r_reg_2;
  input was_wr;
  input demand_act_priority_r_reg;
  input ras_timer_zero_r;
  input demand_act_priority_r;
  input granted_row_r_reg;
  input granted_row_r_reg_0;
  input granted_row_r_reg_1;
  input granted_col_r_reg;
  input granted_col_r_reg_0;
  input granted_col_r_reg_1;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[2] ;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input demand_priority_r_reg;
  input req_priority_r;
  input demand_priority_r_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input ordered_r_lcl_reg_1;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[2] ;
  input \maint_controller.maint_hit_busies_r_reg[2]_0 ;
  input head_r_lcl_reg_2;
  input head_r_lcl_reg_3;
  input \q_entry_r_reg[0]_1 ;
  input [0:0]Q;
  input bm_end_r1_reg_0;
  input accept_internal_r;
  input \compute_tail.tail_r_lcl_reg_4 ;
  input app_en_r2;
  input \compute_tail.tail_r_lcl_reg_5 ;
  input \ras_timer_r[2]_i_3__0_0 ;
  input \ras_timer_r[2]_i_3__0_1 ;
  input \ras_timer_r[2]_i_3__0_2 ;
  input [0:0]bm_end;
  input q_has_priority_r_reg_0;
  input auto_pre_r_lcl_reg_2;
  input auto_pre_r_lcl_reg_3;
  input row_hit_r;
  input auto_pre_r_lcl_reg_4;
  input app_hi_pri_r2;
  input granted_row_r_reg_2;
  input pre_wait_r;
  input granted_row_r_reg_3;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  input \q_entry_r_reg[1]_2 ;
  input \q_entry_r_reg[1]_3 ;
  input \q_entry_r_reg[0]_2 ;
  input \order_q_r_reg[1]_0 ;
  input set_order_q;
  input \order_q_r_reg[0]_0 ;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_internal_r;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire auto_pre_r_lcl_i_1__1_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire auto_pre_r_lcl_reg_3;
  wire auto_pre_r_lcl_reg_4;
  wire [0:0]bm_end;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_i_1__1_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire \compute_tail.tail_r_lcl_reg_2 ;
  wire \compute_tail.tail_r_lcl_reg_3 ;
  wire \compute_tail.tail_r_lcl_reg_4 ;
  wire \compute_tail.tail_r_lcl_reg_5 ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_ns;
  wire demand_priority_r_i_2__0_n_0;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire \grant_r[3]_i_6_n_0 ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire granted_row_ns;
  wire granted_row_r_reg;
  wire granted_row_r_reg_0;
  wire granted_row_r_reg_1;
  wire granted_row_r_reg_2;
  wire granted_row_r_reg_3;
  wire [2:2]head_r;
  wire head_r_lcl_i_1__1_n_0;
  wire head_r_lcl_i_3__0_n_0;
  wire head_r_lcl_i_4_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire [0:0]idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[2] ;
  wire \maint_controller.maint_hit_busies_r_reg[2]_0 ;
  wire [1:0]order_q_r;
  wire \order_q_r[0]_i_1__1_n_0 ;
  wire \order_q_r[1]_i_1__1_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[1]_0 ;
  wire ordered_r_lcl_i_1__0_n_0;
  wire [0:0]ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire p_15_in;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg_0;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_wait_r;
  wire [1:0]q_entry_r;
  wire \q_entry_r[0]_i_1__1_n_0 ;
  wire \q_entry_r[0]_i_2__0_n_0 ;
  wire \q_entry_r[1]_i_1__1_n_0 ;
  wire \q_entry_r[1]_i_4__0_n_0 ;
  wire \q_entry_r[1]_i_6_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[0]_2 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_priority_r_reg_0;
  wire q_has_rd;
  wire q_has_rd_r_i_1__0_n_0;
  wire q_has_rd_r_reg_0;
  wire q_has_rd_r_reg_1;
  wire q_has_rd_r_reg_2;
  wire \ras_timer_r[0]_i_2__0_n_0 ;
  wire \ras_timer_r[1]_i_2__0_n_0 ;
  wire \ras_timer_r[2]_i_2__0_n_0 ;
  wire \ras_timer_r[2]_i_3__0_0 ;
  wire \ras_timer_r[2]_i_3__0_1 ;
  wire \ras_timer_r[2]_i_3__0_2 ;
  wire \ras_timer_r[2]_i_5__0_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire ras_timer_zero_r;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  wire [5:3]rb_hit_busies_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire req_bank_rdy_r_reg;
  wire req_priority_r;
  wire row_hit_r;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire [0:0]rstdiv0_sync_r1_reg_rep__12_0;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire wait_for_maint_r_lcl_reg_2;
  wire wait_for_maint_r_lcl_reg_3;
  wire was_wr;

  LUT6 #(
    .INIT(64'hAAAEEEEE00000000)) 
    auto_pre_r_lcl_i_1__1
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_2),
        .I2(wait_for_maint_r_lcl_reg_0),
        .I3(auto_pre_r_lcl_reg_3),
        .I4(row_hit_r),
        .I5(auto_pre_r_lcl_reg_4),
        .O(auto_pre_r_lcl_i_1__1_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__1_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAEAEAEA)) 
    bm_end_r1_i_1__1
       (.I0(pre_bm_end_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(bm_end_r1_reg),
        .I4(bm_end_r1_reg_0),
        .O(pre_bm_end_r_reg_1));
  LUT6 #(
    .INIT(64'hFCFFECECECECECEC)) 
    \compute_tail.tail_r_lcl_i_1__1 
       (.I0(pre_bm_end_r_reg_1),
        .I1(idle_r_lcl_reg_1),
        .I2(\compute_tail.tail_r_lcl_reg_0 ),
        .I3(idle_r_lcl_reg_0),
        .I4(\compute_tail.tail_r_lcl_reg_1 ),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \compute_tail.tail_r_lcl_i_2__2 
       (.I0(pre_bm_end_r_reg_1),
        .I1(\compute_tail.tail_r_lcl_reg_2 ),
        .I2(\compute_tail.tail_r_lcl_reg_3 ),
        .O(pre_bm_end_r_reg_2));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__1_n_0 ),
        .Q(tail_r),
        .R(\q_entry_r_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    demand_act_priority_r_i_1__1
       (.I0(wait_for_maint_r_lcl_reg_0),
        .I1(demand_act_priority_r_reg),
        .I2(idle_r_lcl_reg_0),
        .I3(head_r),
        .I4(ras_timer_zero_r),
        .I5(demand_act_priority_r),
        .O(wait_for_maint_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h8888888800008880)) 
    demand_priority_r_i_1__0
       (.I0(demand_priority_r_reg),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(q_has_priority),
        .I3(req_priority_r),
        .I4(demand_priority_r_i_2__0_n_0),
        .I5(demand_priority_r_reg_0),
        .O(demand_priority_ns));
  LUT4 #(
    .INIT(16'h00F8)) 
    demand_priority_r_i_2__0
       (.I0(req_bank_rdy_r_reg),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(bm_end_r1_reg),
        .O(demand_priority_r_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0DDDDDD)) 
    \grant_r[3]_i_2__1 
       (.I0(\grant_r[3]_i_6_n_0 ),
        .I1(granted_row_r_reg_2),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .I5(granted_row_r_reg_3),
        .O(auto_pre_r_lcl_reg_1));
  LUT5 #(
    .INIT(32'hFCFDFFFD)) 
    \grant_r[3]_i_5 
       (.I0(granted_col_r_reg),
        .I1(rd_wr_r_lcl_reg),
        .I2(granted_col_r_reg_0),
        .I3(bm_end_r1_reg),
        .I4(granted_col_r_reg_1),
        .O(rd_wr_r_lcl_reg_0));
  LUT5 #(
    .INIT(32'h00000800)) 
    \grant_r[3]_i_6 
       (.I0(ras_timer_zero_r),
        .I1(head_r),
        .I2(idle_r_lcl_reg_0),
        .I3(demand_act_priority_r_reg),
        .I4(wait_for_maint_r_lcl_reg_0),
        .O(\grant_r[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT5 #(
    .INIT(32'h5444FFFF)) 
    \grant_r[3]_i_9__1 
       (.I0(bm_end_r1_reg),
        .I1(order_q_r[1]),
        .I2(order_q_r[0]),
        .I3(req_bank_rdy_r_reg),
        .I4(col_wait_r),
        .O(rd_wr_r_lcl_reg));
  LUT4 #(
    .INIT(16'hDFFF)) 
    granted_row_r_i_1
       (.I0(auto_pre_r_lcl_reg_1),
        .I1(granted_row_r_reg),
        .I2(granted_row_r_reg_0),
        .I3(granted_row_r_reg_1),
        .O(granted_row_ns));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    head_r_lcl_i_1__1
       (.I0(head_r_lcl_reg_0),
        .I1(head_r_lcl_reg_1),
        .I2(pre_bm_end_r_reg_1),
        .I3(head_r_lcl_i_3__0_n_0),
        .I4(\q_entry_r[1]_i_4__0_n_0 ),
        .I5(head_r),
        .O(head_r_lcl_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h2F20202020202F20)) 
    head_r_lcl_i_3__0
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .I2(head_r_lcl_i_4_n_0),
        .I3(head_r_lcl_reg_3),
        .I4(\q_entry_r[1]_i_6_n_0 ),
        .I5(\q_entry_r_reg[0]_1 ),
        .O(head_r_lcl_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h515100FF)) 
    head_r_lcl_i_4
       (.I0(q_has_rd_r_reg_1),
        .I1(head_r),
        .I2(head_r_lcl_reg_2),
        .I3(\q_entry_r[1]_i_6_n_0 ),
        .I4(idle_r_lcl_reg_0),
        .O(head_r_lcl_i_4_n_0));
  FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(head_r_lcl_i_1__1_n_0),
        .Q(head_r),
        .R(\q_entry_r_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__0
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .O(E));
  LUT5 #(
    .INIT(32'h01110101)) 
    idle_r_lcl_i_2__0
       (.I0(pre_bm_end_r_reg_1),
        .I1(ordered_r_lcl_reg_1),
        .I2(idle_r_lcl_reg_0),
        .I3(head_r_lcl_reg_2),
        .I4(head_r),
        .O(rstdiv0_sync_r1_reg_rep__12));
  FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'h10111010)) 
    \maint_controller.maint_hit_busies_r[2]_i_1 
       (.I0(pre_bm_end_r_reg_1),
        .I1(ordered_r_lcl_reg_1),
        .I2(\maint_controller.maint_hit_busies_r_reg[2] ),
        .I3(\maint_controller.maint_hit_busies_r_reg[2]_0 ),
        .I4(rstdiv0_sync_r1_reg_rep__12),
        .O(rstdiv0_sync_r1_reg_rep__12_0));
  LUT6 #(
    .INIT(64'h553100305531CC30)) 
    \order_q_r[0]_i_1__1 
       (.I0(\order_q_r_reg[0]_0 ),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(req_bank_rdy_r_reg),
        .I4(set_order_q),
        .I5(ordered_r_lcl_reg_1),
        .O(\order_q_r[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAC200C0AAC2F0C0)) 
    \order_q_r[1]_i_1__1 
       (.I0(\order_q_r_reg[1]_0 ),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(req_bank_rdy_r_reg),
        .I4(set_order_q),
        .I5(ordered_r_lcl_reg_1),
        .O(\order_q_r[1]_i_1__1_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__1_n_0 ),
        .Q(order_q_r[0]),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__1_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5400545450505050)) 
    ordered_r_lcl_i_1__0
       (.I0(ordered_r_lcl_reg_1),
        .I1(idle_r_lcl_reg_1),
        .I2(ordered_r_lcl_reg_0),
        .I3(bm_end_r1_reg),
        .I4(Q),
        .I5(bm_end_r1_reg_0),
        .O(ordered_r_lcl_i_1__0_n_0));
  FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ordered_r_lcl_i_1__0_n_0),
        .Q(ordered_r_lcl_reg_0),
        .R(1'b0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pass_open_bank_r_lcl_reg_0),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBAEAFFFFBAEA0000)) 
    \q_entry_r[0]_i_1__1 
       (.I0(\q_entry_r[0]_i_2__0_n_0 ),
        .I1(q_has_rd_r_reg_1),
        .I2(pre_bm_end_r_reg_1),
        .I3(\q_entry_r_reg[0]_2 ),
        .I4(\q_entry_r[1]_i_4__0_n_0 ),
        .I5(q_entry_r[0]),
        .O(\q_entry_r[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000660F)) 
    \q_entry_r[0]_i_2__0 
       (.I0(\q_entry_r_reg[0]_1 ),
        .I1(\q_entry_r[1]_i_6_n_0 ),
        .I2(q_entry_r[0]),
        .I3(idle_r_lcl_reg_1),
        .I4(pre_bm_end_r_reg_1),
        .O(\q_entry_r[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \q_entry_r[1]_i_1__1 
       (.I0(\q_entry_r_reg[1]_2 ),
        .I1(pre_bm_end_r_reg_1),
        .I2(q_has_rd_r_reg_1),
        .I3(\q_entry_r_reg[1]_3 ),
        .I4(\q_entry_r[1]_i_4__0_n_0 ),
        .I5(q_entry_r[1]),
        .O(\q_entry_r[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3535F535)) 
    \q_entry_r[1]_i_4__0 
       (.I0(\q_entry_r[1]_i_6_n_0 ),
        .I1(q_has_rd_r_reg_1),
        .I2(idle_r_lcl_reg_0),
        .I3(head_r),
        .I4(head_r_lcl_reg_2),
        .I5(pre_bm_end_r_reg_1),
        .O(\q_entry_r[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h65FF6500650065FF)) 
    \q_entry_r[1]_i_5 
       (.I0(head_r_lcl_reg_3),
        .I1(\q_entry_r[1]_i_6_n_0 ),
        .I2(\q_entry_r_reg[0]_1 ),
        .I3(idle_r_lcl_reg_1),
        .I4(q_entry_r[1]),
        .I5(q_entry_r[0]),
        .O(\q_entry_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \q_entry_r[1]_i_6 
       (.I0(rb_hit_busies_r[5]),
        .I1(\compute_tail.tail_r_lcl_reg_2 ),
        .I2(bm_end),
        .I3(rb_hit_busies_r[4]),
        .I4(rb_hit_busies_r[3]),
        .I5(\compute_tail.tail_r_lcl_reg_3 ),
        .O(\q_entry_r[1]_i_6_n_0 ));
  FDRE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[0]_i_1__1_n_0 ),
        .Q(q_entry_r[0]),
        .R(\q_entry_r_reg[1]_1 ));
  FDSE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[1]_i_1__1_n_0 ),
        .Q(q_entry_r[1]),
        .S(\q_entry_r_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h1010111010101010)) 
    q_has_priority_r_i_1__1
       (.I0(pre_bm_end_r_reg_1),
        .I1(q_has_priority_r_reg_0),
        .I2(q_has_priority),
        .I3(q_has_rd_r_reg_2),
        .I4(q_has_rd_r_reg_1),
        .I5(app_hi_pri_r2),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF1F1F1F1F1FFF1F1)) 
    q_has_rd_r_i_1__0
       (.I0(idle_r_lcl_reg_0),
        .I1(q_has_rd_r_reg_0),
        .I2(q_has_rd),
        .I3(q_has_rd_r_reg_1),
        .I4(q_has_rd_r_reg_2),
        .I5(was_wr),
        .O(q_has_rd_r_i_1__0_n_0));
  FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_r_i_1__0_n_0),
        .Q(q_has_rd),
        .R(pre_bm_end_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[0]_i_1__0 
       (.I0(\ras_timer_r[0]_i_2__0_n_0 ),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(\ras_timer_r_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[0]_i_2__0 
       (.I0(\ras_timer_r_reg[0]_0 ),
        .I1(rb_hit_busies_r[5]),
        .I2(\ras_timer_r_reg[0]_1 ),
        .I3(rb_hit_busies_r[4]),
        .I4(rb_hit_busies_r[3]),
        .I5(\ras_timer_r_reg[0]_2 ),
        .O(\ras_timer_r[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[1]_i_1__0 
       (.I0(\ras_timer_r[1]_i_2__0_n_0 ),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(\ras_timer_r_reg[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBBBB8888888B888)) 
    \ras_timer_r[1]_i_2__0 
       (.I0(\ras_timer_r_reg[1]_0 ),
        .I1(rb_hit_busies_r[5]),
        .I2(rb_hit_busies_r[3]),
        .I3(\ras_timer_r_reg[1]_1 ),
        .I4(rb_hit_busies_r[4]),
        .I5(\ras_timer_r_reg[1]_2 ),
        .O(\ras_timer_r[1]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[2]_i_1__0 
       (.I0(\ras_timer_r[2]_i_2__0_n_0 ),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(\ras_timer_r_reg[2] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h7477744474447444)) 
    \ras_timer_r[2]_i_2__0 
       (.I0(\ras_timer_r_reg[2]_0 ),
        .I1(rb_hit_busies_r[5]),
        .I2(\ras_timer_r_reg[2]_1 ),
        .I3(rb_hit_busies_r[4]),
        .I4(rb_hit_busies_r[3]),
        .I5(\ras_timer_r_reg[2]_2 ),
        .O(\ras_timer_r[2]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \ras_timer_r[2]_i_3__0 
       (.I0(\ras_timer_r[2]_i_5__0_n_0 ),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(idle_r_lcl_reg_0),
        .O(\q_entry_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \ras_timer_r[2]_i_5__0 
       (.I0(\ras_timer_r[2]_i_3__0_0 ),
        .I1(rb_hit_busies_r[3]),
        .I2(rb_hit_busies_r[4]),
        .I3(\ras_timer_r[2]_i_3__0_1 ),
        .I4(rb_hit_busies_r[5]),
        .I5(\ras_timer_r[2]_i_3__0_2 ),
        .O(\ras_timer_r[2]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h55151515)) 
    \ras_timer_r[2]_i_8 
       (.I0(pre_passing_open_bank_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(bm_end_r1_reg),
        .I4(bm_end_r1_reg_0),
        .O(pre_passing_open_bank_r_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAEAEA)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0 
       (.I0(pre_bm_end_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(bm_end_r1_reg),
        .I4(bm_end_r1_reg_0),
        .I5(q_has_priority_r_reg_0),
        .O(pre_bm_end_r_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0 
       (.I0(rb_hit_busies_r[3]),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1 
       (.I0(rb_hit_busies_r[4]),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1 
       (.I0(rb_hit_busies_r[5]),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0_n_0 ),
        .Q(rb_hit_busies_r[3]),
        .R(\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1_n_0 ),
        .Q(rb_hit_busies_r[4]),
        .R(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1_n_0 ),
        .Q(rb_hit_busies_r[5]),
        .R(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT5 #(
    .INIT(32'hAAAA002A)) 
    req_bank_rdy_r_i_1__0
       (.I0(col_wait_r),
        .I1(req_bank_rdy_r_reg),
        .I2(order_q_r[0]),
        .I3(order_q_r[1]),
        .I4(bm_end_r1_reg),
        .O(p_15_in));
  LUT6 #(
    .INIT(64'h8080808080000000)) 
    wait_for_maint_r_lcl_i_2__0
       (.I0(idle_r_lcl_reg_0),
        .I1(head_r),
        .I2(accept_internal_r),
        .I3(\compute_tail.tail_r_lcl_reg_4 ),
        .I4(app_en_r2),
        .I5(\compute_tail.tail_r_lcl_reg_5 ),
        .O(idle_r_lcl_reg_1));
  FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wait_for_maint_r_lcl_reg_3),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(wait_for_maint_r_lcl_reg_2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_queue" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_queue__parameterized2
   (idle_r_lcl_reg_0,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_rd,
    rstdiv0_sync_r1_reg_rep__13,
    wait_for_maint_r_lcl_reg_0,
    tail_r,
    auto_pre_r_lcl_reg_0,
    ordered_r_lcl_reg_0,
    pre_bm_end_r_reg_0,
    idle_r_lcl_reg_1,
    wait_for_maint_r_lcl_reg_1,
    rd_wr_r_lcl_reg,
    p_15_in,
    D,
    \q_entry_r_reg[0]_0 ,
    demand_priority_ns,
    rstdiv0_sync_r1_reg_rep__12,
    rstdiv0_sync_r1_reg_rep__12_0,
    pre_bm_end_r_reg_1,
    pre_passing_open_bank_r_reg_0,
    auto_pre_r_lcl_reg_1,
    CLK,
    pass_open_bank_r_lcl_reg_0,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    wait_for_maint_r_lcl_reg_2,
    wait_for_maint_r_lcl_reg_3,
    \q_entry_r_reg[1]_0 ,
    head_r_lcl_reg_0,
    \compute_tail.tail_r_lcl_reg_0 ,
    head_r_lcl_reg_1,
    \q_entry_r[1]_i_3__1_0 ,
    q_has_rd_r_reg_0,
    q_has_rd_r_reg_1,
    q_has_rd_r_reg_2,
    was_wr,
    demand_act_priority_r_reg,
    ras_timer_zero_r,
    demand_act_priority_r,
    granted_col_r_reg,
    granted_col_r_reg_0,
    q_has_rd_r_reg_3,
    granted_col_r_reg_1,
    \ras_timer_r_reg[0] ,
    \ras_timer_r_reg[0]_0 ,
    \ras_timer_r_reg[0]_1 ,
    \ras_timer_r_reg[0]_2 ,
    \ras_timer_r_reg[1] ,
    \ras_timer_r_reg[1]_0 ,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[2] ,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[2]_1 ,
    \ras_timer_r_reg[2]_2 ,
    demand_priority_r_reg,
    req_priority_r,
    demand_priority_r_reg_0,
    col_wait_r,
    req_bank_rdy_r_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ,
    ordered_r_lcl_reg_1,
    \maint_controller.maint_hit_busies_r_reg[3] ,
    \maint_controller.maint_hit_busies_r_reg[3]_0 ,
    head_r_lcl_reg_2,
    \q_entry_r_reg[0]_1 ,
    head_r_lcl_reg_3,
    \q_entry_r_reg[1]_1 ,
    Q,
    req_wr_r,
    accept_internal_r,
    \compute_tail.tail_r_lcl_reg_1 ,
    app_en_r2,
    \compute_tail.tail_r_lcl_reg_2 ,
    \ras_timer_r[2]_i_3_0 ,
    \ras_timer_r[2]_i_3_1 ,
    \ras_timer_r[2]_i_3_2 ,
    \compute_tail.tail_r_lcl_reg_3 ,
    head_r_lcl_i_2__0_0,
    q_has_rd_r_reg_4,
    app_hi_pri_r2,
    auto_pre_r_lcl_reg_2,
    auto_pre_r_lcl_reg_3,
    row_hit_r,
    auto_pre_r_lcl_reg_4,
    granted_row_r_reg,
    pre_wait_r,
    granted_row_r_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ,
    \q_entry_r_reg[1]_2 ,
    \q_entry_r_reg[0]_2 ,
    \order_q_r_reg[1]_0 ,
    set_order_q,
    \order_q_r_reg[0]_0 );
  output [0:0]idle_r_lcl_reg_0;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_rd;
  output rstdiv0_sync_r1_reg_rep__13;
  output wait_for_maint_r_lcl_reg_0;
  output tail_r;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r_lcl_reg_0;
  output pre_bm_end_r_reg_0;
  output idle_r_lcl_reg_1;
  output wait_for_maint_r_lcl_reg_1;
  output rd_wr_r_lcl_reg;
  output p_15_in;
  output [2:0]D;
  output \q_entry_r_reg[0]_0 ;
  output demand_priority_ns;
  output rstdiv0_sync_r1_reg_rep__12;
  output [0:0]rstdiv0_sync_r1_reg_rep__12_0;
  output pre_bm_end_r_reg_1;
  output pre_passing_open_bank_r_reg_0;
  output auto_pre_r_lcl_reg_1;
  input CLK;
  input pass_open_bank_r_lcl_reg_0;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input wait_for_maint_r_lcl_reg_2;
  input wait_for_maint_r_lcl_reg_3;
  input \q_entry_r_reg[1]_0 ;
  input head_r_lcl_reg_0;
  input \compute_tail.tail_r_lcl_reg_0 ;
  input head_r_lcl_reg_1;
  input [2:0]\q_entry_r[1]_i_3__1_0 ;
  input q_has_rd_r_reg_0;
  input q_has_rd_r_reg_1;
  input q_has_rd_r_reg_2;
  input was_wr;
  input demand_act_priority_r_reg;
  input ras_timer_zero_r;
  input demand_act_priority_r;
  input granted_col_r_reg;
  input granted_col_r_reg_0;
  input q_has_rd_r_reg_3;
  input granted_col_r_reg_1;
  input \ras_timer_r_reg[0] ;
  input \ras_timer_r_reg[0]_0 ;
  input \ras_timer_r_reg[0]_1 ;
  input \ras_timer_r_reg[0]_2 ;
  input \ras_timer_r_reg[1] ;
  input \ras_timer_r_reg[1]_0 ;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[2] ;
  input \ras_timer_r_reg[2]_0 ;
  input \ras_timer_r_reg[2]_1 ;
  input \ras_timer_r_reg[2]_2 ;
  input demand_priority_r_reg;
  input req_priority_r;
  input demand_priority_r_reg_0;
  input col_wait_r;
  input req_bank_rdy_r_reg;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  input ordered_r_lcl_reg_1;
  input [0:0]\maint_controller.maint_hit_busies_r_reg[3] ;
  input \maint_controller.maint_hit_busies_r_reg[3]_0 ;
  input head_r_lcl_reg_2;
  input \q_entry_r_reg[0]_1 ;
  input head_r_lcl_reg_3;
  input \q_entry_r_reg[1]_1 ;
  input [0:0]Q;
  input [0:0]req_wr_r;
  input accept_internal_r;
  input \compute_tail.tail_r_lcl_reg_1 ;
  input app_en_r2;
  input \compute_tail.tail_r_lcl_reg_2 ;
  input \ras_timer_r[2]_i_3_0 ;
  input \ras_timer_r[2]_i_3_1 ;
  input \ras_timer_r[2]_i_3_2 ;
  input [1:0]\compute_tail.tail_r_lcl_reg_3 ;
  input head_r_lcl_i_2__0_0;
  input q_has_rd_r_reg_4;
  input app_hi_pri_r2;
  input auto_pre_r_lcl_reg_2;
  input auto_pre_r_lcl_reg_3;
  input row_hit_r;
  input auto_pre_r_lcl_reg_4;
  input granted_row_r_reg;
  input pre_wait_r;
  input granted_row_r_reg_0;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  input \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  input \q_entry_r_reg[1]_2 ;
  input \q_entry_r_reg[0]_2 ;
  input \order_q_r_reg[1]_0 ;
  input set_order_q;
  input \order_q_r_reg[0]_0 ;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire accept_internal_r;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire auto_pre_r_lcl_i_1__0_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire auto_pre_r_lcl_reg_3;
  wire auto_pre_r_lcl_reg_4;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_i_1__2_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire \compute_tail.tail_r_lcl_reg_2 ;
  wire [1:0]\compute_tail.tail_r_lcl_reg_3 ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg;
  wire demand_priority_ns;
  wire demand_priority_r_i_2_n_0;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire \grant_r[3]_i_11_n_0 ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire granted_row_r_reg;
  wire granted_row_r_reg_0;
  wire [3:3]head_r;
  wire head_r_lcl_i_1__2_n_0;
  wire head_r_lcl_i_2__0_0;
  wire head_r_lcl_i_2__0_n_0;
  wire head_r_lcl_i_3__1_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire head_r_lcl_reg_3;
  wire [0:0]idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire [0:0]\maint_controller.maint_hit_busies_r_reg[3] ;
  wire \maint_controller.maint_hit_busies_r_reg[3]_0 ;
  wire [1:0]order_q_r;
  wire \order_q_r[0]_i_1__2_n_0 ;
  wire \order_q_r[1]_i_1__2_n_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[1]_0 ;
  wire ordered_r_lcl_i_1__1_n_0;
  wire [0:0]ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire p_15_in;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_reg_0;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_wait_r;
  wire [1:0]q_entry_r;
  wire \q_entry_r[0]_i_1__2_n_0 ;
  wire \q_entry_r[0]_i_2__1_n_0 ;
  wire \q_entry_r[1]_i_1__2_n_0 ;
  wire [2:0]\q_entry_r[1]_i_3__1_0 ;
  wire \q_entry_r[1]_i_3__1_n_0 ;
  wire \q_entry_r[1]_i_4__1_n_0 ;
  wire \q_entry_r[1]_i_5__1_n_0 ;
  wire \q_entry_r[1]_i_7_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[0]_2 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire q_has_priority;
  wire q_has_priority_ns;
  wire q_has_rd;
  wire q_has_rd_r_i_1_n_0;
  wire q_has_rd_r_reg_0;
  wire q_has_rd_r_reg_1;
  wire q_has_rd_r_reg_2;
  wire q_has_rd_r_reg_3;
  wire q_has_rd_r_reg_4;
  wire \ras_timer_r[0]_i_2_n_0 ;
  wire \ras_timer_r[1]_i_2_n_0 ;
  wire \ras_timer_r[2]_i_2_n_0 ;
  wire \ras_timer_r[2]_i_3_0 ;
  wire \ras_timer_r[2]_i_3_1 ;
  wire \ras_timer_r[2]_i_3_2 ;
  wire \ras_timer_r[2]_i_5_n_0 ;
  wire \ras_timer_r_reg[0] ;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[0]_1 ;
  wire \ras_timer_r_reg[0]_2 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[2] ;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire \ras_timer_r_reg[2]_2 ;
  wire ras_timer_zero_r;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ;
  wire [6:4]rb_hit_busies_r;
  wire rd_wr_r_lcl_reg;
  wire req_bank_rdy_r_reg;
  wire req_priority_r;
  wire [0:0]req_wr_r;
  wire row_hit_r;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire [0:0]rstdiv0_sync_r1_reg_rep__12_0;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire wait_for_maint_r_lcl_reg_2;
  wire wait_for_maint_r_lcl_reg_3;
  wire was_wr;

  LUT5 #(
    .INIT(32'h55151515)) 
    act_wait_r_lcl_i_3
       (.I0(pre_bm_end_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(q_has_rd_r_reg_3),
        .I4(req_wr_r),
        .O(pre_bm_end_r_reg_0));
  LUT6 #(
    .INIT(64'hAAAEEEEE00000000)) 
    auto_pre_r_lcl_i_1__0
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(auto_pre_r_lcl_reg_2),
        .I2(wait_for_maint_r_lcl_reg_0),
        .I3(auto_pre_r_lcl_reg_3),
        .I4(row_hit_r),
        .I5(auto_pre_r_lcl_reg_4),
        .O(auto_pre_r_lcl_i_1__0_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__0_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFCFFDCDCDCDCDCDC)) 
    \compute_tail.tail_r_lcl_i_1__2 
       (.I0(pre_bm_end_r_reg_0),
        .I1(idle_r_lcl_reg_1),
        .I2(head_r_lcl_reg_0),
        .I3(idle_r_lcl_reg_0),
        .I4(\compute_tail.tail_r_lcl_reg_0 ),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \compute_tail.tail_r_lcl_i_2__0 
       (.I0(pre_bm_end_r_reg_0),
        .I1(\compute_tail.tail_r_lcl_reg_3 [1]),
        .I2(\compute_tail.tail_r_lcl_reg_3 [0]),
        .O(pre_bm_end_r_reg_1));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__2_n_0 ),
        .Q(tail_r),
        .R(\q_entry_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    demand_act_priority_r_i_1__2
       (.I0(wait_for_maint_r_lcl_reg_0),
        .I1(demand_act_priority_r_reg),
        .I2(idle_r_lcl_reg_0),
        .I3(head_r),
        .I4(ras_timer_zero_r),
        .I5(demand_act_priority_r),
        .O(wait_for_maint_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h8888888800008880)) 
    demand_priority_r_i_1
       (.I0(demand_priority_r_reg),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(q_has_priority),
        .I3(req_priority_r),
        .I4(demand_priority_r_i_2_n_0),
        .I5(demand_priority_r_reg_0),
        .O(demand_priority_ns));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    demand_priority_r_i_2
       (.I0(req_bank_rdy_r_reg),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(q_has_rd_r_reg_3),
        .O(demand_priority_r_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000800)) 
    \grant_r[3]_i_11 
       (.I0(ras_timer_zero_r),
        .I1(head_r),
        .I2(idle_r_lcl_reg_0),
        .I3(demand_act_priority_r_reg),
        .I4(wait_for_maint_r_lcl_reg_0),
        .O(\grant_r[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hC0800080)) 
    \grant_r[3]_i_3 
       (.I0(granted_col_r_reg),
        .I1(p_15_in),
        .I2(granted_col_r_reg_0),
        .I3(q_has_rd_r_reg_3),
        .I4(granted_col_r_reg_1),
        .O(rd_wr_r_lcl_reg));
  LUT6 #(
    .INIT(64'h000000002F222222)) 
    \grant_r[3]_i_4__0 
       (.I0(\grant_r[3]_i_11_n_0 ),
        .I1(granted_row_r_reg),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .I5(granted_row_r_reg_0),
        .O(auto_pre_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    head_r_lcl_i_1__2
       (.I0(head_r_lcl_i_2__0_n_0),
        .I1(pre_bm_end_r_reg_0),
        .I2(head_r_lcl_reg_0),
        .I3(head_r_lcl_reg_1),
        .I4(\q_entry_r[1]_i_4__1_n_0 ),
        .I5(head_r),
        .O(head_r_lcl_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h2F20202F20202020)) 
    head_r_lcl_i_2__0
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .I2(head_r_lcl_i_3__1_n_0),
        .I3(\q_entry_r[1]_i_7_n_0 ),
        .I4(\q_entry_r_reg[0]_1 ),
        .I5(head_r_lcl_reg_3),
        .O(head_r_lcl_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h515100FF)) 
    head_r_lcl_i_3__1
       (.I0(q_has_rd_r_reg_2),
        .I1(head_r),
        .I2(head_r_lcl_reg_2),
        .I3(\q_entry_r[1]_i_7_n_0 ),
        .I4(idle_r_lcl_reg_0),
        .O(head_r_lcl_i_3__1_n_0));
  FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(head_r_lcl_i_1__2_n_0),
        .Q(head_r),
        .R(\q_entry_r_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__1
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .O(E));
  LUT5 #(
    .INIT(32'h04440404)) 
    idle_r_lcl_i_2__1
       (.I0(ordered_r_lcl_reg_1),
        .I1(pre_bm_end_r_reg_0),
        .I2(idle_r_lcl_reg_0),
        .I3(head_r_lcl_reg_2),
        .I4(head_r),
        .O(rstdiv0_sync_r1_reg_rep__12));
  FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(idle_r_lcl_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT5 #(
    .INIT(32'h40444040)) 
    \maint_controller.maint_hit_busies_r[3]_i_1 
       (.I0(ordered_r_lcl_reg_1),
        .I1(pre_bm_end_r_reg_0),
        .I2(\maint_controller.maint_hit_busies_r_reg[3] ),
        .I3(\maint_controller.maint_hit_busies_r_reg[3]_0 ),
        .I4(rstdiv0_sync_r1_reg_rep__12),
        .O(rstdiv0_sync_r1_reg_rep__12_0));
  LUT6 #(
    .INIT(64'h553100305531CC30)) 
    \order_q_r[0]_i_1__2 
       (.I0(\order_q_r_reg[0]_0 ),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(req_bank_rdy_r_reg),
        .I4(set_order_q),
        .I5(ordered_r_lcl_reg_1),
        .O(\order_q_r[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAC200C0AAC2F0C0)) 
    \order_q_r[1]_i_1__2 
       (.I0(\order_q_r_reg[1]_0 ),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(req_bank_rdy_r_reg),
        .I4(set_order_q),
        .I5(ordered_r_lcl_reg_1),
        .O(\order_q_r[1]_i_1__2_n_0 ));
  FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1__2_n_0 ),
        .Q(order_q_r[0]),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1__2_n_0 ),
        .Q(order_q_r[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5400545450505050)) 
    ordered_r_lcl_i_1__1
       (.I0(ordered_r_lcl_reg_1),
        .I1(idle_r_lcl_reg_1),
        .I2(ordered_r_lcl_reg_0),
        .I3(q_has_rd_r_reg_3),
        .I4(Q),
        .I5(req_wr_r),
        .O(ordered_r_lcl_i_1__1_n_0));
  FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ordered_r_lcl_i_1__1_n_0),
        .Q(ordered_r_lcl_reg_0),
        .R(1'b0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pass_open_bank_r_lcl_reg_0),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h553CFFFF553C0000)) 
    \q_entry_r[0]_i_1__2 
       (.I0(\q_entry_r[0]_i_2__1_n_0 ),
        .I1(\q_entry_r_reg[0]_2 ),
        .I2(q_has_rd_r_reg_2),
        .I3(pre_bm_end_r_reg_0),
        .I4(\q_entry_r[1]_i_4__1_n_0 ),
        .I5(q_entry_r[0]),
        .O(\q_entry_r[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \q_entry_r[0]_i_2__1 
       (.I0(\q_entry_r_reg[0]_1 ),
        .I1(\q_entry_r[1]_i_7_n_0 ),
        .I2(idle_r_lcl_reg_1),
        .I3(q_entry_r[0]),
        .O(\q_entry_r[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FFFFFE020000)) 
    \q_entry_r[1]_i_1__2 
       (.I0(\q_entry_r_reg[1]_2 ),
        .I1(q_has_rd_r_reg_2),
        .I2(pre_bm_end_r_reg_0),
        .I3(\q_entry_r[1]_i_3__1_n_0 ),
        .I4(\q_entry_r[1]_i_4__1_n_0 ),
        .I5(q_entry_r[1]),
        .O(\q_entry_r[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hB88BFFFFB88B0000)) 
    \q_entry_r[1]_i_3__1 
       (.I0(\q_entry_r[1]_i_5__1_n_0 ),
        .I1(idle_r_lcl_reg_1),
        .I2(q_entry_r[1]),
        .I3(q_entry_r[0]),
        .I4(pre_bm_end_r_reg_0),
        .I5(\q_entry_r_reg[1]_1 ),
        .O(\q_entry_r[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h3F5F3F5FFF5F3F5F)) 
    \q_entry_r[1]_i_4__1 
       (.I0(\q_entry_r[1]_i_7_n_0 ),
        .I1(q_has_rd_r_reg_2),
        .I2(pre_bm_end_r_reg_0),
        .I3(idle_r_lcl_reg_0),
        .I4(head_r),
        .I5(head_r_lcl_reg_2),
        .O(\q_entry_r[1]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h7EE8E881)) 
    \q_entry_r[1]_i_5__1 
       (.I0(\q_entry_r[1]_i_7_n_0 ),
        .I1(\q_entry_r[1]_i_3__1_0 [0]),
        .I2(\q_entry_r[1]_i_3__1_0 [1]),
        .I3(\q_entry_r[1]_i_3__1_0 [2]),
        .I4(q_has_rd_r_reg_0),
        .O(\q_entry_r[1]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000770777077707)) 
    \q_entry_r[1]_i_7 
       (.I0(\compute_tail.tail_r_lcl_reg_3 [1]),
        .I1(rb_hit_busies_r[6]),
        .I2(rb_hit_busies_r[5]),
        .I3(head_r_lcl_i_2__0_0),
        .I4(rb_hit_busies_r[4]),
        .I5(\compute_tail.tail_r_lcl_reg_3 [0]),
        .O(\q_entry_r[1]_i_7_n_0 ));
  FDSE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[0]_i_1__2_n_0 ),
        .Q(q_entry_r[0]),
        .S(\q_entry_r_reg[1]_0 ));
  FDSE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\q_entry_r[1]_i_1__2_n_0 ),
        .Q(q_entry_r[1]),
        .S(\q_entry_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h4040444040404040)) 
    q_has_priority_r_i_1__0
       (.I0(q_has_rd_r_reg_4),
        .I1(pre_bm_end_r_reg_0),
        .I2(q_has_priority),
        .I3(q_has_rd_r_reg_0),
        .I4(q_has_rd_r_reg_2),
        .I5(app_hi_pri_r2),
        .O(q_has_priority_ns));
  FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_priority_ns),
        .Q(q_has_priority),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF1F1F1F1F1FFF1F1)) 
    q_has_rd_r_i_1
       (.I0(idle_r_lcl_reg_0),
        .I1(q_has_rd_r_reg_1),
        .I2(q_has_rd),
        .I3(q_has_rd_r_reg_2),
        .I4(q_has_rd_r_reg_0),
        .I5(was_wr),
        .O(q_has_rd_r_i_1_n_0));
  FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(q_has_rd_r_i_1_n_0),
        .Q(q_has_rd),
        .R(rstdiv0_sync_r1_reg_rep__13));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[0]_i_1 
       (.I0(\ras_timer_r[0]_i_2_n_0 ),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(\ras_timer_r_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[0]_i_2 
       (.I0(\ras_timer_r_reg[0]_0 ),
        .I1(rb_hit_busies_r[6]),
        .I2(\ras_timer_r_reg[0]_1 ),
        .I3(rb_hit_busies_r[5]),
        .I4(rb_hit_busies_r[4]),
        .I5(\ras_timer_r_reg[0]_2 ),
        .O(\ras_timer_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[1]_i_1 
       (.I0(\ras_timer_r[1]_i_2_n_0 ),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(\ras_timer_r_reg[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBBB8888B888B888)) 
    \ras_timer_r[1]_i_2 
       (.I0(\ras_timer_r_reg[1]_0 ),
        .I1(rb_hit_busies_r[6]),
        .I2(rb_hit_busies_r[4]),
        .I3(\ras_timer_r_reg[1]_1 ),
        .I4(\ras_timer_r_reg[1]_2 ),
        .I5(rb_hit_busies_r[5]),
        .O(\ras_timer_r[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[2]_i_1 
       (.I0(\ras_timer_r[2]_i_2_n_0 ),
        .I1(\q_entry_r_reg[0]_0 ),
        .I2(\ras_timer_r_reg[2] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h8888BBBBB888B888)) 
    \ras_timer_r[2]_i_2 
       (.I0(\ras_timer_r_reg[2]_0 ),
        .I1(rb_hit_busies_r[6]),
        .I2(rb_hit_busies_r[4]),
        .I3(\ras_timer_r_reg[2]_1 ),
        .I4(\ras_timer_r_reg[2]_2 ),
        .I5(rb_hit_busies_r[5]),
        .O(\ras_timer_r[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \ras_timer_r[2]_i_3 
       (.I0(\ras_timer_r[2]_i_5_n_0 ),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(idle_r_lcl_reg_0),
        .O(\q_entry_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \ras_timer_r[2]_i_5 
       (.I0(\ras_timer_r[2]_i_3_0 ),
        .I1(rb_hit_busies_r[5]),
        .I2(rb_hit_busies_r[4]),
        .I3(\ras_timer_r[2]_i_3_1 ),
        .I4(rb_hit_busies_r[6]),
        .I5(\ras_timer_r[2]_i_3_2 ),
        .O(\ras_timer_r[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55151515)) 
    \ras_timer_r[2]_i_6__0 
       (.I0(pre_passing_open_bank_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(q_has_rd_r_reg_3),
        .I4(req_wr_r),
        .O(pre_passing_open_bank_r_reg_0));
  LUT6 #(
    .INIT(64'hEEEEFEEEFEEEFEEE)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1 
       (.I0(q_has_rd_r_reg_4),
        .I1(pre_bm_end_r),
        .I2(Q),
        .I3(pass_open_bank_r),
        .I4(q_has_rd_r_reg_3),
        .I5(req_wr_r),
        .O(rstdiv0_sync_r1_reg_rep__13));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0 
       (.I0(rb_hit_busies_r[4]),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0 
       (.I0(rb_hit_busies_r[5]),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1 
       (.I0(rb_hit_busies_r[6]),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_0 ),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0_n_0 ),
        .Q(rb_hit_busies_r[4]),
        .R(\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0_n_0 ),
        .Q(rb_hit_busies_r[5]),
        .R(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1_n_0 ),
        .Q(rb_hit_busies_r[6]),
        .R(\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT5 #(
    .INIT(32'h888A8A8A)) 
    req_bank_rdy_r_i_1
       (.I0(col_wait_r),
        .I1(q_has_rd_r_reg_3),
        .I2(order_q_r[1]),
        .I3(order_q_r[0]),
        .I4(req_bank_rdy_r_reg),
        .O(p_15_in));
  LUT6 #(
    .INIT(64'h8080808080000000)) 
    wait_for_maint_r_lcl_i_2__1
       (.I0(idle_r_lcl_reg_0),
        .I1(head_r),
        .I2(accept_internal_r),
        .I3(\compute_tail.tail_r_lcl_reg_1 ),
        .I4(app_en_r2),
        .I5(\compute_tail.tail_r_lcl_reg_2 ),
        .O(idle_r_lcl_reg_1));
  FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wait_for_maint_r_lcl_reg_3),
        .Q(wait_for_maint_r_lcl_reg_0),
        .R(wait_for_maint_r_lcl_reg_2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_state
   (bm_end_r1,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r_reg_0,
    demanded_prior_r_reg_0,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    override_demand_r_reg,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    bm_end_r1_reg_0,
    \ras_timer_r_reg[2]_0 ,
    \ras_timer_r_reg[2]_1 ,
    \compute_tail.tail_r_lcl_reg ,
    demand_priority_r_reg_1,
    bm_end,
    CLK,
    act_wait_ns,
    demand_act_priority_r_reg_0,
    p_15_in,
    ofs_rdy_r_reg_0,
    ofs_rdy_r0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_0 ,
    auto_pre_r,
    \rp_timer.rp_timer_r_reg[0]_0 ,
    col_wait_r_reg_0,
    Q,
    col_wait_r_reg_1,
    override_demand_r,
    demanded_prior_r_reg_1,
    demand_priority_r_0,
    pass_open_bank_r,
    \rtp_timer_r_reg[1]_0 ,
    demand_priority_r_reg_2,
    q_has_priority,
    req_priority_r,
    demand_priority_r_reg_3,
    pre_wait_r_reg_0,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    tail_r,
    auto_pre_r_lcl_reg,
    rb_hit_busy_r,
    \starve_limit_cntr_r_reg[0]_0 ,
    req_wr_r,
    q_has_rd,
    demanded_prior_r_1,
    \rtp_timer_r_reg[0]_0 ,
    D);
  output bm_end_r1;
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r_reg_0;
  output demanded_prior_r_reg_0;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output override_demand_r_reg;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output bm_end_r1_reg_0;
  output \ras_timer_r_reg[2]_0 ;
  output \ras_timer_r_reg[2]_1 ;
  output \compute_tail.tail_r_lcl_reg ;
  output demand_priority_r_reg_1;
  input [0:0]bm_end;
  input CLK;
  input act_wait_ns;
  input demand_act_priority_r_reg_0;
  input p_15_in;
  input ofs_rdy_r_reg_0;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_0 ;
  input auto_pre_r;
  input [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  input col_wait_r_reg_0;
  input [1:0]Q;
  input col_wait_r_reg_1;
  input override_demand_r;
  input demanded_prior_r_reg_1;
  input demand_priority_r_0;
  input pass_open_bank_r;
  input \rtp_timer_r_reg[1]_0 ;
  input demand_priority_r_reg_2;
  input q_has_priority;
  input req_priority_r;
  input demand_priority_r_reg_3;
  input pre_wait_r_reg_0;
  input ras_timer_zero_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input ras_timer_zero_r_reg_2;
  input tail_r;
  input auto_pre_r_lcl_reg;
  input [0:0]rb_hit_busy_r;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input [0:0]req_wr_r;
  input q_has_rd;
  input demanded_prior_r_1;
  input \rtp_timer_r_reg[0]_0 ;
  input [2:0]D;

  wire CLK;
  wire [2:0]D;
  wire [1:0]Q;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_reg_0;
  wire auto_pre_r;
  wire auto_pre_r_lcl_reg;
  wire [0:0]bm_end;
  wire bm_end_r1;
  wire bm_end_r1_reg_0;
  wire col_wait_r;
  wire col_wait_r_i_1__2_n_0;
  wire col_wait_r_reg_0;
  wire col_wait_r_reg_1;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_priority_ns;
  wire demand_priority_r_0;
  wire demand_priority_r_i_3_n_0;
  wire demand_priority_r_i_4_n_0;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demand_priority_r_reg_3;
  wire demanded_prior_ns;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r_reg_0;
  wire override_demand_r;
  wire override_demand_r_reg;
  wire p_15_in;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_3_n_0;
  wire pre_wait_r_reg_0;
  wire precharge_bm_end;
  wire q_has_priority;
  wire q_has_rd;
  wire [2:0]ras_timer_r;
  wire \ras_timer_r_reg[2]_0 ;
  wire \ras_timer_r_reg[2]_1 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [0:0]rb_hit_busy_r;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire req_bank_rdy_r;
  wire req_priority_r;
  wire [0:0]req_wr_r;
  wire \rp_timer.rp_timer_r[0]_i_1_n_0 ;
  wire [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  wire [1:0]rtp_timer_r;
  wire \rtp_timer_r[0]_i_1_n_0 ;
  wire \rtp_timer_r[1]_i_1_n_0 ;
  wire \rtp_timer_r_reg[0]_0 ;
  wire \rtp_timer_r_reg[1]_0 ;
  wire start_pre;
  wire start_wtp_timer0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[0]_i_1_n_0 ;
  wire \starve_limit_cntr_r[1]_i_1_n_0 ;
  wire \starve_limit_cntr_r[2]_i_1_n_0 ;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire tail_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2020202000002000)) 
    auto_pre_r_lcl_i_2__2
       (.I0(tail_r),
        .I1(auto_pre_r_lcl_reg),
        .I2(rb_hit_busy_r),
        .I3(col_wait_r),
        .I4(Q[0]),
        .I5(act_wait_r_lcl_reg_0),
        .O(\compute_tail.tail_r_lcl_reg ));
  FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(bm_end),
        .Q(bm_end_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555550455045504)) 
    col_wait_r_i_1__2
       (.I0(col_wait_r_reg_0),
        .I1(col_wait_r),
        .I2(Q[0]),
        .I3(col_wait_r_reg_1),
        .I4(act_wait_r_lcl_reg_0),
        .I5(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(col_wait_r_i_1__2_n_0));
  FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(col_wait_r_i_1__2_n_0),
        .Q(col_wait_r),
        .R(1'b0));
  FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_r_reg_0),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888888800008880)) 
    demand_priority_r_i_1__2
       (.I0(col_wait_r_i_1__2_n_0),
        .I1(demand_priority_r_reg_2),
        .I2(q_has_priority),
        .I3(req_priority_r),
        .I4(demand_priority_r_reg_3),
        .I5(demand_priority_r_i_3_n_0),
        .O(demand_priority_ns));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    demand_priority_r_i_3
       (.I0(demand_priority_r_reg_0),
        .I1(demand_priority_r_i_4_n_0),
        .I2(starve_limit_cntr_r[2]),
        .I3(starve_limit_cntr_r[0]),
        .I4(starve_limit_cntr_r[1]),
        .O(demand_priority_r_i_3_n_0));
  LUT5 #(
    .INIT(32'hBFBFFFBF)) 
    demand_priority_r_i_4
       (.I0(Q[0]),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(req_bank_rdy_r),
        .I3(req_wr_r),
        .I4(q_has_rd),
        .O(demand_priority_r_i_4_n_0));
  FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0DDD0D0)) 
    demanded_prior_r_i_1__2
       (.I0(demand_priority_r_reg_0),
        .I1(demanded_prior_r_reg_0),
        .I2(demanded_prior_r_reg_1),
        .I3(Q[1]),
        .I4(demand_priority_r_0),
        .I5(demanded_prior_r_1),
        .O(demanded_prior_ns));
  FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000044444544)) 
    \grant_r[3]_i_11__0 
       (.I0(override_demand_r),
        .I1(demanded_prior_r_reg_1),
        .I2(demanded_prior_r_reg_0),
        .I3(demand_priority_r_reg_0),
        .I4(Q[0]),
        .I5(demand_priority_r_0),
        .O(override_demand_r_reg));
  LUT5 #(
    .INIT(32'hAAAAFFEF)) 
    \grant_r[3]_i_7__1 
       (.I0(demand_priority_r_0),
        .I1(Q[0]),
        .I2(demand_priority_r_reg_0),
        .I3(demanded_prior_r_reg_0),
        .I4(demanded_prior_r_reg_1),
        .O(demand_priority_r_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(ofs_rdy_r_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    pre_bm_end_r_i_1
       (.I0(precharge_bm_end),
        .I1(pre_passing_open_bank_ns),
        .O(pre_bm_end_ns));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAA8AAA8)) 
    pre_passing_open_bank_r_i_1
       (.I0(pre_wait_r_reg_0),
        .I1(Q[0]),
        .I2(rtp_timer_r[1]),
        .I3(rtp_timer_r[0]),
        .I4(ras_timer_zero_r),
        .I5(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001000100055)) 
    pre_wait_r_i_1
       (.I0(pre_wait_r_reg_0),
        .I1(start_pre),
        .I2(pre_wait_r),
        .I3(col_wait_r_reg_0),
        .I4(pass_open_bank_r),
        .I5(pre_wait_r_i_3_n_0),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    pre_wait_r_i_2
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I3(auto_pre_r),
        .O(start_pre));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'hB)) 
    pre_wait_r_i_3
       (.I0(rtp_timer_r[1]),
        .I1(rtp_timer_r[0]),
        .O(pre_wait_r_i_3_n_0));
  FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000E0EE)) 
    \ras_timer_r[0]_i_3__2 
       (.I0(ras_timer_r[2]),
        .I1(ras_timer_r[1]),
        .I2(\rd_this_rank_r_reg[0]_0 ),
        .I3(Q[0]),
        .I4(ras_timer_zero_r_reg_2),
        .I5(ras_timer_r[0]),
        .O(\ras_timer_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h1111001100111011)) 
    \ras_timer_r[1]_i_3__2 
       (.I0(bm_end_r1),
        .I1(col_wait_r_reg_0),
        .I2(ras_timer_r[2]),
        .I3(ras_timer_zero_r_reg_1),
        .I4(ras_timer_r[1]),
        .I5(ras_timer_r[0]),
        .O(bm_end_r1_reg_0));
  LUT6 #(
    .INIT(64'h4441555544405555)) 
    \ras_timer_r[2]_i_4__2 
       (.I0(ras_timer_zero_r_reg_2),
        .I1(ras_timer_r[2]),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_r[1]),
        .I4(ras_timer_zero_r_reg_1),
        .I5(ras_timer_zero_r_reg_0),
        .O(\ras_timer_r_reg[2]_1 ));
  FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(ras_timer_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0300FFFF0100)) 
    ras_timer_zero_r_i_1__2
       (.I0(ras_timer_zero_r_reg_0),
        .I1(ras_timer_r[2]),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_zero_r_reg_1),
        .I4(ras_timer_zero_r_reg_2),
        .I5(ras_timer_r[0]),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_0 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_15_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \rp_timer.rp_timer_r[0]_i_1 
       (.I0(auto_pre_r),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(\rp_timer.rp_timer_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rp_timer.rp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rp_timer.rp_timer_r[0]_i_1_n_0 ),
        .Q(precharge_bm_end),
        .R(ofs_rdy_r_reg_0));
  LUT4 #(
    .INIT(16'h0100)) 
    \rtp_timer_r[0]_i_1 
       (.I0(\rtp_timer_r_reg[0]_0 ),
        .I1(pass_open_bank_r),
        .I2(rtp_timer_r[0]),
        .I3(rtp_timer_r[1]),
        .O(\rtp_timer_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT5 #(
    .INIT(32'h000000C2)) 
    \rtp_timer_r[1]_i_1 
       (.I0(Q[0]),
        .I1(rtp_timer_r[1]),
        .I2(rtp_timer_r[0]),
        .I3(pass_open_bank_r),
        .I4(\rtp_timer_r_reg[1]_0 ),
        .O(\rtp_timer_r[1]_i_1_n_0 ));
  FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[0]_i_1_n_0 ),
        .Q(rtp_timer_r[0]),
        .R(1'b0));
  FDRE \rtp_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[1]_i_1_n_0 ),
        .Q(rtp_timer_r[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h60)) 
    \starve_limit_cntr_r[0]_i_1 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(col_wait_r),
        .O(\starve_limit_cntr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \starve_limit_cntr_r[1]_i_1 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(col_wait_r),
        .O(\starve_limit_cntr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \starve_limit_cntr_r[2]_i_1 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[1]),
        .I3(starve_limit_cntr_r[0]),
        .I4(col_wait_r),
        .O(\starve_limit_cntr_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    \starve_limit_cntr_r[2]_i_2 
       (.I0(Q[0]),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(req_bank_rdy_r),
        .I3(starve_limit_cntr_r[1]),
        .I4(starve_limit_cntr_r[0]),
        .I5(starve_limit_cntr_r[2]),
        .O(starve_limit_cntr_r0));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[0]_i_1_n_0 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[1]_i_1_n_0 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[2]_i_1_n_0 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized0
   (bm_end_r1_reg_0,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r,
    rstdiv0_sync_r1_reg_rep__13,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r_reg_0,
    demanded_prior_r_reg_0,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    \ras_timer_r_reg[1]_0 ,
    bm_end_r1_reg_1,
    \ras_timer_r_reg[2]_0 ,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    \compute_tail.tail_r_lcl_reg ,
    \grant_r_reg[1] ,
    demanded_prior_r_reg_1,
    demand_priority_r_reg_1,
    demand_priority_r_reg_2,
    bm_end,
    CLK,
    demand_act_priority_r_reg_0,
    p_15_in,
    demand_priority_ns,
    ofs_rdy_r_reg_0,
    ofs_rdy_r0,
    start_wtp_timer0,
    rd_wr_r,
    \rp_timer.rp_timer_r_reg[0]_0 ,
    \rp_timer.rp_timer_r_reg[0]_1 ,
    pre_wait_r_reg_0,
    Q,
    col_wait_r_reg_0,
    pass_open_bank_r,
    \rtp_timer_r_reg[1]_0 ,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    act_wait_r_lcl_reg_1,
    pre_wait_r_reg_1,
    tail_r,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    granted_row_r_reg,
    granted_row_r_reg_0,
    \grant_r[3]_i_3__0_0 ,
    \grant_r[3]_i_3__0_1 ,
    \grant_r[3]_i_3__0_2 ,
    demanded_prior_r_reg_2,
    demand_priority_r_0,
    demanded_prior_r_1,
    \starve_limit_cntr_r_reg[0]_0 ,
    demand_priority_r_i_3__0_0,
    q_has_rd,
    \rtp_timer_r_reg[0]_0 ,
    D);
  output bm_end_r1_reg_0;
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r;
  output rstdiv0_sync_r1_reg_rep__13;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r_reg_0;
  output demanded_prior_r_reg_0;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output \ras_timer_r_reg[1]_0 ;
  output bm_end_r1_reg_1;
  output \ras_timer_r_reg[2]_0 ;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output \compute_tail.tail_r_lcl_reg ;
  output \grant_r_reg[1] ;
  output demanded_prior_r_reg_1;
  output demand_priority_r_reg_1;
  output demand_priority_r_reg_2;
  input [0:0]bm_end;
  input CLK;
  input demand_act_priority_r_reg_0;
  input p_15_in;
  input demand_priority_ns;
  input ofs_rdy_r_reg_0;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input [0:0]rd_wr_r;
  input \rp_timer.rp_timer_r_reg[0]_0 ;
  input [0:0]\rp_timer.rp_timer_r_reg[0]_1 ;
  input pre_wait_r_reg_0;
  input [1:0]Q;
  input col_wait_r_reg_0;
  input pass_open_bank_r;
  input \rtp_timer_r_reg[1]_0 ;
  input ras_timer_zero_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input ras_timer_zero_r_reg_2;
  input act_wait_r_lcl_reg_1;
  input pre_wait_r_reg_1;
  input tail_r;
  input auto_pre_r_lcl_reg;
  input [0:0]auto_pre_r_lcl_reg_0;
  input granted_row_r_reg;
  input granted_row_r_reg_0;
  input \grant_r[3]_i_3__0_0 ;
  input \grant_r[3]_i_3__0_1 ;
  input \grant_r[3]_i_3__0_2 ;
  input demanded_prior_r_reg_2;
  input demand_priority_r_0;
  input demanded_prior_r_1;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input [0:0]demand_priority_r_i_3__0_0;
  input q_has_rd;
  input \rtp_timer_r_reg[0]_0 ;
  input [2:0]D;

  wire CLK;
  wire [2:0]D;
  wire [1:0]Q;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2__2_n_0;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg;
  wire [0:0]auto_pre_r_lcl_reg_0;
  wire [0:0]bm_end;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire col_wait_r;
  wire col_wait_r_reg_0;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_priority_ns;
  wire demand_priority_r_0;
  wire [0:0]demand_priority_r_i_3__0_0;
  wire demand_priority_r_i_4__0_n_0;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demanded_prior_ns;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire \grant_r[3]_i_3__0_0 ;
  wire \grant_r[3]_i_3__0_1 ;
  wire \grant_r[3]_i_3__0_2 ;
  wire \grant_r[3]_i_9_n_0 ;
  wire \grant_r_reg[1] ;
  wire granted_row_r_reg;
  wire granted_row_r_reg_0;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r_reg_0;
  wire p_15_in;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_3__0_n_0;
  wire pre_wait_r_reg_0;
  wire pre_wait_r_reg_1;
  wire precharge_bm_end;
  wire q_has_rd;
  wire [2:0]ras_timer_r;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[2]_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [0:0]rd_this_rank_r;
  wire [0:0]rd_wr_r;
  wire req_bank_rdy_r;
  wire \rp_timer.rp_timer_r[0]_i_1__0_n_0 ;
  wire \rp_timer.rp_timer_r_reg[0]_0 ;
  wire [0:0]\rp_timer.rp_timer_r_reg[0]_1 ;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire [1:0]rtp_timer_r;
  wire \rtp_timer_r[0]_i_1__0_n_0 ;
  wire \rtp_timer_r[1]_i_1__0_n_0 ;
  wire \rtp_timer_r_reg[0]_0 ;
  wire \rtp_timer_r_reg[1]_0 ;
  wire start_pre;
  wire start_wtp_timer0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[0]_i_1__0_n_0 ;
  wire \starve_limit_cntr_r[1]_i_1__0_n_0 ;
  wire \starve_limit_cntr_r[2]_i_1__0_n_0 ;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire tail_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF88F8)) 
    act_wait_r_lcl_i_1__1
       (.I0(act_wait_r_lcl_reg_0),
        .I1(act_wait_r_lcl_i_2__2_n_0),
        .I2(pass_open_bank_r),
        .I3(act_wait_r_lcl_reg_1),
        .I4(pre_wait_r_reg_0),
        .I5(bm_end_r1_reg_0),
        .O(act_wait_ns));
  LUT3 #(
    .INIT(8'h07)) 
    act_wait_r_lcl_i_2__2
       (.I0(act_wait_r_lcl_reg_0),
        .I1(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I2(col_wait_r_reg_0),
        .O(act_wait_r_lcl_i_2__2_n_0));
  FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2020202000002000)) 
    auto_pre_r_lcl_i_2__1
       (.I0(tail_r),
        .I1(auto_pre_r_lcl_reg),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(col_wait_r),
        .I4(Q[0]),
        .I5(act_wait_r_lcl_reg_0),
        .O(\compute_tail.tail_r_lcl_reg ));
  FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(bm_end),
        .Q(bm_end_r1_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555555040404)) 
    col_wait_r_i_1__1
       (.I0(pre_wait_r_reg_0),
        .I1(col_wait_r),
        .I2(Q[0]),
        .I3(act_wait_r_lcl_reg_0),
        .I4(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I5(col_wait_r_reg_0),
        .O(rstdiv0_sync_r1_reg_rep__13));
  FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r1_reg_rep__13),
        .Q(col_wait_r),
        .R(1'b0));
  FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_r_reg_0),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    demand_priority_r_i_3__0
       (.I0(demand_priority_r_reg_0),
        .I1(demand_priority_r_i_4__0_n_0),
        .I2(starve_limit_cntr_r[2]),
        .I3(starve_limit_cntr_r[0]),
        .I4(starve_limit_cntr_r[1]),
        .O(demand_priority_r_reg_2));
  LUT5 #(
    .INIT(32'hBFBFFFBF)) 
    demand_priority_r_i_4__0
       (.I0(Q[0]),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(req_bank_rdy_r),
        .I3(demand_priority_r_i_3__0_0),
        .I4(q_has_rd),
        .O(demand_priority_r_i_4__0_n_0));
  FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0DDD0D0)) 
    demanded_prior_r_i_1__0
       (.I0(demand_priority_r_reg_0),
        .I1(demanded_prior_r_reg_0),
        .I2(demanded_prior_r_reg_2),
        .I3(Q[1]),
        .I4(demand_priority_r_0),
        .I5(demanded_prior_r_1),
        .O(demanded_prior_ns));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    demanded_prior_r_i_2
       (.I0(demanded_prior_r_reg_0),
        .I1(demand_priority_r_reg_0),
        .I2(Q[0]),
        .I3(demanded_prior_r_1),
        .I4(demand_priority_r_0),
        .I5(Q[1]),
        .O(demanded_prior_r_reg_1));
  FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBBBBABB)) 
    \grant_r[3]_i_10__0 
       (.I0(demand_priority_r_0),
        .I1(demanded_prior_r_reg_2),
        .I2(Q[0]),
        .I3(demand_priority_r_reg_0),
        .I4(demanded_prior_r_reg_0),
        .O(demand_priority_r_reg_1));
  LUT5 #(
    .INIT(32'hFEFEFEFF)) 
    \grant_r[3]_i_3__0 
       (.I0(\grant_r[3]_i_9_n_0 ),
        .I1(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I2(granted_row_r_reg),
        .I3(demand_act_priority_r),
        .I4(granted_row_r_reg_0),
        .O(\grant_r_reg[1] ));
  LUT6 #(
    .INIT(64'hF7F7F700F7F7F7F7)) 
    \grant_r[3]_i_9 
       (.I0(pre_wait_r),
        .I1(ras_timer_zero_r),
        .I2(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I3(\grant_r[3]_i_3__0_0 ),
        .I4(\grant_r[3]_i_3__0_1 ),
        .I5(\grant_r[3]_i_3__0_2 ),
        .O(\grant_r[3]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(ofs_rdy_r_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    pre_bm_end_r_i_1__2
       (.I0(precharge_bm_end),
        .I1(pre_passing_open_bank_ns),
        .O(pre_bm_end_ns));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAA8AAA8)) 
    pre_passing_open_bank_r_i_1__2
       (.I0(pre_wait_r_reg_1),
        .I1(Q[0]),
        .I2(rtp_timer_r[1]),
        .I3(rtp_timer_r[0]),
        .I4(ras_timer_zero_r),
        .I5(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001000100055)) 
    pre_wait_r_i_1__2
       (.I0(pre_wait_r_reg_1),
        .I1(start_pre),
        .I2(pre_wait_r),
        .I3(pre_wait_r_reg_0),
        .I4(pass_open_bank_r),
        .I5(pre_wait_r_i_3__0_n_0),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    pre_wait_r_i_2__0
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I3(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(start_pre));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'hB)) 
    pre_wait_r_i_3__0
       (.I0(rtp_timer_r[1]),
        .I1(rtp_timer_r[0]),
        .O(pre_wait_r_i_3__0_n_0));
  FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \ras_timer_r[0]_i_3 
       (.I0(ras_timer_r[1]),
        .I1(ras_timer_r[2]),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_zero_r_reg_1),
        .I4(\rtp_timer_r_reg[1]_0 ),
        .I5(bm_end_r1_reg_0),
        .O(\ras_timer_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h1110101111101010)) 
    \ras_timer_r[1]_i_3 
       (.I0(bm_end_r1_reg_0),
        .I1(\rtp_timer_r_reg[1]_0 ),
        .I2(ras_timer_zero_r_reg_1),
        .I3(ras_timer_r[1]),
        .I4(ras_timer_r[0]),
        .I5(ras_timer_r[2]),
        .O(bm_end_r1_reg_1));
  LUT6 #(
    .INIT(64'hABABABBAABABABBB)) 
    \ras_timer_r[2]_i_4 
       (.I0(ras_timer_zero_r_reg_2),
        .I1(ras_timer_zero_r_reg_1),
        .I2(ras_timer_r[2]),
        .I3(ras_timer_r[0]),
        .I4(ras_timer_r[1]),
        .I5(ras_timer_zero_r_reg_0),
        .O(\ras_timer_r_reg[2]_0 ));
  FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(ras_timer_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000301)) 
    ras_timer_zero_r_i_1
       (.I0(ras_timer_zero_r_reg_0),
        .I1(ras_timer_r[1]),
        .I2(ras_timer_r[2]),
        .I3(ras_timer_r[0]),
        .I4(ras_timer_zero_r_reg_1),
        .I5(ras_timer_zero_r_reg_2),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_r),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_15_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \rp_timer.rp_timer_r[0]_i_1__0 
       (.I0(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I1(\rp_timer.rp_timer_r_reg[0]_1 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(\rp_timer.rp_timer_r[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rp_timer.rp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rp_timer.rp_timer_r[0]_i_1__0_n_0 ),
        .Q(precharge_bm_end),
        .R(ofs_rdy_r_reg_0));
  LUT4 #(
    .INIT(16'h0100)) 
    \rtp_timer_r[0]_i_1__0 
       (.I0(\rtp_timer_r_reg[0]_0 ),
        .I1(pass_open_bank_r),
        .I2(rtp_timer_r[0]),
        .I3(rtp_timer_r[1]),
        .O(\rtp_timer_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'h000000C2)) 
    \rtp_timer_r[1]_i_1__0 
       (.I0(Q[0]),
        .I1(rtp_timer_r[1]),
        .I2(rtp_timer_r[0]),
        .I3(pass_open_bank_r),
        .I4(\rtp_timer_r_reg[1]_0 ),
        .O(\rtp_timer_r[1]_i_1__0_n_0 ));
  FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[0]_i_1__0_n_0 ),
        .Q(rtp_timer_r[0]),
        .R(1'b0));
  FDRE \rtp_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[1]_i_1__0_n_0 ),
        .Q(rtp_timer_r[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h60)) 
    \starve_limit_cntr_r[0]_i_1__0 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(col_wait_r),
        .O(\starve_limit_cntr_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \starve_limit_cntr_r[1]_i_1__0 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(col_wait_r),
        .O(\starve_limit_cntr_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \starve_limit_cntr_r[2]_i_1__0 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[1]),
        .I3(starve_limit_cntr_r[0]),
        .I4(col_wait_r),
        .O(\starve_limit_cntr_r[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    \starve_limit_cntr_r[2]_i_2__0 
       (.I0(Q[0]),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(req_bank_rdy_r),
        .I3(starve_limit_cntr_r[1]),
        .I4(starve_limit_cntr_r[0]),
        .I5(starve_limit_cntr_r[2]),
        .O(starve_limit_cntr_r0));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[0]_i_1__0_n_0 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[1]_i_1__0_n_0 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[2]_i_1__0_n_0 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized1
   (bm_end_r1_reg_0,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r,
    rstdiv0_sync_r1_reg_rep__12,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r_reg_0,
    demanded_prior_r_reg_0,
    override_demand_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    override_demand_r_reg_0,
    override_demand_r_reg_1,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    \ras_timer_r_reg[1]_0 ,
    bm_end_r1_reg_1,
    \ras_timer_r_reg[2]_0 ,
    \compute_tail.tail_r_lcl_reg ,
    demand_priority_r_reg_1,
    ofs_rdy_r0,
    ofs_rdy_r0_0,
    ofs_rdy_r0_1,
    demand_priority_r_reg_2,
    bm_end_r1_reg_2,
    CLK,
    demand_act_priority_r_reg_0,
    p_15_in,
    demand_priority_ns,
    override_demand_ns,
    phy_mc_cmd_full_r_reg_0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_0 ,
    phy_mc_cmd_full,
    phy_mc_ctl_full,
    auto_pre_r,
    \rp_timer.rp_timer_r_reg[0]_0 ,
    col_wait_r_reg_0,
    Q,
    col_wait_r_reg_1,
    demanded_prior_r_reg_1,
    demand_priority_r_2,
    demanded_prior_r_3,
    pass_open_bank_r,
    pre_wait_r_reg_0,
    pre_wait_r_reg_1,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    tail_r,
    auto_pre_r_lcl_reg,
    rb_hit_busy_r,
    ofs_rdy_r_reg_0,
    ofs_rdy_r_reg_1,
    \starve_limit_cntr_r_reg[0]_0 ,
    req_wr_r,
    q_has_rd,
    \rtp_timer_r_reg[0]_0 ,
    D);
  output bm_end_r1_reg_0;
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r;
  output rstdiv0_sync_r1_reg_rep__12;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r_reg_0;
  output demanded_prior_r_reg_0;
  output override_demand_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output override_demand_r_reg_0;
  output override_demand_r_reg_1;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output \ras_timer_r_reg[1]_0 ;
  output bm_end_r1_reg_1;
  output \ras_timer_r_reg[2]_0 ;
  output \compute_tail.tail_r_lcl_reg ;
  output demand_priority_r_reg_1;
  output ofs_rdy_r0;
  output ofs_rdy_r0_0;
  output ofs_rdy_r0_1;
  output demand_priority_r_reg_2;
  input [0:0]bm_end_r1_reg_2;
  input CLK;
  input demand_act_priority_r_reg_0;
  input p_15_in;
  input demand_priority_ns;
  input override_demand_ns;
  input phy_mc_cmd_full_r_reg_0;
  input start_wtp_timer0;
  input \rd_this_rank_r_reg[0]_0 ;
  input phy_mc_cmd_full;
  input phy_mc_ctl_full;
  input auto_pre_r;
  input [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  input col_wait_r_reg_0;
  input [1:0]Q;
  input col_wait_r_reg_1;
  input demanded_prior_r_reg_1;
  input demand_priority_r_2;
  input demanded_prior_r_3;
  input pass_open_bank_r;
  input pre_wait_r_reg_0;
  input pre_wait_r_reg_1;
  input ras_timer_zero_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input ras_timer_zero_r_reg_2;
  input tail_r;
  input auto_pre_r_lcl_reg;
  input [0:0]rb_hit_busy_r;
  input [2:0]ofs_rdy_r_reg_0;
  input [2:0]ofs_rdy_r_reg_1;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input [0:0]req_wr_r;
  input q_has_rd;
  input \rtp_timer_r_reg[0]_0 ;
  input [2:0]D;

  wire CLK;
  wire [2:0]D;
  wire [1:0]Q;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2__1_n_0;
  wire act_wait_r_lcl_reg_0;
  wire auto_pre_r;
  wire auto_pre_r_lcl_reg;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire [0:0]bm_end_r1_reg_2;
  wire col_wait_r;
  wire col_wait_r_reg_0;
  wire col_wait_r_reg_1;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_priority_ns;
  wire demand_priority_r_2;
  wire demand_priority_r_i_4__1_n_0;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demanded_prior_ns;
  wire demanded_prior_r_3;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r0_0;
  wire ofs_rdy_r0_1;
  wire ofs_rdy_r0_2;
  wire [2:0]ofs_rdy_r_reg_0;
  wire [2:0]ofs_rdy_r_reg_1;
  wire override_demand_ns;
  wire override_demand_r;
  wire override_demand_r_reg_0;
  wire override_demand_r_reg_1;
  wire p_15_in;
  wire pass_open_bank_r;
  wire phy_mc_cmd_full;
  wire phy_mc_cmd_full_r;
  wire phy_mc_cmd_full_r_reg_0;
  wire phy_mc_ctl_full;
  wire phy_mc_ctl_full_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_3__1_n_0;
  wire pre_wait_r_reg_0;
  wire pre_wait_r_reg_1;
  wire precharge_bm_end;
  wire q_has_rd;
  wire [2:0]ras_timer_r;
  wire \ras_timer_r[2]_i_6__1_n_0 ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[2]_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [0:0]rb_hit_busy_r;
  wire [0:0]rd_this_rank_r;
  wire \rd_this_rank_r_reg[0]_0 ;
  wire req_bank_rdy_r;
  wire [0:0]req_wr_r;
  wire \rp_timer.rp_timer_r[0]_i_1__1_n_0 ;
  wire [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire [1:0]rtp_timer_r;
  wire \rtp_timer_r[0]_i_1__1_n_0 ;
  wire \rtp_timer_r[1]_i_1__1_n_0 ;
  wire \rtp_timer_r_reg[0]_0 ;
  wire start_pre;
  wire start_wtp_timer0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[0]_i_1__1_n_0 ;
  wire \starve_limit_cntr_r[1]_i_1__1_n_0 ;
  wire \starve_limit_cntr_r[2]_i_1__1_n_0 ;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire tail_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    act_wait_r_lcl_i_1__0
       (.I0(act_wait_r_lcl_reg_0),
        .I1(act_wait_r_lcl_i_2__1_n_0),
        .I2(pass_open_bank_r),
        .I3(bm_end_r1_reg_2),
        .I4(col_wait_r_reg_0),
        .I5(bm_end_r1_reg_0),
        .O(act_wait_ns));
  LUT3 #(
    .INIT(8'h07)) 
    act_wait_r_lcl_i_2__1
       (.I0(act_wait_r_lcl_reg_0),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I2(col_wait_r_reg_1),
        .O(act_wait_r_lcl_i_2__1_n_0));
  FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2020202000002000)) 
    auto_pre_r_lcl_i_2__0
       (.I0(tail_r),
        .I1(auto_pre_r_lcl_reg),
        .I2(rb_hit_busy_r),
        .I3(col_wait_r),
        .I4(Q[1]),
        .I5(act_wait_r_lcl_reg_0),
        .O(\compute_tail.tail_r_lcl_reg ));
  FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(bm_end_r1_reg_2),
        .Q(bm_end_r1_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555555040404)) 
    col_wait_r_i_1__0
       (.I0(col_wait_r_reg_0),
        .I1(col_wait_r),
        .I2(Q[1]),
        .I3(act_wait_r_lcl_reg_0),
        .I4(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I5(col_wait_r_reg_1),
        .O(rstdiv0_sync_r1_reg_rep__12));
  FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r1_reg_rep__12),
        .Q(col_wait_r),
        .R(1'b0));
  FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_r_reg_0),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    demand_priority_r_i_3__1
       (.I0(demand_priority_r_reg_0),
        .I1(demand_priority_r_i_4__1_n_0),
        .I2(req_bank_rdy_r),
        .I3(\starve_limit_cntr_r_reg[0]_0 ),
        .I4(Q[1]),
        .O(demand_priority_r_reg_2));
  LUT5 #(
    .INIT(32'h7F7FFF7F)) 
    demand_priority_r_i_4__1
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r[0]),
        .I2(starve_limit_cntr_r[2]),
        .I3(req_wr_r),
        .I4(q_has_rd),
        .O(demand_priority_r_i_4__1_n_0));
  FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0DDD0D0)) 
    demanded_prior_r_i_1
       (.I0(demand_priority_r_reg_0),
        .I1(demanded_prior_r_reg_0),
        .I2(demanded_prior_r_reg_1),
        .I3(Q[0]),
        .I4(demand_priority_r_2),
        .I5(demanded_prior_r_3),
        .O(demanded_prior_ns));
  FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000055550010)) 
    \grant_r[3]_i_12__0 
       (.I0(override_demand_r),
        .I1(demanded_prior_r_reg_0),
        .I2(demand_priority_r_reg_0),
        .I3(Q[1]),
        .I4(demanded_prior_r_reg_1),
        .I5(demand_priority_r_2),
        .O(override_demand_r_reg_0));
  LUT6 #(
    .INIT(64'h0000000055550010)) 
    \grant_r[3]_i_13__0 
       (.I0(override_demand_r),
        .I1(demanded_prior_r_3),
        .I2(demand_priority_r_2),
        .I3(Q[0]),
        .I4(demanded_prior_r_reg_1),
        .I5(demand_priority_r_reg_0),
        .O(override_demand_r_reg_1));
  LUT5 #(
    .INIT(32'hBBBBBABB)) 
    \grant_r[3]_i_8 
       (.I0(demand_priority_r_2),
        .I1(demanded_prior_r_reg_1),
        .I2(Q[1]),
        .I3(demand_priority_r_reg_0),
        .I4(demanded_prior_r_reg_0),
        .O(demand_priority_r_reg_1));
  LUT6 #(
    .INIT(64'h1010101010101011)) 
    ofs_rdy_r_i_1
       (.I0(phy_mc_ctl_full_r),
        .I1(phy_mc_cmd_full_r),
        .I2(ofs_rdy_r_reg_0[0]),
        .I3(ofs_rdy_r_reg_1[1]),
        .I4(ofs_rdy_r_reg_1[0]),
        .I5(ofs_rdy_r_reg_1[2]),
        .O(ofs_rdy_r0));
  LUT6 #(
    .INIT(64'h1010101010101011)) 
    ofs_rdy_r_i_1__0
       (.I0(phy_mc_ctl_full_r),
        .I1(phy_mc_cmd_full_r),
        .I2(ofs_rdy_r_reg_0[2]),
        .I3(ofs_rdy_r_reg_1[1]),
        .I4(ofs_rdy_r_reg_1[0]),
        .I5(ofs_rdy_r_reg_1[2]),
        .O(ofs_rdy_r0_0));
  LUT6 #(
    .INIT(64'h1010101010101011)) 
    ofs_rdy_r_i_1__1
       (.I0(phy_mc_ctl_full_r),
        .I1(phy_mc_cmd_full_r),
        .I2(\rd_this_rank_r_reg[0]_0 ),
        .I3(ofs_rdy_r_reg_1[1]),
        .I4(ofs_rdy_r_reg_1[0]),
        .I5(ofs_rdy_r_reg_1[2]),
        .O(ofs_rdy_r0_2));
  LUT6 #(
    .INIT(64'h1010101010101011)) 
    ofs_rdy_r_i_1__2
       (.I0(phy_mc_ctl_full_r),
        .I1(phy_mc_cmd_full_r),
        .I2(ofs_rdy_r_reg_0[1]),
        .I3(ofs_rdy_r_reg_1[1]),
        .I4(ofs_rdy_r_reg_1[0]),
        .I5(ofs_rdy_r_reg_1[2]),
        .O(ofs_rdy_r0_1));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0_2),
        .Q(ofs_rdy_r),
        .R(phy_mc_cmd_full_r_reg_0));
  FDRE override_demand_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(override_demand_ns),
        .Q(override_demand_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    phy_mc_cmd_full_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_mc_cmd_full),
        .Q(phy_mc_cmd_full_r),
        .R(phy_mc_cmd_full_r_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    phy_mc_ctl_full_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_mc_ctl_full),
        .Q(phy_mc_ctl_full_r),
        .R(phy_mc_cmd_full_r_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    pre_bm_end_r_i_1__1
       (.I0(precharge_bm_end),
        .I1(pre_passing_open_bank_ns),
        .O(pre_bm_end_ns));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAA8AAA8)) 
    pre_passing_open_bank_r_i_1__1
       (.I0(pre_wait_r_reg_0),
        .I1(Q[1]),
        .I2(rtp_timer_r[1]),
        .I3(rtp_timer_r[0]),
        .I4(ras_timer_zero_r),
        .I5(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001000100055)) 
    pre_wait_r_i_1__1
       (.I0(pre_wait_r_reg_0),
        .I1(start_pre),
        .I2(pre_wait_r),
        .I3(pre_wait_r_reg_1),
        .I4(pass_open_bank_r),
        .I5(pre_wait_r_i_3__1_n_0),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    pre_wait_r_i_2__1
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I3(auto_pre_r),
        .O(start_pre));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'hB)) 
    pre_wait_r_i_3__1
       (.I0(rtp_timer_r[1]),
        .I1(rtp_timer_r[0]),
        .O(pre_wait_r_i_3__1_n_0));
  FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000E00)) 
    \ras_timer_r[0]_i_3__0 
       (.I0(ras_timer_r[1]),
        .I1(ras_timer_r[2]),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_zero_r_reg_1),
        .I4(pre_wait_r_reg_1),
        .I5(bm_end_r1_reg_0),
        .O(\ras_timer_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h1101011111010101)) 
    \ras_timer_r[1]_i_3__0 
       (.I0(bm_end_r1_reg_0),
        .I1(pre_wait_r_reg_1),
        .I2(ras_timer_zero_r_reg_1),
        .I3(ras_timer_r[1]),
        .I4(ras_timer_r[0]),
        .I5(ras_timer_r[2]),
        .O(bm_end_r1_reg_1));
  LUT6 #(
    .INIT(64'h5115511151115111)) 
    \ras_timer_r[2]_i_4__0 
       (.I0(ras_timer_zero_r_reg_2),
        .I1(ras_timer_zero_r_reg_1),
        .I2(\ras_timer_r[2]_i_6__1_n_0 ),
        .I3(ras_timer_r[2]),
        .I4(act_wait_r_lcl_reg_0),
        .I5(\rp_timer.rp_timer_r_reg[0]_0 ),
        .O(\ras_timer_r_reg[2]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ras_timer_r[2]_i_6__1 
       (.I0(ras_timer_r[0]),
        .I1(ras_timer_r[1]),
        .O(\ras_timer_r[2]_i_6__1_n_0 ));
  FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(ras_timer_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF03010000)) 
    ras_timer_zero_r_i_1__0
       (.I0(ras_timer_zero_r_reg_0),
        .I1(ras_timer_r[1]),
        .I2(ras_timer_r[2]),
        .I3(ras_timer_r[0]),
        .I4(ras_timer_zero_r_reg_1),
        .I5(ras_timer_zero_r_reg_2),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_0 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_15_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \rp_timer.rp_timer_r[0]_i_1__1 
       (.I0(auto_pre_r),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(\rp_timer.rp_timer_r[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rp_timer.rp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rp_timer.rp_timer_r[0]_i_1__1_n_0 ),
        .Q(precharge_bm_end),
        .R(phy_mc_cmd_full_r_reg_0));
  LUT4 #(
    .INIT(16'h0100)) 
    \rtp_timer_r[0]_i_1__1 
       (.I0(\rtp_timer_r_reg[0]_0 ),
        .I1(pass_open_bank_r),
        .I2(rtp_timer_r[0]),
        .I3(rtp_timer_r[1]),
        .O(\rtp_timer_r[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT5 #(
    .INIT(32'h000000C2)) 
    \rtp_timer_r[1]_i_1__1 
       (.I0(Q[1]),
        .I1(rtp_timer_r[1]),
        .I2(rtp_timer_r[0]),
        .I3(pass_open_bank_r),
        .I4(col_wait_r_reg_0),
        .O(\rtp_timer_r[1]_i_1__1_n_0 ));
  FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[0]_i_1__1_n_0 ),
        .Q(rtp_timer_r[0]),
        .R(1'b0));
  FDRE \rtp_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[1]_i_1__1_n_0 ),
        .Q(rtp_timer_r[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h60)) 
    \starve_limit_cntr_r[0]_i_1__1 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(col_wait_r),
        .O(\starve_limit_cntr_r[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \starve_limit_cntr_r[1]_i_1__1 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(col_wait_r),
        .O(\starve_limit_cntr_r[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \starve_limit_cntr_r[2]_i_1__1 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[1]),
        .I3(starve_limit_cntr_r[0]),
        .I4(col_wait_r),
        .O(\starve_limit_cntr_r[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0040404040404040)) 
    \starve_limit_cntr_r[2]_i_2__1 
       (.I0(Q[1]),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(req_bank_rdy_r),
        .I3(starve_limit_cntr_r[1]),
        .I4(starve_limit_cntr_r[0]),
        .I5(starve_limit_cntr_r[2]),
        .O(starve_limit_cntr_r0));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[0]_i_1__1_n_0 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[1]_i_1__1_n_0 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[2]_i_1__1_n_0 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_bank_state" *) 
module mig_7series_nosysclock_mig_7series_v4_2_bank_state__parameterized2
   (bm_end_r1_reg_0,
    act_wait_r_lcl_reg_0,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r,
    rstdiv0_sync_r1_reg_rep__12,
    demand_act_priority_r,
    act_this_rank_r,
    demand_priority_r_reg_0,
    demanded_prior_r_reg_0,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    override_demand_r_reg,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    \ras_timer_r_reg[1]_0 ,
    bm_end_r1_reg_1,
    \ras_timer_r_reg[0]_0 ,
    \compute_tail.tail_r_lcl_reg ,
    demand_priority_r_reg_1,
    demanded_prior_r_reg_1,
    demand_priority_r_reg_2,
    bm_end,
    CLK,
    demand_act_priority_r_reg_0,
    p_15_in,
    demand_priority_ns,
    ofs_rdy_r_reg_0,
    ofs_rdy_r0,
    start_wtp_timer0,
    \rd_this_rank_r_reg[0]_0 ,
    auto_pre_r,
    \rp_timer.rp_timer_r_reg[0]_0 ,
    col_wait_r_reg_0,
    Q,
    col_wait_r_reg_1,
    override_demand_r,
    demanded_prior_r_reg_2,
    demand_priority_r_0,
    pass_open_bank_r,
    act_wait_r_lcl_reg_1,
    pre_wait_r_reg_0,
    pre_wait_r_reg_1,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    tail_r,
    auto_pre_r_lcl_reg,
    rb_hit_busy_r,
    demanded_prior_r_1,
    req_wr_r,
    q_has_rd,
    \starve_limit_cntr_r_reg[0]_0 ,
    \rtp_timer_r_reg[0]_0 ,
    D);
  output bm_end_r1_reg_0;
  output act_wait_r_lcl_reg_0;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r;
  output rstdiv0_sync_r1_reg_rep__12;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demand_priority_r_reg_0;
  output demanded_prior_r_reg_0;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output override_demand_r_reg;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output \ras_timer_r_reg[1]_0 ;
  output bm_end_r1_reg_1;
  output \ras_timer_r_reg[0]_0 ;
  output \compute_tail.tail_r_lcl_reg ;
  output demand_priority_r_reg_1;
  output demanded_prior_r_reg_1;
  output demand_priority_r_reg_2;
  input [0:0]bm_end;
  input CLK;
  input demand_act_priority_r_reg_0;
  input p_15_in;
  input demand_priority_ns;
  input ofs_rdy_r_reg_0;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input [0:0]\rd_this_rank_r_reg[0]_0 ;
  input auto_pre_r;
  input [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  input col_wait_r_reg_0;
  input [1:0]Q;
  input col_wait_r_reg_1;
  input override_demand_r;
  input demanded_prior_r_reg_2;
  input demand_priority_r_0;
  input pass_open_bank_r;
  input act_wait_r_lcl_reg_1;
  input pre_wait_r_reg_0;
  input pre_wait_r_reg_1;
  input ras_timer_zero_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input ras_timer_zero_r_reg_2;
  input tail_r;
  input auto_pre_r_lcl_reg;
  input [0:0]rb_hit_busy_r;
  input demanded_prior_r_1;
  input [0:0]req_wr_r;
  input q_has_rd;
  input \starve_limit_cntr_r_reg[0]_0 ;
  input \rtp_timer_r_reg[0]_0 ;
  input [2:0]D;

  wire CLK;
  wire [2:0]D;
  wire [1:0]Q;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2__0_n_0;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire auto_pre_r;
  wire auto_pre_r_lcl_reg;
  wire [0:0]bm_end;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire col_wait_r;
  wire col_wait_r_reg_0;
  wire col_wait_r_reg_1;
  wire \compute_tail.tail_r_lcl_reg ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_reg_0;
  wire demand_priority_ns;
  wire demand_priority_r_0;
  wire demand_priority_r_i_4__2_n_0;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire demanded_prior_ns;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r_reg_0;
  wire override_demand_r;
  wire override_demand_r_reg;
  wire p_15_in;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_3__2_n_0;
  wire pre_wait_r_reg_0;
  wire pre_wait_r_reg_1;
  wire precharge_bm_end;
  wire q_has_rd;
  wire [2:0]ras_timer_r;
  wire \ras_timer_r_reg[0]_0 ;
  wire \ras_timer_r_reg[1]_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [0:0]rb_hit_busy_r;
  wire [0:0]rd_this_rank_r;
  wire [0:0]\rd_this_rank_r_reg[0]_0 ;
  wire req_bank_rdy_r;
  wire [0:0]req_wr_r;
  wire \rp_timer.rp_timer_r[0]_i_1__2_n_0 ;
  wire [0:0]\rp_timer.rp_timer_r_reg[0]_0 ;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire [1:0]rtp_timer_r;
  wire \rtp_timer_r[0]_i_1__2_n_0 ;
  wire \rtp_timer_r[1]_i_1__2_n_0 ;
  wire \rtp_timer_r_reg[0]_0 ;
  wire start_pre;
  wire start_wtp_timer0;
  wire [2:0]starve_limit_cntr_r;
  wire \starve_limit_cntr_r[0]_i_1__2_n_0 ;
  wire \starve_limit_cntr_r[1]_i_1__2_n_0 ;
  wire \starve_limit_cntr_r[2]_i_1__2_n_0 ;
  wire \starve_limit_cntr_r_reg[0]_0 ;
  wire tail_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_r_lcl_reg_0),
        .Q(act_this_rank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF88F8)) 
    act_wait_r_lcl_i_1
       (.I0(act_wait_r_lcl_reg_0),
        .I1(act_wait_r_lcl_i_2__0_n_0),
        .I2(pass_open_bank_r),
        .I3(act_wait_r_lcl_reg_1),
        .I4(col_wait_r_reg_0),
        .I5(bm_end_r1_reg_0),
        .O(act_wait_ns));
  LUT3 #(
    .INIT(8'h07)) 
    act_wait_r_lcl_i_2__0
       (.I0(act_wait_r_lcl_reg_0),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I2(col_wait_r_reg_1),
        .O(act_wait_r_lcl_i_2__0_n_0));
  FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(act_wait_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2020202000002000)) 
    auto_pre_r_lcl_i_2
       (.I0(tail_r),
        .I1(auto_pre_r_lcl_reg),
        .I2(rb_hit_busy_r),
        .I3(col_wait_r),
        .I4(Q[1]),
        .I5(act_wait_r_lcl_reg_0),
        .O(\compute_tail.tail_r_lcl_reg ));
  FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(bm_end),
        .Q(bm_end_r1_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555555040404)) 
    col_wait_r_i_1
       (.I0(col_wait_r_reg_0),
        .I1(col_wait_r),
        .I2(Q[1]),
        .I3(act_wait_r_lcl_reg_0),
        .I4(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I5(col_wait_r_reg_1),
        .O(rstdiv0_sync_r1_reg_rep__12));
  FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r1_reg_rep__12),
        .Q(col_wait_r),
        .R(1'b0));
  FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_r_reg_0),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEAEAAAA)) 
    demand_priority_r_i_3__2
       (.I0(demand_priority_r_reg_0),
        .I1(demand_priority_r_i_4__2_n_0),
        .I2(req_wr_r),
        .I3(q_has_rd),
        .I4(req_bank_rdy_r),
        .I5(\starve_limit_cntr_r_reg[0]_0 ),
        .O(demand_priority_r_reg_2));
  LUT3 #(
    .INIT(8'h80)) 
    demand_priority_r_i_4__2
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r[0]),
        .I2(starve_limit_cntr_r[1]),
        .O(demand_priority_r_i_4__2_n_0));
  FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demand_priority_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDDD00000D00)) 
    demanded_prior_r_i_1__1
       (.I0(demand_priority_r_reg_0),
        .I1(demanded_prior_r_reg_0),
        .I2(Q[0]),
        .I3(demand_priority_r_0),
        .I4(demanded_prior_r_1),
        .I5(demanded_prior_r_reg_2),
        .O(demanded_prior_ns));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    demanded_prior_r_i_2__0
       (.I0(demanded_prior_r_reg_0),
        .I1(demand_priority_r_reg_0),
        .I2(Q[1]),
        .I3(demanded_prior_r_1),
        .I4(demand_priority_r_0),
        .I5(Q[0]),
        .O(demanded_prior_r_reg_1));
  FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000055550010)) 
    \grant_r[2]_i_5__1 
       (.I0(override_demand_r),
        .I1(demanded_prior_r_reg_0),
        .I2(demand_priority_r_reg_0),
        .I3(Q[1]),
        .I4(demanded_prior_r_reg_2),
        .I5(demand_priority_r_0),
        .O(override_demand_r_reg));
  LUT5 #(
    .INIT(32'hBBBBBABB)) 
    \grant_r[2]_i_6 
       (.I0(demand_priority_r_0),
        .I1(demanded_prior_r_reg_2),
        .I2(Q[1]),
        .I3(demand_priority_r_reg_0),
        .I4(demanded_prior_r_reg_0),
        .O(demand_priority_r_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(ofs_rdy_r_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    pre_bm_end_r_i_1__0
       (.I0(precharge_bm_end),
        .I1(pre_passing_open_bank_ns),
        .O(pre_bm_end_ns));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAA8AAA8)) 
    pre_passing_open_bank_r_i_1__0
       (.I0(pre_wait_r_reg_0),
        .I1(Q[1]),
        .I2(rtp_timer_r[1]),
        .I3(rtp_timer_r[0]),
        .I4(ras_timer_zero_r),
        .I5(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001000100055)) 
    pre_wait_r_i_1__0
       (.I0(pre_wait_r_reg_0),
        .I1(start_pre),
        .I2(pre_wait_r),
        .I3(pre_wait_r_reg_1),
        .I4(pass_open_bank_r),
        .I5(pre_wait_r_i_3__2_n_0),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    pre_wait_r_i_2__2
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I3(auto_pre_r),
        .O(start_pre));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'hB)) 
    pre_wait_r_i_3__2
       (.I0(rtp_timer_r[1]),
        .I1(rtp_timer_r[0]),
        .O(pre_wait_r_i_3__2_n_0));
  FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000E00)) 
    \ras_timer_r[0]_i_3__1 
       (.I0(ras_timer_r[1]),
        .I1(ras_timer_r[2]),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_zero_r_reg_1),
        .I4(pre_wait_r_reg_1),
        .I5(bm_end_r1_reg_0),
        .O(\ras_timer_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h1101011111010101)) 
    \ras_timer_r[1]_i_3__1 
       (.I0(bm_end_r1_reg_0),
        .I1(pre_wait_r_reg_1),
        .I2(ras_timer_zero_r_reg_1),
        .I3(ras_timer_r[1]),
        .I4(ras_timer_r[0]),
        .I5(ras_timer_r[2]),
        .O(bm_end_r1_reg_1));
  LUT6 #(
    .INIT(64'h5551111555511111)) 
    \ras_timer_r[2]_i_4__1 
       (.I0(ras_timer_zero_r_reg_2),
        .I1(ras_timer_zero_r_reg_1),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_r[1]),
        .I4(ras_timer_r[2]),
        .I5(ras_timer_zero_r_reg_0),
        .O(\ras_timer_r_reg[0]_0 ));
  FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(ras_timer_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF03010000)) 
    ras_timer_zero_r_i_1__1
       (.I0(ras_timer_zero_r_reg_0),
        .I1(ras_timer_r[1]),
        .I2(ras_timer_r[2]),
        .I3(ras_timer_r[0]),
        .I4(ras_timer_zero_r_reg_1),
        .I5(ras_timer_zero_r_reg_2),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_this_rank_r_reg[0]_0 ),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_15_in),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \rp_timer.rp_timer_r[0]_i_1__2 
       (.I0(auto_pre_r),
        .I1(\rp_timer.rp_timer_r_reg[0]_0 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(\rp_timer.rp_timer_r[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rp_timer.rp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rp_timer.rp_timer_r[0]_i_1__2_n_0 ),
        .Q(precharge_bm_end),
        .R(ofs_rdy_r_reg_0));
  LUT4 #(
    .INIT(16'h0100)) 
    \rtp_timer_r[0]_i_1__2 
       (.I0(\rtp_timer_r_reg[0]_0 ),
        .I1(pass_open_bank_r),
        .I2(rtp_timer_r[0]),
        .I3(rtp_timer_r[1]),
        .O(\rtp_timer_r[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'h000000C2)) 
    \rtp_timer_r[1]_i_1__2 
       (.I0(Q[1]),
        .I1(rtp_timer_r[1]),
        .I2(rtp_timer_r[0]),
        .I3(pass_open_bank_r),
        .I4(col_wait_r_reg_0),
        .O(\rtp_timer_r[1]_i_1__2_n_0 ));
  FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[0]_i_1__2_n_0 ),
        .Q(rtp_timer_r[0]),
        .R(1'b0));
  FDRE \rtp_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtp_timer_r[1]_i_1__2_n_0 ),
        .Q(rtp_timer_r[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBA9A9A9A00000000)) 
    \starve_limit_cntr_r[0]_i_1__2 
       (.I0(starve_limit_cntr_r[0]),
        .I1(\starve_limit_cntr_r_reg[0]_0 ),
        .I2(req_bank_rdy_r),
        .I3(starve_limit_cntr_r[1]),
        .I4(starve_limit_cntr_r[2]),
        .I5(col_wait_r),
        .O(\starve_limit_cntr_r[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0BCF000000000)) 
    \starve_limit_cntr_r[1]_i_1__2 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r[0]),
        .I2(starve_limit_cntr_r[1]),
        .I3(req_bank_rdy_r),
        .I4(\starve_limit_cntr_r_reg[0]_0 ),
        .I5(col_wait_r),
        .O(\starve_limit_cntr_r[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAA00000000)) 
    \starve_limit_cntr_r[2]_i_1__2 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r[0]),
        .I2(starve_limit_cntr_r[1]),
        .I3(req_bank_rdy_r),
        .I4(\starve_limit_cntr_r_reg[0]_0 ),
        .I5(col_wait_r),
        .O(\starve_limit_cntr_r[2]_i_1__2_n_0 ));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[0]_i_1__2_n_0 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[1]_i_1__2_n_0 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[2]_i_1__2_n_0 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_clk_ibuf" *) 
module mig_7series_nosysclock_mig_7series_v4_2_clk_ibuf
   (clk_ref_i,
    sys_clk_p,
    sys_clk_n);
  output clk_ref_i;
  input sys_clk_p;
  input sys_clk_n;

  (* RTL_KEEP = "true" *) (* syn_keep = "true" *) wire sys_clk_ibufg;
  wire sys_clk_n;
  wire sys_clk_p;

  assign clk_ref_i = sys_clk_ibufg;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFGDS" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \diff_input_clk.u_ibufg_sys_clk 
       (.I(sys_clk_p),
        .IB(sys_clk_n),
        .O(sys_clk_ibufg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_col_mach" *) 
module mig_7series_nosysclock_mig_7series_v4_2_col_mach
   (DIC,
    mc_wrdata_en_ns,
    wr_data_en_ns,
    wr_data_offset_ns,
    D,
    \read_fifo.tail_r_reg[0]_0 ,
    \read_fifo.tail_r_reg[1]_0 ,
    mc_ref_zq_wip_ns,
    mc_read_idle_ns,
    \not_strict_mode.app_rd_data_end_ns ,
    Q,
    \read_fifo.fifo_out_data_r_reg[4]_0 ,
    \read_fifo.fifo_out_data_r_reg[6]_0 ,
    \read_fifo.fifo_out_data_r_reg[6]_1 ,
    CLK,
    DIA,
    col_data_buf_addr,
    ADDRA,
    \read_fifo.fifo_out_data_r_reg[6]_2 ,
    mc_cmd,
    offset_ns0,
    col_rd_wr,
    \read_fifo.fifo_out_data_r_reg[6]_3 ,
    \read_fifo.tail_r_reg[3]_0 ,
    if_empty_r,
    \read_fifo.tail_r_reg[2]_0 ,
    out,
    maint_ref_zq_wip,
    mc_read_idle_r_reg,
    \not_strict_mode.app_rd_data_end_reg ,
    \not_strict_mode.app_rd_data_end_reg_0 ,
    ram_init_addr,
    \not_strict_mode.app_rd_data_end_reg_1 ,
    ram_init_done_r,
    \read_fifo.tail_r_reg[1]_1 ,
    E,
    \read_fifo.tail_r_reg[0]_1 ,
    \read_fifo.tail_r_reg[1]_2 );
  output [0:0]DIC;
  output mc_wrdata_en_ns;
  output wr_data_en_ns;
  output wr_data_offset_ns;
  output [3:0]D;
  output \read_fifo.tail_r_reg[0]_0 ;
  output \read_fifo.tail_r_reg[1]_0 ;
  output mc_ref_zq_wip_ns;
  output mc_read_idle_ns;
  output \not_strict_mode.app_rd_data_end_ns ;
  output [6:0]Q;
  output \read_fifo.fifo_out_data_r_reg[4]_0 ;
  output \read_fifo.fifo_out_data_r_reg[6]_0 ;
  output [0:0]\read_fifo.fifo_out_data_r_reg[6]_1 ;
  input CLK;
  input [1:0]DIA;
  input [2:0]col_data_buf_addr;
  input [1:0]ADDRA;
  input [0:0]\read_fifo.fifo_out_data_r_reg[6]_2 ;
  input [0:0]mc_cmd;
  input offset_ns0;
  input col_rd_wr;
  input \read_fifo.fifo_out_data_r_reg[6]_3 ;
  input \read_fifo.tail_r_reg[3]_0 ;
  input [0:0]if_empty_r;
  input [0:0]\read_fifo.tail_r_reg[2]_0 ;
  input out;
  input maint_ref_zq_wip;
  input mc_read_idle_r_reg;
  input [0:0]\not_strict_mode.app_rd_data_end_reg ;
  input \not_strict_mode.app_rd_data_end_reg_0 ;
  input [2:0]ram_init_addr;
  input \not_strict_mode.app_rd_data_end_reg_1 ;
  input ram_init_done_r;
  input \read_fifo.tail_r_reg[1]_1 ;
  input [0:0]E;
  input \read_fifo.tail_r_reg[0]_1 ;
  input \read_fifo.tail_r_reg[1]_2 ;

  wire [1:0]ADDRA;
  wire CLK;
  wire [3:0]D;
  wire [1:0]DIA;
  wire [0:0]DIC;
  wire [0:0]E;
  wire [6:0]Q;
  wire [2:0]col_data_buf_addr;
  wire col_rd_wr;
  wire col_rd_wr_r1;
  wire col_rd_wr_r2;
  wire [0:0]if_empty_r;
  wire maint_ref_zq_wip;
  wire [0:0]mc_cmd;
  wire mc_read_idle_ns;
  wire mc_read_idle_r_i_2_n_0;
  wire mc_read_idle_r_reg;
  wire mc_ref_zq_wip_ns;
  wire mc_wrdata_en_ns;
  wire \not_strict_mode.app_rd_data[31]_i_3_n_0 ;
  wire \not_strict_mode.app_rd_data_end_ns ;
  wire [0:0]\not_strict_mode.app_rd_data_end_reg ;
  wire \not_strict_mode.app_rd_data_end_reg_0 ;
  wire \not_strict_mode.app_rd_data_end_reg_1 ;
  wire offset_ns0;
  wire offset_r2;
  wire out;
  wire [4:0]p_0_in;
  wire [2:0]ram_init_addr;
  wire ram_init_done_r;
  wire [6:0]\read_fifo.fifo_out_data_ns ;
  wire \read_fifo.fifo_out_data_r_reg[4]_0 ;
  wire \read_fifo.fifo_out_data_r_reg[6]_0 ;
  wire [0:0]\read_fifo.fifo_out_data_r_reg[6]_1 ;
  wire [0:0]\read_fifo.fifo_out_data_r_reg[6]_2 ;
  wire \read_fifo.fifo_out_data_r_reg[6]_3 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_14_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_5_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_7_n_0 ;
  wire [4:0]\read_fifo.head_r_reg ;
  wire [3:3]\read_fifo.tail_ns ;
  wire \read_fifo.tail_r[2]_i_1_n_0 ;
  wire \read_fifo.tail_r[3]_i_1_n_0 ;
  wire \read_fifo.tail_r[4]_i_1_n_0 ;
  wire [4:2]\read_fifo.tail_r_reg ;
  wire \read_fifo.tail_r_reg[0]_0 ;
  wire \read_fifo.tail_r_reg[0]_1 ;
  wire \read_fifo.tail_r_reg[1]_0 ;
  wire \read_fifo.tail_r_reg[1]_1 ;
  wire \read_fifo.tail_r_reg[1]_2 ;
  wire [0:0]\read_fifo.tail_r_reg[2]_0 ;
  wire \read_fifo.tail_r_reg[3]_0 ;
  wire sent_col_r2;
  wire wr_data_en_ns;
  wire wr_data_offset_ns;
  wire [1:0]\NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED ;
  wire [1:1]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOC_UNCONNECTED ;
  wire [1:0]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \data_valid_2_1.offset_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(offset_ns0),
        .Q(DIC),
        .R(1'b0));
  FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_data_buf_addr[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_data_buf_addr[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_data_buf_addr[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(DIA[0]),
        .Q(D[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0082000000000082)) 
    mc_read_idle_r_i_1
       (.I0(mc_read_idle_r_reg),
        .I1(\read_fifo.head_r_reg [4]),
        .I2(\read_fifo.tail_r_reg [4]),
        .I3(mc_read_idle_r_i_2_n_0),
        .I4(\read_fifo.tail_r_reg [3]),
        .I5(\read_fifo.head_r_reg [3]),
        .O(mc_read_idle_ns));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    mc_read_idle_r_i_2
       (.I0(\read_fifo.head_r_reg [0]),
        .I1(\read_fifo.tail_r_reg[0]_0 ),
        .I2(\read_fifo.tail_r_reg [2]),
        .I3(\read_fifo.head_r_reg [2]),
        .I4(\read_fifo.tail_r_reg[1]_0 ),
        .I5(\read_fifo.head_r_reg [1]),
        .O(mc_read_idle_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0082000000000082)) 
    mc_ref_zq_wip_r_i_1
       (.I0(maint_ref_zq_wip),
        .I1(\read_fifo.head_r_reg [4]),
        .I2(\read_fifo.tail_r_reg [4]),
        .I3(mc_read_idle_r_i_2_n_0),
        .I4(\read_fifo.tail_r_reg [3]),
        .I5(\read_fifo.head_r_reg [3]),
        .O(mc_ref_zq_wip_ns));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2FF2)) 
    \not_strict_mode.app_rd_data[31]_i_2 
       (.I0(Q[4]),
        .I1(\not_strict_mode.app_rd_data_end_reg_0 ),
        .I2(ram_init_addr[1]),
        .I3(Q[1]),
        .I4(\not_strict_mode.app_rd_data[31]_i_3_n_0 ),
        .I5(\not_strict_mode.app_rd_data_end_reg_1 ),
        .O(\read_fifo.fifo_out_data_r_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF6F66FFFF)) 
    \not_strict_mode.app_rd_data[31]_i_3 
       (.I0(Q[2]),
        .I1(ram_init_addr[2]),
        .I2(ram_init_addr[0]),
        .I3(Q[0]),
        .I4(\read_fifo.tail_r_reg[3]_0 ),
        .I5(Q[5]),
        .O(\not_strict_mode.app_rd_data[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \not_strict_mode.app_rd_data_end_i_1 
       (.I0(Q[6]),
        .I1(\read_fifo.fifo_out_data_r_reg[4]_0 ),
        .I2(\not_strict_mode.app_rd_data_end_reg ),
        .O(\not_strict_mode.app_rd_data_end_ns ));
  LUT2 #(
    .INIT(4'h8)) 
    \not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1 
       (.I0(Q[6]),
        .I1(ram_init_done_r),
        .O(\read_fifo.fifo_out_data_r_reg[6]_1 ));
  FDRE \offset_pipe_0.col_rd_wr_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(col_rd_wr),
        .Q(col_rd_wr_r1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_pipe_0.offset_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(DIC),
        .Q(wr_data_offset_ns),
        .R(1'b0));
  FDRE \offset_pipe_1.col_rd_wr_r2_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(col_rd_wr_r1),
        .Q(col_rd_wr_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_pipe_1.offset_r2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_data_offset_ns),
        .Q(offset_r2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \rd_buf_indx.rd_buf_indx_r[0]_i_2 
       (.I0(\not_strict_mode.app_rd_data_end_reg ),
        .I1(\read_fifo.fifo_out_data_r_reg[4]_0 ),
        .I2(Q[6]),
        .O(\read_fifo.fifo_out_data_r_reg[6]_0 ));
  FDRE \read_fifo.fifo_out_data_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.fifo_out_data_ns [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \read_fifo.fifo_out_data_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.fifo_out_data_ns [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \read_fifo.fifo_out_data_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.fifo_out_data_ns [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \read_fifo.fifo_out_data_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.fifo_out_data_ns [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \read_fifo.fifo_out_data_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.fifo_out_data_ns [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \read_fifo.fifo_out_data_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.fifo_out_data_ns [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \read_fifo.fifo_out_data_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.fifo_out_data_ns [6]),
        .Q(Q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \read_fifo.fifo_ram[0].RAM32M0 
       (.ADDRA({\read_fifo.fifo_ram[0].RAM32M0_i_5_n_0 ,\read_fifo.tail_ns ,\read_fifo.fifo_ram[0].RAM32M0_i_7_n_0 ,ADDRA}),
        .ADDRB({\read_fifo.fifo_ram[0].RAM32M0_i_5_n_0 ,\read_fifo.tail_ns ,\read_fifo.fifo_ram[0].RAM32M0_i_7_n_0 ,ADDRA}),
        .ADDRC({\read_fifo.fifo_ram[0].RAM32M0_i_5_n_0 ,\read_fifo.tail_ns ,\read_fifo.fifo_ram[0].RAM32M0_i_7_n_0 ,ADDRA}),
        .ADDRD(\read_fifo.head_r_reg ),
        .DIA(DIA),
        .DIB(col_data_buf_addr[2:1]),
        .DIC({col_data_buf_addr[0],DIC}),
        .DID({1'b0,1'b0}),
        .DOA(\read_fifo.fifo_out_data_ns [5:4]),
        .DOB(\read_fifo.fifo_out_data_ns [3:2]),
        .DOC(\read_fifo.fifo_out_data_ns [1:0]),
        .DOD(\NLW_read_fifo.fifo_ram[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_14 
       (.I0(\read_fifo.tail_r_reg[1]_0 ),
        .I1(if_empty_r),
        .I2(\read_fifo.tail_r_reg[2]_0 ),
        .I3(out),
        .I4(\read_fifo.tail_r_reg[0]_0 ),
        .I5(\read_fifo.tail_r_reg [2]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h1540)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_5 
       (.I0(\read_fifo.fifo_out_data_r_reg[6]_3 ),
        .I1(\read_fifo.tail_r_reg [3]),
        .I2(\read_fifo.fifo_ram[0].RAM32M0_i_14_n_0 ),
        .I3(\read_fifo.tail_r_reg [4]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_6 
       (.I0(\read_fifo.tail_r_reg[1]_0 ),
        .I1(\read_fifo.tail_r_reg[3]_0 ),
        .I2(\read_fifo.tail_r_reg[0]_0 ),
        .I3(\read_fifo.tail_r_reg [2]),
        .I4(\read_fifo.tail_r_reg [3]),
        .I5(\read_fifo.fifo_out_data_r_reg[6]_3 ),
        .O(\read_fifo.tail_ns ));
  LUT5 #(
    .INIT(32'h15554000)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_7 
       (.I0(\read_fifo.fifo_out_data_r_reg[6]_3 ),
        .I1(\read_fifo.tail_r_reg[0]_0 ),
        .I2(\read_fifo.tail_r_reg[3]_0 ),
        .I3(\read_fifo.tail_r_reg[1]_0 ),
        .I4(\read_fifo.tail_r_reg [2]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_7_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \read_fifo.fifo_ram[1].RAM32M0 
       (.ADDRA({\read_fifo.fifo_ram[0].RAM32M0_i_5_n_0 ,\read_fifo.tail_ns ,\read_fifo.fifo_ram[0].RAM32M0_i_7_n_0 ,ADDRA}),
        .ADDRB({\read_fifo.fifo_ram[0].RAM32M0_i_5_n_0 ,\read_fifo.tail_ns ,\read_fifo.fifo_ram[0].RAM32M0_i_7_n_0 ,ADDRA}),
        .ADDRC({\read_fifo.fifo_ram[0].RAM32M0_i_5_n_0 ,\read_fifo.tail_ns ,\read_fifo.fifo_ram[0].RAM32M0_i_7_n_0 ,ADDRA}),
        .ADDRD(\read_fifo.head_r_reg ),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,\read_fifo.fifo_out_data_r_reg[6]_2 }),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED [1:0]),
        .DOC({\NLW_read_fifo.fifo_ram[1].RAM32M0_DOC_UNCONNECTED [1],\read_fifo.fifo_out_data_ns [6]}),
        .DOD(\NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(1'b1));
  LUT1 #(
    .INIT(2'h1)) 
    \read_fifo.head_r[0]_i_1 
       (.I0(\read_fifo.head_r_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_fifo.head_r[1]_i_1 
       (.I0(\read_fifo.head_r_reg [1]),
        .I1(\read_fifo.head_r_reg [0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \read_fifo.head_r[2]_i_1 
       (.I0(\read_fifo.head_r_reg [2]),
        .I1(\read_fifo.head_r_reg [0]),
        .I2(\read_fifo.head_r_reg [1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \read_fifo.head_r[3]_i_1 
       (.I0(\read_fifo.head_r_reg [3]),
        .I1(\read_fifo.head_r_reg [1]),
        .I2(\read_fifo.head_r_reg [0]),
        .I3(\read_fifo.head_r_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \read_fifo.head_r[4]_i_2 
       (.I0(\read_fifo.head_r_reg [4]),
        .I1(\read_fifo.head_r_reg [2]),
        .I2(\read_fifo.head_r_reg [0]),
        .I3(\read_fifo.head_r_reg [1]),
        .I4(\read_fifo.head_r_reg [3]),
        .O(p_0_in[4]));
  FDRE \read_fifo.head_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[0]),
        .Q(\read_fifo.head_r_reg [0]),
        .R(\read_fifo.tail_r_reg[1]_1 ));
  FDRE \read_fifo.head_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[1]),
        .Q(\read_fifo.head_r_reg [1]),
        .R(\read_fifo.tail_r_reg[1]_1 ));
  FDRE \read_fifo.head_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[2]),
        .Q(\read_fifo.head_r_reg [2]),
        .R(\read_fifo.tail_r_reg[1]_1 ));
  FDRE \read_fifo.head_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[3]),
        .Q(\read_fifo.head_r_reg [3]),
        .R(\read_fifo.tail_r_reg[1]_1 ));
  FDRE \read_fifo.head_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[4]),
        .Q(\read_fifo.head_r_reg [4]),
        .R(\read_fifo.tail_r_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF777FFFF08880000)) 
    \read_fifo.tail_r[2]_i_1 
       (.I0(\read_fifo.tail_r_reg[0]_0 ),
        .I1(out),
        .I2(\read_fifo.tail_r_reg[2]_0 ),
        .I3(if_empty_r),
        .I4(\read_fifo.tail_r_reg[1]_0 ),
        .I5(\read_fifo.tail_r_reg [2]),
        .O(\read_fifo.tail_r[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \read_fifo.tail_r[3]_i_1 
       (.I0(\read_fifo.tail_r_reg [3]),
        .I1(\read_fifo.tail_r_reg [2]),
        .I2(\read_fifo.tail_r_reg[0]_0 ),
        .I3(\read_fifo.tail_r_reg[3]_0 ),
        .I4(\read_fifo.tail_r_reg[1]_0 ),
        .O(\read_fifo.tail_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \read_fifo.tail_r[4]_i_1 
       (.I0(\read_fifo.tail_r_reg [3]),
        .I1(\read_fifo.tail_r_reg [2]),
        .I2(\read_fifo.tail_r_reg[0]_0 ),
        .I3(\read_fifo.tail_r_reg[3]_0 ),
        .I4(\read_fifo.tail_r_reg[1]_0 ),
        .I5(\read_fifo.tail_r_reg [4]),
        .O(\read_fifo.tail_r[4]_i_1_n_0 ));
  FDRE \read_fifo.tail_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.tail_r_reg[0]_1 ),
        .Q(\read_fifo.tail_r_reg[0]_0 ),
        .R(\read_fifo.tail_r_reg[1]_1 ));
  FDRE \read_fifo.tail_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.tail_r_reg[1]_2 ),
        .Q(\read_fifo.tail_r_reg[1]_0 ),
        .R(\read_fifo.tail_r_reg[1]_1 ));
  FDRE \read_fifo.tail_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.tail_r[2]_i_1_n_0 ),
        .Q(\read_fifo.tail_r_reg [2]),
        .R(\read_fifo.tail_r_reg[1]_1 ));
  FDRE \read_fifo.tail_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.tail_r[3]_i_1_n_0 ),
        .Q(\read_fifo.tail_r_reg [3]),
        .R(\read_fifo.tail_r_reg[1]_1 ));
  FDRE \read_fifo.tail_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\read_fifo.tail_r[4]_i_1_n_0 ),
        .Q(\read_fifo.tail_r_reg [4]),
        .R(\read_fifo.tail_r_reg[1]_1 ));
  FDRE sent_col_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cmd),
        .Q(sent_col_r2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    wr_data_en
       (.I0(wr_data_offset_ns),
        .I1(mc_cmd),
        .I2(col_rd_wr_r1),
        .O(wr_data_en_ns));
  LUT3 #(
    .INIT(8'h0E)) 
    wrdata_en
       (.I0(offset_r2),
        .I1(sent_col_r2),
        .I2(col_rd_wr_r2),
        .O(mc_wrdata_en_ns));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_group_io" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io
   (D0,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    mem_dq_out,
    mem_dq_ts,
    mem_dqs_out,
    mem_dqs_ts,
    idelay_ld_rst,
    CLK,
    \input_[7].iserdes_dq_.iserdesdq_0 ,
    mem_dq_in,
    idelay_inc,
    LD0,
    idelay_ld_rst_reg_0,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    CLKB0,
    iserdes_clkdiv,
    oserdes_clk,
    oserdes_clkdiv,
    po_oserdes_rst,
    DTSBUS,
    of_dqbus,
    oserdes_clk_delayed,
    DQSBUS,
    CTSBUS);
  output [3:0]D0;
  output [3:0]D1;
  output [3:0]D2;
  output [3:0]D3;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [8:0]mem_dq_out;
  output [8:0]mem_dq_ts;
  output mem_dqs_out;
  output mem_dqs_ts;
  output idelay_ld_rst;
  input CLK;
  input \input_[7].iserdes_dq_.iserdesdq_0 ;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input idelay_ld_rst_reg_0;
  input \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  input CLKB0;
  input iserdes_clkdiv;
  input oserdes_clk;
  input oserdes_clkdiv;
  input po_oserdes_rst;
  input [1:0]DTSBUS;
  input [35:0]of_dqbus;
  input oserdes_clk_delayed;
  input [1:0]DQSBUS;
  input [0:0]CTSBUS;

  wire CLK;
  wire CLKB0;
  wire [0:0]CTSBUS;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [1:0]DQSBUS;
  wire [1:0]DTSBUS;
  wire LD0;
  wire data_in_dly_0;
  wire data_in_dly_1;
  wire data_in_dly_2;
  wire data_in_dly_3;
  wire data_in_dly_4;
  wire data_in_dly_5;
  wire data_in_dly_6;
  wire data_in_dly_7;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire idelay_ld_rst_i_1_n_0;
  wire idelay_ld_rst_reg_0;
  wire \input_[7].iserdes_dq_.iserdesdq_0 ;
  wire iserdes_clkdiv;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_out;
  wire [8:0]mem_dq_ts;
  wire mem_dqs_out;
  wire mem_dqs_ts;
  wire [35:0]of_dqbus;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire po_oserdes_rst;
  wire rst_r3_reg_srl3_n_0;
  wire rst_r4;
  wire tbyte_out;
  wire \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ;
  wire \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ;
  wire [4:0]\NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqs 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(DQSBUS[0]),
        .D2(DQSBUS[1]),
        .Q(mem_dqs_out),
        .R(1'b0),
        .S(\NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqsts 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(CTSBUS),
        .D2(CTSBUS),
        .Q(mem_dqs_ts),
        .R(\NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ),
        .S(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    idelay_ld_rst_i_1
       (.I0(rst_r4),
        .I1(idelay_ld_rst),
        .I2(idelay_ld_rst_reg_0),
        .O(idelay_ld_rst_i_1_n_0));
  FDRE idelay_ld_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ld_rst_i_1_n_0),
        .Q(idelay_ld_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[0].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[7].iserdes_dq_.iserdesdq_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_0),
        .IDATAIN(mem_dq_in[0]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(idelay_ld_rst_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[0].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[0]),
        .DDLY(data_in_dly_0),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D0[3]),
        .Q2(D0[2]),
        .Q3(D0[1]),
        .Q4(D0[0]),
        .Q5(\NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[1].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[7].iserdes_dq_.iserdesdq_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_1),
        .IDATAIN(mem_dq_in[1]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(idelay_ld_rst_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[1].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[1]),
        .DDLY(data_in_dly_1),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D1[3]),
        .Q2(D1[2]),
        .Q3(D1[1]),
        .Q4(D1[0]),
        .Q5(\NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[2].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[7].iserdes_dq_.iserdesdq_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_2),
        .IDATAIN(mem_dq_in[2]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(idelay_ld_rst_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[2].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[2]),
        .DDLY(data_in_dly_2),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D2[3]),
        .Q2(D2[2]),
        .Q3(D2[1]),
        .Q4(D2[0]),
        .Q5(\NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[3].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[7].iserdes_dq_.iserdesdq_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_3),
        .IDATAIN(mem_dq_in[3]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(idelay_ld_rst_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[3].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[3]),
        .DDLY(data_in_dly_3),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D3[3]),
        .Q2(D3[2]),
        .Q3(D3[1]),
        .Q4(D3[0]),
        .Q5(\NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[4].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[7].iserdes_dq_.iserdesdq_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_4),
        .IDATAIN(mem_dq_in[4]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(idelay_ld_rst_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[4].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[4]),
        .DDLY(data_in_dly_4),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D4[3]),
        .Q2(D4[2]),
        .Q3(D4[1]),
        .Q4(D4[0]),
        .Q5(\NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[5].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[7].iserdes_dq_.iserdesdq_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_5),
        .IDATAIN(mem_dq_in[5]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(idelay_ld_rst_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[5].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[5]),
        .DDLY(data_in_dly_5),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D5[3]),
        .Q2(D5[2]),
        .Q3(D5[1]),
        .Q4(D5[0]),
        .Q5(\NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[6].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[7].iserdes_dq_.iserdesdq_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_6),
        .IDATAIN(mem_dq_in[6]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(idelay_ld_rst_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[6].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[6]),
        .DDLY(data_in_dly_6),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D6[3]),
        .Q2(D6[2]),
        .Q3(D6[1]),
        .Q4(D6[0]),
        .Q5(\NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[7].iserdes_dq_.idelay_dq.idelaye2 
       (.C(CLK),
        .CE(\input_[7].iserdes_dq_.iserdesdq_0 ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_7),
        .IDATAIN(mem_dq_in[7]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(idelay_ld_rst_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[7].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[7]),
        .DDLY(data_in_dly_7),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D7[3]),
        .Q2(D7[2]),
        .Q3(D7[1]),
        .Q4(D7[0]),
        .Q5(\NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[0].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[0]),
        .D2(of_dqbus[1]),
        .D3(of_dqbus[2]),
        .D4(of_dqbus[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[0]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[1].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[4]),
        .D2(of_dqbus[5]),
        .D3(of_dqbus[6]),
        .D4(of_dqbus[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[1]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[2].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[8]),
        .D2(of_dqbus[9]),
        .D3(of_dqbus[10]),
        .D4(of_dqbus[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[2]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[3].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[12]),
        .D2(of_dqbus[13]),
        .D3(of_dqbus[14]),
        .D4(of_dqbus[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[3]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[16]),
        .D2(of_dqbus[17]),
        .D3(of_dqbus[18]),
        .D4(of_dqbus[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[4]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[20]),
        .D2(of_dqbus[21]),
        .D3(of_dqbus[22]),
        .D4(of_dqbus[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[5]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[24]),
        .D2(of_dqbus[25]),
        .D3(of_dqbus[26]),
        .D4(of_dqbus[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[6]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[7].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[28]),
        .D2(of_dqbus[29]),
        .D3(of_dqbus[30]),
        .D4(of_dqbus[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[7]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[32]),
        .D2(of_dqbus[33]),
        .D3(of_dqbus[34]),
        .D4(of_dqbus[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[8]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[8]));
  (* srl_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3_reg_srl3 " *) 
  SRL16E rst_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(idelay_ld_rst_reg_0),
        .Q(rst_r3_reg_srl3_n_0));
  FDRE rst_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_r3_reg_srl3_n_0),
        .Q(rst_r4),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("TRUE"),
    .TRISTATE_WIDTH(4)) 
    \slave_ts.oserdes_slave_ts 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b0),
        .D4(1'b0),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ),
        .OQ(\NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ),
        .T1(DTSBUS[0]),
        .T2(DTSBUS[0]),
        .T3(DTSBUS[1]),
        .T4(DTSBUS[1]),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(tbyte_out),
        .TCE(1'b1),
        .TFB(\NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ),
        .TQ(\NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_group_io" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized0
   (mem_dq_out,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_dq,
    po_oserdes_rst);
  output [3:0]mem_dq_out;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [15:0]oserdes_dq;
  input po_oserdes_rst;

  wire [3:0]mem_dq_out;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [15:0]oserdes_dq;
  wire po_oserdes_rst;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[10].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[8]),
        .D2(oserdes_dq[9]),
        .D3(oserdes_dq[10]),
        .D4(oserdes_dq[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[2]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[12]),
        .D2(oserdes_dq[13]),
        .D3(oserdes_dq[14]),
        .D4(oserdes_dq[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[3]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[0]),
        .D2(oserdes_dq[1]),
        .D3(oserdes_dq[2]),
        .D4(oserdes_dq[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[0]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[4]),
        .D2(oserdes_dq[5]),
        .D3(oserdes_dq[6]),
        .D4(oserdes_dq[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[1]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_group_io" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized1
   (mem_dq_out,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_dq,
    po_oserdes_rst);
  output [11:0]mem_dq_out;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [47:0]oserdes_dq;
  input po_oserdes_rst;

  wire [11:0]mem_dq_out;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [47:0]oserdes_dq;
  wire po_oserdes_rst;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[0].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[0]),
        .D2(oserdes_dq[1]),
        .D3(oserdes_dq[2]),
        .D4(oserdes_dq[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[0]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[10].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[40]),
        .D2(oserdes_dq[41]),
        .D3(oserdes_dq[42]),
        .D4(oserdes_dq[43]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[10]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[44]),
        .D2(oserdes_dq[45]),
        .D3(oserdes_dq[46]),
        .D4(oserdes_dq[47]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[11]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[1].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[4]),
        .D2(oserdes_dq[5]),
        .D3(oserdes_dq[6]),
        .D4(oserdes_dq[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[1]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[2].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[8]),
        .D2(oserdes_dq[9]),
        .D3(oserdes_dq[10]),
        .D4(oserdes_dq[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[2]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[3].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[12]),
        .D2(oserdes_dq[13]),
        .D3(oserdes_dq[14]),
        .D4(oserdes_dq[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[3]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[16]),
        .D2(oserdes_dq[17]),
        .D3(oserdes_dq[18]),
        .D4(oserdes_dq[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[4]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[20]),
        .D2(oserdes_dq[21]),
        .D3(oserdes_dq[22]),
        .D4(oserdes_dq[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[5]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[24]),
        .D2(oserdes_dq[25]),
        .D3(oserdes_dq[26]),
        .D4(oserdes_dq[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[6]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[7].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[28]),
        .D2(oserdes_dq[29]),
        .D3(oserdes_dq[30]),
        .D4(oserdes_dq[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[7]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[8].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[32]),
        .D2(oserdes_dq[33]),
        .D3(oserdes_dq[34]),
        .D4(oserdes_dq[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[8]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[36]),
        .D2(oserdes_dq[37]),
        .D3(oserdes_dq[38]),
        .D4(oserdes_dq[39]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[9]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_group_io" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized2
   (mem_dq_out,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_dq,
    po_oserdes_rst);
  output [8:0]mem_dq_out;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [35:0]oserdes_dq;
  input po_oserdes_rst;

  wire [8:0]mem_dq_out;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [35:0]oserdes_dq;
  wire po_oserdes_rst;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[1].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[0]),
        .D2(oserdes_dq[1]),
        .D3(oserdes_dq[2]),
        .D4(oserdes_dq[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[0]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[2].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[4]),
        .D2(oserdes_dq[5]),
        .D3(oserdes_dq[6]),
        .D4(oserdes_dq[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[1]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[3].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[8]),
        .D2(oserdes_dq[9]),
        .D3(oserdes_dq[10]),
        .D4(oserdes_dq[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[2]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[12]),
        .D2(oserdes_dq[13]),
        .D3(oserdes_dq[14]),
        .D4(oserdes_dq[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[3]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[16]),
        .D2(oserdes_dq[17]),
        .D3(oserdes_dq[18]),
        .D4(oserdes_dq[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[4]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[20]),
        .D2(oserdes_dq[21]),
        .D3(oserdes_dq[22]),
        .D4(oserdes_dq[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[5]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[7].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[24]),
        .D2(oserdes_dq[25]),
        .D3(oserdes_dq[26]),
        .D4(oserdes_dq[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[6]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[8].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[28]),
        .D2(oserdes_dq[29]),
        .D3(oserdes_dq[30]),
        .D4(oserdes_dq[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[7]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[32]),
        .D2(oserdes_dq[33]),
        .D3(oserdes_dq[34]),
        .D4(oserdes_dq[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[8]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_lane" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane
   (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    \rd_ptr_timing_reg[1] ,
    A_rst_primitives_reg,
    mem_dq_out,
    mem_dq_ts,
    mem_dqs_out,
    mem_dqs_ts,
    ddr3_ila_rdpath,
    COUNTERREADVAL,
    A_rst_primitives_reg_0,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    idelay_ld_rst,
    \ddr3_vio_sync_out[11] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]_0 ,
    \ddr3_vio_sync_out[9] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]_0 ,
    \ddr3_vio_sync_out[9]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]_0 ,
    \ddr3_vio_sync_out[9]_1 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]_0 ,
    \ddr3_vio_sync_out[9]_2 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]_0 ,
    \ddr3_vio_sync_out[9]_3 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]_0 ,
    \ddr3_vio_sync_out[9]_4 ,
    \ddr3_vio_sync_out[9]_5 ,
    \ddr3_vio_sync_out[9]_6 ,
    \ddr3_vio_sync_out[9]_7 ,
    \ddr3_vio_sync_out[9]_8 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]_0 ,
    \ddr3_vio_sync_out[9]_9 ,
    \ddr3_vio_sync_out[9]_10 ,
    \ddr3_vio_sync_out[9]_11 ,
    \ddr3_vio_sync_out[9]_12 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]_0 ,
    \ddr3_vio_sync_out[9]_13 ,
    \ddr3_vio_sync_out[9]_14 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]_0 ,
    \ddr3_vio_sync_out[9]_15 ,
    \ddr3_vio_sync_out[9]_16 ,
    \ddr3_vio_sync_out[9]_17 ,
    \ddr3_vio_sync_out[9]_18 ,
    \ddr3_vio_sync_out[9]_19 ,
    Q,
    \my_empty_reg[4]_rep ,
    \not_strict_mode.rd_buf_we ,
    \my_empty_reg[0] ,
    ADDRA,
    init_complete_r1_timing_reg,
    \my_empty_reg[1] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2 ,
    phy_rddata_en,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_1 ,
    \entry_cnt_reg[4] ,
    wr_en_1,
    \wr_ptr_reg[0] ,
    wr_ptr,
    \wr_ptr_reg[3] ,
    wr_en,
    CLK,
    \input_[7].iserdes_dq_.iserdesdq ,
    mem_dq_in,
    idelay_inc,
    LD0,
    idelay_ld_rst_reg,
    CLKB0,
    INBURSTPENDING,
    \pi_dqs_found_lanes_r1_reg[0] ,
    \pi_dqs_found_lanes_r1_reg[0]_0 ,
    \pi_dqs_found_lanes_r1_reg[0]_1 ,
    \pi_dqs_found_lanes_r1_reg[0]_2 ,
    freq_refclk,
    mem_refclk,
    in_dqs,
    \pi_dqs_found_lanes_r1_reg[0]_3 ,
    sync_pulse,
    PCENABLECALIB,
    INRANKA,
    COUNTERLOADVAL,
    OUTBURSTPENDING,
    \po_counter_read_val_reg[8] ,
    \po_counter_read_val_reg[8]_0 ,
    \po_counter_read_val_reg[8]_1 ,
    \po_counter_read_val_reg[8]_2 ,
    D0,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D9,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    ddr3_vio_sync_out,
    mem_out,
    \not_strict_mode.status_ram.rd_buf_we_r1_reg ,
    out,
    ram_init_done_r,
    \read_fifo.fifo_out_data_r_reg[6] ,
    \read_fifo.tail_r_reg ,
    mux_wrdata_en,
    mc_wrdata_en,
    \wr_ptr_timing_reg[0] ,
    calib_wrdata_en,
    DOC,
    \not_strict_mode.app_rd_data_reg[0] ,
    DOB,
    DOA,
    \not_strict_mode.app_rd_data_reg[7] ,
    \not_strict_mode.app_rd_data_reg[9] ,
    \not_strict_mode.app_rd_data_reg[11] ,
    \not_strict_mode.app_rd_data_reg[13] ,
    \not_strict_mode.app_rd_data_reg[15] ,
    \not_strict_mode.app_rd_data_reg[17] ,
    \not_strict_mode.app_rd_data_reg[19] ,
    \not_strict_mode.app_rd_data_reg[21] ,
    \not_strict_mode.app_rd_data_reg[23] ,
    \not_strict_mode.app_rd_data_reg[25] ,
    \not_strict_mode.app_rd_data_reg[27] ,
    \not_strict_mode.app_rd_data_reg[29] ,
    \not_strict_mode.app_rd_data_reg[31] );
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output A_rst_primitives_reg;
  output [8:0]mem_dq_out;
  output [8:0]mem_dq_ts;
  output mem_dqs_out;
  output mem_dqs_ts;
  output [1:0]ddr3_ila_rdpath;
  output [5:0]COUNTERREADVAL;
  output [8:0]A_rst_primitives_reg_0;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output idelay_ld_rst;
  output [10:0]\ddr3_vio_sync_out[11] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]_0 ;
  output \ddr3_vio_sync_out[9] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]_0 ;
  output \ddr3_vio_sync_out[9]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]_0 ;
  output \ddr3_vio_sync_out[9]_1 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]_0 ;
  output \ddr3_vio_sync_out[9]_2 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]_0 ;
  output \ddr3_vio_sync_out[9]_3 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]_0 ;
  output \ddr3_vio_sync_out[9]_4 ;
  output \ddr3_vio_sync_out[9]_5 ;
  output \ddr3_vio_sync_out[9]_6 ;
  output \ddr3_vio_sync_out[9]_7 ;
  output \ddr3_vio_sync_out[9]_8 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]_0 ;
  output \ddr3_vio_sync_out[9]_9 ;
  output \ddr3_vio_sync_out[9]_10 ;
  output \ddr3_vio_sync_out[9]_11 ;
  output \ddr3_vio_sync_out[9]_12 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]_0 ;
  output \ddr3_vio_sync_out[9]_13 ;
  output \ddr3_vio_sync_out[9]_14 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]_0 ;
  output \ddr3_vio_sync_out[9]_15 ;
  output \ddr3_vio_sync_out[9]_16 ;
  output \ddr3_vio_sync_out[9]_17 ;
  output \ddr3_vio_sync_out[9]_18 ;
  output \ddr3_vio_sync_out[9]_19 ;
  output [59:0]Q;
  output \my_empty_reg[4]_rep ;
  output \not_strict_mode.rd_buf_we ;
  output [0:0]\my_empty_reg[0] ;
  output [1:0]ADDRA;
  output init_complete_r1_timing_reg;
  output \my_empty_reg[1] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2 ;
  output phy_rddata_en;
  output [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_1 ;
  output [2:0]\entry_cnt_reg[4] ;
  output wr_en_1;
  output \wr_ptr_reg[0] ;
  output [0:0]wr_ptr;
  output [3:0]\wr_ptr_reg[3] ;
  output wr_en;
  input CLK;
  input \input_[7].iserdes_dq_.iserdesdq ;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input idelay_ld_rst_reg;
  input CLKB0;
  input [0:0]INBURSTPENDING;
  input \pi_dqs_found_lanes_r1_reg[0] ;
  input \pi_dqs_found_lanes_r1_reg[0]_0 ;
  input \pi_dqs_found_lanes_r1_reg[0]_1 ;
  input \pi_dqs_found_lanes_r1_reg[0]_2 ;
  input freq_refclk;
  input mem_refclk;
  input in_dqs;
  input \pi_dqs_found_lanes_r1_reg[0]_3 ;
  input sync_pulse;
  input [1:0]PCENABLECALIB;
  input [1:0]INRANKA;
  input [5:0]COUNTERLOADVAL;
  input [0:0]OUTBURSTPENDING;
  input \po_counter_read_val_reg[8] ;
  input \po_counter_read_val_reg[8]_0 ;
  input \po_counter_read_val_reg[8]_1 ;
  input \po_counter_read_val_reg[8]_2 ;
  input [3:0]D0;
  input [3:0]D1;
  input [3:0]D2;
  input [3:0]D3;
  input [3:0]D4;
  input [3:0]D5;
  input [3:0]D6;
  input [3:0]D7;
  input [3:0]D9;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input [2:0]ddr3_vio_sync_out;
  input [31:0]mem_out;
  input [0:0]\not_strict_mode.status_ram.rd_buf_we_r1_reg ;
  input out;
  input ram_init_done_r;
  input \read_fifo.fifo_out_data_r_reg[6] ;
  input [1:0]\read_fifo.tail_r_reg ;
  input mux_wrdata_en;
  input mc_wrdata_en;
  input \wr_ptr_timing_reg[0] ;
  input calib_wrdata_en;
  input [1:0]DOC;
  input \not_strict_mode.app_rd_data_reg[0] ;
  input [1:0]DOB;
  input [1:0]DOA;
  input [1:0]\not_strict_mode.app_rd_data_reg[7] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[9] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[11] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[13] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[15] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[17] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[19] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[21] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[23] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[25] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[27] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[29] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[31] ;

  wire [1:0]ADDRA;
  wire A_if_a_empty;
  wire A_pi_dqs_out_of_range;
  wire A_pi_fine_overflow;
  wire A_po_coarse_overflow;
  wire A_po_fine_overflow;
  wire A_rst_primitives_reg;
  wire [8:0]A_rst_primitives_reg_0;
  wire CLK;
  wire CLKB0;
  wire [5:0]COUNTERLOADVAL;
  wire [5:0]COUNTERREADVAL;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D9;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire [0:0]INBURSTPENDING;
  wire [1:0]INRANKA;
  wire LD0;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [59:0]Q;
  wire calib_wrdata_en;
  wire [1:0]ddr3_ila_rdpath;
  wire [2:0]ddr3_vio_sync_out;
  wire [10:0]\ddr3_vio_sync_out[11] ;
  wire \ddr3_vio_sync_out[9] ;
  wire \ddr3_vio_sync_out[9]_0 ;
  wire \ddr3_vio_sync_out[9]_1 ;
  wire \ddr3_vio_sync_out[9]_10 ;
  wire \ddr3_vio_sync_out[9]_11 ;
  wire \ddr3_vio_sync_out[9]_12 ;
  wire \ddr3_vio_sync_out[9]_13 ;
  wire \ddr3_vio_sync_out[9]_14 ;
  wire \ddr3_vio_sync_out[9]_15 ;
  wire \ddr3_vio_sync_out[9]_16 ;
  wire \ddr3_vio_sync_out[9]_17 ;
  wire \ddr3_vio_sync_out[9]_18 ;
  wire \ddr3_vio_sync_out[9]_19 ;
  wire \ddr3_vio_sync_out[9]_2 ;
  wire \ddr3_vio_sync_out[9]_3 ;
  wire \ddr3_vio_sync_out[9]_4 ;
  wire \ddr3_vio_sync_out[9]_5 ;
  wire \ddr3_vio_sync_out[9]_6 ;
  wire \ddr3_vio_sync_out[9]_7 ;
  wire \ddr3_vio_sync_out[9]_8 ;
  wire \ddr3_vio_sync_out[9]_9 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ;
  wire [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_1 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]_0 ;
  wire [2:0]\entry_cnt_reg[4] ;
  wire freq_refclk;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire idelay_ld_rst_reg;
  wire [3:0]if_d0;
  wire [3:0]if_d1;
  wire [3:0]if_d2;
  wire [3:0]if_d3;
  wire [3:0]if_d4;
  wire [3:0]if_d5;
  wire [3:0]if_d6;
  wire [3:0]if_d7;
  wire if_empty_;
  wire ififo_rst;
  wire ififo_rst_reg0;
  wire ififo_wr_enable;
  wire in_dqs;
  wire \in_fifo_gen.in_fifo_n_1 ;
  wire \in_fifo_gen.in_fifo_n_3 ;
  wire init_complete_r1_timing_reg;
  wire \input_[7].iserdes_dq_.iserdesdq ;
  wire iserdes_clkdiv;
  wire mc_wrdata_en;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_out;
  wire [8:0]mem_dq_ts;
  wire mem_dqs_out;
  wire mem_dqs_ts;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire mux_wrdata_en;
  wire [0:0]\my_empty_reg[0] ;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[4]_rep ;
  wire \not_strict_mode.app_rd_data_reg[0] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[11] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[13] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[15] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[17] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[19] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[21] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[23] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[25] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[27] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[29] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[31] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[7] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[9] ;
  wire \not_strict_mode.rd_buf_we ;
  wire [0:0]\not_strict_mode.status_ram.rd_buf_we_r1_reg ;
  wire [39:0]of_dqbus;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ;
  wire ofifo_rst;
  wire ofifo_rst_reg0;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire out;
  wire out_fifo_n_0;
  wire out_fifo_n_1;
  wire out_fifo_n_2;
  wire out_fifo_n_3;
  wire \phaser_in_gen.phaser_in_n_5 ;
  wire \phaser_in_gen.phaser_in_n_7 ;
  wire phy_rddata_en;
  wire \pi_dqs_found_lanes_r1_reg[0] ;
  wire \pi_dqs_found_lanes_r1_reg[0]_0 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_1 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_2 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_3 ;
  wire \po_counter_read_val_reg[8] ;
  wire \po_counter_read_val_reg[8]_0 ;
  wire \po_counter_read_val_reg[8]_1 ;
  wire \po_counter_read_val_reg[8]_2 ;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire ram_init_done_r;
  wire [79:0]rd_data;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[3] ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \read_fifo.fifo_out_data_r_reg[6] ;
  wire [1:0]\read_fifo.tail_r_reg ;
  wire sync_pulse;
  wire wr_en;
  wire wr_en_1;
  wire [0:0]wr_ptr;
  wire \wr_ptr_reg[0] ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire \wr_ptr_timing_reg[0] ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED ;
  wire [7:4]NLW_out_fifo_Q5_UNCONNECTED;
  wire [7:4]NLW_out_fifo_Q6_UNCONNECTED;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io ddr_byte_group_io
       (.CLK(CLK),
        .CLKB0(CLKB0),
        .CTSBUS(oserdes_dqs_ts[0]),
        .D0(if_d0),
        .D1(if_d1),
        .D2(if_d2),
        .D3(if_d3),
        .D4(if_d4),
        .D5(if_d5),
        .D6(if_d6),
        .D7(if_d7),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .LD0(LD0),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (A_rst_primitives_reg),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .idelay_ld_rst_reg_0(idelay_ld_rst_reg),
        .\input_[7].iserdes_dq_.iserdesdq_0 (\input_[7].iserdes_dq_.iserdesdq ),
        .iserdes_clkdiv(iserdes_clkdiv),
        .mem_dq_in(mem_dq_in),
        .mem_dq_out(mem_dq_out),
        .mem_dq_ts(mem_dq_ts),
        .mem_dqs_out(mem_dqs_out),
        .mem_dqs_ts(mem_dqs_ts),
        .of_dqbus({of_dqbus[39:36],of_dqbus[31:0]}),
        .oserdes_clk(oserdes_clk),
        .oserdes_clk_delayed(oserdes_clk_delayed),
        .oserdes_clkdiv(oserdes_clkdiv),
        .po_oserdes_rst(po_oserdes_rst));
  (* syn_maxfan = "3" *) 
  FDRE \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_empty_),
        .Q(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data[9]),
        .Q(Q[9]),
        .R(1'b0));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_if_post_fifo \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo 
       (.ADDRA(ADDRA),
        .CLK(CLK),
        .DOA(DOA),
        .DOB(DOB),
        .DOC(DOC),
        .Q({Q[59:56],Q[51:48],Q[43:40],Q[35:32],Q[27:24],Q[19:16],Q[11:8],Q[3:0]}),
        .SR(ififo_rst),
        .ddr3_vio_sync_out(ddr3_vio_sync_out),
        .\ddr3_vio_sync_out[11] (\ddr3_vio_sync_out[11] ),
        .\ddr3_vio_sync_out[9] (\ddr3_vio_sync_out[9] ),
        .\ddr3_vio_sync_out[9]_0 (\ddr3_vio_sync_out[9]_0 ),
        .\ddr3_vio_sync_out[9]_1 (\ddr3_vio_sync_out[9]_1 ),
        .\ddr3_vio_sync_out[9]_10 (\ddr3_vio_sync_out[9]_10 ),
        .\ddr3_vio_sync_out[9]_11 (\ddr3_vio_sync_out[9]_11 ),
        .\ddr3_vio_sync_out[9]_12 (\ddr3_vio_sync_out[9]_12 ),
        .\ddr3_vio_sync_out[9]_13 (\ddr3_vio_sync_out[9]_13 ),
        .\ddr3_vio_sync_out[9]_14 (\ddr3_vio_sync_out[9]_14 ),
        .\ddr3_vio_sync_out[9]_15 (\ddr3_vio_sync_out[9]_15 ),
        .\ddr3_vio_sync_out[9]_16 (\ddr3_vio_sync_out[9]_16 ),
        .\ddr3_vio_sync_out[9]_17 (\ddr3_vio_sync_out[9]_17 ),
        .\ddr3_vio_sync_out[9]_18 (\ddr3_vio_sync_out[9]_18 ),
        .\ddr3_vio_sync_out[9]_19 (\ddr3_vio_sync_out[9]_19 ),
        .\ddr3_vio_sync_out[9]_2 (\ddr3_vio_sync_out[9]_2 ),
        .\ddr3_vio_sync_out[9]_3 (\ddr3_vio_sync_out[9]_3 ),
        .\ddr3_vio_sync_out[9]_4 (\ddr3_vio_sync_out[9]_4 ),
        .\ddr3_vio_sync_out[9]_5 (\ddr3_vio_sync_out[9]_5 ),
        .\ddr3_vio_sync_out[9]_6 (\ddr3_vio_sync_out[9]_6 ),
        .\ddr3_vio_sync_out[9]_7 (\ddr3_vio_sync_out[9]_7 ),
        .\ddr3_vio_sync_out[9]_8 (\ddr3_vio_sync_out[9]_8 ),
        .\ddr3_vio_sync_out[9]_9 (\ddr3_vio_sync_out[9]_9 ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_1 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]_0 ),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .mem_out(mem_out),
        .\my_empty_reg[0]_0 (\my_empty_reg[0] ),
        .\my_empty_reg[4]_rep_0 (\my_empty_reg[4]_rep ),
        .\not_strict_mode.app_rd_data_reg[0] (\not_strict_mode.app_rd_data_reg[0] ),
        .\not_strict_mode.app_rd_data_reg[11] (\not_strict_mode.app_rd_data_reg[11] ),
        .\not_strict_mode.app_rd_data_reg[13] (\not_strict_mode.app_rd_data_reg[13] ),
        .\not_strict_mode.app_rd_data_reg[15] (\not_strict_mode.app_rd_data_reg[15] ),
        .\not_strict_mode.app_rd_data_reg[17] (\not_strict_mode.app_rd_data_reg[17] ),
        .\not_strict_mode.app_rd_data_reg[19] (\not_strict_mode.app_rd_data_reg[19] ),
        .\not_strict_mode.app_rd_data_reg[21] (\not_strict_mode.app_rd_data_reg[21] ),
        .\not_strict_mode.app_rd_data_reg[23] (\not_strict_mode.app_rd_data_reg[23] ),
        .\not_strict_mode.app_rd_data_reg[25] (\not_strict_mode.app_rd_data_reg[25] ),
        .\not_strict_mode.app_rd_data_reg[27] (\not_strict_mode.app_rd_data_reg[27] ),
        .\not_strict_mode.app_rd_data_reg[29] (\not_strict_mode.app_rd_data_reg[29] ),
        .\not_strict_mode.app_rd_data_reg[31] (\not_strict_mode.app_rd_data_reg[31] ),
        .\not_strict_mode.app_rd_data_reg[7] (\not_strict_mode.app_rd_data_reg[7] ),
        .\not_strict_mode.app_rd_data_reg[9] (\not_strict_mode.app_rd_data_reg[9] ),
        .\not_strict_mode.rd_buf_we (\not_strict_mode.rd_buf_we ),
        .\not_strict_mode.status_ram.rd_buf_we_r1_reg (\not_strict_mode.status_ram.rd_buf_we_r1_reg ),
        .out(out),
        .phy_rddata_en(phy_rddata_en),
        .ram_init_done_r(ram_init_done_r),
        .\rd_ptr_timing_reg[1]_0 (\rd_ptr_timing_reg[1] ),
        .\read_fifo.fifo_out_data_r_reg[6] (\read_fifo.fifo_out_data_r_reg[6] ),
        .\read_fifo.tail_r_reg (\read_fifo.tail_r_reg ),
        .wr_en(wr_en),
        .wr_ptr(wr_ptr),
        .\wr_ptr_reg[0]_0 (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[1]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ));
  FDRE #(
    .INIT(1'b1)) 
    ififo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ififo_rst_reg0),
        .Q(ififo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IN_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \in_fifo_gen.in_fifo 
       (.ALMOSTEMPTY(A_if_a_empty),
        .ALMOSTFULL(\in_fifo_gen.in_fifo_n_1 ),
        .D0(if_d0),
        .D1(if_d1),
        .D2(if_d2),
        .D3(if_d3),
        .D4(if_d4),
        .D5({\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED [7:4],if_d5}),
        .D6({\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED [7:4],if_d6}),
        .D7(if_d7),
        .D8({1'b0,1'b0,1'b0,1'b0}),
        .D9({1'b0,1'b0,1'b0,1'b0}),
        .EMPTY(if_empty_),
        .FULL(\in_fifo_gen.in_fifo_n_3 ),
        .Q0(rd_data[7:0]),
        .Q1(rd_data[15:8]),
        .Q2(rd_data[23:16]),
        .Q3(rd_data[31:24]),
        .Q4(rd_data[39:32]),
        .Q5(rd_data[47:40]),
        .Q6(rd_data[55:48]),
        .Q7(rd_data[63:56]),
        .Q8(rd_data[71:64]),
        .Q9(rd_data[79:72]),
        .RDCLK(CLK),
        .RDEN(1'b1),
        .RESET(ififo_rst),
        .WRCLK(iserdes_clkdiv),
        .WREN(ififo_wr_enable));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_8 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.CLK(CLK),
        .Q(\entry_cnt_reg[4] ),
        .calib_wrdata_en(calib_wrdata_en),
        .mc_wrdata_en(mc_wrdata_en),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1]_0 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ),
        .\my_empty_reg[1]_1 (\my_empty_reg[1] ),
        .\my_full_reg[4]_0 (out_fifo_n_3),
        .ofifo_rst(ofifo_rst),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3] ),
        .wr_en_1(wr_en_1),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3] ),
        .\wr_ptr_timing_reg[0]_0 (\wr_ptr_timing_reg[0] ));
  FDRE #(
    .INIT(1'b1)) 
    ofifo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofifo_rst_reg0),
        .Q(ofifo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(out_fifo_n_1),
        .D0({1'b0,1'b0,1'b0,1'b0,D0}),
        .D1({1'b0,1'b0,1'b0,1'b0,D1}),
        .D2({1'b0,1'b0,1'b0,1'b0,D2}),
        .D3({1'b0,1'b0,1'b0,1'b0,D3}),
        .D4({1'b0,1'b0,1'b0,1'b0,D4}),
        .D5({1'b0,1'b0,1'b0,1'b0,D5}),
        .D6({1'b0,1'b0,1'b0,1'b0,D6}),
        .D7({1'b0,1'b0,1'b0,1'b0,D7}),
        .D8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D9({1'b0,1'b0,1'b0,1'b0,D9}),
        .EMPTY(out_fifo_n_2),
        .FULL(out_fifo_n_3),
        .Q0(of_dqbus[3:0]),
        .Q1(of_dqbus[7:4]),
        .Q2(of_dqbus[11:8]),
        .Q3(of_dqbus[15:12]),
        .Q4(of_dqbus[19:16]),
        .Q5({NLW_out_fifo_Q5_UNCONNECTED[7:4],of_dqbus[23:20]}),
        .Q6({NLW_out_fifo_Q6_UNCONNECTED[7:4],of_dqbus[27:24]}),
        .Q7(of_dqbus[31:28]),
        .Q8(of_dqbus[35:32]),
        .Q9(of_dqbus[39:36]),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_IN_PHY #(
    .BURST_MODE("TRUE"),
    .CLKOUT_DIV(2),
    .DQS_AUTO_RECAL(1'b0),
    .DQS_BIAS_MODE("FALSE"),
    .DQS_FIND_PATTERN(3'b000),
    .FINE_DELAY(33),
    .FREQ_REF_DIV("DIV2"),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.076000),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(3.076000),
    .REFCLK_PERIOD(1.538000),
    .SEL_CLK_OFFSET(6),
    .SYNC_IN_DIV_RST("TRUE"),
    .WR_CYCLES("FALSE")) 
    \phaser_in_gen.phaser_in 
       (.BURSTPENDINGPHY(INBURSTPENDING),
        .COUNTERLOADEN(\pi_dqs_found_lanes_r1_reg[0] ),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .COUNTERREADEN(\pi_dqs_found_lanes_r1_reg[0]_0 ),
        .COUNTERREADVAL(COUNTERREADVAL),
        .DQSFOUND(ddr3_ila_rdpath[1]),
        .DQSOUTOFRANGE(A_pi_dqs_out_of_range),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(\pi_dqs_found_lanes_r1_reg[0]_1 ),
        .FINEINC(\pi_dqs_found_lanes_r1_reg[0]_2 ),
        .FINEOVERFLOW(A_pi_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .ICLK(A_rst_primitives_reg),
        .ICLKDIV(iserdes_clkdiv),
        .ISERDESRST(\phaser_in_gen.phaser_in_n_5 ),
        .MEMREFCLK(mem_refclk),
        .PHASELOCKED(ddr3_ila_rdpath[0]),
        .PHASEREFCLK(in_dqs),
        .RANKSELPHY(INRANKA),
        .RCLK(\phaser_in_gen.phaser_in_n_7 ),
        .RST(idelay_ld_rst_reg),
        .RSTDQSFIND(\pi_dqs_found_lanes_r1_reg[0]_3 ),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK),
        .WRENABLE(ififo_wr_enable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.076000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.538000),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(\po_counter_read_val_reg[8] ),
        .COARSEINC(\po_counter_read_val_reg[8] ),
        .COARSEOVERFLOW(A_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(\pi_dqs_found_lanes_r1_reg[0]_0 ),
        .COUNTERREADVAL(A_rst_primitives_reg_0),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(\po_counter_read_val_reg[8]_0 ),
        .FINEINC(\po_counter_read_val_reg[8]_1 ),
        .FINEOVERFLOW(A_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(idelay_ld_rst_reg),
        .SELFINEOCLKDELAY(\po_counter_read_val_reg[8]_2 ),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_lane" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized0
   (\rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    wr_en_2,
    \my_empty_reg[1] ,
    phy_mc_cmd_full,
    Q,
    mem_dq_out,
    D,
    OUTBURSTPENDING,
    \po_counter_read_val_reg[8] ,
    \po_counter_read_val_reg[8]_0 ,
    \po_counter_read_val_reg[8]_1 ,
    \po_counter_read_val_reg[8]_2 ,
    freq_refclk,
    mem_refclk,
    \po_counter_read_val_reg[8]_3 ,
    \po_counter_read_val_reg[8]_4 ,
    sync_pulse,
    CLK,
    PCENABLECALIB,
    ofifo_rst,
    \my_full_reg[3] ,
    \my_full_reg[3]_0 ,
    \my_full_reg[3]_1 ,
    calib_cmd_wren,
    \wr_ptr_timing_reg[0] ,
    C_of_full,
    D_of_full,
    mux_cmd_wren,
    \my_empty_reg[6] ,
    \po_counter_read_val_reg[8]_5 ,
    COUNTERREADVAL,
    calib_sel,
    \po_counter_read_val_reg[8]_6 );
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output wr_en_2;
  output \my_empty_reg[1] ;
  output phy_mc_cmd_full;
  output [3:0]Q;
  output [3:0]mem_dq_out;
  output [8:0]D;
  input [0:0]OUTBURSTPENDING;
  input \po_counter_read_val_reg[8] ;
  input \po_counter_read_val_reg[8]_0 ;
  input \po_counter_read_val_reg[8]_1 ;
  input \po_counter_read_val_reg[8]_2 ;
  input freq_refclk;
  input mem_refclk;
  input \po_counter_read_val_reg[8]_3 ;
  input \po_counter_read_val_reg[8]_4 ;
  input sync_pulse;
  input CLK;
  input [1:0]PCENABLECALIB;
  input ofifo_rst;
  input [3:0]\my_full_reg[3] ;
  input [7:0]\my_full_reg[3]_0 ;
  input [3:0]\my_full_reg[3]_1 ;
  input calib_cmd_wren;
  input \wr_ptr_timing_reg[0] ;
  input C_of_full;
  input D_of_full;
  input mux_cmd_wren;
  input \my_empty_reg[6] ;
  input [8:0]\po_counter_read_val_reg[8]_5 ;
  input [8:0]COUNTERREADVAL;
  input [1:0]calib_sel;
  input [8:0]\po_counter_read_val_reg[8]_6 ;

  wire B_of_a_full;
  wire B_of_full;
  wire B_po_coarse_overflow;
  wire [8:0]B_po_counter_read_val;
  wire B_po_fine_overflow;
  wire CLK;
  wire [8:0]COUNTERREADVAL;
  wire C_of_full;
  wire [8:0]D;
  wire D_of_full;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [3:0]Q;
  wire calib_cmd_wren;
  wire [1:0]calib_sel;
  wire freq_refclk;
  wire [3:0]mem_dq_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[6] ;
  wire [3:0]\my_full_reg[3] ;
  wire [7:0]\my_full_reg[3]_0 ;
  wire [3:0]\my_full_reg[3]_1 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire ofifo_rst;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire out_fifo_n_0;
  wire out_fifo_n_2;
  wire phy_mc_cmd_full;
  wire \po_counter_read_val_reg[8] ;
  wire \po_counter_read_val_reg[8]_0 ;
  wire \po_counter_read_val_reg[8]_1 ;
  wire \po_counter_read_val_reg[8]_2 ;
  wire \po_counter_read_val_reg[8]_3 ;
  wire \po_counter_read_val_reg[8]_4 ;
  wire [8:0]\po_counter_read_val_reg[8]_5 ;
  wire [8:0]\po_counter_read_val_reg[8]_6 ;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[3] ;
  wire sync_pulse;
  wire wr_en_2;
  wire \wr_ptr_timing_reg[0] ;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized0 ddr_byte_group_io
       (.mem_dq_out(mem_dq_out),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_dq({of_q6[7:4],of_q5,of_q4}),
        .po_oserdes_rst(po_oserdes_rst));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_7 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.B_of_full(B_of_full),
        .CLK(CLK),
        .Q(Q),
        .calib_cmd_wren(calib_cmd_wren),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1]_0 (\my_empty_reg[1] ),
        .\my_empty_reg[1]_1 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ),
        .\my_empty_reg[6]_0 (\my_empty_reg[6] ),
        .ofifo_rst(ofifo_rst),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3] ),
        .wr_en_2(wr_en_2),
        .\wr_ptr_timing_reg[0]_0 (\wr_ptr_timing_reg[0] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(B_of_a_full),
        .D0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D4({1'b0,1'b0,1'b0,1'b0,\my_full_reg[3] }),
        .D5(\my_full_reg[3]_0 ),
        .D6({\my_full_reg[3]_1 ,1'b0,1'b0,1'b0,1'b0}),
        .D7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D9({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMPTY(out_fifo_n_2),
        .FULL(B_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("FALSE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.076000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.538000),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(\po_counter_read_val_reg[8] ),
        .COARSEINC(\po_counter_read_val_reg[8] ),
        .COARSEOVERFLOW(B_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(\po_counter_read_val_reg[8]_0 ),
        .COUNTERREADVAL(B_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(\po_counter_read_val_reg[8]_1 ),
        .FINEINC(\po_counter_read_val_reg[8]_2 ),
        .FINEOVERFLOW(B_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(\po_counter_read_val_reg[8]_3 ),
        .SELFINEOCLKDELAY(\po_counter_read_val_reg[8]_4 ),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
  LUT3 #(
    .INIT(8'hFE)) 
    phy_mc_cmd_full_r_i_1
       (.I0(B_of_full),
        .I1(C_of_full),
        .I2(D_of_full),
        .O(phy_mc_cmd_full));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[0]_i_1 
       (.I0(B_po_counter_read_val[0]),
        .I1(\po_counter_read_val_reg[8]_5 [0]),
        .I2(COUNTERREADVAL[0]),
        .I3(calib_sel[1]),
        .I4(calib_sel[0]),
        .I5(\po_counter_read_val_reg[8]_6 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[1]_i_1 
       (.I0(B_po_counter_read_val[1]),
        .I1(\po_counter_read_val_reg[8]_5 [1]),
        .I2(COUNTERREADVAL[1]),
        .I3(calib_sel[1]),
        .I4(calib_sel[0]),
        .I5(\po_counter_read_val_reg[8]_6 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[2]_i_1 
       (.I0(B_po_counter_read_val[2]),
        .I1(\po_counter_read_val_reg[8]_5 [2]),
        .I2(COUNTERREADVAL[2]),
        .I3(calib_sel[1]),
        .I4(calib_sel[0]),
        .I5(\po_counter_read_val_reg[8]_6 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[3]_i_1 
       (.I0(B_po_counter_read_val[3]),
        .I1(\po_counter_read_val_reg[8]_5 [3]),
        .I2(COUNTERREADVAL[3]),
        .I3(calib_sel[1]),
        .I4(calib_sel[0]),
        .I5(\po_counter_read_val_reg[8]_6 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[4]_i_1 
       (.I0(B_po_counter_read_val[4]),
        .I1(\po_counter_read_val_reg[8]_5 [4]),
        .I2(COUNTERREADVAL[4]),
        .I3(calib_sel[1]),
        .I4(calib_sel[0]),
        .I5(\po_counter_read_val_reg[8]_6 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[5]_i_1 
       (.I0(B_po_counter_read_val[5]),
        .I1(\po_counter_read_val_reg[8]_5 [5]),
        .I2(COUNTERREADVAL[5]),
        .I3(calib_sel[1]),
        .I4(calib_sel[0]),
        .I5(\po_counter_read_val_reg[8]_6 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[6]_i_1 
       (.I0(B_po_counter_read_val[6]),
        .I1(\po_counter_read_val_reg[8]_5 [6]),
        .I2(COUNTERREADVAL[6]),
        .I3(calib_sel[1]),
        .I4(calib_sel[0]),
        .I5(\po_counter_read_val_reg[8]_6 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[7]_i_1 
       (.I0(B_po_counter_read_val[7]),
        .I1(\po_counter_read_val_reg[8]_5 [7]),
        .I2(COUNTERREADVAL[7]),
        .I3(calib_sel[1]),
        .I4(calib_sel[0]),
        .I5(\po_counter_read_val_reg[8]_6 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \po_counter_read_val[8]_i_1 
       (.I0(B_po_counter_read_val[8]),
        .I1(\po_counter_read_val_reg[8]_5 [8]),
        .I2(COUNTERREADVAL[8]),
        .I3(calib_sel[1]),
        .I4(calib_sel[0]),
        .I5(\po_counter_read_val_reg[8]_6 [8]),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_lane" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized1
   (A_rst_primitives_reg,
    C_of_full,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    wr_en_3,
    \my_empty_reg[1] ,
    Q,
    mem_dq_out,
    OUTBURSTPENDING,
    \po_counter_read_val_reg[8] ,
    \po_counter_read_val_reg[8]_0 ,
    \po_counter_read_val_reg[8]_1 ,
    \po_counter_read_val_reg[8]_2 ,
    freq_refclk,
    mem_refclk,
    \po_counter_read_val_reg[8]_3 ,
    \po_counter_read_val_reg[8]_4 ,
    sync_pulse,
    CLK,
    PCENABLECALIB,
    ofifo_rst,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_reg[3]_1 ,
    \rd_ptr_reg[3]_2 ,
    \rd_ptr_reg[3]_3 ,
    \rd_ptr_reg[3]_4 ,
    \rd_ptr_reg[3]_5 ,
    \rd_ptr_reg[3]_6 ,
    \rd_ptr_reg[3]_7 ,
    D8,
    \rd_ptr_reg[3]_8 ,
    calib_cmd_wren,
    \wr_ptr_timing_reg[0] ,
    mux_cmd_wren,
    \my_empty_reg[6] );
  output [8:0]A_rst_primitives_reg;
  output C_of_full;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output wr_en_3;
  output \my_empty_reg[1] ;
  output [3:0]Q;
  output [11:0]mem_dq_out;
  input [0:0]OUTBURSTPENDING;
  input \po_counter_read_val_reg[8] ;
  input \po_counter_read_val_reg[8]_0 ;
  input \po_counter_read_val_reg[8]_1 ;
  input \po_counter_read_val_reg[8]_2 ;
  input freq_refclk;
  input mem_refclk;
  input \po_counter_read_val_reg[8]_3 ;
  input \po_counter_read_val_reg[8]_4 ;
  input sync_pulse;
  input CLK;
  input [1:0]PCENABLECALIB;
  input ofifo_rst;
  input [3:0]\rd_ptr_reg[3]_0 ;
  input [3:0]\rd_ptr_reg[3]_1 ;
  input [3:0]\rd_ptr_reg[3]_2 ;
  input [3:0]\rd_ptr_reg[3]_3 ;
  input [3:0]\rd_ptr_reg[3]_4 ;
  input [7:0]\rd_ptr_reg[3]_5 ;
  input [7:0]\rd_ptr_reg[3]_6 ;
  input [3:0]\rd_ptr_reg[3]_7 ;
  input [3:0]D8;
  input [3:0]\rd_ptr_reg[3]_8 ;
  input calib_cmd_wren;
  input \wr_ptr_timing_reg[0] ;
  input mux_cmd_wren;
  input \my_empty_reg[6] ;

  wire [8:0]A_rst_primitives_reg;
  wire CLK;
  wire C_of_a_full;
  wire C_of_full;
  wire C_po_coarse_overflow;
  wire C_po_fine_overflow;
  wire [3:0]D8;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [3:0]Q;
  wire calib_cmd_wren;
  wire freq_refclk;
  wire [11:0]mem_dq_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[6] ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire ofifo_rst;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire out_fifo_n_0;
  wire out_fifo_n_2;
  wire \po_counter_read_val_reg[8] ;
  wire \po_counter_read_val_reg[8]_0 ;
  wire \po_counter_read_val_reg[8]_1 ;
  wire \po_counter_read_val_reg[8]_2 ;
  wire \po_counter_read_val_reg[8]_3 ;
  wire \po_counter_read_val_reg[8]_4 ;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[3] ;
  wire [3:0]\rd_ptr_reg[3]_0 ;
  wire [3:0]\rd_ptr_reg[3]_1 ;
  wire [3:0]\rd_ptr_reg[3]_2 ;
  wire [3:0]\rd_ptr_reg[3]_3 ;
  wire [3:0]\rd_ptr_reg[3]_4 ;
  wire [7:0]\rd_ptr_reg[3]_5 ;
  wire [7:0]\rd_ptr_reg[3]_6 ;
  wire [3:0]\rd_ptr_reg[3]_7 ;
  wire [3:0]\rd_ptr_reg[3]_8 ;
  wire sync_pulse;
  wire wr_en_3;
  wire \wr_ptr_timing_reg[0] ;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized1 ddr_byte_group_io
       (.mem_dq_out(mem_dq_out),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_dq({of_q6[7:4],of_q5[7:4],of_q9,of_q8,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q2,of_q1,of_q0}),
        .po_oserdes_rst(po_oserdes_rst));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_6 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.CLK(CLK),
        .Q(Q),
        .calib_cmd_wren(calib_cmd_wren),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1]_0 (\my_empty_reg[1] ),
        .\my_empty_reg[1]_1 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ),
        .\my_empty_reg[6]_0 (\my_empty_reg[6] ),
        .ofifo_rst(ofifo_rst),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_1 (C_of_full),
        .wr_en_3(wr_en_3),
        .\wr_ptr_timing_reg[0]_0 (\wr_ptr_timing_reg[0] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(C_of_a_full),
        .D0({1'b0,1'b0,1'b0,1'b0,\rd_ptr_reg[3]_0 }),
        .D1({1'b0,1'b0,1'b0,1'b0,\rd_ptr_reg[3]_1 }),
        .D2({1'b0,1'b0,1'b0,1'b0,\rd_ptr_reg[3]_2 }),
        .D3({1'b0,1'b0,1'b0,1'b0,\rd_ptr_reg[3]_3 }),
        .D4({1'b0,1'b0,1'b0,1'b0,\rd_ptr_reg[3]_4 }),
        .D5(\rd_ptr_reg[3]_5 ),
        .D6(\rd_ptr_reg[3]_6 ),
        .D7({1'b0,1'b0,1'b0,1'b0,\rd_ptr_reg[3]_7 }),
        .D8({1'b0,1'b0,1'b0,1'b0,D8}),
        .D9({1'b0,1'b0,1'b0,1'b0,\rd_ptr_reg[3]_8 }),
        .EMPTY(out_fifo_n_2),
        .FULL(C_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("FALSE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.076000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.538000),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(\po_counter_read_val_reg[8] ),
        .COARSEINC(\po_counter_read_val_reg[8] ),
        .COARSEOVERFLOW(C_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(\po_counter_read_val_reg[8]_0 ),
        .COUNTERREADVAL(A_rst_primitives_reg),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(\po_counter_read_val_reg[8]_1 ),
        .FINEINC(\po_counter_read_val_reg[8]_2 ),
        .FINEOVERFLOW(C_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(\po_counter_read_val_reg[8]_3 ),
        .SELFINEOCLKDELAY(\po_counter_read_val_reg[8]_4 ),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_byte_lane" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized2
   (ofifo_rst,
    ddr_ck_out,
    COUNTERREADVAL,
    D_of_full,
    \my_empty_reg[1] ,
    mem_dq_out,
    \rd_ptr_reg[3] ,
    ofifo_rst_reg_0,
    CLK,
    OUTBURSTPENDING,
    \po_counter_read_val_reg[8] ,
    \po_counter_read_val_reg[8]_0 ,
    \po_counter_read_val_reg[8]_1 ,
    \po_counter_read_val_reg[8]_2 ,
    freq_refclk,
    mem_refclk,
    \po_counter_read_val_reg[8]_3 ,
    sync_pulse,
    PCENABLECALIB,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_reg[3]_1 ,
    \rd_ptr_reg[3]_2 ,
    \rd_ptr_reg[3]_3 ,
    \rd_ptr_reg[3]_4 ,
    \wr_ptr_timing_reg[0] ,
    calib_cmd_wren,
    mux_cmd_wren,
    out_fifo_0,
    mc_cas_n,
    out_fifo_1,
    phy_dout);
  output ofifo_rst;
  output [1:0]ddr_ck_out;
  output [8:0]COUNTERREADVAL;
  output D_of_full;
  output \my_empty_reg[1] ;
  output [8:0]mem_dq_out;
  output [19:0]\rd_ptr_reg[3] ;
  input ofifo_rst_reg_0;
  input CLK;
  input [0:0]OUTBURSTPENDING;
  input \po_counter_read_val_reg[8] ;
  input \po_counter_read_val_reg[8]_0 ;
  input \po_counter_read_val_reg[8]_1 ;
  input \po_counter_read_val_reg[8]_2 ;
  input freq_refclk;
  input mem_refclk;
  input \po_counter_read_val_reg[8]_3 ;
  input sync_pulse;
  input [1:0]PCENABLECALIB;
  input [3:0]\rd_ptr_reg[3]_0 ;
  input [3:0]\rd_ptr_reg[3]_1 ;
  input [3:0]\rd_ptr_reg[3]_2 ;
  input [3:0]\rd_ptr_reg[3]_3 ;
  input [3:0]\rd_ptr_reg[3]_4 ;
  input \wr_ptr_timing_reg[0] ;
  input calib_cmd_wren;
  input mux_cmd_wren;
  input [3:0]out_fifo_0;
  input [0:0]mc_cas_n;
  input out_fifo_1;
  input [14:0]phy_dout;

  wire CLK;
  wire [8:0]COUNTERREADVAL;
  wire D_of_full;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire calib_cmd_wren;
  wire [1:0]ddr_ck_out;
  wire [0:0]ddr_ck_out_q;
  wire freq_refclk;
  wire [0:0]mc_cas_n;
  wire [8:0]mem_dq_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire \my_empty_reg[1] ;
  wire [3:0]of_d5;
  wire [3:0]of_d7;
  wire [1:0]of_d8;
  wire [3:0]of_d9;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15 ;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire ofifo_rst;
  wire ofifo_rst_reg_0;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire [3:0]out_fifo_0;
  wire out_fifo_1;
  wire out_fifo_n_0;
  wire out_fifo_n_1;
  wire out_fifo_n_2;
  wire phaser_out_n_0;
  wire phaser_out_n_1;
  wire [14:0]phy_dout;
  wire \po_counter_read_val_reg[8] ;
  wire \po_counter_read_val_reg[8]_0 ;
  wire \po_counter_read_val_reg[8]_1 ;
  wire \po_counter_read_val_reg[8]_2 ;
  wire \po_counter_read_val_reg[8]_3 ;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire [19:0]\rd_ptr_reg[3] ;
  wire [3:0]\rd_ptr_reg[3]_0 ;
  wire [3:0]\rd_ptr_reg[3]_1 ;
  wire [3:0]\rd_ptr_reg[3]_2 ;
  wire [3:0]\rd_ptr_reg[3]_3 ;
  wire [3:0]\rd_ptr_reg[3]_4 ;
  wire sync_pulse;
  wire \wr_ptr_timing_reg[0] ;
  wire \NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED ;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_group_io__parameterized2 ddr_byte_group_io
       (.mem_dq_out(mem_dq_out),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_dq({of_q9,of_q8,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q2,of_q1}),
        .po_oserdes_rst(po_oserdes_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck 
       (.C(oserdes_clk),
        .CE(1'b1),
        .D1(1'b0),
        .D2(1'b1),
        .Q(ddr_ck_out_q),
        .R(1'b0),
        .S(\NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf 
       (.I(ddr_ck_out_q),
        .O(ddr_ck_out[0]),
        .OB(ddr_ck_out[1]));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.CLK(CLK),
        .D5(of_d5),
        .D7(of_d7),
        .D8(of_d8),
        .D9(of_d9),
        .SR(ofifo_rst),
        .calib_cmd_wren(calib_cmd_wren),
        .mc_cas_n(mc_cas_n),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1]_0 (\my_empty_reg[1] ),
        .\my_empty_reg[1]_1 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15 ),
        .out_fifo(out_fifo_0),
        .out_fifo_0(out_fifo_1),
        .phy_dout(phy_dout),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_1 (D_of_full),
        .\wr_ptr_timing_reg[0]_0 (\wr_ptr_timing_reg[0] ));
  FDRE #(
    .INIT(1'b1)) 
    ofifo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofifo_rst_reg_0),
        .Q(ofifo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(out_fifo_n_1),
        .D0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .D1({1'b0,1'b0,1'b0,1'b0,\rd_ptr_reg[3]_0 }),
        .D2({1'b0,1'b0,1'b0,1'b0,\rd_ptr_reg[3]_1 }),
        .D3({1'b0,1'b0,1'b0,1'b0,\rd_ptr_reg[3]_2 }),
        .D4({1'b0,1'b0,1'b0,1'b0,\rd_ptr_reg[3]_3 }),
        .D5({1'b0,1'b0,1'b0,1'b0,of_d5}),
        .D6({1'b0,1'b0,1'b0,1'b0,\rd_ptr_reg[3]_4 }),
        .D7({1'b0,1'b0,1'b0,1'b0,of_d7}),
        .D8({1'b0,1'b0,1'b0,1'b0,of_d5[3:2],of_d8}),
        .D9({1'b0,1'b0,1'b0,1'b0,of_d9}),
        .EMPTY(out_fifo_n_2),
        .FULL(D_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("FALSE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.076000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.538000),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(\po_counter_read_val_reg[8] ),
        .COARSEINC(\po_counter_read_val_reg[8] ),
        .COARSEOVERFLOW(phaser_out_n_0),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(\po_counter_read_val_reg[8]_0 ),
        .COUNTERREADVAL(COUNTERREADVAL),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(\po_counter_read_val_reg[8]_1 ),
        .FINEINC(\po_counter_read_val_reg[8]_2 ),
        .FINEOVERFLOW(phaser_out_n_1),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(ofifo_rst_reg_0),
        .SELFINEOCLKDELAY(\po_counter_read_val_reg[8]_3 ),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_calib_top" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_calib_top
   (ddr3_ila_wrpath,
    ddr3_ila_basic,
    po_cnt_dec_reg,
    new_cnt_cpt_r_reg,
    samp_edge_cnt0_en_r,
    D,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    pi_cnt_dec_reg,
    out,
    prbs_rdlvl_done_pulse_reg,
    pi_calib_done,
    calib_cmd_wren,
    calib_wrdata_en,
    phy_write_calib,
    phy_read_calib,
    tempmon_pi_f_inc,
    tempmon_pi_f_dec,
    idelay_inc,
    mux_rd_valid_r_reg,
    \idelay_tap_cnt_r_reg[0][0][4] ,
    calib_in_common,
    init_calib_complete_reg_rep_0,
    init_calib_complete_reg_rep__2_0,
    init_calib_complete_reg_rep__3_0,
    init_calib_complete_reg_rep__4_0,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3] ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ,
    dbg_pi_f_en_r_reg_0,
    dbg_pi_f_inc_r_reg_0,
    \gen_byte_sel_div2.calib_in_common_reg_0 ,
    calib_sel,
    \gen_byte_sel_div2.calib_in_common_reg_1 ,
    dbg_po_f_inc_r_reg_0,
    \gen_byte_sel_div2.calib_in_common_reg_2 ,
    \gen_byte_sel_div2.calib_in_common_reg_3 ,
    \gen_byte_sel_div2.calib_in_common_reg_4 ,
    \calib_sel_reg[1]_0 ,
    \gen_byte_sel_div2.calib_in_common_reg_5 ,
    \gen_byte_sel_div2.calib_in_common_reg_6 ,
    \gen_byte_sel_div2.calib_in_common_reg_7 ,
    \calib_sel_reg[1]_1 ,
    \calib_sel_reg[1]_2 ,
    \calib_sel_reg[1]_3 ,
    \calib_sel_reg[1]_4 ,
    \calib_sel_reg[1]_5 ,
    \calib_sel_reg[1]_6 ,
    \gen_byte_sel_div2.calib_in_common_reg_8 ,
    \gen_byte_sel_div2.calib_in_common_reg_9 ,
    \gen_byte_sel_div2.calib_in_common_reg_10 ,
    \gen_byte_sel_div2.calib_in_common_reg_11 ,
    \gen_byte_sel_div2.calib_in_common_reg_12 ,
    \gen_byte_sel_div2.calib_in_common_reg_13 ,
    \gen_byte_sel_div2.calib_in_common_reg_14 ,
    E,
    \my_empty_reg[6]_inv ,
    in0,
    \my_empty_reg[0] ,
    granted_col_r_reg,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4] ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] ,
    \calib_sel_reg[1]_7 ,
    LD0,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    D0,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D9,
    \cmd_pipe_plus.mc_address_reg[23] ,
    \cmd_pipe_plus.mc_address_reg[24] ,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \cmd_pipe_plus.mc_address_reg[26] ,
    \cmd_pipe_plus.mc_ras_n_reg[1] ,
    PHYCTLWD,
    COUNTERLOADVAL,
    \pi_rst_stg1_cal_reg[0] ,
    wr_level_done_reg,
    \cmd_pipe_plus.mc_odt_reg[0] ,
    \cmd_pipe_plus.mc_cas_n_reg[1] ,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    \cmd_pipe_plus.mc_ras_n_reg[1]_0 ,
    \cmd_pipe_plus.mc_cas_n_reg[1]_0 ,
    \cmd_pipe_plus.mc_bank_reg[3] ,
    \cmd_pipe_plus.mc_bank_reg[4] ,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    \cmd_pipe_plus.mc_address_reg[17] ,
    \cmd_pipe_plus.mc_address_reg[18] ,
    \cmd_pipe_plus.mc_address_reg[20] ,
    D8,
    \cmd_pipe_plus.mc_address_reg[22] ,
    phy_dout,
    init_calib_complete_reg_rep__0_0,
    init_calib_complete_reg_rep_1,
    mux_wrdata_en,
    mux_cmd_wren,
    mux_reset_n,
    \cmd_pipe_plus.mc_we_n_reg[1]_0 ,
    Q,
    CLK,
    SR,
    \po_rdval_cnt_reg[8] ,
    found_first_edge_r_reg,
    \po_coarse_tap_cnt_reg[0][0] ,
    \samp_edge_cnt1_r_reg[0] ,
    po_en_stg2_f_reg,
    ddr3_ila_rdpath,
    \init_state_r1_reg[0] ,
    \init_state_r_reg[6] ,
    init_complete_r_reg,
    \calib_cke_reg[0] ,
    rstdiv0_sync_r1,
    init_complete_r_timing_reg,
    tempmon_sample_en,
    \stable_pass_cnt_reg[5] ,
    dbg_sel_po_incdec,
    dbg_sel_pi_incdec,
    tempmon_sel_pi_incdec,
    dbg_pi_f_en_r0,
    dbg_pi_f_inc,
    dbg_po_f_stg23_sel,
    dbg_po_f_inc,
    dbg_po_f_en_r0,
    phy_rddata_en,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_byte_sel_div2.calib_in_common_reg_15 ,
    ddr3_ila_wrpath_14_sp_1,
    ddr3_vio_sync_out,
    wrlvl_byte_done_reg,
    \idelay_tap_cnt_r_reg[0][0][4]_0 ,
    \not_empty_wait_cnt_reg[4] ,
    complex_row0_rd_done_reg,
    \wr_ptr_timing_reg[0] ,
    \wr_ptr_timing_reg[0]_0 ,
    wr_en_inferred__0_i_1,
    wr_en_inferred__0_i_1__0,
    sent_col,
    \cmd_pipe_plus.mc_data_offset_reg[2] ,
    dbg_po_counter_read_val,
    \cnt_idel_dec_cpt_r_reg[3] ,
    \pi_rdval_cnt_reg[2] ,
    \pi_rdval_cnt_reg[4] ,
    \cnt_idel_dec_cpt_r_reg[5] ,
    store_sr_req_r_reg,
    \pi_rdval_cnt_reg[0] ,
    \pi_rdval_cnt_reg[1] ,
    idelay_ld_rst,
    A_rst_primitives,
    \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,
    out_fifo,
    out_fifo_0,
    mem_reg_0_15_30_35,
    mem_out,
    out_fifo_1,
    mc_ras_n,
    \gen_rd[0].rd_data_rise_wl_r_reg[0] ,
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_0 ,
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_1 ,
    SS,
    \tap_cnt_cpt_r_reg[5] ,
    \wait_cnt_r_reg[0] ,
    \device_temp_101_reg[11] ,
    mc_odt,
    out_fifo_2,
    out_fifo_3,
    mc_cke,
    mc_cs_n,
    mc_cas_n,
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,
    out_fifo_4,
    out_fifo_5,
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,
    mc_cmd,
    phy_mc_ctl_full_r_reg,
    mc_wrdata_en);
  output [59:0]ddr3_ila_wrpath;
  output [23:0]ddr3_ila_basic;
  output po_cnt_dec_reg;
  output new_cnt_cpt_r_reg;
  output samp_edge_cnt0_en_r;
  output [0:0]D;
  output [0:0]\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output [0:0]\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output [0:0]\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output pi_cnt_dec_reg;
  output out;
  output prbs_rdlvl_done_pulse_reg;
  output pi_calib_done;
  output calib_cmd_wren;
  output calib_wrdata_en;
  output phy_write_calib;
  output phy_read_calib;
  output tempmon_pi_f_inc;
  output tempmon_pi_f_dec;
  output idelay_inc;
  output mux_rd_valid_r_reg;
  output [86:0]\idelay_tap_cnt_r_reg[0][0][4] ;
  output calib_in_common;
  output init_calib_complete_reg_rep_0;
  output init_calib_complete_reg_rep__2_0;
  output init_calib_complete_reg_rep__3_0;
  output init_calib_complete_reg_rep__4_0;
  output \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3] ;
  output \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  output dbg_pi_f_en_r_reg_0;
  output dbg_pi_f_inc_r_reg_0;
  output \gen_byte_sel_div2.calib_in_common_reg_0 ;
  output [1:0]calib_sel;
  output \gen_byte_sel_div2.calib_in_common_reg_1 ;
  output dbg_po_f_inc_r_reg_0;
  output \gen_byte_sel_div2.calib_in_common_reg_2 ;
  output \gen_byte_sel_div2.calib_in_common_reg_3 ;
  output \gen_byte_sel_div2.calib_in_common_reg_4 ;
  output \calib_sel_reg[1]_0 ;
  output \gen_byte_sel_div2.calib_in_common_reg_5 ;
  output \gen_byte_sel_div2.calib_in_common_reg_6 ;
  output \gen_byte_sel_div2.calib_in_common_reg_7 ;
  output \calib_sel_reg[1]_1 ;
  output \calib_sel_reg[1]_2 ;
  output \calib_sel_reg[1]_3 ;
  output \calib_sel_reg[1]_4 ;
  output \calib_sel_reg[1]_5 ;
  output \calib_sel_reg[1]_6 ;
  output \gen_byte_sel_div2.calib_in_common_reg_8 ;
  output \gen_byte_sel_div2.calib_in_common_reg_9 ;
  output \gen_byte_sel_div2.calib_in_common_reg_10 ;
  output \gen_byte_sel_div2.calib_in_common_reg_11 ;
  output \gen_byte_sel_div2.calib_in_common_reg_12 ;
  output \gen_byte_sel_div2.calib_in_common_reg_13 ;
  output \gen_byte_sel_div2.calib_in_common_reg_14 ;
  output [0:0]E;
  output [0:0]\my_empty_reg[6]_inv ;
  output in0;
  output \my_empty_reg[0] ;
  output [0:0]granted_col_r_reg;
  output \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4] ;
  output \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ;
  output \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] ;
  output \calib_sel_reg[1]_7 ;
  output LD0;
  output ififo_rst_reg0;
  output ofifo_rst_reg0;
  output [3:0]D0;
  output [3:0]D1;
  output [3:0]D2;
  output [3:0]D3;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [3:0]D9;
  output [3:0]\cmd_pipe_plus.mc_address_reg[23] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[24] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[26] ;
  output [3:0]\cmd_pipe_plus.mc_ras_n_reg[1] ;
  output [10:0]PHYCTLWD;
  output [5:0]COUNTERLOADVAL;
  output \pi_rst_stg1_cal_reg[0] ;
  output wr_level_done_reg;
  output [3:0]\cmd_pipe_plus.mc_odt_reg[0] ;
  output [7:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;
  output [3:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  output [3:0]\cmd_pipe_plus.mc_ras_n_reg[1]_0 ;
  output [3:0]\cmd_pipe_plus.mc_cas_n_reg[1]_0 ;
  output [3:0]\cmd_pipe_plus.mc_bank_reg[3] ;
  output [3:0]\cmd_pipe_plus.mc_bank_reg[4] ;
  output [3:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  output [7:0]\cmd_pipe_plus.mc_address_reg[17] ;
  output [7:0]\cmd_pipe_plus.mc_address_reg[18] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[20] ;
  output [3:0]D8;
  output [3:0]\cmd_pipe_plus.mc_address_reg[22] ;
  output [21:0]phy_dout;
  output [35:0]init_calib_complete_reg_rep__0_0;
  output [14:0]init_calib_complete_reg_rep_1;
  output mux_wrdata_en;
  output mux_cmd_wren;
  output mux_reset_n;
  output [3:0]\cmd_pipe_plus.mc_we_n_reg[1]_0 ;
  input [0:0]Q;
  input CLK;
  input [1:0]SR;
  input \po_rdval_cnt_reg[8] ;
  input [0:0]found_first_edge_r_reg;
  input [0:0]\po_coarse_tap_cnt_reg[0][0] ;
  input \samp_edge_cnt1_r_reg[0] ;
  input po_en_stg2_f_reg;
  input [1:0]ddr3_ila_rdpath;
  input \init_state_r1_reg[0] ;
  input \init_state_r_reg[6] ;
  input init_complete_r_reg;
  input \calib_cke_reg[0] ;
  input rstdiv0_sync_r1;
  input init_complete_r_timing_reg;
  input tempmon_sample_en;
  input [0:0]\stable_pass_cnt_reg[5] ;
  input dbg_sel_po_incdec;
  input dbg_sel_pi_incdec;
  input tempmon_sel_pi_incdec;
  input dbg_pi_f_en_r0;
  input dbg_pi_f_inc;
  input dbg_po_f_stg23_sel;
  input dbg_po_f_inc;
  input dbg_po_f_en_r0;
  input phy_rddata_en;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  input \gen_byte_sel_div2.calib_in_common_reg_15 ;
  input ddr3_ila_wrpath_14_sp_1;
  input [4:0]ddr3_vio_sync_out;
  input wrlvl_byte_done_reg;
  input \idelay_tap_cnt_r_reg[0][0][4]_0 ;
  input \not_empty_wait_cnt_reg[4] ;
  input complex_row0_rd_done_reg;
  input [0:0]\wr_ptr_timing_reg[0] ;
  input [0:0]\wr_ptr_timing_reg[0]_0 ;
  input wr_en_inferred__0_i_1;
  input wr_en_inferred__0_i_1__0;
  input sent_col;
  input \cmd_pipe_plus.mc_data_offset_reg[2] ;
  input [8:0]dbg_po_counter_read_val;
  input \cnt_idel_dec_cpt_r_reg[3] ;
  input \pi_rdval_cnt_reg[2] ;
  input \pi_rdval_cnt_reg[4] ;
  input \cnt_idel_dec_cpt_r_reg[5] ;
  input store_sr_req_r_reg;
  input \pi_rdval_cnt_reg[0] ;
  input \pi_rdval_cnt_reg[1] ;
  input idelay_ld_rst;
  input A_rst_primitives;
  input [35:0]\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  input [35:0]out_fifo;
  input out_fifo_0;
  input [26:0]mem_reg_0_15_30_35;
  input [19:0]mem_out;
  input out_fifo_1;
  input [1:0]mc_ras_n;
  input [0:0]\gen_rd[0].rd_data_rise_wl_r_reg[0] ;
  input \gen_rd[0].rd_data_rise_wl_r_reg[0]_0 ;
  input [0:0]\gen_rd[0].rd_data_rise_wl_r_reg[0]_1 ;
  input [0:0]SS;
  input [0:0]\tap_cnt_cpt_r_reg[5] ;
  input [0:0]\wait_cnt_r_reg[0] ;
  input [11:0]\device_temp_101_reg[11] ;
  input [0:0]mc_odt;
  input [15:0]out_fifo_2;
  input out_fifo_3;
  input [0:0]mc_cke;
  input [0:0]mc_cs_n;
  input [1:0]mc_cas_n;
  input [1:0]\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  input [47:0]out_fifo_4;
  input out_fifo_5;
  input [5:0]\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  input [0:0]mc_cmd;
  input [6:0]phy_mc_ctl_full_r_reg;
  input mc_wrdata_en;

  wire A_rst_primitives;
  wire CLK;
  wire [5:0]COUNTERLOADVAL;
  wire [0:0]D;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [0:0]E;
  wire LD0;
  wire [10:0]PHYCTLWD;
  wire [0:0]Q;
  wire [1:0]SR;
  wire [0:0]SS;
  wire cal1_prech_req_r;
  wire \calib_cke_reg[0] ;
  wire calib_cmd_wren;
  wire calib_complete;
  wire calib_in_common;
  wire [1:0]calib_sel;
  wire calib_sel0;
  wire \calib_sel_reg[1]_0 ;
  wire \calib_sel_reg[1]_1 ;
  wire \calib_sel_reg[1]_2 ;
  wire \calib_sel_reg[1]_3 ;
  wire \calib_sel_reg[1]_4 ;
  wire \calib_sel_reg[1]_5 ;
  wire \calib_sel_reg[1]_6 ;
  wire \calib_sel_reg[1]_7 ;
  wire calib_wrdata_en;
  wire calib_zero_inputs;
  wire ck_addr_cmd_delay_done;
  wire ck_po_stg2_f_en;
  wire ck_po_stg2_f_indec;
  wire [7:0]\cmd_pipe_plus.mc_address_reg[17] ;
  wire [7:0]\cmd_pipe_plus.mc_address_reg[18] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[20] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[22] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[23] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[24] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[26] ;
  wire [3:0]\cmd_pipe_plus.mc_bank_reg[3] ;
  wire [3:0]\cmd_pipe_plus.mc_bank_reg[4] ;
  wire [3:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire [7:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;
  wire [3:0]\cmd_pipe_plus.mc_cas_n_reg[1]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_reg[2] ;
  wire [3:0]\cmd_pipe_plus.mc_odt_reg[0] ;
  wire [3:0]\cmd_pipe_plus.mc_ras_n_reg[1] ;
  wire [3:0]\cmd_pipe_plus.mc_ras_n_reg[1]_0 ;
  wire [3:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire [3:0]\cmd_pipe_plus.mc_we_n_reg[1]_0 ;
  wire cmd_po_en_stg2_f;
  wire \cnt_idel_dec_cpt_r_reg[3] ;
  wire \cnt_idel_dec_cpt_r_reg[5] ;
  wire cnt_pwron_cke_done_r;
  wire complex_row0_rd_done_reg;
  wire [2:0]ctl_lane_cnt;
  wire dbg_pi_f_en_r;
  wire dbg_pi_f_en_r0;
  wire dbg_pi_f_en_r_reg_0;
  wire dbg_pi_f_inc;
  wire dbg_pi_f_inc_r;
  wire dbg_pi_f_inc_r_reg_0;
  wire [8:0]dbg_po_counter_read_val;
  wire dbg_po_f_en_r;
  wire dbg_po_f_en_r0;
  wire dbg_po_f_inc;
  wire dbg_po_f_inc_r;
  wire dbg_po_f_inc_r_reg_0;
  wire dbg_po_f_stg23_sel;
  wire dbg_sel_pi_incdec;
  wire dbg_sel_pi_incdec_r;
  wire dbg_sel_po_incdec;
  wire dbg_sel_po_incdec_r;
  wire [23:0]ddr3_ila_basic;
  wire [1:0]ddr3_ila_rdpath;
  wire [59:0]ddr3_ila_wrpath;
  wire ddr3_ila_wrpath_14_sn_1;
  wire ddr3_lm_done_r;
  wire [4:0]ddr3_vio_sync_out;
  wire [35:0]\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire [1:0]\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire [5:0]\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_72 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_73 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_74 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_79 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_80 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_81 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_82 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_84 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_85 ;
  wire ddr_phy_tempmon_0_n_3;
  wire detect_pi_found_dqs;
  wire [11:0]\device_temp_101_reg[11] ;
  wire done_dqs_tap_inc;
  wire dqs_found_prech_req;
  wire dqs_po_dec_done;
  wire dqs_po_en_stg2_f;
  wire dqs_po_stg2_f_incdec;
  wire \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_23 ;
  wire \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_25 ;
  wire \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_26 ;
  wire \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_27 ;
  wire \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_28 ;
  wire \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_29 ;
  wire \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_30 ;
  wire \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_33 ;
  wire \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_34 ;
  wire \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_35 ;
  wire \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_36 ;
  wire \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_37 ;
  wire \dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_38 ;
  wire [0:0]found_first_edge_r_reg;
  wire \gen_byte_sel_div2.calib_in_common_i_7_n_0 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_0 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_1 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_10 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_11 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_12 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_13 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_14 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_15 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_2 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_3 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_4 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_5 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_6 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_7 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_8 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_9 ;
  wire \gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[0] ;
  wire \gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[1] ;
  wire \gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[2] ;
  wire [0:0]\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0 ;
  wire [0:0]\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire [0:0]\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire [0:0]\gen_rd[0].rd_data_rise_wl_r_reg[0] ;
  wire \gen_rd[0].rd_data_rise_wl_r_reg[0]_0 ;
  wire [0:0]\gen_rd[0].rd_data_rise_wl_r_reg[0]_1 ;
  wire [0:0]granted_col_r_reg;
  wire idelay_ce;
  wire idelay_ce_int;
  wire idelay_ce_r1;
  wire idelay_inc;
  wire idelay_inc_int;
  wire idelay_inc_r1;
  wire idelay_ld_rst;
  wire [86:0]\idelay_tap_cnt_r_reg[0][0][4] ;
  wire \idelay_tap_cnt_r_reg[0][0][4]_0 ;
  wire ififo_rst_reg0;
  wire in0;
  wire init_calib_complete_reg_rep_0;
  wire [14:0]init_calib_complete_reg_rep_1;
  wire [35:0]init_calib_complete_reg_rep__0_0;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire init_calib_complete_reg_rep__0_n_0;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire init_calib_complete_reg_rep__1_n_0;
  wire init_calib_complete_reg_rep__2_0;
  wire init_calib_complete_reg_rep__3_0;
  wire init_calib_complete_reg_rep__4_0;
  wire init_complete_r_reg;
  wire init_complete_r_timing_reg;
  wire init_dqsfound_done_r2;
  wire \init_state_r1_reg[0] ;
  wire \init_state_r_reg[6] ;
  wire \mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay_n_1 ;
  wire \mb_wrlvl_inst.u_ddr_phy_wrlvl_n_50 ;
  wire \mb_wrlvl_inst.u_ddr_phy_wrlvl_n_55 ;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cke;
  wire [0:0]mc_cmd;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_odt;
  wire [1:0]mc_ras_n;
  wire mc_wrdata_en;
  wire mem_init_done_r;
  wire [19:0]mem_out;
  wire [26:0]mem_reg_0_15_30_35;
  wire mpr_rd_fall0_prev_r;
  wire mpr_rd_fall1_prev_r;
  wire mpr_rd_rise0_prev_r;
  wire mpr_rd_rise1_prev_r;
  wire mux_cmd_wren;
  wire mux_rd_valid_r_reg;
  wire mux_reset_n;
  wire mux_wrdata_en;
  wire \my_empty_reg[0] ;
  wire [0:0]\my_empty_reg[6]_inv ;
  wire new_cnt_cpt_r_reg;
  wire \not_empty_wait_cnt_reg[4] ;
  wire ofifo_rst_reg0;
  wire out;
  wire [35:0]out_fifo;
  wire out_fifo_0;
  wire out_fifo_1;
  wire [15:0]out_fifo_2;
  wire out_fifo_3;
  wire [47:0]out_fifo_4;
  wire out_fifo_5;
  wire \phaser_in_gen.phaser_in_i_12_n_0 ;
  wire [21:0]phy_dout;
  wire phy_if_reset;
  wire phy_if_reset0__0;
  wire phy_if_reset_w;
  wire [6:0]phy_mc_ctl_full_r_reg;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire phy_write_calib;
  wire pi_calib_done;
  wire pi_cnt_dec_reg;
  wire pi_dqs_found_any_bank;
  wire pi_dqs_found_done_r1;
  wire pi_dqs_found_rank_done;
  wire pi_fine_dly_dec_done;
  wire \pi_rdval_cnt_reg[0] ;
  wire \pi_rdval_cnt_reg[1] ;
  wire \pi_rdval_cnt_reg[2] ;
  wire \pi_rdval_cnt_reg[4] ;
  wire \pi_rst_stg1_cal_reg[0] ;
  wire po_cnt_dec_reg;
  wire [0:0]\po_coarse_tap_cnt_reg[0][0] ;
  wire po_en_stg2_f_reg;
  wire [2:2]po_enstg2_f;
  wire \po_rdval_cnt_reg[8] ;
  wire [2:2]po_sel_stg2stg3;
  wire [2:2]po_stg2_fincdec;
  wire [1:0]po_stg2_wrcal_cnt;
  wire prbs_rdlvl_done_pulse0;
  wire prbs_rdlvl_done_pulse_reg;
  wire prech_done;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3] ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4] ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  wire [3:3]\rd_byte_data_offset_reg[0]_4 ;
  wire [3:3]rd_data_offset_ranks_0;
  wire rdlvl_last_byte_done;
  wire rdlvl_pi_incdec;
  wire rdlvl_prech_req;
  wire rdlvl_rank_done_r;
  wire rdlvl_stg1_done_r1;
  wire rdlvl_stg1_rank_done;
  wire rdlvl_stg1_start_r;
  wire reset_if;
  wire reset_if_r8_reg_srl8_n_0;
  wire reset_if_r9;
  wire rstdiv0_sync_r1;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt1_r_reg[0] ;
  wire sent_col;
  wire [0:0]\stable_pass_cnt_reg[5] ;
  wire store_sr_req_r_reg;
  wire [0:0]\tap_cnt_cpt_r_reg[5] ;
  wire tempmon_pi_f_dec;
  wire tempmon_pi_f_en_r;
  wire tempmon_pi_f_inc;
  wire tempmon_pi_f_inc_r;
  wire tempmon_sample_en;
  wire tempmon_sel_pi_incdec;
  wire u_ddr_phy_init_n_15;
  wire u_ddr_phy_init_n_2;
  wire u_ddr_phy_init_n_38;
  wire u_ddr_phy_init_n_39;
  wire u_ddr_phy_init_n_75;
  wire u_ddr_phy_init_n_76;
  wire u_ddr_phy_init_n_77;
  wire u_ddr_phy_wrcal_n_65;
  wire u_ddr_phy_wrcal_n_66;
  wire u_ddr_phy_wrcal_n_67;
  wire u_ddr_phy_wrcal_n_70;
  wire u_ddr_phy_wrcal_n_71;
  wire u_ddr_phy_wrcal_n_72;
  wire u_ddr_phy_wrcal_n_73;
  wire u_ddr_phy_wrcal_n_74;
  wire [0:0]\wait_cnt_r_reg[0] ;
  wire wl_sm_start;
  wire [0:0]wl_state_r__0;
  wire wr_en_inferred__0_i_1;
  wire wr_en_inferred__0_i_1__0;
  wire wr_level_done_r5;
  wire wr_level_done_reg;
  wire [0:0]\wr_ptr_timing_reg[0] ;
  wire [0:0]\wr_ptr_timing_reg[0]_0 ;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrcal_resume_w;
  wire wrcal_sanity_chk;
  wire wrlvl_byte_done;
  wire wrlvl_byte_done_reg;
  wire wrlvl_byte_redo;
  wire wrlvl_done_r1;
  wire wrlvl_final_if_rst;
  wire wrlvl_rank_done;

  assign ddr3_ila_wrpath_14_sn_1 = ddr3_ila_wrpath_14_sp_1;
  (* syn_maxfan = "10" *) 
  FDRE \calib_sel_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_38 ),
        .Q(calib_sel[0]),
        .R(1'b0));
  (* syn_maxfan = "10" *) 
  FDRE \calib_sel_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_36 ),
        .Q(calib_sel[1]),
        .R(1'b0));
  (* syn_maxfan = "10" *) 
  FDSE \calib_zero_inputs_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(ddr_phy_tempmon_0_n_3),
        .Q(calib_zero_inputs),
        .S(po_en_stg2_f_reg));
  FDRE dbg_pi_f_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dbg_pi_f_en_r0),
        .Q(dbg_pi_f_en_r),
        .R(\po_rdval_cnt_reg[8] ));
  FDRE dbg_pi_f_inc_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dbg_pi_f_inc),
        .Q(dbg_pi_f_inc_r),
        .R(\po_rdval_cnt_reg[8] ));
  FDRE dbg_po_f_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dbg_po_f_en_r0),
        .Q(dbg_po_f_en_r),
        .R(\po_rdval_cnt_reg[8] ));
  FDRE dbg_po_f_inc_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dbg_po_f_inc),
        .Q(dbg_po_f_inc_r),
        .R(\po_rdval_cnt_reg[8] ));
  (* syn_maxfan = "3" *) 
  FDRE dbg_po_f_stg23_sel_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dbg_po_f_stg23_sel),
        .Q(po_sel_stg2stg3),
        .R(\po_rdval_cnt_reg[8] ));
  FDRE dbg_sel_pi_incdec_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dbg_sel_pi_incdec),
        .Q(dbg_sel_pi_incdec_r),
        .R(\po_rdval_cnt_reg[8] ));
  FDRE dbg_sel_po_incdec_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dbg_sel_po_incdec),
        .Q(dbg_sel_po_incdec_r),
        .R(\po_rdval_cnt_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16 
       (.I0(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 [0]),
        .I1(init_calib_complete_reg_rep__2_0),
        .I2(out_fifo_2[13]),
        .I3(out_fifo_3),
        .O(\cmd_pipe_plus.mc_we_n_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17 
       (.I0(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 [0]),
        .I1(init_calib_complete_reg_rep__2_0),
        .I2(out_fifo_2[12]),
        .I3(out_fifo_3),
        .O(\cmd_pipe_plus.mc_we_n_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8 
       (.I0(mc_cs_n),
        .I1(init_calib_complete_reg_rep__2_0),
        .I2(out_fifo_2[9]),
        .I3(out_fifo_3),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [5]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9 
       (.I0(mc_cs_n),
        .I1(init_calib_complete_reg_rep__2_0),
        .I2(out_fifo_2[8]),
        .I3(out_fifo_3),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [4]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_4 
       (.I0(mc_ras_n[0]),
        .I1(init_calib_complete_reg_rep__2_0),
        .I2(out_fifo_4[1]),
        .I3(out_fifo_5),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_5 
       (.I0(mc_ras_n[0]),
        .I1(init_calib_complete_reg_rep__2_0),
        .I2(out_fifo_4[0]),
        .I3(out_fifo_5),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8 
       (.I0(mc_cas_n[0]),
        .I1(init_calib_complete_reg_rep__2_0),
        .I2(out_fifo_4[5]),
        .I3(out_fifo_5),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9 
       (.I0(mc_cas_n[0]),
        .I1(init_calib_complete_reg_rep__2_0),
        .I2(out_fifo_4[4]),
        .I3(out_fifo_5),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_0 [0]));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_rdlvl \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl 
       (.CLK(CLK),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .D(D),
        .E(mux_rd_valid_r_reg),
        .\FSM_onehot_cal1_state_r[34]_i_4_0 (u_ddr_phy_init_n_39),
        .Q(cal1_prech_req_r),
        .\calib_sel_reg[1] (\calib_sel_reg[1]_6 ),
        .calib_zero_inputs(calib_zero_inputs),
        .\cnt_idel_dec_cpt_r_reg[3]_0 (\cnt_idel_dec_cpt_r_reg[3] ),
        .\cnt_idel_dec_cpt_r_reg[5]_0 (\cnt_idel_dec_cpt_r_reg[5] ),
        .dbg_pi_f_en_r(dbg_pi_f_en_r),
        .dbg_pi_f_en_r_reg(dbg_pi_f_en_r_reg_0),
        .dbg_pi_f_inc_r(dbg_pi_f_inc_r),
        .dbg_pi_f_inc_r_reg(dbg_pi_f_inc_r_reg_0),
        .dbg_sel_pi_incdec_r(dbg_sel_pi_incdec_r),
        .dbg_sel_po_incdec_r(dbg_sel_po_incdec_r),
        .ddr3_ila_basic(ddr3_ila_basic[12]),
        .ddr3_vio_sync_out(ddr3_vio_sync_out[2:0]),
        .\done_cnt_reg[1]_0 (\po_rdval_cnt_reg[8] ),
        .\done_cnt_reg[2]_0 (wrlvl_byte_done_reg),
        .dqs_po_dec_done(dqs_po_dec_done),
        .found_first_edge_r_reg_0(found_first_edge_r_reg),
        .found_second_edge_r_reg_0(po_en_stg2_f_reg),
        .\gen_byte_sel_div2.calib_in_common_reg (ddr3_ila_basic[2]),
        .\gen_byte_sel_div2.calib_in_common_reg_0 (\gen_byte_sel_div2.calib_in_common_i_7_n_0 ),
        .\gen_byte_sel_div2.calib_in_common_reg_1 (\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_37 ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 (\idelay_tap_cnt_r_reg[0][0][4] [39:12]),
        .idel_adj_inc_reg_0(\po_coarse_tap_cnt_reg[0][0] ),
        .idelay_ce_int(idelay_ce_int),
        .idelay_inc_int(idelay_inc_int),
        .\idelay_tap_cnt_r_reg[0][0][4]_0 ({\idelay_tap_cnt_r_reg[0][0][4] [86:40],\idelay_tap_cnt_r_reg[0][0][4] [11:6]}),
        .\idelay_tap_cnt_r_reg[0][0][4]_1 (u_ddr_phy_wrcal_n_67),
        .idelay_tap_limit_r_reg_0(\idelay_tap_cnt_r_reg[0][0][4]_0 ),
        .\init_state_r[0]_i_19 (pi_calib_done),
        .\init_state_r[4]_i_16 (u_ddr_phy_init_n_15),
        .\mpr_2to1.stable_idel_cnt_reg[0]_0 (u_ddr_phy_wrcal_n_70),
        .mpr_rd_fall0_prev_r(mpr_rd_fall0_prev_r),
        .mpr_rd_fall1_prev_r(mpr_rd_fall1_prev_r),
        .mpr_rd_rise0_prev_r(mpr_rd_rise0_prev_r),
        .mpr_rd_rise1_prev_r(mpr_rd_rise1_prev_r),
        .mpr_rdlvl_start_r_reg_0(ddr3_ila_basic[10]),
        .new_cnt_cpt_r_reg_0(new_cnt_cpt_r_reg),
        .phy_rddata_en(phy_rddata_en),
        .pi_calib_done_r1_reg(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_80 ),
        .pi_cnt_dec_reg_0(pi_cnt_dec_reg),
        .pi_dqs_found_done(ddr3_ila_basic[7]),
        .\pi_dqs_found_lanes_r1_reg[0] (\phaser_in_gen.phaser_in_i_12_n_0 ),
        .\pi_dqs_found_lanes_r1_reg[0]_0 (calib_in_common),
        .\pi_dqs_found_lanes_r1_reg[0]_1 (calib_sel[1]),
        .\pi_dqs_found_lanes_r1_reg[0]_2 (calib_sel[0]),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .pi_fine_dly_dec_done_reg_0(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_84 ),
        .\pi_rdval_cnt_reg[0]_0 (\pi_rdval_cnt_reg[0] ),
        .\pi_rdval_cnt_reg[1]_0 (\pi_rdval_cnt_reg[1] ),
        .\pi_rdval_cnt_reg[2]_0 (\pi_rdval_cnt_reg[2] ),
        .\pi_rdval_cnt_reg[4]_0 (\pi_rdval_cnt_reg[4] ),
        .prbs_rdlvl_done_pulse0(prbs_rdlvl_done_pulse0),
        .prech_done(prech_done),
        .rdlvl_last_byte_done(rdlvl_last_byte_done),
        .rdlvl_last_byte_done_int_reg_0(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_74 ),
        .rdlvl_pi_incdec(rdlvl_pi_incdec),
        .rdlvl_prech_req(rdlvl_prech_req),
        .rdlvl_rank_done_r(rdlvl_rank_done_r),
        .rdlvl_stg1_done_int_reg_0(ddr3_ila_basic[11]),
        .rdlvl_stg1_done_int_reg_1(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_72 ),
        .rdlvl_stg1_done_int_reg_2(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_73 ),
        .rdlvl_stg1_done_int_reg_3(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_81 ),
        .rdlvl_stg1_done_int_reg_4(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_82 ),
        .rdlvl_stg1_done_int_reg_5(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_85 ),
        .rdlvl_stg1_done_r1(rdlvl_stg1_done_r1),
        .rdlvl_stg1_rank_done(rdlvl_stg1_rank_done),
        .rdlvl_stg1_start_r(rdlvl_stg1_start_r),
        .rdlvl_stg1_start_r_reg_0(ddr3_ila_basic[9]),
        .\rnk_cnt_r_reg[0]_0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_79 ),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .\samp_edge_cnt1_r_reg[0]_0 (\samp_edge_cnt1_r_reg[0] ),
        .store_sr_req_r_reg_0(store_sr_req_r_reg),
        .\tap_cnt_cpt_r_reg[5]_0 (\tap_cnt_cpt_r_reg[5] ),
        .tempmon_pi_f_en_r(tempmon_pi_f_en_r),
        .tempmon_pi_f_inc_r(tempmon_pi_f_inc_r),
        .tempmon_sel_pi_incdec(tempmon_sel_pi_incdec),
        .\wait_cnt_r_reg[0]_0 (\wait_cnt_r_reg[0] ),
        .wr_level_done_reg(wr_level_done_reg),
        .\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31] (ddr3_ila_basic[15]),
        .wrlvl_done_r1(wrlvl_done_r1));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_tempmon ddr_phy_tempmon_0
       (.CLK(CLK),
        .calib_complete(calib_complete),
        .calib_sel0(calib_sel0),
        .\calib_sel_reg[1] (\not_empty_wait_cnt_reg[4] ),
        .dbg_sel_pi_incdec_r(dbg_sel_pi_incdec_r),
        .dbg_sel_po_incdec_r(dbg_sel_po_incdec_r),
        .\device_temp_101_reg[11]_0 (\device_temp_101_reg[11] ),
        .\neutral_min_limit_reg[11]_0 (\init_state_r1_reg[0] ),
        .\one_inc_max_limit_reg[11]_0 (\calib_cke_reg[0] ),
        .pi_f_inc_reg_0(tempmon_pi_f_inc),
        .pi_f_inc_reg_1(ddr_phy_tempmon_0_n_3),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .tempmon_pi_f_dec(tempmon_pi_f_dec),
        .tempmon_sample_en(tempmon_sample_en),
        .\tempmon_state_reg[0]_0 (init_complete_r_reg),
        .\three_dec_min_limit_reg[0]_0 (\stable_pass_cnt_reg[5] ),
        .\two_dec_max_limit_reg[0]_0 (init_complete_r_timing_reg));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_dqs_found_cal \dqsfind_calib_right.u_ddr_phy_dqs_found_cal 
       (.A_rst_primitives(A_rst_primitives),
        .CLK(CLK),
        .Q(\idelay_tap_cnt_r_reg[0][0][4] [5:0]),
        .SR(SR[0]),
        .calib_sel0(calib_sel0),
        .\calib_sel_reg[1] (\calib_sel_reg[1]_5 ),
        .\calib_sel_reg[1]_0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_84 ),
        .calib_zero_inputs(calib_zero_inputs),
        .ck_addr_cmd_delay_done(ck_addr_cmd_delay_done),
        .ck_po_stg2_f_en(ck_po_stg2_f_en),
        .ck_po_stg2_f_en_reg_0(\init_state_r_reg[6] ),
        .ck_po_stg2_f_indec(ck_po_stg2_f_indec),
        .\cmd_pipe_plus.mc_data_offset_reg[2] (\cmd_pipe_plus.mc_data_offset_reg[2] ),
        .ctl_lane_cnt(ctl_lane_cnt),
        .\ctl_lane_cnt_reg[0]_0 (\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_35 ),
        .\ctl_lane_cnt_reg[1]_0 (\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_34 ),
        .\ctl_lane_cnt_reg[2]_0 (\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_33 ),
        .ddr3_ila_basic({ddr3_ila_basic[23],ddr3_ila_basic[8]}),
        .ddr3_ila_rdpath(ddr3_ila_rdpath[1]),
        .detect_pi_found_dqs(detect_pi_found_dqs),
        .dqs_found_done_r_reg_0(\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_29 ),
        .dqs_found_prech_req(dqs_found_prech_req),
        .dqs_found_start_r_reg_0(ddr3_ila_basic[6]),
        .dqs_po_dec_done(dqs_po_dec_done),
        .first_fail_detect_reg_0(po_en_stg2_f_reg),
        .first_fail_detect_reg_1(u_ddr_phy_init_n_76),
        .\gen_byte_sel_div2.calib_in_common_i_2_0 (pi_calib_done),
        .\gen_byte_sel_div2.calib_in_common_reg (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_85 ),
        .\gen_byte_sel_div2.ctl_lane_sel_reg[0] (\gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[0] ),
        .\gen_byte_sel_div2.ctl_lane_sel_reg[1] (\gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[1] ),
        .\gen_byte_sel_div2.ctl_lane_sel_reg[2] (\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_36 ),
        .\gen_byte_sel_div2.ctl_lane_sel_reg[2]_0 (\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_38 ),
        .\gen_byte_sel_div2.ctl_lane_sel_reg[2]_1 (\gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[2] ),
        .\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 (ddr3_ila_basic[11]),
        .granted_col_r_reg(granted_col_r_reg),
        .ififo_rst_reg0(ififo_rst_reg0),
        .init_dqsfound_done_r2(init_dqsfound_done_r2),
        .init_dqsfound_done_r_reg_0(\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_37 ),
        .\init_state_r[0]_i_16 (u_ddr_phy_init_n_2),
        .ofifo_rst_reg(calib_sel[1]),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .ofifo_rst_reg_0(calib_sel[0]),
        .ofifo_rst_reg_1(calib_in_common),
        .phy_if_reset(phy_if_reset),
        .pi_dqs_found_any_bank(pi_dqs_found_any_bank),
        .pi_dqs_found_done(ddr3_ila_basic[7]),
        .pi_dqs_found_done_r1(pi_dqs_found_done_r1),
        .pi_dqs_found_done_r1_reg(\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_23 ),
        .pi_dqs_found_done_r1_reg_0(\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_25 ),
        .pi_dqs_found_done_r1_reg_1(\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_26 ),
        .pi_dqs_found_done_r1_reg_2(\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_27 ),
        .pi_dqs_found_done_r1_reg_3(\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_28 ),
        .pi_dqs_found_rank_done(pi_dqs_found_rank_done),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .\pi_rst_stg1_cal_r1_reg[0]_0 (wrlvl_byte_done_reg),
        .\pi_rst_stg1_cal_reg[0]_0 (\pi_rst_stg1_cal_reg[0] ),
        .prech_done(prech_done),
        .rank_done_r_reg_0(\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_30 ),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] ),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]_0 (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]_0 (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3] ),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]_0 (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4] ),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 (rd_data_offset_ranks_0),
        .\rd_byte_data_offset_reg[0][3]_0 (\rd_byte_data_offset_reg[0]_4 ),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .sent_col(sent_col),
        .\stable_pass_cnt_reg[5]_0 (\stable_pass_cnt_reg[5] ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_byte_sel_div2.calib_in_common_i_7 
       (.I0(dbg_sel_po_incdec_r),
        .I1(dbg_sel_pi_incdec_r),
        .O(\gen_byte_sel_div2.calib_in_common_i_7_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \gen_byte_sel_div2.calib_in_common_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_byte_sel_div2.calib_in_common_reg_15 ),
        .Q(calib_in_common),
        .R(\po_rdval_cnt_reg[8] ));
  FDRE \gen_byte_sel_div2.ctl_lane_sel_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_35 ),
        .Q(\gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[0] ),
        .R(\po_rdval_cnt_reg[8] ));
  FDRE \gen_byte_sel_div2.ctl_lane_sel_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_34 ),
        .Q(\gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[1] ),
        .R(\po_rdval_cnt_reg[8] ));
  FDRE \gen_byte_sel_div2.ctl_lane_sel_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_33 ),
        .Q(\gen_byte_sel_div2.ctl_lane_sel_reg_n_0_[2] ),
        .R(\po_rdval_cnt_reg[8] ));
  FDRE idelay_ce_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ce_int),
        .Q(idelay_ce_r1),
        .R(\po_rdval_cnt_reg[8] ));
  FDRE idelay_ce_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ce_r1),
        .Q(idelay_ce),
        .R(\po_rdval_cnt_reg[8] ));
  FDRE idelay_inc_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_inc_int),
        .Q(idelay_inc_r1),
        .R(\po_rdval_cnt_reg[8] ));
  (* syn_maxfan = "30" *) 
  FDRE idelay_inc_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_inc_r1),
        .Q(idelay_inc),
        .R(\po_rdval_cnt_reg[8] ));
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(ddr3_ila_basic[0]),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE init_calib_complete_reg_rep__0
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__0_n_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE init_calib_complete_reg_rep__1
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__1_n_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__2
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__2_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__3
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__3_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__4
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__4_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h0000F010)) 
    \input_[0].iserdes_dq_.idelay_dq.idelaye2_i_1 
       (.I0(calib_sel[1]),
        .I1(calib_sel[0]),
        .I2(idelay_ce),
        .I3(calib_in_common),
        .I4(calib_zero_inputs),
        .O(\calib_sel_reg[1]_3 ));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay \mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay 
       (.CLK(CLK),
        .Q(Q),
        .ck_addr_cmd_delay_done(ck_addr_cmd_delay_done),
        .cmd_po_en_stg2_f(cmd_po_en_stg2_f),
        .cnt_pwron_cke_done_r(cnt_pwron_cke_done_r),
        .ctl_lane_cnt(ctl_lane_cnt),
        .\ctl_lane_cnt_reg[1]_0 (wrlvl_byte_done_reg),
        .\ctl_lane_cnt_reg[1]_1 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_84 ),
        .\ctl_lane_cnt_reg[2]_0 (\mb_wrlvl_inst.u_ddr_phy_wrlvl_n_50 ),
        .delay_done_r4_reg_0(\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay_n_1 ),
        .dqs_po_dec_done(dqs_po_dec_done),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .po_en_stg2_f_reg_0(po_en_stg2_f_reg));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_wrlvl \mb_wrlvl_inst.u_ddr_phy_wrlvl 
       (.CLK(CLK),
        .\FSM_sequential_wl_state_r_reg[0]_0 (wl_state_r__0),
        .\FSM_sequential_wl_state_r_reg[0]_1 (u_ddr_phy_init_n_38),
        .\FSM_sequential_wl_state_r_reg[0]_2 (u_ddr_phy_wrcal_n_66),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .\calib_sel_reg[1] (\calib_sel_reg[1]_0 ),
        .\calib_sel_reg[1]_0 (\calib_sel_reg[1]_4 ),
        .calib_zero_inputs(calib_zero_inputs),
        .ck_po_stg2_f_indec(ck_po_stg2_f_indec),
        .\corse_cnt_reg[0][1]_0 (\mb_wrlvl_inst.u_ddr_phy_wrlvl_n_55 ),
        .dbg_po_counter_read_val(dbg_po_counter_read_val),
        .dbg_po_f_inc_r(dbg_po_f_inc_r),
        .dbg_po_f_inc_r_reg(dbg_po_f_inc_r_reg_0),
        .ddr3_ila_basic(ddr3_ila_basic[1]),
        .ddr3_ila_wrpath({ddr3_ila_wrpath[50:42],ddr3_ila_wrpath[23:0]}),
        .ddr3_ila_wrpath_14_sp_1(ddr3_ila_wrpath_14_sn_1),
        .ddr3_vio_sync_out(ddr3_vio_sync_out),
        .done_dqs_tap_inc(done_dqs_tap_inc),
        .dqs_po_dec_done(dqs_po_dec_done),
        .dqs_po_dec_done_reg_0(\mb_wrlvl_inst.u_ddr_phy_wrlvl_n_50 ),
        .dqs_po_en_stg2_f(dqs_po_en_stg2_f),
        .dqs_po_stg2_f_incdec(dqs_po_stg2_f_incdec),
        .\gen_byte_sel_div2.calib_in_common_reg (\gen_byte_sel_div2.calib_in_common_reg_0 ),
        .\gen_byte_sel_div2.calib_in_common_reg_0 (\gen_byte_sel_div2.calib_in_common_reg_1 ),
        .\gen_byte_sel_div2.calib_in_common_reg_1 (\gen_byte_sel_div2.calib_in_common_reg_2 ),
        .\gen_byte_sel_div2.calib_in_common_reg_2 (\gen_byte_sel_div2.calib_in_common_reg_3 ),
        .\gen_byte_sel_div2.calib_in_common_reg_3 (\gen_byte_sel_div2.calib_in_common_reg_4 ),
        .\gen_byte_sel_div2.calib_in_common_reg_4 (\gen_byte_sel_div2.calib_in_common_reg_5 ),
        .\gen_byte_sel_div2.calib_in_common_reg_5 (\gen_byte_sel_div2.calib_in_common_reg_6 ),
        .\gen_byte_sel_div2.calib_in_common_reg_6 (\gen_byte_sel_div2.calib_in_common_reg_7 ),
        .\gen_byte_sel_div2.calib_in_common_reg_7 (\gen_byte_sel_div2.calib_in_common_reg_8 ),
        .\gen_rd[0].rd_data_rise_wl_r_reg[0]_0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_rd[0].rd_data_rise_wl_r_reg[0]_1 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_rd[0].rd_data_rise_wl_r_reg[0]_2 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_rd[0].rd_data_rise_wl_r_reg[0]_3 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_rd[0].rd_data_rise_wl_r_reg[0]_4 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_rd[0].rd_data_rise_wl_r_reg[0]_5 (\gen_rd[0].rd_data_rise_wl_r_reg[0] ),
        .\gen_rd[0].rd_data_rise_wl_r_reg[0]_6 (\gen_rd[0].rd_data_rise_wl_r_reg[0]_0 ),
        .\gen_rd[0].rd_data_rise_wl_r_reg[0]_7 (\gen_rd[0].rd_data_rise_wl_r_reg[0]_1 ),
        .\gen_rd[0].rd_data_rise_wl_r_reg[0]_8 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_rd[0].rd_data_rise_wl_r_reg[0]_9 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .phaser_out(calib_in_common),
        .phaser_out_0(calib_sel[0]),
        .phaser_out_1(calib_sel[1]),
        .phaser_out_2(\phaser_in_gen.phaser_in_i_12_n_0 ),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .po_cnt_dec_reg_0(po_cnt_dec_reg),
        .po_enstg2_f(po_enstg2_f),
        .\po_rdval_cnt_reg[8]_0 (\po_rdval_cnt_reg[8] ),
        .po_stg2_fincdec(po_stg2_fincdec),
        .po_stg2_wrcal_cnt(po_stg2_wrcal_cnt),
        .\single_rank.done_dqs_dec_reg_0 (\not_empty_wait_cnt_reg[4] ),
        .wl_sm_start(wl_sm_start),
        .wr_level_done_r5(wr_level_done_r5),
        .wrlvl_byte_done(wrlvl_byte_done),
        .wrlvl_byte_done_reg_0(wrlvl_byte_done_reg),
        .wrlvl_byte_redo(wrlvl_byte_redo),
        .wrlvl_err_i_3_0(u_ddr_phy_wrcal_n_65),
        .wrlvl_err_reg_0(ddr3_ila_basic[3:2]),
        .wrlvl_rank_done(wrlvl_rank_done),
        .\wrlvl_redo_corse_inc_reg[0]_0 (ddr3_ila_wrpath[36]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_36_41_i_1__0
       (.I0(init_calib_complete_reg_rep__0_n_0),
        .I1(mem_reg_0_15_30_35[11]),
        .O(init_calib_complete_reg_rep_1[8]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_42_47_i_1__0
       (.I0(init_calib_complete_reg_rep_0),
        .I1(mc_cas_n[1]),
        .O(init_calib_complete_reg_rep_1[14]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_54_59_i_1
       (.I0(init_calib_complete_reg_rep__0_n_0),
        .I1(mem_reg_0_15_30_35[13]),
        .O(init_calib_complete_reg_rep_1[11]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_60_65_i_1__0
       (.I0(init_calib_complete_reg_rep__0_n_0),
        .I1(mem_reg_0_15_30_35[14]),
        .O(init_calib_complete_reg_rep_1[12]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_1
       (.I0(init_calib_complete_reg_rep__0_n_0),
        .I1(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 [33]),
        .O(init_calib_complete_reg_rep__0_0[33]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_1__1
       (.I0(init_calib_complete_reg_rep__0_n_0),
        .I1(mem_reg_0_15_30_35[15]),
        .O(init_calib_complete_reg_rep_1[13]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_2
       (.I0(init_calib_complete_reg_rep__0_n_0),
        .I1(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 [32]),
        .O(init_calib_complete_reg_rep__0_0[32]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_3
       (.I0(init_calib_complete_reg_rep__0_n_0),
        .I1(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 [35]),
        .O(init_calib_complete_reg_rep__0_0[35]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_4
       (.I0(init_calib_complete_reg_rep__0_n_0),
        .I1(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 [34]),
        .O(init_calib_complete_reg_rep__0_0[34]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_34
       (.I0(init_calib_complete_reg_rep__2_0),
        .I1(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 [35]),
        .I2(out_fifo[35]),
        .I3(out_fifo_0),
        .O(D9[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_35
       (.I0(init_calib_complete_reg_rep__2_0),
        .I1(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 [34]),
        .I2(out_fifo[34]),
        .I3(out_fifo_0),
        .O(D9[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_36
       (.I0(init_calib_complete_reg_rep__2_0),
        .I1(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 [33]),
        .I2(out_fifo[33]),
        .I3(out_fifo_0),
        .O(D9[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_37
       (.I0(init_calib_complete_reg_rep__2_0),
        .I1(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 [32]),
        .I2(out_fifo[32]),
        .I3(out_fifo_0),
        .O(D9[0]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \phaser_in_gen.phaser_in_i_12 
       (.I0(calib_sel[1]),
        .I1(calib_sel[0]),
        .O(\phaser_in_gen.phaser_in_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h00F1)) 
    \phaser_in_gen.phaser_in_i_2 
       (.I0(calib_sel[1]),
        .I1(calib_sel[0]),
        .I2(calib_in_common),
        .I3(calib_zero_inputs),
        .O(\calib_sel_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    phaser_out_i_2__0
       (.I0(calib_in_common),
        .I1(calib_sel[1]),
        .I2(calib_sel[0]),
        .I3(calib_zero_inputs),
        .O(\gen_byte_sel_div2.calib_in_common_reg_10 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    phaser_out_i_2__1
       (.I0(calib_in_common),
        .I1(calib_sel[1]),
        .I2(calib_sel[0]),
        .I3(calib_zero_inputs),
        .O(\gen_byte_sel_div2.calib_in_common_reg_13 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    phaser_out_i_2__2
       (.I0(calib_in_common),
        .I1(calib_sel[0]),
        .I2(calib_sel[1]),
        .I3(calib_zero_inputs),
        .O(\gen_byte_sel_div2.calib_in_common_reg_14 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h0000F010)) 
    phaser_out_i_4__2
       (.I0(calib_sel[1]),
        .I1(calib_sel[0]),
        .I2(po_sel_stg2stg3),
        .I3(calib_in_common),
        .I4(calib_zero_inputs),
        .O(\calib_sel_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    phaser_out_i_5
       (.I0(calib_in_common),
        .I1(calib_sel[0]),
        .I2(po_sel_stg2stg3),
        .I3(calib_sel[1]),
        .I4(calib_zero_inputs),
        .O(\gen_byte_sel_div2.calib_in_common_reg_9 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    phaser_out_i_5__0
       (.I0(calib_in_common),
        .I1(calib_sel[0]),
        .I2(po_sel_stg2stg3),
        .I3(calib_sel[1]),
        .I4(calib_zero_inputs),
        .O(\gen_byte_sel_div2.calib_in_common_reg_11 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    phaser_out_i_5__1
       (.I0(calib_in_common),
        .I1(calib_sel[1]),
        .I2(calib_sel[0]),
        .I3(po_sel_stg2stg3),
        .I4(calib_zero_inputs),
        .O(\gen_byte_sel_div2.calib_in_common_reg_12 ));
  LUT3 #(
    .INIT(8'hFE)) 
    phy_if_reset0
       (.I0(phy_if_reset_w),
        .I1(reset_if),
        .I2(wrlvl_final_if_rst),
        .O(phy_if_reset0__0));
  FDRE phy_if_reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_if_reset0__0),
        .Q(phy_if_reset),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \pi_counter_read_val[5]_i_1 
       (.I0(calib_sel[1]),
        .I1(calib_sel[0]),
        .O(\calib_sel_reg[1]_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    po_en_stg2_f0
       (.I0(dbg_po_f_en_r),
        .I1(dqs_po_en_stg2_f),
        .I2(cmd_po_en_stg2_f),
        .I3(ck_po_stg2_f_en),
        .O(po_enstg2_f));
  LUT3 #(
    .INIT(8'hFE)) 
    po_stg2_f_incdec0
       (.I0(dbg_po_f_inc_r),
        .I1(dqs_po_stg2_f_incdec),
        .I2(ck_po_stg2_f_indec),
        .O(po_stg2_fincdec));
  (* srl_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8 " *) 
  SRL16E reset_if_r8_reg_srl8
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(reset_if),
        .Q(reset_if_r8_reg_srl8_n_0));
  FDRE reset_if_r9_reg
       (.C(CLK),
        .CE(1'b1),
        .D(reset_if_r8_reg_srl8_n_0),
        .Q(reset_if_r9),
        .R(1'b0));
  FDRE reset_if_reg
       (.C(CLK),
        .CE(1'b1),
        .D(u_ddr_phy_init_n_75),
        .Q(reset_if),
        .R(1'b0));
  FDRE tempmon_pi_f_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_sel_pi_incdec),
        .Q(tempmon_pi_f_en_r),
        .R(\po_rdval_cnt_reg[8] ));
  FDRE tempmon_pi_f_inc_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_pi_f_inc),
        .Q(tempmon_pi_f_inc_r),
        .R(\po_rdval_cnt_reg[8] ));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_init u_ddr_phy_init
       (.CLK(CLK),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .E(E),
        .PHYCTLWD(PHYCTLWD),
        .Q(cal1_prech_req_r),
        .\back_to_back_reads_2_1.num_reads_reg[2]_0 (\idelay_tap_cnt_r_reg[0][0][4]_0 ),
        .\cal2_state_r[3]_i_5 (ddr3_ila_wrpath[40]),
        .\calib_cke_reg[0]_0 (\calib_cke_reg[0] ),
        .calib_complete(calib_complete),
        .calib_ctl_wren_reg_0(calib_cmd_wren),
        .calib_ctl_wren_reg_1(Q),
        .\calib_data_offset_0_reg[0]_0 (\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_28 ),
        .\calib_data_offset_0_reg[1]_0 (\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_27 ),
        .\calib_data_offset_0_reg[2]_0 (\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_26 ),
        .\calib_data_offset_0_reg[3]_0 (rd_data_offset_ranks_0),
        .\calib_data_offset_0_reg[3]_1 (\rd_byte_data_offset_reg[0]_4 ),
        .\calib_data_offset_0_reg[4]_0 (\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_25 ),
        .\calib_data_offset_0_reg[5]_0 (\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_23 ),
        .calib_wrdata_en(calib_wrdata_en),
        .ck_addr_cmd_delay_done(ck_addr_cmd_delay_done),
        .\cmd_pipe_plus.mc_address_reg[17] (\cmd_pipe_plus.mc_address_reg[17] ),
        .\cmd_pipe_plus.mc_address_reg[18] (\cmd_pipe_plus.mc_address_reg[18] ),
        .\cmd_pipe_plus.mc_address_reg[20] (\cmd_pipe_plus.mc_address_reg[20] ),
        .\cmd_pipe_plus.mc_address_reg[22] (\cmd_pipe_plus.mc_address_reg[22] ),
        .\cmd_pipe_plus.mc_address_reg[23] (\cmd_pipe_plus.mc_address_reg[23] ),
        .\cmd_pipe_plus.mc_address_reg[24] (\cmd_pipe_plus.mc_address_reg[24] ),
        .\cmd_pipe_plus.mc_address_reg[25] (\cmd_pipe_plus.mc_address_reg[25] ),
        .\cmd_pipe_plus.mc_address_reg[26] (\cmd_pipe_plus.mc_address_reg[26] ),
        .\cmd_pipe_plus.mc_bank_reg[3] (\cmd_pipe_plus.mc_bank_reg[3] ),
        .\cmd_pipe_plus.mc_bank_reg[4] (\cmd_pipe_plus.mc_bank_reg[4] ),
        .\cmd_pipe_plus.mc_bank_reg[5] (\cmd_pipe_plus.mc_bank_reg[5] ),
        .\cmd_pipe_plus.mc_cas_n_reg[1] ({\cmd_pipe_plus.mc_cas_n_reg[1] [7:6],\cmd_pipe_plus.mc_cas_n_reg[1] [3:0]}),
        .\cmd_pipe_plus.mc_cas_n_reg[1]_0 (\cmd_pipe_plus.mc_cas_n_reg[1]_0 [3:2]),
        .\cmd_pipe_plus.mc_odt_reg[0] (\cmd_pipe_plus.mc_odt_reg[0] ),
        .\cmd_pipe_plus.mc_ras_n_reg[1] ({init_calib_complete_reg_rep_1[10:9],init_calib_complete_reg_rep_1[7:0]}),
        .\cmd_pipe_plus.mc_ras_n_reg[1]_0 (\cmd_pipe_plus.mc_ras_n_reg[1]_0 [3:2]),
        .\cmd_pipe_plus.mc_ras_n_reg[1]_1 (\cmd_pipe_plus.mc_ras_n_reg[1] ),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\cmd_pipe_plus.mc_we_n_reg[1]_0 ),
        .\cmd_pipe_plus.mc_we_n_reg[1]_0 (\cmd_pipe_plus.mc_we_n_reg[1] [3:2]),
        .cnt_pwron_cke_done_r(cnt_pwron_cke_done_r),
        .complex_row0_rd_done_reg_0(complex_row0_rd_done_reg),
        .ddr3_ila_basic({ddr3_ila_basic[15],ddr3_ila_basic[11],ddr3_ila_basic[7],ddr3_ila_basic[2]}),
        .ddr3_ila_rdpath(ddr3_ila_rdpath[0]),
        .ddr3_lm_done_r(ddr3_lm_done_r),
        .ddr3_reset_n(init_calib_complete_reg_rep__1_n_0),
        .\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 (\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 [1]),
        .\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 (\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ),
        .detect_pi_found_dqs(detect_pi_found_dqs),
        .detect_pi_found_dqs_reg_0(u_ddr_phy_init_n_76),
        .done_dqs_tap_inc(done_dqs_tap_inc),
        .dqs_found_prech_req(dqs_found_prech_req),
        .\gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0 (\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_29 ),
        .in0(in0),
        .init_complete_r_reg_0(init_complete_r_reg),
        .init_complete_r_timing_reg_0(init_complete_r_timing_reg),
        .init_dqsfound_done_r2(init_dqsfound_done_r2),
        .\init_state_r1_reg[0]_0 (\init_state_r1_reg[0] ),
        .\init_state_r[0]_i_18_0 (u_ddr_phy_wrcal_n_73),
        .\init_state_r[0]_i_5_0 (\dqsfind_calib_right.u_ddr_phy_dqs_found_cal_n_30 ),
        .\init_state_r[0]_i_6_0 (\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay_n_1 ),
        .\init_state_r[0]_i_6_1 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_80 ),
        .\init_state_r[1]_i_3_0 (u_ddr_phy_wrcal_n_74),
        .\init_state_r[1]_i_5_0 (u_ddr_phy_wrcal_n_72),
        .\init_state_r[2]_i_4_0 (ddr3_ila_wrpath[41]),
        .\init_state_r[2]_i_9_0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_73 ),
        .\init_state_r[3]_i_3_0 (u_ddr_phy_wrcal_n_71),
        .\init_state_r[4]_i_6_0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_74 ),
        .\init_state_r[4]_i_7_0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_81 ),
        .\init_state_r[5]_i_3_0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_72 ),
        .\init_state_r_reg[5]_0 ({ddr3_ila_basic[22:17],ddr3_ila_basic[14:13],ddr3_ila_basic[10:9],ddr3_ila_basic[6:4],ddr3_ila_basic[1]}),
        .\init_state_r_reg[6]_0 (\init_state_r_reg[6] ),
        .mc_cas_n(mc_cas_n[1]),
        .mc_cke(mc_cke),
        .mc_cmd(mc_cmd),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n[1]),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_init_done_r(mem_init_done_r),
        .mem_out(mem_out),
        .mem_reg_0_15_30_35({mem_reg_0_15_30_35[26:16],mem_reg_0_15_30_35[12],mem_reg_0_15_30_35[10:0]}),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_reset_n(mux_reset_n),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[0] (\my_empty_reg[0] ),
        .\my_empty_reg[6]_inv (\my_empty_reg[6]_inv ),
        .\num_refresh_reg[3]_0 (\not_empty_wait_cnt_reg[4] ),
        .\one_rank.stg1_wr_done_reg_0 (u_ddr_phy_init_n_15),
        .out(out),
        .out_fifo(\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 [31:0]),
        .out_fifo_0(init_calib_complete_reg_rep__3_0),
        .out_fifo_1(out_fifo[31:0]),
        .out_fifo_2(out_fifo_0),
        .out_fifo_3(init_calib_complete_reg_rep__2_0),
        .out_fifo_4({out_fifo_2[15:14],out_fifo_2[11:10],out_fifo_2[7:0]}),
        .out_fifo_5(out_fifo_3),
        .out_fifo_6({out_fifo_4[47:6],out_fifo_4[3:2]}),
        .out_fifo_7(out_fifo_5),
        .out_fifo_8(init_calib_complete_reg_rep__4_0),
        .out_fifo_9(out_fifo_1),
        .phy_dout(phy_dout),
        .phy_mc_ctl_full_r_reg(init_calib_complete_reg_rep__0_n_0),
        .phy_mc_ctl_full_r_reg_0(phy_mc_ctl_full_r_reg),
        .phy_read_calib(phy_read_calib),
        .phy_write_calib(phy_write_calib),
        .pi_calib_done_r1_reg_0(pi_calib_done),
        .pi_dqs_found_any_bank(pi_dqs_found_any_bank),
        .pi_dqs_found_done_r1(pi_dqs_found_done_r1),
        .pi_dqs_found_rank_done(pi_dqs_found_rank_done),
        .prbs_rdlvl_done_pulse0(prbs_rdlvl_done_pulse0),
        .prbs_rdlvl_done_pulse_reg_0(prbs_rdlvl_done_pulse_reg),
        .prech_done(prech_done),
        .prech_req_posedge_r_reg_0(u_ddr_phy_init_n_2),
        .rdlvl_last_byte_done(rdlvl_last_byte_done),
        .rdlvl_pi_incdec(rdlvl_pi_incdec),
        .rdlvl_prech_req(rdlvl_prech_req),
        .rdlvl_rank_done_r(rdlvl_rank_done_r),
        .rdlvl_stg1_done_r1(rdlvl_stg1_done_r1),
        .rdlvl_stg1_rank_done(rdlvl_stg1_rank_done),
        .rdlvl_stg1_start_r(rdlvl_stg1_start_r),
        .rdlvl_stg1_start_reg_0(u_ddr_phy_init_n_39),
        .reset_if(reset_if),
        .reset_if_r9(reset_if_r9),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .rstdiv0_sync_r1_reg_rep__16(u_ddr_phy_init_n_75),
        .wl_sm_start(wl_sm_start),
        .wl_sm_start_reg_0(u_ddr_phy_init_n_38),
        .wr_en_inferred__0_i_1_0(wr_en_inferred__0_i_1),
        .wr_en_inferred__0_i_1__0_0(wr_en_inferred__0_i_1__0),
        .wr_level_done_r5(wr_level_done_r5),
        .\wr_ptr_timing_reg[0] (\wr_ptr_timing_reg[0] ),
        .\wr_ptr_timing_reg[0]_0 (init_calib_complete_reg_rep_0),
        .\wr_ptr_timing_reg[0]_1 (\wr_ptr_timing_reg[0]_0 ),
        .wrcal_prech_req(wrcal_prech_req),
        .wrcal_rd_wait(wrcal_rd_wait),
        .wrcal_resume_w(wrcal_resume_w),
        .wrcal_sanity_chk(wrcal_sanity_chk),
        .wrcal_sanity_chk_reg_0(u_ddr_phy_init_n_77),
        .\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_82 ),
        .\write_buffer.wr_buf_out_data_reg[31] (init_calib_complete_reg_rep__0_0[31:0]),
        .wrlvl_byte_redo(wrlvl_byte_redo),
        .wrlvl_done_r1(wrlvl_done_r1),
        .wrlvl_final_if_rst(wrlvl_final_if_rst),
        .wrlvl_rank_done(wrlvl_rank_done));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_wrcal u_ddr_phy_wrcal
       (.CLK(CLK),
        .D(D),
        .E(mux_rd_valid_r_reg),
        .\FSM_sequential_wl_state_r[1]_i_3 (wl_state_r__0),
        .LD0(LD0),
        .Q(po_stg2_wrcal_cnt),
        .\cal2_state_r_reg[0]_0 (u_ddr_phy_init_n_77),
        .\cal2_state_r_reg[0]_1 (ddr3_ila_basic[14]),
        .calib_zero_inputs(calib_zero_inputs),
        .ddr3_ila_basic(ddr3_ila_basic[15]),
        .ddr3_ila_wrpath({ddr3_ila_wrpath[59:51],ddr3_ila_wrpath[41],ddr3_ila_wrpath[39],ddr3_ila_wrpath[37:25]}),
        .ddr3_lm_done_r(ddr3_lm_done_r),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_1 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_1 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0 ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]_0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_1 (\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0 ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]_0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]_0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]_0 (\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]_0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]_0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]_0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]_0 (\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]_0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]_0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]_0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]_0 (\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]_0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]_0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]_0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]_0 (\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]_0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]_0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]_0 (\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]_0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]_0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]_0 (\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]_0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 (\idelay_tap_cnt_r_reg[0][0][4] [39:12]),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_1 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]_0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]_0 (\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .\gen_pat_match_div2.early2_data_match_r_reg_0 (ddr3_ila_wrpath[38]),
        .\gen_pat_match_div2.pat_data_match_valid_r_reg_0 (ddr3_ila_wrpath[24]),
        .idelay_ce_int(idelay_ce_int),
        .idelay_ld_rst(idelay_ld_rst),
        .\idelay_tap_cnt_r_reg[0][0][4] (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_79 ),
        .\idelay_tap_cnt_r_reg[0][0][4]_0 (\idelay_tap_cnt_r_reg[0][0][4]_0 ),
        .\init_state_r[1]_i_16 (u_ddr_phy_init_n_2),
        .\init_state_r[3]_i_10 ({ddr3_ila_basic[11],ddr3_ila_basic[7]}),
        .\input_[7].iserdes_dq_.idelay_dq.idelaye2 (calib_in_common),
        .\input_[7].iserdes_dq_.idelay_dq.idelaye2_0 (calib_sel[0]),
        .\input_[7].iserdes_dq_.idelay_dq.idelaye2_1 (calib_sel[1]),
        .mem_init_done_r(mem_init_done_r),
        .mpr_rd_fall0_prev_r(mpr_rd_fall0_prev_r),
        .mpr_rd_fall1_prev_r(mpr_rd_fall1_prev_r),
        .mpr_rd_rise0_prev_r(mpr_rd_rise0_prev_r),
        .mpr_rd_rise0_prev_r_reg(u_ddr_phy_wrcal_n_70),
        .mpr_rd_rise1_prev_r(mpr_rd_rise1_prev_r),
        .\not_empty_wait_cnt_reg[4]_0 (\not_empty_wait_cnt_reg[4] ),
        .phy_if_reset_w(phy_if_reset_w),
        .\po_coarse_tap_cnt_reg[0][0]_0 (\po_coarse_tap_cnt_reg[0][0] ),
        .\po_coarse_tap_cnt_reg[0][2]_0 (ddr3_ila_wrpath[50:42]),
        .\po_stg2_wrcal_cnt_reg[1]_0 (u_ddr_phy_wrcal_n_67),
        .prech_done(prech_done),
        .rdlvl_stg1_done_int_reg(u_ddr_phy_wrcal_n_73),
        .rdlvl_stg1_done_int_reg_0(u_ddr_phy_wrcal_n_74),
        .wrcal_pat_err_reg_0(ddr3_ila_basic[16]),
        .wrcal_prech_req(wrcal_prech_req),
        .wrcal_rd_wait(wrcal_rd_wait),
        .wrcal_resume_w(wrcal_resume_w),
        .wrcal_sanity_chk(wrcal_sanity_chk),
        .wrcal_sanity_chk_done_reg_0(u_ddr_phy_wrcal_n_71),
        .wrcal_sanity_chk_r_reg_0(ddr3_ila_wrpath[40]),
        .wrlvl_byte_done(wrlvl_byte_done),
        .wrlvl_byte_redo(wrlvl_byte_redo),
        .wrlvl_byte_redo_reg_0(u_ddr_phy_wrcal_n_65),
        .wrlvl_byte_redo_reg_1(u_ddr_phy_wrcal_n_66),
        .wrlvl_byte_redo_reg_2(u_ddr_phy_wrcal_n_72),
        .wrlvl_done_r1(wrlvl_done_r1),
        .wrlvl_err_i_5(\mb_wrlvl_inst.u_ddr_phy_wrlvl_n_55 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_if_post_fifo" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_if_post_fifo
   (\rd_ptr_timing_reg[1]_0 ,
    \ddr3_vio_sync_out[11] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ,
    \ddr3_vio_sync_out[9] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ,
    \ddr3_vio_sync_out[9]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ,
    \ddr3_vio_sync_out[9]_1 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ,
    \ddr3_vio_sync_out[9]_2 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ,
    \ddr3_vio_sync_out[9]_3 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ,
    \ddr3_vio_sync_out[9]_4 ,
    \ddr3_vio_sync_out[9]_5 ,
    \ddr3_vio_sync_out[9]_6 ,
    \ddr3_vio_sync_out[9]_7 ,
    \ddr3_vio_sync_out[9]_8 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ,
    \ddr3_vio_sync_out[9]_9 ,
    \ddr3_vio_sync_out[9]_10 ,
    \ddr3_vio_sync_out[9]_11 ,
    \ddr3_vio_sync_out[9]_12 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ,
    \ddr3_vio_sync_out[9]_13 ,
    \ddr3_vio_sync_out[9]_14 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ,
    \ddr3_vio_sync_out[9]_15 ,
    \ddr3_vio_sync_out[9]_16 ,
    \ddr3_vio_sync_out[9]_17 ,
    \ddr3_vio_sync_out[9]_18 ,
    \ddr3_vio_sync_out[9]_19 ,
    \my_empty_reg[4]_rep_0 ,
    \not_strict_mode.rd_buf_we ,
    \my_empty_reg[0]_0 ,
    ADDRA,
    init_complete_r1_timing_reg,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    phy_rddata_en,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ,
    \wr_ptr_reg[0]_0 ,
    wr_ptr,
    wr_en,
    SR,
    CLK,
    ddr3_vio_sync_out,
    Q,
    mem_out,
    \not_strict_mode.status_ram.rd_buf_we_r1_reg ,
    out,
    \wr_ptr_reg[1]_0 ,
    ram_init_done_r,
    \read_fifo.fifo_out_data_r_reg[6] ,
    \read_fifo.tail_r_reg ,
    DOC,
    \not_strict_mode.app_rd_data_reg[0] ,
    DOB,
    DOA,
    \not_strict_mode.app_rd_data_reg[7] ,
    \not_strict_mode.app_rd_data_reg[9] ,
    \not_strict_mode.app_rd_data_reg[11] ,
    \not_strict_mode.app_rd_data_reg[13] ,
    \not_strict_mode.app_rd_data_reg[15] ,
    \not_strict_mode.app_rd_data_reg[17] ,
    \not_strict_mode.app_rd_data_reg[19] ,
    \not_strict_mode.app_rd_data_reg[21] ,
    \not_strict_mode.app_rd_data_reg[23] ,
    \not_strict_mode.app_rd_data_reg[25] ,
    \not_strict_mode.app_rd_data_reg[27] ,
    \not_strict_mode.app_rd_data_reg[29] ,
    \not_strict_mode.app_rd_data_reg[31] );
  output [1:0]\rd_ptr_timing_reg[1]_0 ;
  output [10:0]\ddr3_vio_sync_out[11] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  output \ddr3_vio_sync_out[9] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  output \ddr3_vio_sync_out[9]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  output \ddr3_vio_sync_out[9]_1 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  output \ddr3_vio_sync_out[9]_2 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  output \ddr3_vio_sync_out[9]_3 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  output \ddr3_vio_sync_out[9]_4 ;
  output \ddr3_vio_sync_out[9]_5 ;
  output \ddr3_vio_sync_out[9]_6 ;
  output \ddr3_vio_sync_out[9]_7 ;
  output \ddr3_vio_sync_out[9]_8 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ;
  output \ddr3_vio_sync_out[9]_9 ;
  output \ddr3_vio_sync_out[9]_10 ;
  output \ddr3_vio_sync_out[9]_11 ;
  output \ddr3_vio_sync_out[9]_12 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  output \ddr3_vio_sync_out[9]_13 ;
  output \ddr3_vio_sync_out[9]_14 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  output \ddr3_vio_sync_out[9]_15 ;
  output \ddr3_vio_sync_out[9]_16 ;
  output \ddr3_vio_sync_out[9]_17 ;
  output \ddr3_vio_sync_out[9]_18 ;
  output \ddr3_vio_sync_out[9]_19 ;
  output \my_empty_reg[4]_rep_0 ;
  output \not_strict_mode.rd_buf_we ;
  output [0:0]\my_empty_reg[0]_0 ;
  output [1:0]ADDRA;
  output init_complete_r1_timing_reg;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output phy_rddata_en;
  output [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ;
  output \wr_ptr_reg[0]_0 ;
  output [0:0]wr_ptr;
  output wr_en;
  input [0:0]SR;
  input CLK;
  input [2:0]ddr3_vio_sync_out;
  input [31:0]Q;
  input [31:0]mem_out;
  input [0:0]\not_strict_mode.status_ram.rd_buf_we_r1_reg ;
  input out;
  input \wr_ptr_reg[1]_0 ;
  input ram_init_done_r;
  input \read_fifo.fifo_out_data_r_reg[6] ;
  input [1:0]\read_fifo.tail_r_reg ;
  input [1:0]DOC;
  input \not_strict_mode.app_rd_data_reg[0] ;
  input [1:0]DOB;
  input [1:0]DOA;
  input [1:0]\not_strict_mode.app_rd_data_reg[7] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[9] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[11] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[13] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[15] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[17] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[19] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[21] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[23] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[25] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[27] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[29] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[31] ;

  wire [1:0]ADDRA;
  wire CLK;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \dbg_rddata_r[0]_i_2_n_0 ;
  wire \dbg_rddata_r[10]_i_2_n_0 ;
  wire \dbg_rddata_r[11]_i_2_n_0 ;
  wire \dbg_rddata_r[13]_i_2_n_0 ;
  wire \dbg_rddata_r[1]_i_2_n_0 ;
  wire \dbg_rddata_r[4]_i_2_n_0 ;
  wire \dbg_rddata_r[6]_i_2_n_0 ;
  wire \dbg_rddata_r[7]_i_2_n_0 ;
  wire [2:0]ddr3_vio_sync_out;
  wire [10:0]\ddr3_vio_sync_out[11] ;
  wire \ddr3_vio_sync_out[9] ;
  wire \ddr3_vio_sync_out[9]_0 ;
  wire \ddr3_vio_sync_out[9]_1 ;
  wire \ddr3_vio_sync_out[9]_10 ;
  wire \ddr3_vio_sync_out[9]_11 ;
  wire \ddr3_vio_sync_out[9]_12 ;
  wire \ddr3_vio_sync_out[9]_13 ;
  wire \ddr3_vio_sync_out[9]_14 ;
  wire \ddr3_vio_sync_out[9]_15 ;
  wire \ddr3_vio_sync_out[9]_16 ;
  wire \ddr3_vio_sync_out[9]_17 ;
  wire \ddr3_vio_sync_out[9]_18 ;
  wire \ddr3_vio_sync_out[9]_19 ;
  wire \ddr3_vio_sync_out[9]_2 ;
  wire \ddr3_vio_sync_out[9]_3 ;
  wire \ddr3_vio_sync_out[9]_4 ;
  wire \ddr3_vio_sync_out[9]_5 ;
  wire \ddr3_vio_sync_out[9]_6 ;
  wire \ddr3_vio_sync_out[9]_7 ;
  wire \ddr3_vio_sync_out[9]_8 ;
  wire \ddr3_vio_sync_out[9]_9 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  wire [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  wire init_complete_r1_timing_reg;
  wire [31:0]mem_out;
  wire [4:1]my_empty;
  wire \my_empty[0]_i_1_n_0 ;
  wire \my_empty[1]_i_1_n_0 ;
  wire \my_empty[2]_i_1_n_0 ;
  wire \my_empty[3]_i_1_n_0 ;
  wire \my_empty[4]_i_1_n_0 ;
  wire \my_empty[4]_i_2_n_0 ;
  wire [0:0]\my_empty_reg[0]_0 ;
  wire \my_empty_reg[4]_rep_0 ;
  wire [1:1]my_full;
  wire \my_full[1]_i_1_n_0 ;
  wire \not_strict_mode.app_rd_data_reg[0] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[11] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[13] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[15] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[17] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[19] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[21] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[23] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[25] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[27] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[29] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[31] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[7] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[9] ;
  wire \not_strict_mode.rd_buf_we ;
  wire [0:0]\not_strict_mode.status_ram.rd_buf_we_r1_reg ;
  wire out;
  wire phy_rddata_en;
  wire ram_init_done_r;
  wire [1:0]rd_ptr;
  wire \rd_ptr[0]_i_1_n_0 ;
  wire \rd_ptr[1]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) (* syn_maxfan = "10" *) wire [1:0]rd_ptr_timing;
  wire \rd_ptr_timing[0]_i_1__0_n_0 ;
  wire \rd_ptr_timing[1]_i_1__0_n_0 ;
  wire \read_fifo.fifo_out_data_r_reg[6] ;
  wire [1:0]\read_fifo.tail_r_reg ;
  wire wr_en;
  wire [0:0]wr_ptr;
  wire \wr_ptr[0]_i_1__3_n_0 ;
  wire \wr_ptr[1]_i_1__3_n_0 ;
  wire \wr_ptr_reg[0]_0 ;
  wire \wr_ptr_reg[1]_0 ;

  assign \rd_ptr_timing_reg[1]_0 [1:0] = rd_ptr_timing;
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \dbg_rddata_r[0]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ),
        .I1(ddr3_vio_sync_out[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ),
        .I3(\dbg_rddata_r[0]_i_2_n_0 ),
        .I4(ddr3_vio_sync_out[0]),
        .I5(ddr3_vio_sync_out[2]),
        .O(\ddr3_vio_sync_out[11] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[0]_i_2 
       (.I0(Q[7]),
        .I1(mem_out[7]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(Q[5]),
        .I4(\my_empty_reg[4]_rep_0 ),
        .I5(mem_out[5]),
        .O(\dbg_rddata_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8555805585008000)) 
    \dbg_rddata_r[10]_i_1 
       (.I0(ddr3_vio_sync_out[2]),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ),
        .I2(ddr3_vio_sync_out[1]),
        .I3(ddr3_vio_sync_out[0]),
        .I4(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ),
        .I5(\dbg_rddata_r[10]_i_2_n_0 ),
        .O(\ddr3_vio_sync_out[11] [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[10]_i_2 
       (.I0(Q[19]),
        .I1(mem_out[19]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(Q[17]),
        .I4(\my_empty_reg[4]_rep_0 ),
        .I5(mem_out[17]),
        .O(\dbg_rddata_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA5450545A0400040)) 
    \dbg_rddata_r[11]_i_1 
       (.I0(ddr3_vio_sync_out[2]),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(ddr3_vio_sync_out[1]),
        .I4(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ),
        .I5(\dbg_rddata_r[11]_i_2_n_0 ),
        .O(\ddr3_vio_sync_out[11] [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[11]_i_2 
       (.I0(Q[23]),
        .I1(mem_out[23]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(Q[21]),
        .I4(my_empty[4]),
        .I5(mem_out[21]),
        .O(\dbg_rddata_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \dbg_rddata_r[12]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ),
        .O(\ddr3_vio_sync_out[9]_1 ));
  LUT6 #(
    .INIT(64'hA5450545A0400040)) 
    \dbg_rddata_r[13]_i_1 
       (.I0(ddr3_vio_sync_out[2]),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(ddr3_vio_sync_out[1]),
        .I4(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ),
        .I5(\dbg_rddata_r[13]_i_2_n_0 ),
        .O(\ddr3_vio_sync_out[11] [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[13]_i_2 
       (.I0(Q[15]),
        .I1(mem_out[15]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(Q[13]),
        .I4(my_empty[4]),
        .I5(mem_out[13]),
        .O(\dbg_rddata_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \dbg_rddata_r[14]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ),
        .O(\ddr3_vio_sync_out[9]_2 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \dbg_rddata_r[15]_i_2 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ),
        .O(\ddr3_vio_sync_out[9]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[16]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ),
        .O(\ddr3_vio_sync_out[9]_18 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[17]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ),
        .O(\ddr3_vio_sync_out[9]_16 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[18]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ),
        .O(\ddr3_vio_sync_out[9]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[19]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ),
        .O(\ddr3_vio_sync_out[9]_12 ));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \dbg_rddata_r[1]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ),
        .I1(ddr3_vio_sync_out[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ),
        .I3(\dbg_rddata_r[1]_i_2_n_0 ),
        .I4(ddr3_vio_sync_out[0]),
        .I5(ddr3_vio_sync_out[2]),
        .O(\ddr3_vio_sync_out[11] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[1]_i_2 
       (.I0(Q[11]),
        .I1(mem_out[11]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(Q[9]),
        .I4(\my_empty_reg[4]_rep_0 ),
        .I5(mem_out[9]),
        .O(\dbg_rddata_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[20]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ),
        .O(\ddr3_vio_sync_out[9]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[21]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ),
        .O(\ddr3_vio_sync_out[9]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[22]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ),
        .O(\ddr3_vio_sync_out[9]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[23]_i_2 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ),
        .O(\ddr3_vio_sync_out[9]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[24]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ),
        .O(\ddr3_vio_sync_out[9]_19 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[25]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ),
        .O(\ddr3_vio_sync_out[9]_17 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[26]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ),
        .O(\ddr3_vio_sync_out[9]_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[27]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ),
        .O(\ddr3_vio_sync_out[9]_13 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[28]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ),
        .O(\ddr3_vio_sync_out[9]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[29]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ),
        .O(\ddr3_vio_sync_out[9]_9 ));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \dbg_rddata_r[2]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ),
        .I1(ddr3_vio_sync_out[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ),
        .I3(\dbg_rddata_r[10]_i_2_n_0 ),
        .I4(ddr3_vio_sync_out[0]),
        .I5(ddr3_vio_sync_out[2]),
        .O(\ddr3_vio_sync_out[11] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[30]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ),
        .O(\ddr3_vio_sync_out[9]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[31]_i_2 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ),
        .O(\ddr3_vio_sync_out[9]_5 ));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \dbg_rddata_r[3]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ),
        .I1(ddr3_vio_sync_out[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ),
        .I3(\dbg_rddata_r[11]_i_2_n_0 ),
        .I4(ddr3_vio_sync_out[0]),
        .I5(ddr3_vio_sync_out[2]),
        .O(\ddr3_vio_sync_out[11] [3]));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \dbg_rddata_r[4]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ),
        .I1(ddr3_vio_sync_out[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ),
        .I3(\dbg_rddata_r[4]_i_2_n_0 ),
        .I4(ddr3_vio_sync_out[0]),
        .I5(ddr3_vio_sync_out[2]),
        .O(\ddr3_vio_sync_out[11] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[4]_i_2 
       (.I0(Q[27]),
        .I1(mem_out[27]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(Q[25]),
        .I4(my_empty[4]),
        .I5(mem_out[25]),
        .O(\dbg_rddata_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \dbg_rddata_r[5]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ),
        .I1(ddr3_vio_sync_out[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ),
        .I3(\dbg_rddata_r[13]_i_2_n_0 ),
        .I4(ddr3_vio_sync_out[0]),
        .I5(ddr3_vio_sync_out[2]),
        .O(\ddr3_vio_sync_out[11] [5]));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \dbg_rddata_r[6]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ),
        .I1(ddr3_vio_sync_out[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ),
        .I3(\dbg_rddata_r[6]_i_2_n_0 ),
        .I4(ddr3_vio_sync_out[0]),
        .I5(ddr3_vio_sync_out[2]),
        .O(\ddr3_vio_sync_out[11] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[6]_i_2 
       (.I0(Q[3]),
        .I1(mem_out[3]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(Q[1]),
        .I4(my_empty[4]),
        .I5(mem_out[1]),
        .O(\dbg_rddata_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF00B8B8)) 
    \dbg_rddata_r[7]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ),
        .I1(ddr3_vio_sync_out[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ),
        .I3(\dbg_rddata_r[7]_i_2_n_0 ),
        .I4(ddr3_vio_sync_out[0]),
        .I5(ddr3_vio_sync_out[2]),
        .O(\ddr3_vio_sync_out[11] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dbg_rddata_r[7]_i_2 
       (.I0(Q[31]),
        .I1(mem_out[31]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(Q[29]),
        .I4(my_empty[4]),
        .I5(mem_out[29]),
        .O(\dbg_rddata_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \dbg_rddata_r[8]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ),
        .O(\ddr3_vio_sync_out[9] ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \dbg_rddata_r[9]_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ),
        .I1(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ),
        .I2(ddr3_vio_sync_out[0]),
        .I3(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ),
        .O(\ddr3_vio_sync_out[9]_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    dbg_rddata_valid_r_i_1
       (.I0(out),
        .I1(\my_empty_reg[0]_0 ),
        .I2(\wr_ptr_reg[1]_0 ),
        .O(init_complete_r1_timing_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r[0]_i_1 
       (.I0(Q[5]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[5]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r[0]_i_1 
       (.I0(Q[7]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[7]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r[0]_i_1 
       (.I0(Q[4]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[4]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r[0]_i_1 
       (.I0(Q[6]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[6]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r[1]_i_1 
       (.I0(Q[9]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[9]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r[1]_i_1 
       (.I0(Q[11]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[11]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r[1]_i_1 
       (.I0(Q[8]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[8]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r[1]_i_1 
       (.I0(Q[10]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[10]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r[2]_i_1 
       (.I0(Q[17]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[17]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r[2]_i_1 
       (.I0(Q[19]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[19]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r[2]_i_1 
       (.I0(Q[16]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[16]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r[2]_i_1 
       (.I0(Q[18]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[18]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r[3]_i_1 
       (.I0(Q[21]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[21]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r[3]_i_1 
       (.I0(Q[23]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[23]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r[3]_i_1 
       (.I0(Q[20]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[20]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r[3]_i_1 
       (.I0(Q[22]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[22]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r[4]_i_1 
       (.I0(Q[25]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[25]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r[4]_i_1 
       (.I0(Q[27]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[27]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r[4]_i_1 
       (.I0(Q[24]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[24]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r[4]_i_1 
       (.I0(Q[26]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[26]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r[5]_i_1 
       (.I0(Q[13]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[13]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r[5]_i_1 
       (.I0(Q[15]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[15]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r[5]_i_1 
       (.I0(Q[12]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[12]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r[5]_i_1 
       (.I0(Q[14]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[14]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r[6]_i_1 
       (.I0(Q[1]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[1]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r[6]_i_1 
       (.I0(Q[3]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[3]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r[6]_i_1 
       (.I0(Q[0]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[0]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r[6]_i_1 
       (.I0(Q[2]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[2]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r[7]_i_1 
       (.I0(Q[29]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[29]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r[7]_i_1 
       (.I0(Q[31]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[31]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r[7]_i_1 
       (.I0(Q[28]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[28]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r[7]_i_1 
       (.I0(Q[30]),
        .I1(\my_empty_reg[4]_rep_0 ),
        .I2(mem_out[30]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_0_3_0_5_i_1
       (.I0(my_empty[2]),
        .I1(\wr_ptr_reg[1]_0 ),
        .O(wr_en));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mux_rd_valid_r_i_1
       (.I0(\my_empty_reg[0]_0 ),
        .I1(\wr_ptr_reg[1]_0 ),
        .O(phy_rddata_en));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAA2)) 
    \my_empty[0]_i_1 
       (.I0(\my_empty_reg[0]_0 ),
        .I1(\wr_ptr_reg[1]_0 ),
        .I2(my_empty[1]),
        .I3(my_empty[3]),
        .I4(my_full),
        .I5(\my_empty[4]_i_2_n_0 ),
        .O(\my_empty[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \my_empty[1]_i_1 
       (.I0(\my_empty[4]_i_2_n_0 ),
        .I1(my_empty[3]),
        .I2(\wr_ptr_reg[1]_0 ),
        .I3(my_full),
        .I4(my_empty[1]),
        .O(\my_empty[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAA2)) 
    \my_empty[2]_i_1 
       (.I0(my_empty[2]),
        .I1(\wr_ptr_reg[1]_0 ),
        .I2(my_empty[1]),
        .I3(my_empty[3]),
        .I4(my_full),
        .I5(\my_empty[4]_i_2_n_0 ),
        .O(\my_empty[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \my_empty[3]_i_1 
       (.I0(\my_empty[4]_i_2_n_0 ),
        .I1(my_empty[1]),
        .I2(\wr_ptr_reg[1]_0 ),
        .I3(my_full),
        .I4(my_empty[3]),
        .O(\my_empty[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAA2)) 
    \my_empty[4]_i_1 
       (.I0(\my_empty_reg[4]_rep_0 ),
        .I1(\wr_ptr_reg[1]_0 ),
        .I2(my_empty[1]),
        .I3(my_empty[3]),
        .I4(my_full),
        .I5(\my_empty[4]_i_2_n_0 ),
        .O(\my_empty[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0960)) 
    \my_empty[4]_i_2 
       (.I0(rd_ptr[1]),
        .I1(wr_ptr),
        .I2(rd_ptr[0]),
        .I3(\wr_ptr_reg[0]_0 ),
        .O(\my_empty[4]_i_2_n_0 ));
  FDSE \my_empty_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[0]_i_1_n_0 ),
        .Q(\my_empty_reg[0]_0 ),
        .S(SR));
  FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1_n_0 ),
        .Q(my_empty[1]),
        .S(SR));
  FDSE \my_empty_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[2]_i_1_n_0 ),
        .Q(my_empty[2]),
        .S(SR));
  FDSE \my_empty_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[3]_i_1_n_0 ),
        .Q(my_empty[3]),
        .S(SR));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[4]_i_1_n_0 ),
        .Q(my_empty[4]),
        .S(SR));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4]_rep 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[4]_i_1_n_0 ),
        .Q(\my_empty_reg[4]_rep_0 ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \my_full[1]_i_1 
       (.I0(\wr_ptr_reg[1]_0 ),
        .I1(my_empty[1]),
        .I2(my_empty[3]),
        .I3(my_full),
        .O(\my_full[1]_i_1_n_0 ));
  FDRE \my_full_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[1]_i_1_n_0 ),
        .Q(my_full),
        .R(SR));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[0]_i_1 
       (.I0(DOC[0]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[4]),
        .I3(my_empty[4]),
        .I4(mem_out[4]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[10]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[11] [0]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[17]),
        .I3(my_empty[4]),
        .I4(mem_out[17]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[11]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[11] [1]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[21]),
        .I3(my_empty[4]),
        .I4(mem_out[21]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[12]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[13] [0]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[25]),
        .I3(my_empty[4]),
        .I4(mem_out[25]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[13]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[13] [1]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[13]),
        .I3(my_empty[4]),
        .I4(mem_out[13]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[14]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[15] [0]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[1]),
        .I3(my_empty[4]),
        .I4(mem_out[1]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[15]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[15] [1]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[29]),
        .I3(my_empty[4]),
        .I4(mem_out[29]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[16]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[17] [0]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[6]),
        .I3(my_empty[4]),
        .I4(mem_out[6]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[17]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[17] [1]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[10]),
        .I3(my_empty[4]),
        .I4(mem_out[10]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[18]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[19] [0]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[18]),
        .I3(my_empty[4]),
        .I4(mem_out[18]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[19]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[19] [1]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[22]),
        .I3(my_empty[4]),
        .I4(mem_out[22]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[1]_i_1 
       (.I0(DOC[1]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[8]),
        .I3(my_empty[4]),
        .I4(mem_out[8]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[20]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[21] [0]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[26]),
        .I3(my_empty[4]),
        .I4(mem_out[26]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[21]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[21] [1]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[14]),
        .I3(my_empty[4]),
        .I4(mem_out[14]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[22]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[23] [0]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[2]),
        .I3(my_empty[4]),
        .I4(mem_out[2]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[23]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[23] [1]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[30]),
        .I3(my_empty[4]),
        .I4(mem_out[30]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[24]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[25] [0]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[7]),
        .I3(my_empty[4]),
        .I4(mem_out[7]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[25]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[25] [1]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[11]),
        .I3(my_empty[4]),
        .I4(mem_out[11]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[26]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[27] [0]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[19]),
        .I3(my_empty[4]),
        .I4(mem_out[19]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[27]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[27] [1]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[23]),
        .I3(my_empty[4]),
        .I4(mem_out[23]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[28]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[29] [0]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[27]),
        .I3(my_empty[4]),
        .I4(mem_out[27]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[29]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[29] [1]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[15]),
        .I3(my_empty[4]),
        .I4(mem_out[15]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[2]_i_1 
       (.I0(DOB[0]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[16]),
        .I3(my_empty[4]),
        .I4(mem_out[16]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[30]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[31] [0]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[3]),
        .I3(my_empty[4]),
        .I4(mem_out[3]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[31]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[31] [1]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[31]),
        .I3(my_empty[4]),
        .I4(mem_out[31]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[3]_i_1 
       (.I0(DOB[1]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[20]),
        .I3(my_empty[4]),
        .I4(mem_out[20]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[4]_i_1 
       (.I0(DOA[0]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[24]),
        .I3(my_empty[4]),
        .I4(mem_out[24]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[5]_i_1 
       (.I0(DOA[1]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[12]),
        .I3(my_empty[4]),
        .I4(mem_out[12]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[6]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[7] [0]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[0]),
        .I3(my_empty[4]),
        .I4(mem_out[0]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[7]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[7] [1]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[28]),
        .I3(my_empty[4]),
        .I4(mem_out[28]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[8]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[9] [0]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[5]),
        .I3(my_empty[4]),
        .I4(mem_out[5]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \not_strict_mode.app_rd_data[9]_i_1 
       (.I0(\not_strict_mode.app_rd_data_reg[9] [1]),
        .I1(\not_strict_mode.app_rd_data_reg[0] ),
        .I2(Q[9]),
        .I3(my_empty[4]),
        .I4(mem_out[9]),
        .O(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 [9]));
  LUT5 #(
    .INIT(32'h0444FFFF)) 
    \not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_i_1 
       (.I0(\not_strict_mode.status_ram.rd_buf_we_r1_reg ),
        .I1(out),
        .I2(\my_empty_reg[0]_0 ),
        .I3(\wr_ptr_reg[1]_0 ),
        .I4(ram_init_done_r),
        .O(\not_strict_mode.rd_buf_we ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'hEA15)) 
    \rd_ptr[0]_i_1 
       (.I0(my_empty[1]),
        .I1(my_empty[3]),
        .I2(\wr_ptr_reg[1]_0 ),
        .I3(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'hFFD5002A)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(\wr_ptr_reg[1]_0 ),
        .I2(my_empty[3]),
        .I3(my_empty[1]),
        .I4(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1_n_0 ),
        .Q(rd_ptr[0]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1_n_0 ),
        .Q(rd_ptr[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'hCCC5C5C5)) 
    \rd_ptr_timing[0]_i_1__0 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr_timing[0]),
        .I2(my_empty[1]),
        .I3(my_empty[3]),
        .I4(\wr_ptr_reg[1]_0 ),
        .O(\rd_ptr_timing[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA3C3C3C)) 
    \rd_ptr_timing[1]_i_1__0 
       (.I0(rd_ptr_timing[1]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .I3(\wr_ptr_reg[1]_0 ),
        .I4(my_empty[3]),
        .I5(my_empty[1]),
        .O(\rd_ptr_timing[1]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr_timing[0]_i_1__0_n_0 ),
        .Q(rd_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_ptr_timing[1]_i_1__0_n_0 ),
        .Q(rd_ptr_timing[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'h4055555515000000)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_8 
       (.I0(\read_fifo.fifo_out_data_r_reg[6] ),
        .I1(\wr_ptr_reg[1]_0 ),
        .I2(\my_empty_reg[0]_0 ),
        .I3(out),
        .I4(\read_fifo.tail_r_reg [0]),
        .I5(\read_fifo.tail_r_reg [1]),
        .O(ADDRA[1]));
  LUT5 #(
    .INIT(32'h0000A666)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_9 
       (.I0(\read_fifo.tail_r_reg [0]),
        .I1(out),
        .I2(\my_empty_reg[0]_0 ),
        .I3(\wr_ptr_reg[1]_0 ),
        .I4(\read_fifo.fifo_out_data_r_reg[6] ),
        .O(ADDRA[0]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h8F70)) 
    \read_fifo.tail_r[0]_i_1 
       (.I0(\wr_ptr_reg[1]_0 ),
        .I1(\my_empty_reg[0]_0 ),
        .I2(out),
        .I3(\read_fifo.tail_r_reg [0]),
        .O(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'h8FFF7000)) 
    \read_fifo.tail_r[1]_i_1 
       (.I0(\wr_ptr_reg[1]_0 ),
        .I1(\my_empty_reg[0]_0 ),
        .I2(out),
        .I3(\read_fifo.tail_r_reg [0]),
        .I4(\read_fifo.tail_r_reg [1]),
        .O(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \wr_ptr[0]_i_1__3 
       (.I0(my_empty[1]),
        .I1(\wr_ptr_reg[1]_0 ),
        .I2(\wr_ptr_reg[0]_0 ),
        .O(\wr_ptr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'hFD02)) 
    \wr_ptr[1]_i_1__3 
       (.I0(\wr_ptr_reg[0]_0 ),
        .I1(\wr_ptr_reg[1]_0 ),
        .I2(my_empty[1]),
        .I3(wr_ptr),
        .O(\wr_ptr[1]_i_1__3_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__3_n_0 ),
        .Q(\wr_ptr_reg[0]_0 ),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__3_n_0 ),
        .Q(wr_ptr),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_mc_phy" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_mc_phy
   (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    \rd_ptr_timing_reg[1] ,
    A_rst_primitives_reg,
    A_rst_primitives_reg_0,
    mem_dq_out,
    mem_dq_ts,
    mem_dqs_out,
    mem_dqs_ts,
    ddr3_ila_rdpath,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    phy_mc_ctl_full,
    ref_dll_lock,
    idelay_ld_rst,
    \pi_counter_read_val_reg[5] ,
    \pi_counter_read_val_reg[4] ,
    \pi_counter_read_val_reg[3] ,
    \pi_counter_read_val_reg[2] ,
    \pi_counter_read_val_reg[1] ,
    \pi_counter_read_val_reg[0] ,
    ddr_ck_out,
    D,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ,
    \ddr3_vio_sync_out[9] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ,
    \ddr3_vio_sync_out[9]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ,
    \ddr3_vio_sync_out[9]_1 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ,
    \ddr3_vio_sync_out[9]_2 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ,
    \ddr3_vio_sync_out[9]_3 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ,
    \ddr3_vio_sync_out[9]_4 ,
    \ddr3_vio_sync_out[9]_5 ,
    \ddr3_vio_sync_out[9]_6 ,
    \ddr3_vio_sync_out[9]_7 ,
    \ddr3_vio_sync_out[9]_8 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ,
    \ddr3_vio_sync_out[9]_9 ,
    \ddr3_vio_sync_out[9]_10 ,
    \ddr3_vio_sync_out[9]_11 ,
    \ddr3_vio_sync_out[9]_12 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ,
    \ddr3_vio_sync_out[9]_13 ,
    \ddr3_vio_sync_out[9]_14 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ,
    \ddr3_vio_sync_out[9]_15 ,
    \ddr3_vio_sync_out[9]_16 ,
    \ddr3_vio_sync_out[9]_17 ,
    \ddr3_vio_sync_out[9]_18 ,
    \ddr3_vio_sync_out[9]_19 ,
    Q,
    \my_empty_reg[4]_rep ,
    \not_strict_mode.rd_buf_we ,
    \my_empty_reg[0] ,
    ADDRA,
    \my_empty_reg[1] ,
    init_complete_r1_timing_reg,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    \my_empty_reg[1]_2 ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ,
    \pi_counter_read_val_reg[5]_0 ,
    phy_rddata_en,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ,
    \entry_cnt_reg[4] ,
    wr_en_1,
    phy_mc_cmd_full,
    wr_en_2,
    wr_en_3,
    \mcGo_r_reg[15]_0 ,
    \wr_ptr_reg[0] ,
    wr_ptr,
    \wr_ptr_reg[3] ,
    \wr_ptr_reg[3]_0 ,
    \wr_ptr_reg[3]_1 ,
    dbg_po_counter_read_val,
    \rd_ptr_reg[3]_2 ,
    wr_en,
    CLK,
    \input_[7].iserdes_dq_.iserdesdq ,
    mem_dq_in,
    idelay_inc,
    LD0,
    CLKB0,
    \pi_dqs_found_lanes_r1_reg[0] ,
    \pi_dqs_found_lanes_r1_reg[0]_0 ,
    \pi_dqs_found_lanes_r1_reg[0]_1 ,
    \pi_dqs_found_lanes_r1_reg[0]_2 ,
    freq_refclk,
    mem_refclk,
    in_dqs,
    \pi_dqs_found_lanes_r1_reg[0]_3 ,
    sync_pulse,
    COUNTERLOADVAL,
    \po_counter_read_val_reg[8] ,
    \po_counter_read_val_reg[8]_0 ,
    \po_counter_read_val_reg[8]_1 ,
    \po_counter_read_val_reg[8]_2 ,
    D0,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D9,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    \po_counter_read_val_reg[8]_3 ,
    \po_counter_read_val_reg[8]_4 ,
    \po_counter_read_val_reg[8]_5 ,
    \po_counter_read_val_reg[8]_6 ,
    \po_counter_read_val_reg[8]_7 ,
    \my_full_reg[3] ,
    \my_full_reg[3]_0 ,
    \my_full_reg[3]_1 ,
    \po_counter_read_val_reg[8]_8 ,
    \po_counter_read_val_reg[8]_9 ,
    \po_counter_read_val_reg[8]_10 ,
    \po_counter_read_val_reg[8]_11 ,
    \po_counter_read_val_reg[8]_12 ,
    \rd_ptr_reg[3]_3 ,
    \rd_ptr_reg[3]_4 ,
    \rd_ptr_reg[3]_5 ,
    \rd_ptr_reg[3]_6 ,
    \rd_ptr_reg[3]_7 ,
    \rd_ptr_reg[3]_8 ,
    \rd_ptr_reg[3]_9 ,
    \rd_ptr_reg[3]_10 ,
    D8,
    \rd_ptr_reg[3]_11 ,
    mux_cmd_wren,
    pll_locked,
    phy_read_calib,
    rstdiv0_sync_r1,
    phy_write_calib,
    PHYCTLWD,
    RST0,
    rst_out_reg,
    \pi_counter_read_val_reg[5]_1 ,
    \po_counter_read_val_reg[8]_13 ,
    \po_counter_read_val_reg[8]_14 ,
    \po_counter_read_val_reg[8]_15 ,
    \po_counter_read_val_reg[8]_16 ,
    \po_counter_read_val_reg[8]_17 ,
    \rd_ptr_reg[3]_12 ,
    \rd_ptr_reg[3]_13 ,
    \rd_ptr_reg[3]_14 ,
    \rd_ptr_reg[3]_15 ,
    \rd_ptr_reg[3]_16 ,
    ddr3_vio_sync_out,
    mem_out,
    \not_strict_mode.status_ram.rd_buf_we_r1_reg ,
    out,
    ram_init_done_r,
    \read_fifo.fifo_out_data_r_reg[6] ,
    \read_fifo.tail_r_reg ,
    \wr_ptr_timing_reg[0] ,
    calib_cmd_wren,
    mux_wrdata_en,
    mc_wrdata_en,
    \my_empty_reg[6] ,
    calib_wrdata_en,
    \wr_ptr_timing_reg[0]_0 ,
    DOC,
    \not_strict_mode.app_rd_data_reg[0] ,
    DOB,
    DOA,
    \not_strict_mode.app_rd_data_reg[7] ,
    \not_strict_mode.app_rd_data_reg[9] ,
    \not_strict_mode.app_rd_data_reg[11] ,
    \not_strict_mode.app_rd_data_reg[13] ,
    \not_strict_mode.app_rd_data_reg[15] ,
    \not_strict_mode.app_rd_data_reg[17] ,
    \not_strict_mode.app_rd_data_reg[19] ,
    \not_strict_mode.app_rd_data_reg[21] ,
    \not_strict_mode.app_rd_data_reg[23] ,
    \not_strict_mode.app_rd_data_reg[25] ,
    \not_strict_mode.app_rd_data_reg[27] ,
    \not_strict_mode.app_rd_data_reg[29] ,
    \not_strict_mode.app_rd_data_reg[31] ,
    out_fifo,
    mc_cas_n,
    phy_dout,
    calib_sel);
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output A_rst_primitives_reg;
  output A_rst_primitives_reg_0;
  output [33:0]mem_dq_out;
  output [8:0]mem_dq_ts;
  output mem_dqs_out;
  output mem_dqs_ts;
  output [1:0]ddr3_ila_rdpath;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output idelay_ld_rst;
  output \pi_counter_read_val_reg[5] ;
  output \pi_counter_read_val_reg[4] ;
  output \pi_counter_read_val_reg[3] ;
  output \pi_counter_read_val_reg[2] ;
  output \pi_counter_read_val_reg[1] ;
  output \pi_counter_read_val_reg[0] ;
  output [1:0]ddr_ck_out;
  output [10:0]D;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  output \ddr3_vio_sync_out[9] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  output \ddr3_vio_sync_out[9]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  output \ddr3_vio_sync_out[9]_1 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  output \ddr3_vio_sync_out[9]_2 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  output \ddr3_vio_sync_out[9]_3 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  output \ddr3_vio_sync_out[9]_4 ;
  output \ddr3_vio_sync_out[9]_5 ;
  output \ddr3_vio_sync_out[9]_6 ;
  output \ddr3_vio_sync_out[9]_7 ;
  output \ddr3_vio_sync_out[9]_8 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ;
  output \ddr3_vio_sync_out[9]_9 ;
  output \ddr3_vio_sync_out[9]_10 ;
  output \ddr3_vio_sync_out[9]_11 ;
  output \ddr3_vio_sync_out[9]_12 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  output \ddr3_vio_sync_out[9]_13 ;
  output \ddr3_vio_sync_out[9]_14 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  output \ddr3_vio_sync_out[9]_15 ;
  output \ddr3_vio_sync_out[9]_16 ;
  output \ddr3_vio_sync_out[9]_17 ;
  output \ddr3_vio_sync_out[9]_18 ;
  output \ddr3_vio_sync_out[9]_19 ;
  output [59:0]Q;
  output \my_empty_reg[4]_rep ;
  output \not_strict_mode.rd_buf_we ;
  output [0:0]\my_empty_reg[0] ;
  output [1:0]ADDRA;
  output \my_empty_reg[1] ;
  output init_complete_r1_timing_reg;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output \my_empty_reg[1]_2 ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  output \pi_counter_read_val_reg[5]_0 ;
  output phy_rddata_en;
  output [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ;
  output [2:0]\entry_cnt_reg[4] ;
  output wr_en_1;
  output phy_mc_cmd_full;
  output wr_en_2;
  output wr_en_3;
  output [0:0]\mcGo_r_reg[15]_0 ;
  output \wr_ptr_reg[0] ;
  output [0:0]wr_ptr;
  output [3:0]\wr_ptr_reg[3] ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output [8:0]dbg_po_counter_read_val;
  output [19:0]\rd_ptr_reg[3]_2 ;
  output wr_en;
  input CLK;
  input \input_[7].iserdes_dq_.iserdesdq ;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input CLKB0;
  input \pi_dqs_found_lanes_r1_reg[0] ;
  input \pi_dqs_found_lanes_r1_reg[0]_0 ;
  input \pi_dqs_found_lanes_r1_reg[0]_1 ;
  input \pi_dqs_found_lanes_r1_reg[0]_2 ;
  input freq_refclk;
  input mem_refclk;
  input in_dqs;
  input \pi_dqs_found_lanes_r1_reg[0]_3 ;
  input sync_pulse;
  input [5:0]COUNTERLOADVAL;
  input \po_counter_read_val_reg[8] ;
  input \po_counter_read_val_reg[8]_0 ;
  input \po_counter_read_val_reg[8]_1 ;
  input \po_counter_read_val_reg[8]_2 ;
  input [3:0]D0;
  input [3:0]D1;
  input [3:0]D2;
  input [3:0]D3;
  input [3:0]D4;
  input [3:0]D5;
  input [3:0]D6;
  input [3:0]D7;
  input [3:0]D9;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input \po_counter_read_val_reg[8]_3 ;
  input \po_counter_read_val_reg[8]_4 ;
  input \po_counter_read_val_reg[8]_5 ;
  input \po_counter_read_val_reg[8]_6 ;
  input \po_counter_read_val_reg[8]_7 ;
  input [3:0]\my_full_reg[3] ;
  input [7:0]\my_full_reg[3]_0 ;
  input [3:0]\my_full_reg[3]_1 ;
  input \po_counter_read_val_reg[8]_8 ;
  input \po_counter_read_val_reg[8]_9 ;
  input \po_counter_read_val_reg[8]_10 ;
  input \po_counter_read_val_reg[8]_11 ;
  input \po_counter_read_val_reg[8]_12 ;
  input [3:0]\rd_ptr_reg[3]_3 ;
  input [3:0]\rd_ptr_reg[3]_4 ;
  input [3:0]\rd_ptr_reg[3]_5 ;
  input [3:0]\rd_ptr_reg[3]_6 ;
  input [3:0]\rd_ptr_reg[3]_7 ;
  input [7:0]\rd_ptr_reg[3]_8 ;
  input [7:0]\rd_ptr_reg[3]_9 ;
  input [3:0]\rd_ptr_reg[3]_10 ;
  input [3:0]D8;
  input [3:0]\rd_ptr_reg[3]_11 ;
  input mux_cmd_wren;
  input pll_locked;
  input phy_read_calib;
  input rstdiv0_sync_r1;
  input phy_write_calib;
  input [10:0]PHYCTLWD;
  input RST0;
  input rst_out_reg;
  input \pi_counter_read_val_reg[5]_1 ;
  input \po_counter_read_val_reg[8]_13 ;
  input \po_counter_read_val_reg[8]_14 ;
  input \po_counter_read_val_reg[8]_15 ;
  input \po_counter_read_val_reg[8]_16 ;
  input \po_counter_read_val_reg[8]_17 ;
  input [3:0]\rd_ptr_reg[3]_12 ;
  input [3:0]\rd_ptr_reg[3]_13 ;
  input [3:0]\rd_ptr_reg[3]_14 ;
  input [3:0]\rd_ptr_reg[3]_15 ;
  input [3:0]\rd_ptr_reg[3]_16 ;
  input [2:0]ddr3_vio_sync_out;
  input [31:0]mem_out;
  input [0:0]\not_strict_mode.status_ram.rd_buf_we_r1_reg ;
  input out;
  input ram_init_done_r;
  input \read_fifo.fifo_out_data_r_reg[6] ;
  input [1:0]\read_fifo.tail_r_reg ;
  input \wr_ptr_timing_reg[0] ;
  input calib_cmd_wren;
  input mux_wrdata_en;
  input mc_wrdata_en;
  input \my_empty_reg[6] ;
  input calib_wrdata_en;
  input \wr_ptr_timing_reg[0]_0 ;
  input [1:0]DOC;
  input \not_strict_mode.app_rd_data_reg[0] ;
  input [1:0]DOB;
  input [1:0]DOA;
  input [1:0]\not_strict_mode.app_rd_data_reg[7] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[9] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[11] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[13] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[15] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[17] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[19] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[21] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[23] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[25] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[27] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[29] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[31] ;
  input [3:0]out_fifo;
  input [0:0]mc_cas_n;
  input [14:0]phy_dout;
  input [1:0]calib_sel;

  wire [1:0]ADDRA;
  wire A_rst_primitives_reg;
  wire A_rst_primitives_reg_0;
  wire CLK;
  wire CLKB0;
  wire [5:0]COUNTERLOADVAL;
  wire [10:0]D;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire LD0;
  wire [10:0]PHYCTLWD;
  wire [59:0]Q;
  wire RST0;
  wire calib_cmd_wren;
  wire [1:0]calib_sel;
  wire calib_wrdata_en;
  wire [8:0]dbg_po_counter_read_val;
  wire [1:0]ddr3_ila_rdpath;
  wire [2:0]ddr3_vio_sync_out;
  wire \ddr3_vio_sync_out[9] ;
  wire \ddr3_vio_sync_out[9]_0 ;
  wire \ddr3_vio_sync_out[9]_1 ;
  wire \ddr3_vio_sync_out[9]_10 ;
  wire \ddr3_vio_sync_out[9]_11 ;
  wire \ddr3_vio_sync_out[9]_12 ;
  wire \ddr3_vio_sync_out[9]_13 ;
  wire \ddr3_vio_sync_out[9]_14 ;
  wire \ddr3_vio_sync_out[9]_15 ;
  wire \ddr3_vio_sync_out[9]_16 ;
  wire \ddr3_vio_sync_out[9]_17 ;
  wire \ddr3_vio_sync_out[9]_18 ;
  wire \ddr3_vio_sync_out[9]_19 ;
  wire \ddr3_vio_sync_out[9]_2 ;
  wire \ddr3_vio_sync_out[9]_3 ;
  wire \ddr3_vio_sync_out[9]_4 ;
  wire \ddr3_vio_sync_out[9]_5 ;
  wire \ddr3_vio_sync_out[9]_6 ;
  wire \ddr3_vio_sync_out[9]_7 ;
  wire \ddr3_vio_sync_out[9]_8 ;
  wire \ddr3_vio_sync_out[9]_9 ;
  wire [1:0]ddr_ck_out;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  wire [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  wire [2:0]\entry_cnt_reg[4] ;
  wire freq_refclk;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire ififo_rst_reg0;
  wire in_dqs;
  wire init_complete_r1_timing_reg;
  wire \input_[7].iserdes_dq_.iserdesdq ;
  wire [0:0]\mcGo_r_reg[15]_0 ;
  wire [0:0]mcGo_w;
  wire [0:0]mc_cas_n;
  wire mc_wrdata_en;
  wire [7:0]mem_dq_in;
  wire [33:0]mem_dq_out;
  wire [8:0]mem_dq_ts;
  wire mem_dqs_out;
  wire mem_dqs_ts;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire [0:0]\my_empty_reg[0] ;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire \my_empty_reg[4]_rep ;
  wire \my_empty_reg[6] ;
  wire [3:0]\my_full_reg[3] ;
  wire [7:0]\my_full_reg[3]_0 ;
  wire [3:0]\my_full_reg[3]_1 ;
  wire \not_strict_mode.app_rd_data_reg[0] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[11] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[13] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[15] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[17] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[19] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[21] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[23] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[25] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[27] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[29] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[31] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[7] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[9] ;
  wire \not_strict_mode.rd_buf_we ;
  wire [0:0]\not_strict_mode.status_ram.rd_buf_we_r1_reg ;
  wire ofifo_rst_reg0;
  wire out;
  wire [3:0]out_fifo;
  wire [15:1]p_0_in;
  wire [14:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire phy_write_calib;
  wire \pi_counter_read_val_reg[0] ;
  wire \pi_counter_read_val_reg[1] ;
  wire \pi_counter_read_val_reg[2] ;
  wire \pi_counter_read_val_reg[3] ;
  wire \pi_counter_read_val_reg[4] ;
  wire \pi_counter_read_val_reg[5] ;
  wire \pi_counter_read_val_reg[5]_0 ;
  wire \pi_counter_read_val_reg[5]_1 ;
  wire \pi_dqs_found_lanes_r1_reg[0] ;
  wire \pi_dqs_found_lanes_r1_reg[0]_0 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_1 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_2 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_3 ;
  wire pll_locked;
  wire \po_counter_read_val_reg[8] ;
  wire \po_counter_read_val_reg[8]_0 ;
  wire \po_counter_read_val_reg[8]_1 ;
  wire \po_counter_read_val_reg[8]_10 ;
  wire \po_counter_read_val_reg[8]_11 ;
  wire \po_counter_read_val_reg[8]_12 ;
  wire \po_counter_read_val_reg[8]_13 ;
  wire \po_counter_read_val_reg[8]_14 ;
  wire \po_counter_read_val_reg[8]_15 ;
  wire \po_counter_read_val_reg[8]_16 ;
  wire \po_counter_read_val_reg[8]_17 ;
  wire \po_counter_read_val_reg[8]_2 ;
  wire \po_counter_read_val_reg[8]_3 ;
  wire \po_counter_read_val_reg[8]_4 ;
  wire \po_counter_read_val_reg[8]_5 ;
  wire \po_counter_read_val_reg[8]_6 ;
  wire \po_counter_read_val_reg[8]_7 ;
  wire \po_counter_read_val_reg[8]_8 ;
  wire \po_counter_read_val_reg[8]_9 ;
  wire ram_init_done_r;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire [3:0]\rd_ptr_reg[3]_10 ;
  wire [3:0]\rd_ptr_reg[3]_11 ;
  wire [3:0]\rd_ptr_reg[3]_12 ;
  wire [3:0]\rd_ptr_reg[3]_13 ;
  wire [3:0]\rd_ptr_reg[3]_14 ;
  wire [3:0]\rd_ptr_reg[3]_15 ;
  wire [3:0]\rd_ptr_reg[3]_16 ;
  wire [19:0]\rd_ptr_reg[3]_2 ;
  wire [3:0]\rd_ptr_reg[3]_3 ;
  wire [3:0]\rd_ptr_reg[3]_4 ;
  wire [3:0]\rd_ptr_reg[3]_5 ;
  wire [3:0]\rd_ptr_reg[3]_6 ;
  wire [3:0]\rd_ptr_reg[3]_7 ;
  wire [7:0]\rd_ptr_reg[3]_8 ;
  wire [7:0]\rd_ptr_reg[3]_9 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \read_fifo.fifo_out_data_r_reg[6] ;
  wire [1:0]\read_fifo.tail_r_reg ;
  wire ref_dll_lock;
  wire rst_out_reg;
  wire rstdiv0_sync_r1;
  wire sync_pulse;
  wire wr_en;
  wire wr_en_1;
  wire wr_en_2;
  wire wr_en_3;
  wire [0:0]wr_ptr;
  wire \wr_ptr_reg[0] ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;
  wire \wr_ptr_timing_reg[0] ;
  wire \wr_ptr_timing_reg[0]_0 ;

  mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_4lanes \ddr_phy_4lanes_0.u_ddr_phy_4lanes 
       (.ADDRA(ADDRA),
        .A_rst_primitives_reg_0(A_rst_primitives_reg),
        .A_rst_primitives_reg_1(A_rst_primitives_reg_0),
        .CLK(CLK),
        .CLKB0(CLKB0),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .D(mcGo_w),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .DOA(DOA),
        .DOB(DOB),
        .DOC(DOC),
        .LD0(LD0),
        .PHYCTLWD(PHYCTLWD),
        .Q(Q),
        .RST0(RST0),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_sel(calib_sel),
        .calib_wrdata_en(calib_wrdata_en),
        .dbg_po_counter_read_val(dbg_po_counter_read_val),
        .ddr3_ila_rdpath(ddr3_ila_rdpath),
        .ddr3_vio_sync_out(ddr3_vio_sync_out),
        .\ddr3_vio_sync_out[11] (D),
        .\ddr3_vio_sync_out[9] (\ddr3_vio_sync_out[9] ),
        .\ddr3_vio_sync_out[9]_0 (\ddr3_vio_sync_out[9]_0 ),
        .\ddr3_vio_sync_out[9]_1 (\ddr3_vio_sync_out[9]_1 ),
        .\ddr3_vio_sync_out[9]_10 (\ddr3_vio_sync_out[9]_10 ),
        .\ddr3_vio_sync_out[9]_11 (\ddr3_vio_sync_out[9]_11 ),
        .\ddr3_vio_sync_out[9]_12 (\ddr3_vio_sync_out[9]_12 ),
        .\ddr3_vio_sync_out[9]_13 (\ddr3_vio_sync_out[9]_13 ),
        .\ddr3_vio_sync_out[9]_14 (\ddr3_vio_sync_out[9]_14 ),
        .\ddr3_vio_sync_out[9]_15 (\ddr3_vio_sync_out[9]_15 ),
        .\ddr3_vio_sync_out[9]_16 (\ddr3_vio_sync_out[9]_16 ),
        .\ddr3_vio_sync_out[9]_17 (\ddr3_vio_sync_out[9]_17 ),
        .\ddr3_vio_sync_out[9]_18 (\ddr3_vio_sync_out[9]_18 ),
        .\ddr3_vio_sync_out[9]_19 (\ddr3_vio_sync_out[9]_19 ),
        .\ddr3_vio_sync_out[9]_2 (\ddr3_vio_sync_out[9]_2 ),
        .\ddr3_vio_sync_out[9]_3 (\ddr3_vio_sync_out[9]_3 ),
        .\ddr3_vio_sync_out[9]_4 (\ddr3_vio_sync_out[9]_4 ),
        .\ddr3_vio_sync_out[9]_5 (\ddr3_vio_sync_out[9]_5 ),
        .\ddr3_vio_sync_out[9]_6 (\ddr3_vio_sync_out[9]_6 ),
        .\ddr3_vio_sync_out[9]_7 (\ddr3_vio_sync_out[9]_7 ),
        .\ddr3_vio_sync_out[9]_8 (\ddr3_vio_sync_out[9]_8 ),
        .\ddr3_vio_sync_out[9]_9 (\ddr3_vio_sync_out[9]_9 ),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ),
        .\entry_cnt_reg[4] (\entry_cnt_reg[4] ),
        .freq_refclk(freq_refclk),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .ififo_rst_reg0(ififo_rst_reg0),
        .in_dqs(in_dqs),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .\input_[7].iserdes_dq_.iserdesdq (\input_[7].iserdes_dq_.iserdesdq ),
        .mc_cas_n(mc_cas_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_in(mem_dq_in),
        .mem_dq_out(mem_dq_out),
        .mem_dq_ts(mem_dq_ts),
        .mem_dqs_out(mem_dqs_out),
        .mem_dqs_ts(mem_dqs_ts),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[0] (\my_empty_reg[0] ),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .\my_empty_reg[1]_0 (\my_empty_reg[1]_0 ),
        .\my_empty_reg[1]_1 (\my_empty_reg[1]_1 ),
        .\my_empty_reg[1]_2 (\my_empty_reg[1]_2 ),
        .\my_empty_reg[4]_rep (\my_empty_reg[4]_rep ),
        .\my_empty_reg[6] (\my_empty_reg[6] ),
        .\my_full_reg[3] (\my_full_reg[3] ),
        .\my_full_reg[3]_0 (\my_full_reg[3]_0 ),
        .\my_full_reg[3]_1 (\my_full_reg[3]_1 ),
        .\not_strict_mode.app_rd_data_reg[0] (\not_strict_mode.app_rd_data_reg[0] ),
        .\not_strict_mode.app_rd_data_reg[11] (\not_strict_mode.app_rd_data_reg[11] ),
        .\not_strict_mode.app_rd_data_reg[13] (\not_strict_mode.app_rd_data_reg[13] ),
        .\not_strict_mode.app_rd_data_reg[15] (\not_strict_mode.app_rd_data_reg[15] ),
        .\not_strict_mode.app_rd_data_reg[17] (\not_strict_mode.app_rd_data_reg[17] ),
        .\not_strict_mode.app_rd_data_reg[19] (\not_strict_mode.app_rd_data_reg[19] ),
        .\not_strict_mode.app_rd_data_reg[21] (\not_strict_mode.app_rd_data_reg[21] ),
        .\not_strict_mode.app_rd_data_reg[23] (\not_strict_mode.app_rd_data_reg[23] ),
        .\not_strict_mode.app_rd_data_reg[25] (\not_strict_mode.app_rd_data_reg[25] ),
        .\not_strict_mode.app_rd_data_reg[27] (\not_strict_mode.app_rd_data_reg[27] ),
        .\not_strict_mode.app_rd_data_reg[29] (\not_strict_mode.app_rd_data_reg[29] ),
        .\not_strict_mode.app_rd_data_reg[31] (\not_strict_mode.app_rd_data_reg[31] ),
        .\not_strict_mode.app_rd_data_reg[7] (\not_strict_mode.app_rd_data_reg[7] ),
        .\not_strict_mode.app_rd_data_reg[9] (\not_strict_mode.app_rd_data_reg[9] ),
        .\not_strict_mode.rd_buf_we (\not_strict_mode.rd_buf_we ),
        .\not_strict_mode.status_ram.rd_buf_we_r1_reg (\not_strict_mode.status_ram.rd_buf_we_r1_reg ),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .out(out),
        .out_fifo(out_fifo),
        .phy_dout(phy_dout),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .phy_write_calib(phy_write_calib),
        .\pi_counter_read_val_reg[0]_0 (\pi_counter_read_val_reg[0] ),
        .\pi_counter_read_val_reg[1]_0 (\pi_counter_read_val_reg[1] ),
        .\pi_counter_read_val_reg[2]_0 (\pi_counter_read_val_reg[2] ),
        .\pi_counter_read_val_reg[3]_0 (\pi_counter_read_val_reg[3] ),
        .\pi_counter_read_val_reg[4]_0 (\pi_counter_read_val_reg[4] ),
        .\pi_counter_read_val_reg[5]_0 (\pi_counter_read_val_reg[5] ),
        .\pi_counter_read_val_reg[5]_1 (\pi_counter_read_val_reg[5]_0 ),
        .\pi_counter_read_val_reg[5]_2 (\pi_counter_read_val_reg[5]_1 ),
        .\pi_dqs_found_lanes_r1_reg[0] (\pi_dqs_found_lanes_r1_reg[0] ),
        .\pi_dqs_found_lanes_r1_reg[0]_0 (\pi_dqs_found_lanes_r1_reg[0]_0 ),
        .\pi_dqs_found_lanes_r1_reg[0]_1 (\pi_dqs_found_lanes_r1_reg[0]_1 ),
        .\pi_dqs_found_lanes_r1_reg[0]_2 (\pi_dqs_found_lanes_r1_reg[0]_2 ),
        .\pi_dqs_found_lanes_r1_reg[0]_3 (\pi_dqs_found_lanes_r1_reg[0]_3 ),
        .pll_locked(pll_locked),
        .\po_counter_read_val_reg[8]_0 (\po_counter_read_val_reg[8] ),
        .\po_counter_read_val_reg[8]_1 (\po_counter_read_val_reg[8]_0 ),
        .\po_counter_read_val_reg[8]_10 (\po_counter_read_val_reg[8]_9 ),
        .\po_counter_read_val_reg[8]_11 (\po_counter_read_val_reg[8]_10 ),
        .\po_counter_read_val_reg[8]_12 (\po_counter_read_val_reg[8]_11 ),
        .\po_counter_read_val_reg[8]_13 (\po_counter_read_val_reg[8]_12 ),
        .\po_counter_read_val_reg[8]_14 (\po_counter_read_val_reg[8]_13 ),
        .\po_counter_read_val_reg[8]_15 (\po_counter_read_val_reg[8]_14 ),
        .\po_counter_read_val_reg[8]_16 (\po_counter_read_val_reg[8]_15 ),
        .\po_counter_read_val_reg[8]_17 (\po_counter_read_val_reg[8]_16 ),
        .\po_counter_read_val_reg[8]_18 (\po_counter_read_val_reg[8]_17 ),
        .\po_counter_read_val_reg[8]_2 (\po_counter_read_val_reg[8]_1 ),
        .\po_counter_read_val_reg[8]_3 (\po_counter_read_val_reg[8]_2 ),
        .\po_counter_read_val_reg[8]_4 (\po_counter_read_val_reg[8]_3 ),
        .\po_counter_read_val_reg[8]_5 (\po_counter_read_val_reg[8]_4 ),
        .\po_counter_read_val_reg[8]_6 (\po_counter_read_val_reg[8]_5 ),
        .\po_counter_read_val_reg[8]_7 (\po_counter_read_val_reg[8]_6 ),
        .\po_counter_read_val_reg[8]_8 (\po_counter_read_val_reg[8]_7 ),
        .\po_counter_read_val_reg[8]_9 (\po_counter_read_val_reg[8]_8 ),
        .ram_init_done_r(ram_init_done_r),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[0]_1 (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[1]_1 (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[2]_1 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_reg[3]_10 (\rd_ptr_reg[3]_10 ),
        .\rd_ptr_reg[3]_11 (\rd_ptr_reg[3]_11 ),
        .\rd_ptr_reg[3]_12 (\rd_ptr_reg[3]_12 ),
        .\rd_ptr_reg[3]_13 (\rd_ptr_reg[3]_13 ),
        .\rd_ptr_reg[3]_14 (\rd_ptr_reg[3]_14 ),
        .\rd_ptr_reg[3]_15 (\rd_ptr_reg[3]_15 ),
        .\rd_ptr_reg[3]_16 (\rd_ptr_reg[3]_16 ),
        .\rd_ptr_reg[3]_2 (\rd_ptr_reg[3]_2 ),
        .\rd_ptr_reg[3]_3 (\rd_ptr_reg[3]_3 ),
        .\rd_ptr_reg[3]_4 (\rd_ptr_reg[3]_4 ),
        .\rd_ptr_reg[3]_5 (\rd_ptr_reg[3]_5 ),
        .\rd_ptr_reg[3]_6 (\rd_ptr_reg[3]_6 ),
        .\rd_ptr_reg[3]_7 (\rd_ptr_reg[3]_7 ),
        .\rd_ptr_reg[3]_8 (\rd_ptr_reg[3]_8 ),
        .\rd_ptr_reg[3]_9 (\rd_ptr_reg[3]_9 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\read_fifo.fifo_out_data_r_reg[6] (\read_fifo.fifo_out_data_r_reg[6] ),
        .\read_fifo.tail_r_reg (\read_fifo.tail_r_reg ),
        .ref_dll_lock(ref_dll_lock),
        .rst_out_reg_0(rst_out_reg),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .sync_pulse(sync_pulse),
        .wr_en(wr_en),
        .wr_en_1(wr_en_1),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_ptr(wr_ptr),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3]_0 ),
        .\wr_ptr_reg[3]_1 (\wr_ptr_reg[3]_1 ),
        .\wr_ptr_timing_reg[0] (\wr_ptr_timing_reg[0] ),
        .\wr_ptr_timing_reg[0]_0 (\wr_ptr_timing_reg[0]_0 ));
  FDRE \mcGo_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mcGo_w),
        .Q(p_0_in[1]),
        .R(rst_out_reg));
  FDRE \mcGo_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(p_0_in[11]),
        .R(rst_out_reg));
  FDRE \mcGo_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(p_0_in[12]),
        .R(rst_out_reg));
  FDRE \mcGo_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(p_0_in[13]),
        .R(rst_out_reg));
  FDRE \mcGo_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(p_0_in[14]),
        .R(rst_out_reg));
  FDRE \mcGo_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(p_0_in[15]),
        .R(rst_out_reg));
  FDRE \mcGo_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(\mcGo_r_reg[15]_0 ),
        .R(rst_out_reg));
  FDRE \mcGo_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(rst_out_reg));
  FDRE \mcGo_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(p_0_in[3]),
        .R(rst_out_reg));
  FDRE \mcGo_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(p_0_in[4]),
        .R(rst_out_reg));
  FDRE \mcGo_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(p_0_in[5]),
        .R(rst_out_reg));
  FDRE \mcGo_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(p_0_in[6]),
        .R(rst_out_reg));
  FDRE \mcGo_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(p_0_in[7]),
        .R(rst_out_reg));
  FDRE \mcGo_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(p_0_in[8]),
        .R(rst_out_reg));
  FDRE \mcGo_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(p_0_in[9]),
        .R(rst_out_reg));
  FDRE \mcGo_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(p_0_in[10]),
        .R(rst_out_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_mc_phy_wrapper" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_mc_phy_wrapper
   (ddr3_addr,
    ddr3_ba,
    ddr3_cs_n,
    ddr3_odt,
    ddr3_cke,
    ddr3_reset_n,
    ddr3_dm,
    ddr3_cas_n,
    ddr3_ras_n,
    ddr3_we_n,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    \rd_ptr_timing_reg[1] ,
    A_rst_primitives,
    A_rst_primitives_reg,
    ddr3_ila_rdpath,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    phy_mc_ctl_full,
    ref_dll_lock,
    idelay_ld_rst,
    \pi_counter_read_val_reg[5] ,
    \pi_counter_read_val_reg[4] ,
    \pi_counter_read_val_reg[3] ,
    \pi_counter_read_val_reg[2] ,
    \pi_counter_read_val_reg[1] ,
    \pi_counter_read_val_reg[0] ,
    ddr_ck_out,
    D,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ,
    \ddr3_vio_sync_out[9] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ,
    \ddr3_vio_sync_out[9]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ,
    \ddr3_vio_sync_out[9]_1 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ,
    \ddr3_vio_sync_out[9]_2 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ,
    \ddr3_vio_sync_out[9]_3 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ,
    \ddr3_vio_sync_out[9]_4 ,
    \ddr3_vio_sync_out[9]_5 ,
    \ddr3_vio_sync_out[9]_6 ,
    \ddr3_vio_sync_out[9]_7 ,
    \ddr3_vio_sync_out[9]_8 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ,
    \ddr3_vio_sync_out[9]_9 ,
    \ddr3_vio_sync_out[9]_10 ,
    \ddr3_vio_sync_out[9]_11 ,
    \ddr3_vio_sync_out[9]_12 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ,
    \ddr3_vio_sync_out[9]_13 ,
    \ddr3_vio_sync_out[9]_14 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ,
    \ddr3_vio_sync_out[9]_15 ,
    \ddr3_vio_sync_out[9]_16 ,
    \ddr3_vio_sync_out[9]_17 ,
    \ddr3_vio_sync_out[9]_18 ,
    \ddr3_vio_sync_out[9]_19 ,
    Q,
    \my_empty_reg[4]_rep ,
    \not_strict_mode.rd_buf_we ,
    \my_empty_reg[0] ,
    ADDRA,
    \my_empty_reg[1] ,
    init_complete_r1_timing_reg,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    \my_empty_reg[1]_2 ,
    E,
    \my_empty_reg[0]_0 ,
    \my_empty_reg[6]_inv ,
    \my_empty_reg[0]_1 ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ,
    \pi_counter_read_val_reg[5]_0 ,
    phy_rddata_en,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ,
    \entry_cnt_reg[4] ,
    wr_en_1,
    phy_mc_cmd_full,
    wr_en_2,
    wr_en_3,
    \rd_ptr_reg[3]_2 ,
    \mcGo_r_reg[15] ,
    \wr_ptr_reg[0] ,
    wr_ptr,
    \wr_ptr_reg[3] ,
    \wr_ptr_reg[3]_0 ,
    \wr_ptr_reg[3]_1 ,
    dbg_po_counter_read_val,
    wr_en,
    ddr3_dq,
    ddr3_dqs_p,
    ddr3_dqs_n,
    mux_reset_n,
    idle,
    in0,
    UNCONN_IN,
    CLK,
    \input_[7].iserdes_dq_.iserdesdq ,
    idelay_inc,
    LD0,
    CLKB0,
    \pi_dqs_found_lanes_r1_reg[0] ,
    \pi_dqs_found_lanes_r1_reg[0]_0 ,
    \pi_dqs_found_lanes_r1_reg[0]_1 ,
    \pi_dqs_found_lanes_r1_reg[0]_2 ,
    freq_refclk,
    mem_refclk,
    \pi_dqs_found_lanes_r1_reg[0]_3 ,
    sync_pulse,
    COUNTERLOADVAL,
    \po_counter_read_val_reg[8] ,
    \po_counter_read_val_reg[8]_0 ,
    \po_counter_read_val_reg[8]_1 ,
    \po_counter_read_val_reg[8]_2 ,
    D0,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D9,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    \po_counter_read_val_reg[8]_3 ,
    \po_counter_read_val_reg[8]_4 ,
    \po_counter_read_val_reg[8]_5 ,
    \po_counter_read_val_reg[8]_6 ,
    \po_counter_read_val_reg[8]_7 ,
    \my_full_reg[3] ,
    \my_full_reg[3]_0 ,
    \my_full_reg[3]_1 ,
    \po_counter_read_val_reg[8]_8 ,
    \po_counter_read_val_reg[8]_9 ,
    \po_counter_read_val_reg[8]_10 ,
    \po_counter_read_val_reg[8]_11 ,
    \po_counter_read_val_reg[8]_12 ,
    \rd_ptr_reg[3]_3 ,
    \rd_ptr_reg[3]_4 ,
    \rd_ptr_reg[3]_5 ,
    \rd_ptr_reg[3]_6 ,
    \rd_ptr_reg[3]_7 ,
    \rd_ptr_reg[3]_8 ,
    \rd_ptr_reg[3]_9 ,
    \rd_ptr_reg[3]_10 ,
    D8,
    \rd_ptr_reg[3]_11 ,
    mux_cmd_wren,
    pll_locked,
    phy_read_calib,
    rstdiv0_sync_r1,
    phy_write_calib,
    PHYCTLWD,
    RST0,
    rst_out_reg,
    \pi_counter_read_val_reg[5]_1 ,
    \po_counter_read_val_reg[8]_13 ,
    \po_counter_read_val_reg[8]_14 ,
    \po_counter_read_val_reg[8]_15 ,
    \po_counter_read_val_reg[8]_16 ,
    \po_counter_read_val_reg[8]_17 ,
    \rd_ptr_reg[3]_12 ,
    \rd_ptr_reg[3]_13 ,
    \rd_ptr_reg[3]_14 ,
    \rd_ptr_reg[3]_15 ,
    \rd_ptr_reg[3]_16 ,
    ddr3_vio_sync_out,
    mem_out,
    \not_strict_mode.status_ram.rd_buf_we_r1_reg ,
    out,
    ram_init_done_r,
    \read_fifo.fifo_out_data_r_reg[6] ,
    \read_fifo.tail_r_reg ,
    \wr_ptr_timing_reg[0] ,
    calib_cmd_wren,
    mux_wrdata_en,
    mc_wrdata_en,
    \my_empty_reg[6] ,
    calib_wrdata_en,
    \wr_ptr_timing_reg[0]_0 ,
    \my_full_reg[3]_2 ,
    DOC,
    \not_strict_mode.app_rd_data_reg[0] ,
    DOB,
    DOA,
    \not_strict_mode.app_rd_data_reg[7] ,
    \not_strict_mode.app_rd_data_reg[9] ,
    \not_strict_mode.app_rd_data_reg[11] ,
    \not_strict_mode.app_rd_data_reg[13] ,
    \not_strict_mode.app_rd_data_reg[15] ,
    \not_strict_mode.app_rd_data_reg[17] ,
    \not_strict_mode.app_rd_data_reg[19] ,
    \not_strict_mode.app_rd_data_reg[21] ,
    \not_strict_mode.app_rd_data_reg[23] ,
    \not_strict_mode.app_rd_data_reg[25] ,
    \not_strict_mode.app_rd_data_reg[27] ,
    \not_strict_mode.app_rd_data_reg[29] ,
    \not_strict_mode.app_rd_data_reg[31] ,
    out_fifo,
    mc_cas_n,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_timing_reg[0]_1 ,
    \wr_ptr_timing_reg[0]_2 ,
    \wr_ptr_timing_reg[0]_3 ,
    phy_dout,
    calib_sel);
  output [15:0]ddr3_addr;
  output [2:0]ddr3_ba;
  output [0:0]ddr3_cs_n;
  output [0:0]ddr3_odt;
  output [0:0]ddr3_cke;
  output ddr3_reset_n;
  output [0:0]ddr3_dm;
  output ddr3_cas_n;
  output ddr3_ras_n;
  output ddr3_we_n;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output A_rst_primitives;
  output A_rst_primitives_reg;
  output [1:0]ddr3_ila_rdpath;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output idelay_ld_rst;
  output \pi_counter_read_val_reg[5] ;
  output \pi_counter_read_val_reg[4] ;
  output \pi_counter_read_val_reg[3] ;
  output \pi_counter_read_val_reg[2] ;
  output \pi_counter_read_val_reg[1] ;
  output \pi_counter_read_val_reg[0] ;
  output [1:0]ddr_ck_out;
  output [10:0]D;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  output \ddr3_vio_sync_out[9] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  output \ddr3_vio_sync_out[9]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  output \ddr3_vio_sync_out[9]_1 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  output \ddr3_vio_sync_out[9]_2 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  output \ddr3_vio_sync_out[9]_3 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  output \ddr3_vio_sync_out[9]_4 ;
  output \ddr3_vio_sync_out[9]_5 ;
  output \ddr3_vio_sync_out[9]_6 ;
  output \ddr3_vio_sync_out[9]_7 ;
  output \ddr3_vio_sync_out[9]_8 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ;
  output \ddr3_vio_sync_out[9]_9 ;
  output \ddr3_vio_sync_out[9]_10 ;
  output \ddr3_vio_sync_out[9]_11 ;
  output \ddr3_vio_sync_out[9]_12 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  output \ddr3_vio_sync_out[9]_13 ;
  output \ddr3_vio_sync_out[9]_14 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  output \ddr3_vio_sync_out[9]_15 ;
  output \ddr3_vio_sync_out[9]_16 ;
  output \ddr3_vio_sync_out[9]_17 ;
  output \ddr3_vio_sync_out[9]_18 ;
  output \ddr3_vio_sync_out[9]_19 ;
  output [59:0]Q;
  output \my_empty_reg[4]_rep ;
  output \not_strict_mode.rd_buf_we ;
  output [0:0]\my_empty_reg[0] ;
  output [1:0]ADDRA;
  output \my_empty_reg[1] ;
  output init_complete_r1_timing_reg;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output \my_empty_reg[1]_2 ;
  output [0:0]E;
  output \my_empty_reg[0]_0 ;
  output [0:0]\my_empty_reg[6]_inv ;
  output \my_empty_reg[0]_1 ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  output \pi_counter_read_val_reg[5]_0 ;
  output phy_rddata_en;
  output [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ;
  output [2:0]\entry_cnt_reg[4] ;
  output wr_en_1;
  output phy_mc_cmd_full;
  output wr_en_2;
  output wr_en_3;
  output [19:0]\rd_ptr_reg[3]_2 ;
  output [0:0]\mcGo_r_reg[15] ;
  output \wr_ptr_reg[0] ;
  output [0:0]wr_ptr;
  output [3:0]\wr_ptr_reg[3] ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output [8:0]dbg_po_counter_read_val;
  output wr_en;
  inout [7:0]ddr3_dq;
  inout [0:0]ddr3_dqs_p;
  inout [0:0]ddr3_dqs_n;
  input mux_reset_n;
  input idle;
  input in0;
  input UNCONN_IN;
  input CLK;
  input \input_[7].iserdes_dq_.iserdesdq ;
  input idelay_inc;
  input LD0;
  input CLKB0;
  input \pi_dqs_found_lanes_r1_reg[0] ;
  input \pi_dqs_found_lanes_r1_reg[0]_0 ;
  input \pi_dqs_found_lanes_r1_reg[0]_1 ;
  input \pi_dqs_found_lanes_r1_reg[0]_2 ;
  input freq_refclk;
  input mem_refclk;
  input \pi_dqs_found_lanes_r1_reg[0]_3 ;
  input sync_pulse;
  input [5:0]COUNTERLOADVAL;
  input \po_counter_read_val_reg[8] ;
  input \po_counter_read_val_reg[8]_0 ;
  input \po_counter_read_val_reg[8]_1 ;
  input \po_counter_read_val_reg[8]_2 ;
  input [3:0]D0;
  input [3:0]D1;
  input [3:0]D2;
  input [3:0]D3;
  input [3:0]D4;
  input [3:0]D5;
  input [3:0]D6;
  input [3:0]D7;
  input [3:0]D9;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input \po_counter_read_val_reg[8]_3 ;
  input \po_counter_read_val_reg[8]_4 ;
  input \po_counter_read_val_reg[8]_5 ;
  input \po_counter_read_val_reg[8]_6 ;
  input \po_counter_read_val_reg[8]_7 ;
  input [3:0]\my_full_reg[3] ;
  input [7:0]\my_full_reg[3]_0 ;
  input [3:0]\my_full_reg[3]_1 ;
  input \po_counter_read_val_reg[8]_8 ;
  input \po_counter_read_val_reg[8]_9 ;
  input \po_counter_read_val_reg[8]_10 ;
  input \po_counter_read_val_reg[8]_11 ;
  input \po_counter_read_val_reg[8]_12 ;
  input [3:0]\rd_ptr_reg[3]_3 ;
  input [3:0]\rd_ptr_reg[3]_4 ;
  input [3:0]\rd_ptr_reg[3]_5 ;
  input [3:0]\rd_ptr_reg[3]_6 ;
  input [3:0]\rd_ptr_reg[3]_7 ;
  input [7:0]\rd_ptr_reg[3]_8 ;
  input [7:0]\rd_ptr_reg[3]_9 ;
  input [3:0]\rd_ptr_reg[3]_10 ;
  input [3:0]D8;
  input [3:0]\rd_ptr_reg[3]_11 ;
  input mux_cmd_wren;
  input pll_locked;
  input phy_read_calib;
  input rstdiv0_sync_r1;
  input phy_write_calib;
  input [10:0]PHYCTLWD;
  input RST0;
  input rst_out_reg;
  input \pi_counter_read_val_reg[5]_1 ;
  input \po_counter_read_val_reg[8]_13 ;
  input \po_counter_read_val_reg[8]_14 ;
  input \po_counter_read_val_reg[8]_15 ;
  input \po_counter_read_val_reg[8]_16 ;
  input \po_counter_read_val_reg[8]_17 ;
  input [3:0]\rd_ptr_reg[3]_12 ;
  input [3:0]\rd_ptr_reg[3]_13 ;
  input [3:0]\rd_ptr_reg[3]_14 ;
  input [3:0]\rd_ptr_reg[3]_15 ;
  input [3:0]\rd_ptr_reg[3]_16 ;
  input [2:0]ddr3_vio_sync_out;
  input [31:0]mem_out;
  input [0:0]\not_strict_mode.status_ram.rd_buf_we_r1_reg ;
  input out;
  input ram_init_done_r;
  input \read_fifo.fifo_out_data_r_reg[6] ;
  input [1:0]\read_fifo.tail_r_reg ;
  input \wr_ptr_timing_reg[0] ;
  input calib_cmd_wren;
  input mux_wrdata_en;
  input mc_wrdata_en;
  input \my_empty_reg[6] ;
  input calib_wrdata_en;
  input \wr_ptr_timing_reg[0]_0 ;
  input \my_full_reg[3]_2 ;
  input [1:0]DOC;
  input \not_strict_mode.app_rd_data_reg[0] ;
  input [1:0]DOB;
  input [1:0]DOA;
  input [1:0]\not_strict_mode.app_rd_data_reg[7] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[9] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[11] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[13] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[15] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[17] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[19] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[21] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[23] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[25] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[27] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[29] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[31] ;
  input [3:0]out_fifo;
  input [0:0]mc_cas_n;
  input \wr_ptr_reg[0]_0 ;
  input [0:0]\wr_ptr_timing_reg[0]_1 ;
  input [0:0]\wr_ptr_timing_reg[0]_2 ;
  input [0:0]\wr_ptr_timing_reg[0]_3 ;
  input [14:0]phy_dout;
  input [1:0]calib_sel;

  wire [1:0]ADDRA;
  wire A_rst_primitives;
  wire A_rst_primitives_reg;
  wire CLK;
  wire CLKB0;
  wire [5:0]COUNTERLOADVAL;
  wire [10:0]D;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire [0:0]E;
  wire LD0;
  wire [10:0]PHYCTLWD;
  wire [59:0]Q;
  wire RST0;
  wire UNCONN_IN;
  wire calib_cmd_wren;
  wire [1:0]calib_sel;
  wire calib_wrdata_en;
  wire [8:0]dbg_po_counter_read_val;
  wire [15:0]ddr3_addr;
  wire [2:0]ddr3_ba;
  wire ddr3_cas_n;
  wire [0:0]ddr3_cke;
  wire [0:0]ddr3_cs_n;
  wire [0:0]ddr3_dm;
  wire [7:0]ddr3_dq;
  wire [0:0]ddr3_dqs_n;
  wire [0:0]ddr3_dqs_p;
  wire [1:0]ddr3_ila_rdpath;
  wire [0:0]ddr3_odt;
  wire ddr3_ras_n;
  wire ddr3_reset_n;
  wire [2:0]ddr3_vio_sync_out;
  wire \ddr3_vio_sync_out[9] ;
  wire \ddr3_vio_sync_out[9]_0 ;
  wire \ddr3_vio_sync_out[9]_1 ;
  wire \ddr3_vio_sync_out[9]_10 ;
  wire \ddr3_vio_sync_out[9]_11 ;
  wire \ddr3_vio_sync_out[9]_12 ;
  wire \ddr3_vio_sync_out[9]_13 ;
  wire \ddr3_vio_sync_out[9]_14 ;
  wire \ddr3_vio_sync_out[9]_15 ;
  wire \ddr3_vio_sync_out[9]_16 ;
  wire \ddr3_vio_sync_out[9]_17 ;
  wire \ddr3_vio_sync_out[9]_18 ;
  wire \ddr3_vio_sync_out[9]_19 ;
  wire \ddr3_vio_sync_out[9]_2 ;
  wire \ddr3_vio_sync_out[9]_3 ;
  wire \ddr3_vio_sync_out[9]_4 ;
  wire \ddr3_vio_sync_out[9]_5 ;
  wire \ddr3_vio_sync_out[9]_6 ;
  wire \ddr3_vio_sync_out[9]_7 ;
  wire \ddr3_vio_sync_out[9]_8 ;
  wire \ddr3_vio_sync_out[9]_9 ;
  wire ddr3_we_n;
  wire [1:0]ddr_ck_out;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  wire [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  wire [2:0]\entry_cnt_reg[4] ;
  wire freq_refclk;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire idle;
  wire ififo_rst_reg0;
  wire in0;
  wire in_dqs;
  wire init_complete_r1_timing_reg;
  wire \input_[7].iserdes_dq_.iserdesdq ;
  wire [0:0]\mcGo_r_reg[15] ;
  wire [0:0]mc_cas_n;
  wire mc_wrdata_en;
  wire [7:0]mem_dq_in;
  wire [45:0]mem_dq_out;
  wire [9:0]mem_dq_ts;
  wire mem_dqs_out;
  wire mem_dqs_ts;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire mux_reset_n;
  wire mux_wrdata_en;
  wire [0:0]\my_empty_reg[0] ;
  wire \my_empty_reg[0]_0 ;
  wire \my_empty_reg[0]_1 ;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire \my_empty_reg[4]_rep ;
  wire \my_empty_reg[6] ;
  wire [0:0]\my_empty_reg[6]_inv ;
  wire [3:0]\my_full_reg[3] ;
  wire [7:0]\my_full_reg[3]_0 ;
  wire [3:0]\my_full_reg[3]_1 ;
  wire \my_full_reg[3]_2 ;
  wire \not_strict_mode.app_rd_data_reg[0] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[11] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[13] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[15] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[17] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[19] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[21] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[23] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[25] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[27] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[29] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[31] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[7] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[9] ;
  wire \not_strict_mode.rd_buf_we ;
  wire [0:0]\not_strict_mode.status_ram.rd_buf_we_r1_reg ;
  wire ofifo_rst_reg0;
  wire out;
  wire [3:0]out_fifo;
  wire [14:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire phy_write_calib;
  wire \pi_counter_read_val_reg[0] ;
  wire \pi_counter_read_val_reg[1] ;
  wire \pi_counter_read_val_reg[2] ;
  wire \pi_counter_read_val_reg[3] ;
  wire \pi_counter_read_val_reg[4] ;
  wire \pi_counter_read_val_reg[5] ;
  wire \pi_counter_read_val_reg[5]_0 ;
  wire \pi_counter_read_val_reg[5]_1 ;
  wire \pi_dqs_found_lanes_r1_reg[0] ;
  wire \pi_dqs_found_lanes_r1_reg[0]_0 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_1 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_2 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_3 ;
  wire pll_locked;
  wire \po_counter_read_val_reg[8] ;
  wire \po_counter_read_val_reg[8]_0 ;
  wire \po_counter_read_val_reg[8]_1 ;
  wire \po_counter_read_val_reg[8]_10 ;
  wire \po_counter_read_val_reg[8]_11 ;
  wire \po_counter_read_val_reg[8]_12 ;
  wire \po_counter_read_val_reg[8]_13 ;
  wire \po_counter_read_val_reg[8]_14 ;
  wire \po_counter_read_val_reg[8]_15 ;
  wire \po_counter_read_val_reg[8]_16 ;
  wire \po_counter_read_val_reg[8]_17 ;
  wire \po_counter_read_val_reg[8]_2 ;
  wire \po_counter_read_val_reg[8]_3 ;
  wire \po_counter_read_val_reg[8]_4 ;
  wire \po_counter_read_val_reg[8]_5 ;
  wire \po_counter_read_val_reg[8]_6 ;
  wire \po_counter_read_val_reg[8]_7 ;
  wire \po_counter_read_val_reg[8]_8 ;
  wire \po_counter_read_val_reg[8]_9 ;
  wire ram_init_done_r;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire [3:0]\rd_ptr_reg[3]_10 ;
  wire [3:0]\rd_ptr_reg[3]_11 ;
  wire [3:0]\rd_ptr_reg[3]_12 ;
  wire [3:0]\rd_ptr_reg[3]_13 ;
  wire [3:0]\rd_ptr_reg[3]_14 ;
  wire [3:0]\rd_ptr_reg[3]_15 ;
  wire [3:0]\rd_ptr_reg[3]_16 ;
  wire [19:0]\rd_ptr_reg[3]_2 ;
  wire [3:0]\rd_ptr_reg[3]_3 ;
  wire [3:0]\rd_ptr_reg[3]_4 ;
  wire [3:0]\rd_ptr_reg[3]_5 ;
  wire [3:0]\rd_ptr_reg[3]_6 ;
  wire [3:0]\rd_ptr_reg[3]_7 ;
  wire [7:0]\rd_ptr_reg[3]_8 ;
  wire [7:0]\rd_ptr_reg[3]_9 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \read_fifo.fifo_out_data_r_reg[6] ;
  wire [1:0]\read_fifo.tail_r_reg ;
  wire ref_dll_lock;
  wire rst_out_reg;
  wire rstdiv0_sync_r1;
  wire sync_pulse;
  wire wr_en;
  wire wr_en_1;
  wire wr_en_2;
  wire wr_en_3;
  wire [0:0]wr_ptr;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[0]_0 ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;
  wire \wr_ptr_timing_reg[0] ;
  wire \wr_ptr_timing_reg[0]_0 ;
  wire [0:0]\wr_ptr_timing_reg[0]_1 ;
  wire [0:0]\wr_ptr_timing_reg[0]_2 ;
  wire [0:0]\wr_ptr_timing_reg[0]_3 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf 
       (.I(mem_dq_out[17]),
        .O(ddr3_cke));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf 
       (.I(mem_dq_out[16]),
        .O(ddr3_odt));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[0].u_addr_obuf 
       (.I(mem_dq_out[29]),
        .O(ddr3_addr[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[10].u_addr_obuf 
       (.I(mem_dq_out[40]),
        .O(ddr3_addr[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[11].u_addr_obuf 
       (.I(mem_dq_out[41]),
        .O(ddr3_addr[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[12].u_addr_obuf 
       (.I(mem_dq_out[42]),
        .O(ddr3_addr[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[13].u_addr_obuf 
       (.I(mem_dq_out[43]),
        .O(ddr3_addr[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[14].u_addr_obuf 
       (.I(mem_dq_out[44]),
        .O(ddr3_addr[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[15].u_addr_obuf 
       (.I(mem_dq_out[45]),
        .O(ddr3_addr[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[1].u_addr_obuf 
       (.I(mem_dq_out[34]),
        .O(ddr3_addr[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[2].u_addr_obuf 
       (.I(mem_dq_out[35]),
        .O(ddr3_addr[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[3].u_addr_obuf 
       (.I(mem_dq_out[30]),
        .O(ddr3_addr[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[4].u_addr_obuf 
       (.I(mem_dq_out[31]),
        .O(ddr3_addr[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[5].u_addr_obuf 
       (.I(mem_dq_out[32]),
        .O(ddr3_addr[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[6].u_addr_obuf 
       (.I(mem_dq_out[33]),
        .O(ddr3_addr[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[7].u_addr_obuf 
       (.I(mem_dq_out[37]),
        .O(ddr3_addr[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[8].u_addr_obuf 
       (.I(mem_dq_out[38]),
        .O(ddr3_addr[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[9].u_addr_obuf 
       (.I(mem_dq_out[39]),
        .O(ddr3_addr[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bank_obuf[0].u_bank_obuf 
       (.I(mem_dq_out[26]),
        .O(ddr3_ba[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bank_obuf[1].u_bank_obuf 
       (.I(mem_dq_out[27]),
        .O(ddr3_ba[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bank_obuf[2].u_bank_obuf 
       (.I(mem_dq_out[28]),
        .O(ddr3_ba[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf 
       (.I(mem_dq_out[22]),
        .O(ddr3_cs_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUFT #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dm_obuf.loop_dm[0].u_dm_obuf 
       (.I(mem_dq_out[9]),
        .O(ddr3_dm),
        .T(mem_dq_ts[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_DCIEN #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq 
       (.DCITERMDISABLE(idle),
        .I(mem_dq_out[1]),
        .IBUFDISABLE(idle),
        .IO(ddr3_dq[0]),
        .O(mem_dq_in[1]),
        .T(mem_dq_ts[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_DCIEN #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq 
       (.DCITERMDISABLE(idle),
        .I(mem_dq_out[2]),
        .IBUFDISABLE(idle),
        .IO(ddr3_dq[1]),
        .O(mem_dq_in[2]),
        .T(mem_dq_ts[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_DCIEN #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq 
       (.DCITERMDISABLE(idle),
        .I(mem_dq_out[4]),
        .IBUFDISABLE(idle),
        .IO(ddr3_dq[2]),
        .O(mem_dq_in[4]),
        .T(mem_dq_ts[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_DCIEN #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq 
       (.DCITERMDISABLE(idle),
        .I(mem_dq_out[5]),
        .IBUFDISABLE(idle),
        .IO(ddr3_dq[3]),
        .O(mem_dq_in[5]),
        .T(mem_dq_ts[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_DCIEN #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq 
       (.DCITERMDISABLE(idle),
        .I(mem_dq_out[6]),
        .IBUFDISABLE(idle),
        .IO(ddr3_dq[4]),
        .O(mem_dq_in[6]),
        .T(mem_dq_ts[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_DCIEN #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq 
       (.DCITERMDISABLE(idle),
        .I(mem_dq_out[3]),
        .IBUFDISABLE(idle),
        .IO(ddr3_dq[5]),
        .O(mem_dq_in[3]),
        .T(mem_dq_ts[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_DCIEN #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq 
       (.DCITERMDISABLE(idle),
        .I(mem_dq_out[0]),
        .IBUFDISABLE(idle),
        .IO(ddr3_dq[6]),
        .O(mem_dq_in[0]),
        .T(mem_dq_ts[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_DCIEN #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq 
       (.DCITERMDISABLE(idle),
        .I(mem_dq_out[7]),
        .IBUFDISABLE(idle),
        .IO(ddr3_dq[7]),
        .O(mem_dq_in[7]),
        .T(mem_dq_ts[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUFDS_DCIEN #(
    .DQS_BIAS("TRUE"),
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs 
       (.DCITERMDISABLE(idle),
        .I(mem_dqs_out),
        .IBUFDISABLE(idle),
        .IO(ddr3_dqs_p),
        .IOB(ddr3_dqs_n),
        .O(in_dqs),
        .T(mem_dqs_ts));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_reset_obuf.u_reset_obuf 
       (.I(mux_reset_n),
        .O(ddr3_reset_n));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo \genblk24.phy_ctl_pre_fifo_0 
       (.CLK(CLK),
        .\rd_ptr_timing_reg[2]_0 (\wr_ptr_reg[0]_0 ),
        .\wr_ptr_timing_reg[0]_0 (\wr_ptr_timing_reg[0]_1 ));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0 \genblk24.phy_ctl_pre_fifo_1 
       (.CLK(CLK),
        .E(E),
        .in0(in0),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[0]_0 (\my_empty_reg[0]_0 ),
        .\my_empty_reg[6]_inv_0 (rst_out_reg),
        .\my_full_reg[3]_0 (\my_full_reg[3]_2 ),
        .\rd_ptr_timing_reg[0]_0 (\wr_ptr_timing_reg[0]_1 ),
        .\wr_ptr_reg[2]_0 (\wr_ptr_reg[0]_0 ),
        .\wr_ptr_timing_reg[0]_0 (\wr_ptr_timing_reg[0]_2 ));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_5 \genblk24.phy_ctl_pre_fifo_2 
       (.CLK(CLK),
        .E(\my_empty_reg[6]_inv ),
        .UNCONN_IN(UNCONN_IN),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[0]_0 (\my_empty_reg[0]_1 ),
        .\my_empty_reg[6]_inv_0 (rst_out_reg),
        .\my_full_reg[3]_0 (\my_full_reg[3]_2 ),
        .\wr_ptr_reg[0]_0 (\wr_ptr_reg[0]_0 ),
        .\wr_ptr_timing_reg[0]_0 (\wr_ptr_timing_reg[0]_3 ),
        .\wr_ptr_timing_reg[0]_1 (\wr_ptr_timing_reg[0]_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_cas_n_obuf
       (.I(mem_dq_out[25]),
        .O(ddr3_cas_n));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_mc_phy u_ddr_mc_phy
       (.ADDRA(ADDRA),
        .A_rst_primitives_reg(A_rst_primitives),
        .A_rst_primitives_reg_0(A_rst_primitives_reg),
        .CLK(CLK),
        .CLKB0(CLKB0),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .D(D),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .DOA(DOA),
        .DOB(DOB),
        .DOC(DOC),
        .LD0(LD0),
        .PHYCTLWD(PHYCTLWD),
        .Q(Q),
        .RST0(RST0),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_sel(calib_sel),
        .calib_wrdata_en(calib_wrdata_en),
        .dbg_po_counter_read_val(dbg_po_counter_read_val),
        .ddr3_ila_rdpath(ddr3_ila_rdpath),
        .ddr3_vio_sync_out(ddr3_vio_sync_out),
        .\ddr3_vio_sync_out[9] (\ddr3_vio_sync_out[9] ),
        .\ddr3_vio_sync_out[9]_0 (\ddr3_vio_sync_out[9]_0 ),
        .\ddr3_vio_sync_out[9]_1 (\ddr3_vio_sync_out[9]_1 ),
        .\ddr3_vio_sync_out[9]_10 (\ddr3_vio_sync_out[9]_10 ),
        .\ddr3_vio_sync_out[9]_11 (\ddr3_vio_sync_out[9]_11 ),
        .\ddr3_vio_sync_out[9]_12 (\ddr3_vio_sync_out[9]_12 ),
        .\ddr3_vio_sync_out[9]_13 (\ddr3_vio_sync_out[9]_13 ),
        .\ddr3_vio_sync_out[9]_14 (\ddr3_vio_sync_out[9]_14 ),
        .\ddr3_vio_sync_out[9]_15 (\ddr3_vio_sync_out[9]_15 ),
        .\ddr3_vio_sync_out[9]_16 (\ddr3_vio_sync_out[9]_16 ),
        .\ddr3_vio_sync_out[9]_17 (\ddr3_vio_sync_out[9]_17 ),
        .\ddr3_vio_sync_out[9]_18 (\ddr3_vio_sync_out[9]_18 ),
        .\ddr3_vio_sync_out[9]_19 (\ddr3_vio_sync_out[9]_19 ),
        .\ddr3_vio_sync_out[9]_2 (\ddr3_vio_sync_out[9]_2 ),
        .\ddr3_vio_sync_out[9]_3 (\ddr3_vio_sync_out[9]_3 ),
        .\ddr3_vio_sync_out[9]_4 (\ddr3_vio_sync_out[9]_4 ),
        .\ddr3_vio_sync_out[9]_5 (\ddr3_vio_sync_out[9]_5 ),
        .\ddr3_vio_sync_out[9]_6 (\ddr3_vio_sync_out[9]_6 ),
        .\ddr3_vio_sync_out[9]_7 (\ddr3_vio_sync_out[9]_7 ),
        .\ddr3_vio_sync_out[9]_8 (\ddr3_vio_sync_out[9]_8 ),
        .\ddr3_vio_sync_out[9]_9 (\ddr3_vio_sync_out[9]_9 ),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ),
        .\entry_cnt_reg[4] (\entry_cnt_reg[4] ),
        .freq_refclk(freq_refclk),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .ififo_rst_reg0(ififo_rst_reg0),
        .in_dqs(in_dqs),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .\input_[7].iserdes_dq_.iserdesdq (\input_[7].iserdes_dq_.iserdesdq ),
        .\mcGo_r_reg[15]_0 (\mcGo_r_reg[15] ),
        .mc_cas_n(mc_cas_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_in(mem_dq_in),
        .mem_dq_out({mem_dq_out[45:37],mem_dq_out[35:22],mem_dq_out[17:16],mem_dq_out[9],mem_dq_out[7:0]}),
        .mem_dq_ts({mem_dq_ts[9],mem_dq_ts[7:0]}),
        .mem_dqs_out(mem_dqs_out),
        .mem_dqs_ts(mem_dqs_ts),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[0] (\my_empty_reg[0] ),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .\my_empty_reg[1]_0 (\my_empty_reg[1]_0 ),
        .\my_empty_reg[1]_1 (\my_empty_reg[1]_1 ),
        .\my_empty_reg[1]_2 (\my_empty_reg[1]_2 ),
        .\my_empty_reg[4]_rep (\my_empty_reg[4]_rep ),
        .\my_empty_reg[6] (\my_empty_reg[6] ),
        .\my_full_reg[3] (\my_full_reg[3] ),
        .\my_full_reg[3]_0 (\my_full_reg[3]_0 ),
        .\my_full_reg[3]_1 (\my_full_reg[3]_1 ),
        .\not_strict_mode.app_rd_data_reg[0] (\not_strict_mode.app_rd_data_reg[0] ),
        .\not_strict_mode.app_rd_data_reg[11] (\not_strict_mode.app_rd_data_reg[11] ),
        .\not_strict_mode.app_rd_data_reg[13] (\not_strict_mode.app_rd_data_reg[13] ),
        .\not_strict_mode.app_rd_data_reg[15] (\not_strict_mode.app_rd_data_reg[15] ),
        .\not_strict_mode.app_rd_data_reg[17] (\not_strict_mode.app_rd_data_reg[17] ),
        .\not_strict_mode.app_rd_data_reg[19] (\not_strict_mode.app_rd_data_reg[19] ),
        .\not_strict_mode.app_rd_data_reg[21] (\not_strict_mode.app_rd_data_reg[21] ),
        .\not_strict_mode.app_rd_data_reg[23] (\not_strict_mode.app_rd_data_reg[23] ),
        .\not_strict_mode.app_rd_data_reg[25] (\not_strict_mode.app_rd_data_reg[25] ),
        .\not_strict_mode.app_rd_data_reg[27] (\not_strict_mode.app_rd_data_reg[27] ),
        .\not_strict_mode.app_rd_data_reg[29] (\not_strict_mode.app_rd_data_reg[29] ),
        .\not_strict_mode.app_rd_data_reg[31] (\not_strict_mode.app_rd_data_reg[31] ),
        .\not_strict_mode.app_rd_data_reg[7] (\not_strict_mode.app_rd_data_reg[7] ),
        .\not_strict_mode.app_rd_data_reg[9] (\not_strict_mode.app_rd_data_reg[9] ),
        .\not_strict_mode.rd_buf_we (\not_strict_mode.rd_buf_we ),
        .\not_strict_mode.status_ram.rd_buf_we_r1_reg (\not_strict_mode.status_ram.rd_buf_we_r1_reg ),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .out(out),
        .out_fifo(out_fifo),
        .phy_dout(phy_dout),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .phy_write_calib(phy_write_calib),
        .\pi_counter_read_val_reg[0] (\pi_counter_read_val_reg[0] ),
        .\pi_counter_read_val_reg[1] (\pi_counter_read_val_reg[1] ),
        .\pi_counter_read_val_reg[2] (\pi_counter_read_val_reg[2] ),
        .\pi_counter_read_val_reg[3] (\pi_counter_read_val_reg[3] ),
        .\pi_counter_read_val_reg[4] (\pi_counter_read_val_reg[4] ),
        .\pi_counter_read_val_reg[5] (\pi_counter_read_val_reg[5] ),
        .\pi_counter_read_val_reg[5]_0 (\pi_counter_read_val_reg[5]_0 ),
        .\pi_counter_read_val_reg[5]_1 (\pi_counter_read_val_reg[5]_1 ),
        .\pi_dqs_found_lanes_r1_reg[0] (\pi_dqs_found_lanes_r1_reg[0] ),
        .\pi_dqs_found_lanes_r1_reg[0]_0 (\pi_dqs_found_lanes_r1_reg[0]_0 ),
        .\pi_dqs_found_lanes_r1_reg[0]_1 (\pi_dqs_found_lanes_r1_reg[0]_1 ),
        .\pi_dqs_found_lanes_r1_reg[0]_2 (\pi_dqs_found_lanes_r1_reg[0]_2 ),
        .\pi_dqs_found_lanes_r1_reg[0]_3 (\pi_dqs_found_lanes_r1_reg[0]_3 ),
        .pll_locked(pll_locked),
        .\po_counter_read_val_reg[8] (\po_counter_read_val_reg[8] ),
        .\po_counter_read_val_reg[8]_0 (\po_counter_read_val_reg[8]_0 ),
        .\po_counter_read_val_reg[8]_1 (\po_counter_read_val_reg[8]_1 ),
        .\po_counter_read_val_reg[8]_10 (\po_counter_read_val_reg[8]_10 ),
        .\po_counter_read_val_reg[8]_11 (\po_counter_read_val_reg[8]_11 ),
        .\po_counter_read_val_reg[8]_12 (\po_counter_read_val_reg[8]_12 ),
        .\po_counter_read_val_reg[8]_13 (\po_counter_read_val_reg[8]_13 ),
        .\po_counter_read_val_reg[8]_14 (\po_counter_read_val_reg[8]_14 ),
        .\po_counter_read_val_reg[8]_15 (\po_counter_read_val_reg[8]_15 ),
        .\po_counter_read_val_reg[8]_16 (\po_counter_read_val_reg[8]_16 ),
        .\po_counter_read_val_reg[8]_17 (\po_counter_read_val_reg[8]_17 ),
        .\po_counter_read_val_reg[8]_2 (\po_counter_read_val_reg[8]_2 ),
        .\po_counter_read_val_reg[8]_3 (\po_counter_read_val_reg[8]_3 ),
        .\po_counter_read_val_reg[8]_4 (\po_counter_read_val_reg[8]_4 ),
        .\po_counter_read_val_reg[8]_5 (\po_counter_read_val_reg[8]_5 ),
        .\po_counter_read_val_reg[8]_6 (\po_counter_read_val_reg[8]_6 ),
        .\po_counter_read_val_reg[8]_7 (\po_counter_read_val_reg[8]_7 ),
        .\po_counter_read_val_reg[8]_8 (\po_counter_read_val_reg[8]_8 ),
        .\po_counter_read_val_reg[8]_9 (\po_counter_read_val_reg[8]_9 ),
        .ram_init_done_r(ram_init_done_r),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[0]_1 (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[1]_1 (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[2]_1 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_reg[3]_10 (\rd_ptr_reg[3]_10 ),
        .\rd_ptr_reg[3]_11 (\rd_ptr_reg[3]_11 ),
        .\rd_ptr_reg[3]_12 (\rd_ptr_reg[3]_12 ),
        .\rd_ptr_reg[3]_13 (\rd_ptr_reg[3]_13 ),
        .\rd_ptr_reg[3]_14 (\rd_ptr_reg[3]_14 ),
        .\rd_ptr_reg[3]_15 (\rd_ptr_reg[3]_15 ),
        .\rd_ptr_reg[3]_16 (\rd_ptr_reg[3]_16 ),
        .\rd_ptr_reg[3]_2 (\rd_ptr_reg[3]_2 ),
        .\rd_ptr_reg[3]_3 (\rd_ptr_reg[3]_3 ),
        .\rd_ptr_reg[3]_4 (\rd_ptr_reg[3]_4 ),
        .\rd_ptr_reg[3]_5 (\rd_ptr_reg[3]_5 ),
        .\rd_ptr_reg[3]_6 (\rd_ptr_reg[3]_6 ),
        .\rd_ptr_reg[3]_7 (\rd_ptr_reg[3]_7 ),
        .\rd_ptr_reg[3]_8 (\rd_ptr_reg[3]_8 ),
        .\rd_ptr_reg[3]_9 (\rd_ptr_reg[3]_9 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\read_fifo.fifo_out_data_r_reg[6] (\read_fifo.fifo_out_data_r_reg[6] ),
        .\read_fifo.tail_r_reg (\read_fifo.tail_r_reg ),
        .ref_dll_lock(ref_dll_lock),
        .rst_out_reg(rst_out_reg),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .sync_pulse(sync_pulse),
        .wr_en(wr_en),
        .wr_en_1(wr_en_1),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_ptr(wr_ptr),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3]_0 ),
        .\wr_ptr_reg[3]_1 (\wr_ptr_reg[3]_1 ),
        .\wr_ptr_timing_reg[0] (\wr_ptr_timing_reg[0] ),
        .\wr_ptr_timing_reg[0]_0 (\wr_ptr_timing_reg[0]_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_ras_n_obuf
       (.I(mem_dq_out[24]),
        .O(ddr3_ras_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_we_n_obuf
       (.I(mem_dq_out[23]),
        .O(ddr3_we_n));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo
   (\rd_ptr_timing_reg[2]_0 ,
    CLK,
    \wr_ptr_timing_reg[0]_0 );
  input \rd_ptr_timing_reg[2]_0 ;
  input CLK;
  input [0:0]\wr_ptr_timing_reg[0]_0 ;

  wire CLK;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]rd_ptr_timing;
  wire \rd_ptr_timing_reg[2]_0 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire wr_en;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]wr_ptr_timing;
  wire [0:0]\wr_ptr_timing_reg[0]_0 ;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(wr_en));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b1),
        .Q(rd_ptr_timing[0]),
        .R(\rd_ptr_timing_reg[2]_0 ));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(rd_ptr_timing[1]),
        .R(\rd_ptr_timing_reg[2]_0 ));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(rd_ptr_timing[2]),
        .R(\rd_ptr_timing_reg[2]_0 ));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b1),
        .Q(wr_ptr_timing[0]),
        .R(\wr_ptr_timing_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(wr_ptr_timing[1]),
        .R(\wr_ptr_timing_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b0),
        .D(1'b0),
        .Q(wr_ptr_timing[2]),
        .R(\wr_ptr_timing_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0
   (E,
    \my_empty_reg[0]_0 ,
    in0,
    CLK,
    mux_cmd_wren,
    \my_full_reg[3]_0 ,
    \rd_ptr_timing_reg[0]_0 ,
    \wr_ptr_reg[2]_0 ,
    \wr_ptr_timing_reg[0]_0 ,
    \my_empty_reg[6]_inv_0 );
  output [0:0]E;
  output \my_empty_reg[0]_0 ;
  input in0;
  input CLK;
  input mux_cmd_wren;
  input \my_full_reg[3]_0 ;
  input [0:0]\rd_ptr_timing_reg[0]_0 ;
  input \wr_ptr_reg[2]_0 ;
  input [0:0]\wr_ptr_timing_reg[0]_0 ;
  input \my_empty_reg[6]_inv_0 ;

  wire CLK;
  wire [0:0]E;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire in0;
  wire mux_cmd_wren;
  wire my_empty0__0_n_0;
  wire my_empty0_n_0;
  wire \my_empty[0]_i_1__0_n_0 ;
  wire \my_empty[6]_inv_i_1_n_0 ;
  wire \my_empty_reg[0]_0 ;
  wire \my_empty_reg[6]_inv_0 ;
  wire \my_full[3]_i_1__1_n_0 ;
  wire \my_full_reg[3]_0 ;
  wire \my_full_reg_n_0_[3] ;
  wire [2:0]rd_ptr;
  wire [2:0]rd_ptr0;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]rd_ptr_timing;
  wire [0:0]\rd_ptr_timing_reg[0]_0 ;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr_reg[2]_0 ;
  wire [2:0]wr_ptr_timing;
  wire [0:0]\wr_ptr_timing_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0__0
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__0_n_0));
  LUT4 #(
    .INIT(16'hF1F0)) 
    \my_empty[0]_i_1__0 
       (.I0(mux_cmd_wren),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(\my_empty_reg[0]_0 ),
        .I3(my_empty0_n_0),
        .O(\my_empty[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hC8CC)) 
    \my_empty[6]_inv_i_1 
       (.I0(mux_cmd_wren),
        .I1(E),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(my_empty0__0_n_0),
        .O(\my_empty[6]_inv_i_1_n_0 ));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[0]_i_1__0_n_0 ),
        .Q(\my_empty_reg[0]_0 ),
        .S(\wr_ptr_reg[2]_0 ));
  (* inverted = "yes" *) 
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[6]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[6]_inv_i_1_n_0 ),
        .Q(E),
        .R(\my_empty_reg[6]_inv_0 ));
  LUT4 #(
    .INIT(16'h008A)) 
    \my_full[3]_i_1__1 
       (.I0(\my_full_reg_n_0_[3] ),
        .I1(mux_cmd_wren),
        .I2(E),
        .I3(\my_full_reg[3]_0 ),
        .O(\my_full[3]_i_1__1_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[3]_i_1__1_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr[0]_i_1 
       (.I0(rd_ptr[0]),
        .O(rd_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .O(rd_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_ptr[2]_i_1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(rd_ptr0[2]));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(rd_ptr0[0]),
        .Q(rd_ptr[0]),
        .R(\rd_ptr_timing_reg[0]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(rd_ptr0[1]),
        .Q(rd_ptr[1]),
        .R(\rd_ptr_timing_reg[0]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(rd_ptr0[2]),
        .Q(rd_ptr[2]),
        .R(\rd_ptr_timing_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(rd_ptr0[0]),
        .Q(rd_ptr_timing[0]),
        .R(\rd_ptr_timing_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(rd_ptr0[1]),
        .Q(rd_ptr_timing[1]),
        .R(\rd_ptr_timing_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(rd_ptr0[2]),
        .Q(rd_ptr_timing[2]),
        .R(\rd_ptr_timing_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr[0]_i_1 
       (.I0(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[1]_i_1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr[2]_i_2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(\wr_ptr_reg[2]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(\wr_ptr_reg[2]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(\wr_ptr_reg[2]_0 ));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr_timing[0]),
        .R(\wr_ptr_reg[2]_0 ));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr_timing[1]),
        .R(\wr_ptr_reg[2]_0 ));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr_timing[2]),
        .R(\wr_ptr_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_5
   (E,
    \my_empty_reg[0]_0 ,
    UNCONN_IN,
    CLK,
    mux_cmd_wren,
    \my_full_reg[3]_0 ,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_timing_reg[0]_0 ,
    \wr_ptr_timing_reg[0]_1 ,
    \my_empty_reg[6]_inv_0 );
  output [0:0]E;
  output \my_empty_reg[0]_0 ;
  input UNCONN_IN;
  input CLK;
  input mux_cmd_wren;
  input \my_full_reg[3]_0 ;
  input \wr_ptr_reg[0]_0 ;
  input [0:0]\wr_ptr_timing_reg[0]_0 ;
  input [0:0]\wr_ptr_timing_reg[0]_1 ;
  input \my_empty_reg[6]_inv_0 ;

  wire CLK;
  wire [0:0]E;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire UNCONN_IN;
  wire mux_cmd_wren;
  wire my_empty0__0_n_0;
  wire my_empty0_n_0;
  wire \my_empty[0]_i_1__1_n_0 ;
  wire \my_empty[6]_inv_i_1__0_n_0 ;
  wire \my_empty_reg[0]_0 ;
  wire \my_empty_reg[6]_inv_0 ;
  wire \my_full[3]_i_1__2_n_0 ;
  wire \my_full_reg[3]_0 ;
  wire \my_full_reg_n_0_[3] ;
  wire [2:0]rd_ptr;
  wire [2:0]rd_ptr0;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]rd_ptr_timing;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr_reg[0]_0 ;
  wire [2:0]wr_ptr_timing;
  wire [0:0]\wr_ptr_timing_reg[0]_0 ;
  wire [0:0]\wr_ptr_timing_reg[0]_1 ;

  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0__0
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__0_n_0));
  LUT4 #(
    .INIT(16'hF1F0)) 
    \my_empty[0]_i_1__1 
       (.I0(mux_cmd_wren),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(\my_empty_reg[0]_0 ),
        .I3(my_empty0_n_0),
        .O(\my_empty[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hC8CC)) 
    \my_empty[6]_inv_i_1__0 
       (.I0(mux_cmd_wren),
        .I1(E),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(my_empty0__0_n_0),
        .O(\my_empty[6]_inv_i_1__0_n_0 ));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[0]_i_1__1_n_0 ),
        .Q(\my_empty_reg[0]_0 ),
        .S(\wr_ptr_timing_reg[0]_1 ));
  (* inverted = "yes" *) 
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[6]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[6]_inv_i_1__0_n_0 ),
        .Q(E),
        .R(\my_empty_reg[6]_inv_0 ));
  LUT4 #(
    .INIT(16'h008A)) 
    \my_full[3]_i_1__2 
       (.I0(\my_full_reg_n_0_[3] ),
        .I1(mux_cmd_wren),
        .I2(E),
        .I3(\my_full_reg[3]_0 ),
        .O(\my_full[3]_i_1__2_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[3]_i_1__2_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr[0]_i_1 
       (.I0(rd_ptr[0]),
        .O(rd_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .O(rd_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_ptr[2]_i_1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(rd_ptr0[2]));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(rd_ptr0[0]),
        .Q(rd_ptr[0]),
        .R(\wr_ptr_reg[0]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(rd_ptr0[1]),
        .Q(rd_ptr[1]),
        .R(\wr_ptr_reg[0]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(rd_ptr0[2]),
        .Q(rd_ptr[2]),
        .R(\wr_ptr_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(rd_ptr0[0]),
        .Q(rd_ptr_timing[0]),
        .R(\wr_ptr_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(rd_ptr0[1]),
        .Q(rd_ptr_timing[1]),
        .R(\wr_ptr_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(rd_ptr0[2]),
        .Q(rd_ptr_timing[2]),
        .R(\wr_ptr_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr[0]_i_1 
       (.I0(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[1]_i_1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr[2]_i_2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(\wr_ptr_reg[0]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(\wr_ptr_reg[0]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(\wr_ptr_reg[0]_0 ));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr_timing[0]),
        .R(\wr_ptr_timing_reg[0]_1 ));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr_timing[1]),
        .R(\wr_ptr_timing_reg[0]_1 ));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\wr_ptr_timing_reg[0]_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr_timing[2]),
        .R(\wr_ptr_timing_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1
   (\my_empty_reg[1]_0 ,
    D5,
    D7,
    D8,
    D9,
    \my_empty_reg[1]_1 ,
    \rd_ptr_reg[3]_0 ,
    SR,
    CLK,
    calib_cmd_wren,
    \wr_ptr_timing_reg[0]_0 ,
    \rd_ptr_reg[3]_1 ,
    out_fifo,
    mc_cas_n,
    out_fifo_0,
    mux_cmd_wren,
    phy_dout);
  output \my_empty_reg[1]_0 ;
  output [3:0]D5;
  output [3:0]D7;
  output [1:0]D8;
  output [3:0]D9;
  output \my_empty_reg[1]_1 ;
  output [19:0]\rd_ptr_reg[3]_0 ;
  input [0:0]SR;
  input CLK;
  input calib_cmd_wren;
  input \wr_ptr_timing_reg[0]_0 ;
  input \rd_ptr_reg[3]_1 ;
  input [3:0]out_fifo;
  input [0:0]mc_cas_n;
  input out_fifo_0;
  input mux_cmd_wren;
  input [14:0]phy_dout;

  wire CLK;
  wire [3:0]D5;
  wire [3:0]D7;
  wire [1:0]D8;
  wire [3:0]D9;
  wire [0:0]SR;
  wire calib_cmd_wren;
  wire [0:0]mc_cas_n;
  wire [75:40]mem_out;
  wire mux_cmd_wren;
  wire my_empty0;
  wire \my_empty[1]_i_1_n_0 ;
  wire \my_empty[7]_i_1_n_0 ;
  wire \my_empty[7]_i_3_n_0 ;
  wire \my_empty[7]_i_4_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg_n_0_[7] ;
  wire my_full0;
  wire \my_full[4]_i_1_n_0 ;
  wire \my_full[4]_i_3_n_0 ;
  wire \my_full[4]_i_4_n_0 ;
  wire \my_full_reg_n_0_[4] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire [3:0]out_fifo;
  wire out_fifo_0;
  wire [14:0]phy_dout;
  wire [3:0]rd_ptr;
  wire [19:0]\rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire [3:0]rd_ptr_timing;
  wire \rd_ptr_timing[3]_i_1_n_0 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire wr_en;
  wire [3:0]wr_ptr;
  wire wr_ptr0__0;
  wire [3:0]wr_ptr_timing;
  wire \wr_ptr_timing_reg[0]_0 ;
  wire [1:0]NLW_mem_reg_0_15_12_17_DOA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_12_17_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_18_23_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_18_23_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_24_29_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_30_35_DOA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_36_41_DOA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_36_41_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_42_47_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_42_47_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_48_53_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_54_59_DOA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_60_65_DOA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_60_65_DOB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_72_77_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M mem_reg_0_15_12_17
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[2],phy_dout[2]}),
        .DID({1'b0,1'b0}),
        .DOA(NLW_mem_reg_0_15_12_17_DOA_UNCONNECTED[1:0]),
        .DOB(NLW_mem_reg_0_15_12_17_DOB_UNCONNECTED[1:0]),
        .DOC(\rd_ptr_reg[3]_0 [5:4]),
        .DOD(NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M mem_reg_0_15_18_23
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[3],phy_dout[3]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\rd_ptr_reg[3]_0 [7:6]),
        .DOB(NLW_mem_reg_0_15_18_23_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_mem_reg_0_15_18_23_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M mem_reg_0_15_24_29
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[4],phy_dout[4]}),
        .DIB({phy_dout[5],phy_dout[5]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\rd_ptr_reg[3]_0 [9:8]),
        .DOB(\rd_ptr_reg[3]_0 [11:10]),
        .DOC(NLW_mem_reg_0_15_24_29_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M mem_reg_0_15_30_35
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({phy_dout[6],phy_dout[6]}),
        .DIC({phy_dout[7],phy_dout[7]}),
        .DID({1'b0,1'b0}),
        .DOA(NLW_mem_reg_0_15_30_35_DOA_UNCONNECTED[1:0]),
        .DOB(\rd_ptr_reg[3]_0 [13:12]),
        .DOC(\rd_ptr_reg[3]_0 [15:14]),
        .DOD(NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M mem_reg_0_15_36_41
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[8],phy_dout[8]}),
        .DID({1'b0,1'b0}),
        .DOA(NLW_mem_reg_0_15_36_41_DOA_UNCONNECTED[1:0]),
        .DOB(NLW_mem_reg_0_15_36_41_DOB_UNCONNECTED[1:0]),
        .DOC(mem_out[41:40]),
        .DOD(NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M mem_reg_0_15_42_47
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[14],phy_dout[14]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[43:42]),
        .DOB(NLW_mem_reg_0_15_42_47_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_mem_reg_0_15_42_47_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M mem_reg_0_15_48_53
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[9],phy_dout[9]}),
        .DIB({phy_dout[10],phy_dout[10]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\rd_ptr_reg[3]_0 [17:16]),
        .DOB(\rd_ptr_reg[3]_0 [19:18]),
        .DOC(NLW_mem_reg_0_15_48_53_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M mem_reg_0_15_54_59
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({phy_dout[11],phy_dout[11]}),
        .DIC({phy_dout[14],phy_dout[14]}),
        .DID({1'b0,1'b0}),
        .DOA(NLW_mem_reg_0_15_54_59_DOA_UNCONNECTED[1:0]),
        .DOB(mem_out[57:56]),
        .DOC(mem_out[59:58]),
        .DOD(NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M mem_reg_0_15_60_65
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[12],phy_dout[12]}),
        .DID({1'b0,1'b0}),
        .DOA(NLW_mem_reg_0_15_60_65_DOA_UNCONNECTED[1:0]),
        .DOB(NLW_mem_reg_0_15_60_65_DOB_UNCONNECTED[1:0]),
        .DOC(mem_out[65:64]),
        .DOD(NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M mem_reg_0_15_6_11
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({phy_dout[0],phy_dout[0]}),
        .DIC({phy_dout[1],phy_dout[1]}),
        .DID({1'b0,1'b0}),
        .DOA(NLW_mem_reg_0_15_6_11_DOA_UNCONNECTED[1:0]),
        .DOB(\rd_ptr_reg[3]_0 [1:0]),
        .DOC(\rd_ptr_reg[3]_0 [3:2]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "720" *) 
  (* RTL_RAM_NAME = "of_pre_fifo_gen.u_ddr_of_pre_fifo/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "77" *) 
  RAM32M mem_reg_0_15_72_77
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[13],phy_dout[13]}),
        .DIB({phy_dout[14],phy_dout[14]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[73:72]),
        .DOB(mem_out[75:74]),
        .DOC(NLW_mem_reg_0_15_72_77_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(wr_en));
  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[1]_i_1 
       (.I0(\rd_ptr_reg[3]_1 ),
        .I1(mux_cmd_wren),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg[1]_0 ),
        .I4(my_empty0),
        .I5(SR),
        .O(\my_empty[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[7]_i_1 
       (.I0(\rd_ptr_reg[3]_1 ),
        .I1(mux_cmd_wren),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(my_empty0),
        .I5(SR),
        .O(\my_empty[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[7]_i_2 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[7]_i_3_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[7]_i_4_n_0 ),
        .I4(rd_ptr[2]),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[7]_i_3 
       (.I0(wr_ptr_timing[1]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[3]),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[7]_i_4 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[3]),
        .O(\my_empty[7]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1_n_0 ),
        .Q(\my_empty_reg[1]_0 ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[7]_i_1_n_0 ),
        .Q(\my_empty_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFC0080)) 
    \my_full[4]_i_1 
       (.I0(my_full0),
        .I1(mux_cmd_wren),
        .I2(\rd_ptr_reg[3]_1 ),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(\my_full_reg_n_0_[4] ),
        .I5(SR),
        .O(\my_full[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[4]_i_2 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[4]_i_3_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[4]_i_4_n_0 ),
        .I4(wr_ptr[2]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[4]_i_3 
       (.I0(rd_ptr_timing[1]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(wr_ptr[3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[4]_i_4 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(wr_ptr[3]),
        .O(\my_full[4]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[4]_i_1_n_0 ),
        .Q(\my_full_reg_n_0_[4] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FD)) 
    out_fifo_i_1
       (.I0(\my_empty_reg[1]_0 ),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(calib_cmd_wren),
        .I3(\rd_ptr_reg[3]_1 ),
        .O(\my_empty_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_18
       (.I0(mc_cas_n),
        .I1(out_fifo_0),
        .I2(mem_out[43]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D5[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_19
       (.I0(mc_cas_n),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(mem_out[42]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D5[2]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_20
       (.I0(out_fifo[0]),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(mem_out[41]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D5[1]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_21
       (.I0(out_fifo[0]),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(mem_out[40]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D5[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_26
       (.I0(mc_cas_n),
        .I1(out_fifo_0),
        .I2(mem_out[59]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D7[3]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_27
       (.I0(mc_cas_n),
        .I1(out_fifo_0),
        .I2(mem_out[58]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D7[2]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_28
       (.I0(out_fifo[1]),
        .I1(out_fifo_0),
        .I2(mem_out[57]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D7[1]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_29
       (.I0(out_fifo[1]),
        .I1(out_fifo_0),
        .I2(mem_out[56]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D7[0]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_30
       (.I0(out_fifo[2]),
        .I1(out_fifo_0),
        .I2(mem_out[65]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D8[1]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_31
       (.I0(out_fifo[2]),
        .I1(out_fifo_0),
        .I2(mem_out[64]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D8[0]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_32
       (.I0(mc_cas_n),
        .I1(out_fifo_0),
        .I2(mem_out[75]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D9[3]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_33
       (.I0(mc_cas_n),
        .I1(out_fifo_0),
        .I2(mem_out[74]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D9[2]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_34
       (.I0(out_fifo[3]),
        .I1(out_fifo_0),
        .I2(mem_out[73]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D9[1]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_35
       (.I0(out_fifo[3]),
        .I1(out_fifo_0),
        .I2(mem_out[72]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D9[0]));
  LUT5 #(
    .INIT(32'h27272700)) 
    p_17_out
       (.I0(\rd_ptr_reg[3]_1 ),
        .I1(\my_full_reg_n_0_[4] ),
        .I2(\my_empty_reg[1]_0 ),
        .I3(calib_cmd_wren),
        .I4(\wr_ptr_timing_reg[0]_0 ),
        .O(wr_en));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr[0]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr[1]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr[2]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1 
       (.I0(rd_ptr[3]),
        .I1(rd_ptr[0]),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr_timing[1]_i_1 
       (.I0(rd_ptr[3]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[3]),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1 
       (.I0(\rd_ptr_reg[3]_1 ),
        .I1(\my_empty_reg_n_0_[7] ),
        .O(\rd_ptr_timing[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr_timing[3]_i_2 
       (.I0(rd_ptr[3]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[2]),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00E00EEE)) 
    wr_ptr0
       (.I0(calib_cmd_wren),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(\rd_ptr_reg[3]_1 ),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\my_empty_reg_n_0_[7] ),
        .O(wr_ptr0__0));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1 
       (.I0(wr_ptr[3]),
        .I1(wr_ptr[0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1 
       (.I0(wr_ptr[3]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(wr_ptr[3]),
        .O(nxt_wr_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_1 
       (.I0(wr_ptr[3]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr[0]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr[1]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr[2]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr[3]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_6
   (\rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    wr_en_3,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    Q,
    ofifo_rst,
    CLK,
    calib_cmd_wren,
    \wr_ptr_timing_reg[0]_0 ,
    \rd_ptr_reg[3]_1 ,
    mux_cmd_wren,
    \my_empty_reg[6]_0 );
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output wr_en_3;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output [3:0]Q;
  input ofifo_rst;
  input CLK;
  input calib_cmd_wren;
  input \wr_ptr_timing_reg[0]_0 ;
  input \rd_ptr_reg[3]_1 ;
  input mux_cmd_wren;
  input \my_empty_reg[6]_0 ;

  wire CLK;
  wire [3:0]Q;
  wire calib_cmd_wren;
  wire mux_cmd_wren;
  wire my_empty0;
  wire \my_empty[1]_i_1__2_n_0 ;
  wire \my_empty[6]_i_1__0_n_0 ;
  wire \my_empty[6]_i_3__0_n_0 ;
  wire \my_empty[6]_i_4__0_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[6]_0 ;
  wire \my_empty_reg_n_0_[6] ;
  wire my_full0;
  wire \my_full[3]_i_1__0_n_0 ;
  wire \my_full[3]_i_3__0_n_0 ;
  wire \my_full[3]_i_4__0_n_0 ;
  wire \my_full_reg_n_0_[3] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire ofifo_rst;
  wire \rd_ptr[0]_i_1__1_n_0 ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire [3:0]rd_ptr_timing;
  wire wr_en_3;
  wire wr_ptr0__0;
  wire [3:0]wr_ptr_timing;
  wire \wr_ptr_timing_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hC0C0C0CCCCCCCCCE)) 
    \my_empty[1]_i_1__2 
       (.I0(my_empty0),
        .I1(\my_empty_reg[1]_0 ),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(calib_cmd_wren),
        .I4(\my_empty_reg[6]_0 ),
        .I5(\rd_ptr_reg[3]_1 ),
        .O(\my_empty[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0CCCCCCCCCE)) 
    \my_empty[6]_i_1__0 
       (.I0(my_empty0),
        .I1(\my_empty_reg_n_0_[6] ),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(calib_cmd_wren),
        .I4(\my_empty_reg[6]_0 ),
        .I5(\rd_ptr_reg[3]_1 ),
        .O(\my_empty[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[6]_i_2__0 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[6]_i_3__0_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[6]_i_4__0_n_0 ),
        .I4(\rd_ptr_reg[2]_0 ),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[6]_i_3__0 
       (.I0(wr_ptr_timing[1]),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[6]_i_4__0 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[1]_0 ),
        .I4(\rd_ptr_reg[3]_0 ),
        .O(\my_empty[6]_i_4__0_n_0 ));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1__2_n_0 ),
        .Q(\my_empty_reg[1]_0 ),
        .S(ofifo_rst));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[6]_i_1__0_n_0 ),
        .Q(\my_empty_reg_n_0_[6] ),
        .S(ofifo_rst));
  LUT6 #(
    .INIT(64'h00000000FFFC0080)) 
    \my_full[3]_i_1__0 
       (.I0(my_full0),
        .I1(mux_cmd_wren),
        .I2(\rd_ptr_reg[3]_1 ),
        .I3(\my_empty_reg_n_0_[6] ),
        .I4(\my_full_reg_n_0_[3] ),
        .I5(ofifo_rst),
        .O(\my_full[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[3]_i_2__0 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[3]_i_3__0_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[3]_i_4__0_n_0 ),
        .I4(Q[2]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[3]_i_3__0 
       (.I0(rd_ptr_timing[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[3]_i_4__0 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\my_full[3]_i_4__0_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[3]_i_1__0_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FD)) 
    out_fifo_i_1__2
       (.I0(\my_empty_reg[1]_0 ),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(calib_cmd_wren),
        .I3(\rd_ptr_reg[3]_1 ),
        .O(\my_empty_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h27272700)) 
    p_17_out
       (.I0(\rd_ptr_reg[3]_1 ),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(\my_empty_reg[1]_0 ),
        .I3(calib_cmd_wren),
        .I4(\wr_ptr_timing_reg[0]_0 ),
        .O(wr_en_3));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr[0]_i_1__1 
       (.I0(\rd_ptr_reg[3]_1 ),
        .I1(\my_empty_reg_n_0_[6] ),
        .O(\rd_ptr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_2__1 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__1 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr[2]_i_1__1 
       (.I0(\rd_ptr_reg[2]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .O(nxt_rd_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr[3]_i_1__1 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[1]_0 ),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .O(nxt_rd_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(\rd_ptr_reg[0]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(\rd_ptr_reg[1]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(\rd_ptr_reg[2]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(\rd_ptr_reg[3]_0 ),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
  LUT5 #(
    .INIT(32'h00E00EEE)) 
    wr_ptr0
       (.I0(calib_cmd_wren),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(\rd_ptr_reg[3]_1 ),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(\my_empty_reg_n_0_[6] ),
        .O(wr_ptr0__0));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(nxt_wr_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(Q[0]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(Q[1]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(Q[2]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(Q[3]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_7
   (\rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    wr_en_2,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    Q,
    ofifo_rst,
    CLK,
    calib_cmd_wren,
    \wr_ptr_timing_reg[0]_0 ,
    B_of_full,
    mux_cmd_wren,
    \my_empty_reg[6]_0 );
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output wr_en_2;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output [3:0]Q;
  input ofifo_rst;
  input CLK;
  input calib_cmd_wren;
  input \wr_ptr_timing_reg[0]_0 ;
  input B_of_full;
  input mux_cmd_wren;
  input \my_empty_reg[6]_0 ;

  wire B_of_full;
  wire CLK;
  wire [3:0]Q;
  wire calib_cmd_wren;
  wire mux_cmd_wren;
  wire my_empty0;
  wire \my_empty[1]_i_1__1_n_0 ;
  wire \my_empty[6]_i_1_n_0 ;
  wire \my_empty[6]_i_3_n_0 ;
  wire \my_empty[6]_i_4_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[6]_0 ;
  wire \my_empty_reg_n_0_[6] ;
  wire my_full0;
  wire \my_full[3]_i_1_n_0 ;
  wire \my_full[3]_i_3_n_0 ;
  wire \my_full[3]_i_4_n_0 ;
  wire \my_full_reg_n_0_[3] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire ofifo_rst;
  wire \rd_ptr[0]_i_1__0_n_0 ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[3]_0 ;
  wire [3:0]rd_ptr_timing;
  wire wr_en_2;
  wire wr_ptr0__0;
  wire [3:0]wr_ptr_timing;
  wire \wr_ptr_timing_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hC0C0C0CCCCCCCCCE)) 
    \my_empty[1]_i_1__1 
       (.I0(my_empty0),
        .I1(\my_empty_reg[1]_0 ),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(calib_cmd_wren),
        .I4(\my_empty_reg[6]_0 ),
        .I5(B_of_full),
        .O(\my_empty[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0CCCCCCCCCE)) 
    \my_empty[6]_i_1 
       (.I0(my_empty0),
        .I1(\my_empty_reg_n_0_[6] ),
        .I2(\my_full_reg_n_0_[3] ),
        .I3(calib_cmd_wren),
        .I4(\my_empty_reg[6]_0 ),
        .I5(B_of_full),
        .O(\my_empty[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[6]_i_2 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[6]_i_3_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[6]_i_4_n_0 ),
        .I4(\rd_ptr_reg[2]_0 ),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[6]_i_3 
       (.I0(wr_ptr_timing[1]),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[6]_i_4 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[1]_0 ),
        .I4(\rd_ptr_reg[3]_0 ),
        .O(\my_empty[6]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1__1_n_0 ),
        .Q(\my_empty_reg[1]_0 ),
        .S(ofifo_rst));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[6]_i_1_n_0 ),
        .Q(\my_empty_reg_n_0_[6] ),
        .S(ofifo_rst));
  LUT6 #(
    .INIT(64'h00000000FFFC0080)) 
    \my_full[3]_i_1 
       (.I0(my_full0),
        .I1(mux_cmd_wren),
        .I2(B_of_full),
        .I3(\my_empty_reg_n_0_[6] ),
        .I4(\my_full_reg_n_0_[3] ),
        .I5(ofifo_rst),
        .O(\my_full[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[3]_i_2 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[3]_i_3_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[3]_i_4_n_0 ),
        .I4(Q[2]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[3]_i_3 
       (.I0(rd_ptr_timing[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[3]_i_4 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\my_full[3]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[3]_i_1_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FD)) 
    out_fifo_i_1__1
       (.I0(\my_empty_reg[1]_0 ),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(calib_cmd_wren),
        .I3(B_of_full),
        .O(\my_empty_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h27272700)) 
    p_17_out
       (.I0(B_of_full),
        .I1(\my_full_reg_n_0_[3] ),
        .I2(\my_empty_reg[1]_0 ),
        .I3(calib_cmd_wren),
        .I4(\wr_ptr_timing_reg[0]_0 ),
        .O(wr_en_2));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr[0]_i_1__0 
       (.I0(B_of_full),
        .I1(\my_empty_reg_n_0_[6] ),
        .O(\rd_ptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_2__0 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__0 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr[2]_i_1__0 
       (.I0(\rd_ptr_reg[2]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .O(nxt_rd_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr[3]_i_1__0 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[1]_0 ),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .O(nxt_rd_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(\rd_ptr_reg[0]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(\rd_ptr_reg[1]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(\rd_ptr_reg[2]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(\rd_ptr_reg[3]_0 ),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
  LUT5 #(
    .INIT(32'h00E00EEE)) 
    wr_ptr0
       (.I0(calib_cmd_wren),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(B_of_full),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(\my_empty_reg_n_0_[6] ),
        .O(wr_ptr0__0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(nxt_wr_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(Q[0]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(Q[1]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(Q[2]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(Q[3]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_of_pre_fifo" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_8
   (\rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    Q,
    wr_en_1,
    \wr_ptr_reg[3]_0 ,
    ofifo_rst,
    CLK,
    \my_full_reg[4]_0 ,
    mux_wrdata_en,
    mc_wrdata_en,
    \wr_ptr_timing_reg[0]_0 ,
    calib_wrdata_en);
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output [2:0]Q;
  output wr_en_1;
  output [3:0]\wr_ptr_reg[3]_0 ;
  input ofifo_rst;
  input CLK;
  input \my_full_reg[4]_0 ;
  input mux_wrdata_en;
  input mc_wrdata_en;
  input \wr_ptr_timing_reg[0]_0 ;
  input calib_wrdata_en;

  wire CLK;
  wire [2:0]Q;
  wire calib_wrdata_en;
  wire entry_cnt10_out__0;
  wire \entry_cnt[0]_i_1_n_0 ;
  wire \entry_cnt[1]_i_1_n_0 ;
  wire \entry_cnt[2]_i_1_n_0 ;
  wire \entry_cnt[3]_i_1_n_0 ;
  wire \entry_cnt[4]_i_1_n_0 ;
  wire \entry_cnt[4]_i_2_n_0 ;
  wire \entry_cnt_reg_n_0_[0] ;
  wire \entry_cnt_reg_n_0_[1] ;
  wire mc_wrdata_en;
  wire mux_wrdata_en;
  wire my_empty0;
  wire \my_empty[1]_i_1__0_n_0 ;
  wire \my_empty[7]_i_1__0_n_0 ;
  wire \my_empty[7]_i_4__0_n_0 ;
  wire \my_empty[7]_i_5_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg_n_0_[7] ;
  wire my_full0;
  wire \my_full[4]_i_1__0_n_0 ;
  wire \my_full[4]_i_3__0_n_0 ;
  wire \my_full[4]_i_4__0_n_0 ;
  wire \my_full_reg[4]_0 ;
  wire \my_full_reg_n_0_[4] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire ofifo_rst;
  wire \rd_ptr[0]_i_1_n_0 ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[3]_0 ;
  wire [3:0]rd_ptr_timing;
  wire wr_en_1;
  wire wr_ptr0;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]wr_ptr_timing;
  wire \wr_ptr_timing_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \entry_cnt[0]_i_1 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .O(\entry_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \entry_cnt[1]_i_1 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(\my_full_reg[4]_0 ),
        .I2(mux_wrdata_en),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \entry_cnt[2]_i_1 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(\my_full_reg[4]_0 ),
        .I2(mux_wrdata_en),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(Q[0]),
        .I5(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \entry_cnt[3]_i_1 
       (.I0(entry_cnt10_out__0),
        .I1(\entry_cnt_reg_n_0_[0] ),
        .I2(\entry_cnt_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\entry_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5050500303035003)) 
    \entry_cnt[4]_i_1 
       (.I0(\my_full_reg_n_0_[4] ),
        .I1(\my_empty_reg_n_0_[7] ),
        .I2(\my_full_reg[4]_0 ),
        .I3(calib_wrdata_en),
        .I4(\wr_ptr_timing_reg[0]_0 ),
        .I5(mc_wrdata_en),
        .O(\entry_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \entry_cnt[4]_i_2 
       (.I0(\entry_cnt_reg_n_0_[1] ),
        .I1(\entry_cnt_reg_n_0_[0] ),
        .I2(entry_cnt10_out__0),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\entry_cnt[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \entry_cnt[4]_i_3 
       (.I0(\my_full_reg[4]_0 ),
        .I1(mc_wrdata_en),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .I3(calib_wrdata_en),
        .I4(\my_full_reg_n_0_[4] ),
        .O(entry_cnt10_out__0));
  FDRE \entry_cnt_reg[0] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[0]_i_1_n_0 ),
        .Q(\entry_cnt_reg_n_0_[0] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[1] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[1]_i_1_n_0 ),
        .Q(\entry_cnt_reg_n_0_[1] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[2] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[3] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[4] 
       (.C(CLK),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[4]_i_2_n_0 ),
        .Q(Q[2]),
        .R(ofifo_rst));
  LUT6 #(
    .INIT(64'h2727270000002700)) 
    mem_reg_0_15_0_5_i_1
       (.I0(\my_full_reg[4]_0 ),
        .I1(\my_full_reg_n_0_[4] ),
        .I2(\my_empty_reg[1]_1 ),
        .I3(calib_wrdata_en),
        .I4(\wr_ptr_timing_reg[0]_0 ),
        .I5(mc_wrdata_en),
        .O(wr_en_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[1]_i_1__0 
       (.I0(\my_full_reg[4]_0 ),
        .I1(mux_wrdata_en),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg[1]_1 ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF701F700)) 
    \my_empty[7]_i_1__0 
       (.I0(\my_full_reg[4]_0 ),
        .I1(mux_wrdata_en),
        .I2(\my_full_reg_n_0_[4] ),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[7]_i_3__0 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[7]_i_4__0_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[7]_i_5_n_0 ),
        .I4(\rd_ptr_reg[2]_0 ),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[7]_i_4__0 
       (.I0(wr_ptr_timing[1]),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[7]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[7]_i_5 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[1]_0 ),
        .I4(\rd_ptr_reg[3]_0 ),
        .O(\my_empty[7]_i_5_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[1]_i_1__0_n_0 ),
        .Q(\my_empty_reg[1]_1 ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_empty[7]_i_1__0_n_0 ),
        .Q(\my_empty_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFC0080)) 
    \my_full[4]_i_1__0 
       (.I0(my_full0),
        .I1(mux_wrdata_en),
        .I2(\my_full_reg[4]_0 ),
        .I3(\my_empty_reg_n_0_[7] ),
        .I4(\my_full_reg_n_0_[4] ),
        .I5(ofifo_rst),
        .O(\my_full[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[4]_i_2__0 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[4]_i_3__0_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[4]_i_4__0_n_0 ),
        .I4(\wr_ptr_reg[3]_0 [2]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[4]_i_3__0 
       (.I0(rd_ptr_timing[1]),
        .I1(\wr_ptr_reg[3]_0 [0]),
        .I2(\wr_ptr_reg[3]_0 [1]),
        .I3(\wr_ptr_reg[3]_0 [3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[4]_i_4__0 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(\wr_ptr_reg[3]_0 [0]),
        .I3(\wr_ptr_reg[3]_0 [1]),
        .I4(\wr_ptr_reg[3]_0 [3]),
        .O(\my_full[4]_i_4__0_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\my_full[4]_i_1__0_n_0 ),
        .Q(\my_full_reg_n_0_[4] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000DFD5)) 
    out_fifo_i_1__0
       (.I0(\my_empty_reg[1]_1 ),
        .I1(mc_wrdata_en),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .I3(calib_wrdata_en),
        .I4(\my_full_reg[4]_0 ),
        .O(\my_empty_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr[0]_i_1 
       (.I0(\my_full_reg[4]_0 ),
        .I1(\my_empty_reg_n_0_[7] ),
        .O(\rd_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_2 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr[2]_i_1 
       (.I0(\rd_ptr_reg[2]_0 ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(\rd_ptr_reg[1]_0 ),
        .I3(\rd_ptr_reg[3]_0 ),
        .O(nxt_rd_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr[3]_i_1 
       (.I0(\rd_ptr_reg[3]_0 ),
        .I1(\rd_ptr_reg[1]_0 ),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .O(nxt_rd_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(\rd_ptr_reg[0]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(\rd_ptr_reg[1]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(\rd_ptr_reg[2]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(\rd_ptr_reg[3]_0 ),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(\rd_ptr[0]_i_1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__0 
       (.I0(\wr_ptr_reg[3]_0 [3]),
        .I1(\wr_ptr_reg[3]_0 [0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__0 
       (.I0(\wr_ptr_reg[3]_0 [3]),
        .I1(\wr_ptr_reg[3]_0 [0]),
        .I2(\wr_ptr_reg[3]_0 [1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1__0 
       (.I0(\wr_ptr_reg[3]_0 [2]),
        .I1(\wr_ptr_reg[3]_0 [0]),
        .I2(\wr_ptr_reg[3]_0 [1]),
        .I3(\wr_ptr_reg[3]_0 [3]),
        .O(nxt_wr_ptr[2]));
  LUT6 #(
    .INIT(64'h0000E20000E2E2E2)) 
    \wr_ptr[3]_i_1__2 
       (.I0(calib_wrdata_en),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(mc_wrdata_en),
        .I3(\my_full_reg[4]_0 ),
        .I4(\my_full_reg_n_0_[4] ),
        .I5(\my_empty_reg_n_0_[7] ),
        .O(wr_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_2 
       (.I0(\wr_ptr_reg[3]_0 [3]),
        .I1(\wr_ptr_reg[3]_0 [1]),
        .I2(\wr_ptr_reg[3]_0 [0]),
        .I3(\wr_ptr_reg[3]_0 [2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(\wr_ptr_reg[3]_0 [0]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(\wr_ptr_reg[3]_0 [1]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(\wr_ptr_reg[3]_0 [2]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(\wr_ptr_reg[3]_0 [3]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_4lanes" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_4lanes
   (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    \rd_ptr_timing_reg[1] ,
    A_rst_primitives_reg_0,
    A_rst_primitives_reg_1,
    mem_dq_out,
    mem_dq_ts,
    mem_dqs_out,
    mem_dqs_ts,
    ddr3_ila_rdpath,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    phy_mc_ctl_full,
    ref_dll_lock,
    D,
    idelay_ld_rst,
    \pi_counter_read_val_reg[5]_0 ,
    \pi_counter_read_val_reg[4]_0 ,
    \pi_counter_read_val_reg[3]_0 ,
    \pi_counter_read_val_reg[2]_0 ,
    \pi_counter_read_val_reg[1]_0 ,
    \pi_counter_read_val_reg[0]_0 ,
    ddr_ck_out,
    \ddr3_vio_sync_out[11] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ,
    \ddr3_vio_sync_out[9] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ,
    \ddr3_vio_sync_out[9]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ,
    \ddr3_vio_sync_out[9]_1 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ,
    \ddr3_vio_sync_out[9]_2 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ,
    \ddr3_vio_sync_out[9]_3 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ,
    \ddr3_vio_sync_out[9]_4 ,
    \ddr3_vio_sync_out[9]_5 ,
    \ddr3_vio_sync_out[9]_6 ,
    \ddr3_vio_sync_out[9]_7 ,
    \ddr3_vio_sync_out[9]_8 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ,
    \ddr3_vio_sync_out[9]_9 ,
    \ddr3_vio_sync_out[9]_10 ,
    \ddr3_vio_sync_out[9]_11 ,
    \ddr3_vio_sync_out[9]_12 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ,
    \ddr3_vio_sync_out[9]_13 ,
    \ddr3_vio_sync_out[9]_14 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ,
    \ddr3_vio_sync_out[9]_15 ,
    \ddr3_vio_sync_out[9]_16 ,
    \ddr3_vio_sync_out[9]_17 ,
    \ddr3_vio_sync_out[9]_18 ,
    \ddr3_vio_sync_out[9]_19 ,
    Q,
    \my_empty_reg[4]_rep ,
    \not_strict_mode.rd_buf_we ,
    \my_empty_reg[0] ,
    ADDRA,
    \my_empty_reg[1] ,
    init_complete_r1_timing_reg,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    \my_empty_reg[1]_2 ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ,
    \pi_counter_read_val_reg[5]_1 ,
    phy_rddata_en,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ,
    \entry_cnt_reg[4] ,
    wr_en_1,
    phy_mc_cmd_full,
    wr_en_2,
    wr_en_3,
    \wr_ptr_reg[0] ,
    wr_ptr,
    \wr_ptr_reg[3] ,
    \wr_ptr_reg[3]_0 ,
    \wr_ptr_reg[3]_1 ,
    dbg_po_counter_read_val,
    \rd_ptr_reg[3]_2 ,
    wr_en,
    CLK,
    \input_[7].iserdes_dq_.iserdesdq ,
    mem_dq_in,
    idelay_inc,
    LD0,
    CLKB0,
    \pi_dqs_found_lanes_r1_reg[0] ,
    \pi_dqs_found_lanes_r1_reg[0]_0 ,
    \pi_dqs_found_lanes_r1_reg[0]_1 ,
    \pi_dqs_found_lanes_r1_reg[0]_2 ,
    freq_refclk,
    mem_refclk,
    in_dqs,
    \pi_dqs_found_lanes_r1_reg[0]_3 ,
    sync_pulse,
    COUNTERLOADVAL,
    \po_counter_read_val_reg[8]_0 ,
    \po_counter_read_val_reg[8]_1 ,
    \po_counter_read_val_reg[8]_2 ,
    \po_counter_read_val_reg[8]_3 ,
    D0,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D9,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    \po_counter_read_val_reg[8]_4 ,
    \po_counter_read_val_reg[8]_5 ,
    \po_counter_read_val_reg[8]_6 ,
    \po_counter_read_val_reg[8]_7 ,
    \po_counter_read_val_reg[8]_8 ,
    \my_full_reg[3] ,
    \my_full_reg[3]_0 ,
    \my_full_reg[3]_1 ,
    \po_counter_read_val_reg[8]_9 ,
    \po_counter_read_val_reg[8]_10 ,
    \po_counter_read_val_reg[8]_11 ,
    \po_counter_read_val_reg[8]_12 ,
    \po_counter_read_val_reg[8]_13 ,
    \rd_ptr_reg[3]_3 ,
    \rd_ptr_reg[3]_4 ,
    \rd_ptr_reg[3]_5 ,
    \rd_ptr_reg[3]_6 ,
    \rd_ptr_reg[3]_7 ,
    \rd_ptr_reg[3]_8 ,
    \rd_ptr_reg[3]_9 ,
    \rd_ptr_reg[3]_10 ,
    D8,
    \rd_ptr_reg[3]_11 ,
    mux_cmd_wren,
    pll_locked,
    phy_read_calib,
    rstdiv0_sync_r1,
    phy_write_calib,
    PHYCTLWD,
    RST0,
    rst_out_reg_0,
    \pi_counter_read_val_reg[5]_2 ,
    \po_counter_read_val_reg[8]_14 ,
    \po_counter_read_val_reg[8]_15 ,
    \po_counter_read_val_reg[8]_16 ,
    \po_counter_read_val_reg[8]_17 ,
    \po_counter_read_val_reg[8]_18 ,
    \rd_ptr_reg[3]_12 ,
    \rd_ptr_reg[3]_13 ,
    \rd_ptr_reg[3]_14 ,
    \rd_ptr_reg[3]_15 ,
    \rd_ptr_reg[3]_16 ,
    ddr3_vio_sync_out,
    mem_out,
    \not_strict_mode.status_ram.rd_buf_we_r1_reg ,
    out,
    ram_init_done_r,
    \read_fifo.fifo_out_data_r_reg[6] ,
    \read_fifo.tail_r_reg ,
    \wr_ptr_timing_reg[0] ,
    calib_cmd_wren,
    mux_wrdata_en,
    mc_wrdata_en,
    \my_empty_reg[6] ,
    calib_wrdata_en,
    \wr_ptr_timing_reg[0]_0 ,
    DOC,
    \not_strict_mode.app_rd_data_reg[0] ,
    DOB,
    DOA,
    \not_strict_mode.app_rd_data_reg[7] ,
    \not_strict_mode.app_rd_data_reg[9] ,
    \not_strict_mode.app_rd_data_reg[11] ,
    \not_strict_mode.app_rd_data_reg[13] ,
    \not_strict_mode.app_rd_data_reg[15] ,
    \not_strict_mode.app_rd_data_reg[17] ,
    \not_strict_mode.app_rd_data_reg[19] ,
    \not_strict_mode.app_rd_data_reg[21] ,
    \not_strict_mode.app_rd_data_reg[23] ,
    \not_strict_mode.app_rd_data_reg[25] ,
    \not_strict_mode.app_rd_data_reg[27] ,
    \not_strict_mode.app_rd_data_reg[29] ,
    \not_strict_mode.app_rd_data_reg[31] ,
    out_fifo,
    mc_cas_n,
    phy_dout,
    calib_sel);
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output A_rst_primitives_reg_0;
  output A_rst_primitives_reg_1;
  output [33:0]mem_dq_out;
  output [8:0]mem_dq_ts;
  output mem_dqs_out;
  output mem_dqs_ts;
  output [1:0]ddr3_ila_rdpath;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output [0:0]D;
  output idelay_ld_rst;
  output \pi_counter_read_val_reg[5]_0 ;
  output \pi_counter_read_val_reg[4]_0 ;
  output \pi_counter_read_val_reg[3]_0 ;
  output \pi_counter_read_val_reg[2]_0 ;
  output \pi_counter_read_val_reg[1]_0 ;
  output \pi_counter_read_val_reg[0]_0 ;
  output [1:0]ddr_ck_out;
  output [10:0]\ddr3_vio_sync_out[11] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  output \ddr3_vio_sync_out[9] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  output \ddr3_vio_sync_out[9]_0 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  output \ddr3_vio_sync_out[9]_1 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  output \ddr3_vio_sync_out[9]_2 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  output \ddr3_vio_sync_out[9]_3 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  output \ddr3_vio_sync_out[9]_4 ;
  output \ddr3_vio_sync_out[9]_5 ;
  output \ddr3_vio_sync_out[9]_6 ;
  output \ddr3_vio_sync_out[9]_7 ;
  output \ddr3_vio_sync_out[9]_8 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ;
  output \ddr3_vio_sync_out[9]_9 ;
  output \ddr3_vio_sync_out[9]_10 ;
  output \ddr3_vio_sync_out[9]_11 ;
  output \ddr3_vio_sync_out[9]_12 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  output \ddr3_vio_sync_out[9]_13 ;
  output \ddr3_vio_sync_out[9]_14 ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  output \ddr3_vio_sync_out[9]_15 ;
  output \ddr3_vio_sync_out[9]_16 ;
  output \ddr3_vio_sync_out[9]_17 ;
  output \ddr3_vio_sync_out[9]_18 ;
  output \ddr3_vio_sync_out[9]_19 ;
  output [59:0]Q;
  output \my_empty_reg[4]_rep ;
  output \not_strict_mode.rd_buf_we ;
  output [0:0]\my_empty_reg[0] ;
  output [1:0]ADDRA;
  output \my_empty_reg[1] ;
  output init_complete_r1_timing_reg;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output \my_empty_reg[1]_2 ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  output \pi_counter_read_val_reg[5]_1 ;
  output phy_rddata_en;
  output [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ;
  output [2:0]\entry_cnt_reg[4] ;
  output wr_en_1;
  output phy_mc_cmd_full;
  output wr_en_2;
  output wr_en_3;
  output \wr_ptr_reg[0] ;
  output [0:0]wr_ptr;
  output [3:0]\wr_ptr_reg[3] ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output [8:0]dbg_po_counter_read_val;
  output [19:0]\rd_ptr_reg[3]_2 ;
  output wr_en;
  input CLK;
  input \input_[7].iserdes_dq_.iserdesdq ;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input CLKB0;
  input \pi_dqs_found_lanes_r1_reg[0] ;
  input \pi_dqs_found_lanes_r1_reg[0]_0 ;
  input \pi_dqs_found_lanes_r1_reg[0]_1 ;
  input \pi_dqs_found_lanes_r1_reg[0]_2 ;
  input freq_refclk;
  input mem_refclk;
  input in_dqs;
  input \pi_dqs_found_lanes_r1_reg[0]_3 ;
  input sync_pulse;
  input [5:0]COUNTERLOADVAL;
  input \po_counter_read_val_reg[8]_0 ;
  input \po_counter_read_val_reg[8]_1 ;
  input \po_counter_read_val_reg[8]_2 ;
  input \po_counter_read_val_reg[8]_3 ;
  input [3:0]D0;
  input [3:0]D1;
  input [3:0]D2;
  input [3:0]D3;
  input [3:0]D4;
  input [3:0]D5;
  input [3:0]D6;
  input [3:0]D7;
  input [3:0]D9;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input \po_counter_read_val_reg[8]_4 ;
  input \po_counter_read_val_reg[8]_5 ;
  input \po_counter_read_val_reg[8]_6 ;
  input \po_counter_read_val_reg[8]_7 ;
  input \po_counter_read_val_reg[8]_8 ;
  input [3:0]\my_full_reg[3] ;
  input [7:0]\my_full_reg[3]_0 ;
  input [3:0]\my_full_reg[3]_1 ;
  input \po_counter_read_val_reg[8]_9 ;
  input \po_counter_read_val_reg[8]_10 ;
  input \po_counter_read_val_reg[8]_11 ;
  input \po_counter_read_val_reg[8]_12 ;
  input \po_counter_read_val_reg[8]_13 ;
  input [3:0]\rd_ptr_reg[3]_3 ;
  input [3:0]\rd_ptr_reg[3]_4 ;
  input [3:0]\rd_ptr_reg[3]_5 ;
  input [3:0]\rd_ptr_reg[3]_6 ;
  input [3:0]\rd_ptr_reg[3]_7 ;
  input [7:0]\rd_ptr_reg[3]_8 ;
  input [7:0]\rd_ptr_reg[3]_9 ;
  input [3:0]\rd_ptr_reg[3]_10 ;
  input [3:0]D8;
  input [3:0]\rd_ptr_reg[3]_11 ;
  input mux_cmd_wren;
  input pll_locked;
  input phy_read_calib;
  input rstdiv0_sync_r1;
  input phy_write_calib;
  input [10:0]PHYCTLWD;
  input RST0;
  input rst_out_reg_0;
  input \pi_counter_read_val_reg[5]_2 ;
  input \po_counter_read_val_reg[8]_14 ;
  input \po_counter_read_val_reg[8]_15 ;
  input \po_counter_read_val_reg[8]_16 ;
  input \po_counter_read_val_reg[8]_17 ;
  input \po_counter_read_val_reg[8]_18 ;
  input [3:0]\rd_ptr_reg[3]_12 ;
  input [3:0]\rd_ptr_reg[3]_13 ;
  input [3:0]\rd_ptr_reg[3]_14 ;
  input [3:0]\rd_ptr_reg[3]_15 ;
  input [3:0]\rd_ptr_reg[3]_16 ;
  input [2:0]ddr3_vio_sync_out;
  input [31:0]mem_out;
  input [0:0]\not_strict_mode.status_ram.rd_buf_we_r1_reg ;
  input out;
  input ram_init_done_r;
  input \read_fifo.fifo_out_data_r_reg[6] ;
  input [1:0]\read_fifo.tail_r_reg ;
  input \wr_ptr_timing_reg[0] ;
  input calib_cmd_wren;
  input mux_wrdata_en;
  input mc_wrdata_en;
  input \my_empty_reg[6] ;
  input calib_wrdata_en;
  input \wr_ptr_timing_reg[0]_0 ;
  input [1:0]DOC;
  input \not_strict_mode.app_rd_data_reg[0] ;
  input [1:0]DOB;
  input [1:0]DOA;
  input [1:0]\not_strict_mode.app_rd_data_reg[7] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[9] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[11] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[13] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[15] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[17] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[19] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[21] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[23] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[25] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[27] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[29] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[31] ;
  input [3:0]out_fifo;
  input [0:0]mc_cas_n;
  input [14:0]phy_dout;
  input [1:0]calib_sel;

  wire [1:0]ADDRA;
  wire [5:0]A_pi_counter_read_val;
  (* async_reg = "true" *) wire A_pi_rst_div2;
  wire [8:0]A_po_counter_read_val;
  wire A_rst_primitives_reg_0;
  wire A_rst_primitives_reg_1;
  (* async_reg = "true" *) wire B_pi_rst_div2;
  wire CLK;
  wire CLKB0;
  wire [5:0]COUNTERLOADVAL;
  wire C_of_full;
  (* async_reg = "true" *) wire C_pi_rst_div2;
  wire [8:0]C_po_counter_read_val;
  wire [0:0]D;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire D_of_full;
  (* async_reg = "true" *) wire D_pi_rst_div2;
  wire [8:0]D_po_counter_read_val;
  wire LD0;
  wire [10:0]PHYCTLWD;
  wire [59:0]Q;
  wire RST0;
  wire calib_cmd_wren;
  wire [1:0]calib_sel;
  wire calib_wrdata_en;
  wire [8:0]dbg_po_counter_read_val;
  wire [1:0]ddr3_ila_rdpath;
  wire [2:0]ddr3_vio_sync_out;
  wire [10:0]\ddr3_vio_sync_out[11] ;
  wire \ddr3_vio_sync_out[9] ;
  wire \ddr3_vio_sync_out[9]_0 ;
  wire \ddr3_vio_sync_out[9]_1 ;
  wire \ddr3_vio_sync_out[9]_10 ;
  wire \ddr3_vio_sync_out[9]_11 ;
  wire \ddr3_vio_sync_out[9]_12 ;
  wire \ddr3_vio_sync_out[9]_13 ;
  wire \ddr3_vio_sync_out[9]_14 ;
  wire \ddr3_vio_sync_out[9]_15 ;
  wire \ddr3_vio_sync_out[9]_16 ;
  wire \ddr3_vio_sync_out[9]_17 ;
  wire \ddr3_vio_sync_out[9]_18 ;
  wire \ddr3_vio_sync_out[9]_19 ;
  wire \ddr3_vio_sync_out[9]_2 ;
  wire \ddr3_vio_sync_out[9]_3 ;
  wire \ddr3_vio_sync_out[9]_4 ;
  wire \ddr3_vio_sync_out[9]_5 ;
  wire \ddr3_vio_sync_out[9]_6 ;
  wire \ddr3_vio_sync_out[9]_7 ;
  wire \ddr3_vio_sync_out[9]_8 ;
  wire \ddr3_vio_sync_out[9]_9 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_15 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_16 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_17 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_18 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_19 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_20 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_21 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_22 ;
  wire \ddr_byte_lane_B.ddr_byte_lane_B_n_23 ;
  wire [1:0]ddr_ck_out;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  wire [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  wire [2:0]\entry_cnt_reg[4] ;
  wire freq_refclk;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire ififo_rst_reg0;
  wire in_dqs;
  wire init_complete_r1_timing_reg;
  wire \input_[7].iserdes_dq_.iserdesdq ;
  wire [0:0]mc_cas_n;
  wire mc_wrdata_en;
  wire [7:0]mem_dq_in;
  wire [33:0]mem_dq_out;
  wire [8:0]mem_dq_ts;
  wire mem_dqs_out;
  wire mem_dqs_ts;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire [0:0]\my_empty_reg[0] ;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire \my_empty_reg[4]_rep ;
  wire \my_empty_reg[6] ;
  wire [3:0]\my_full_reg[3] ;
  wire [7:0]\my_full_reg[3]_0 ;
  wire [3:0]\my_full_reg[3]_1 ;
  wire \not_strict_mode.app_rd_data_reg[0] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[11] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[13] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[15] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[17] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[19] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[21] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[23] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[25] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[27] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[29] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[31] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[7] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[9] ;
  wire \not_strict_mode.rd_buf_we ;
  wire [0:0]\not_strict_mode.status_ram.rd_buf_we_r1_reg ;
  wire ofifo_rst;
  wire ofifo_rst_reg0;
  wire out;
  wire [3:0]out_fifo;
  wire [3:3]phaser_ctl_bus;
  wire phy_control_i_n_0;
  wire phy_control_i_n_1;
  wire phy_control_i_n_10;
  wire phy_control_i_n_11;
  wire phy_control_i_n_14;
  wire phy_control_i_n_15;
  wire phy_control_i_n_16;
  wire phy_control_i_n_17;
  wire phy_control_i_n_18;
  wire phy_control_i_n_19;
  wire phy_control_i_n_20;
  wire phy_control_i_n_21;
  wire phy_control_i_n_23;
  wire phy_control_i_n_24;
  wire phy_control_i_n_25;
  wire phy_control_i_n_3;
  wire phy_control_i_n_4;
  wire phy_control_i_n_5;
  wire phy_control_i_n_6;
  wire phy_control_i_n_7;
  wire phy_control_i_n_8;
  wire phy_control_i_n_9;
  wire [14:0]phy_dout;
  wire [1:0]phy_encalib;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire phy_write_calib;
  wire \pi_counter_read_val_reg[0]_0 ;
  wire \pi_counter_read_val_reg[1]_0 ;
  wire \pi_counter_read_val_reg[2]_0 ;
  wire \pi_counter_read_val_reg[3]_0 ;
  wire \pi_counter_read_val_reg[4]_0 ;
  wire \pi_counter_read_val_reg[5]_0 ;
  wire \pi_counter_read_val_reg[5]_1 ;
  wire \pi_counter_read_val_reg[5]_2 ;
  wire \pi_dqs_found_lanes_r1_reg[0] ;
  wire \pi_dqs_found_lanes_r1_reg[0]_0 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_1 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_2 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_3 ;
  wire pll_locked;
  wire \po_counter_read_val_reg[8]_0 ;
  wire \po_counter_read_val_reg[8]_1 ;
  wire \po_counter_read_val_reg[8]_10 ;
  wire \po_counter_read_val_reg[8]_11 ;
  wire \po_counter_read_val_reg[8]_12 ;
  wire \po_counter_read_val_reg[8]_13 ;
  wire \po_counter_read_val_reg[8]_14 ;
  wire \po_counter_read_val_reg[8]_15 ;
  wire \po_counter_read_val_reg[8]_16 ;
  wire \po_counter_read_val_reg[8]_17 ;
  wire \po_counter_read_val_reg[8]_18 ;
  wire \po_counter_read_val_reg[8]_2 ;
  wire \po_counter_read_val_reg[8]_3 ;
  wire \po_counter_read_val_reg[8]_4 ;
  wire \po_counter_read_val_reg[8]_5 ;
  wire \po_counter_read_val_reg[8]_6 ;
  wire \po_counter_read_val_reg[8]_7 ;
  wire \po_counter_read_val_reg[8]_8 ;
  wire \po_counter_read_val_reg[8]_9 ;
  wire ram_init_done_r;
  wire rclk_delay_11;
  wire \rclk_delay_reg[10]_srl11_i_1_n_0 ;
  wire \rclk_delay_reg[10]_srl11_n_0 ;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire [3:0]\rd_ptr_reg[3]_10 ;
  wire [3:0]\rd_ptr_reg[3]_11 ;
  wire [3:0]\rd_ptr_reg[3]_12 ;
  wire [3:0]\rd_ptr_reg[3]_13 ;
  wire [3:0]\rd_ptr_reg[3]_14 ;
  wire [3:0]\rd_ptr_reg[3]_15 ;
  wire [3:0]\rd_ptr_reg[3]_16 ;
  wire [19:0]\rd_ptr_reg[3]_2 ;
  wire [3:0]\rd_ptr_reg[3]_3 ;
  wire [3:0]\rd_ptr_reg[3]_4 ;
  wire [3:0]\rd_ptr_reg[3]_5 ;
  wire [3:0]\rd_ptr_reg[3]_6 ;
  wire [3:0]\rd_ptr_reg[3]_7 ;
  wire [7:0]\rd_ptr_reg[3]_8 ;
  wire [7:0]\rd_ptr_reg[3]_9 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \read_fifo.fifo_out_data_r_reg[6] ;
  wire [1:0]\read_fifo.tail_r_reg ;
  wire ref_dll_lock;
  wire rst_out_i_1_n_0;
  wire rst_out_reg_0;
  wire rst_out_reg_n_0;
  wire rst_primitives;
  wire rst_primitives_i_1_n_0;
  wire rstdiv0_sync_r1;
  wire sync_pulse;
  wire wr_en;
  wire wr_en_1;
  wire wr_en_2;
  wire wr_en_3;
  wire [0:0]wr_ptr;
  wire \wr_ptr_reg[0] ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;
  wire \wr_ptr_timing_reg[0] ;
  wire \wr_ptr_timing_reg[0]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    A_rst_primitives_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_primitives),
        .Q(A_rst_primitives_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_cal1_state_r[16]_i_2 
       (.I0(\pi_counter_read_val_reg[5]_0 ),
        .I1(\pi_counter_read_val_reg[0]_0 ),
        .I2(\pi_counter_read_val_reg[3]_0 ),
        .I3(\pi_counter_read_val_reg[1]_0 ),
        .I4(\pi_counter_read_val_reg[2]_0 ),
        .I5(\pi_counter_read_val_reg[4]_0 ),
        .O(\pi_counter_read_val_reg[5]_1 ));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane \ddr_byte_lane_A.ddr_byte_lane_A 
       (.ADDRA(ADDRA),
        .A_rst_primitives_reg(A_rst_primitives_reg_1),
        .A_rst_primitives_reg_0(A_po_counter_read_val),
        .CLK(CLK),
        .CLKB0(CLKB0),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .COUNTERREADVAL(A_pi_counter_read_val),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D9(D9),
        .DOA(DOA),
        .DOB(DOB),
        .DOC(DOC),
        .INBURSTPENDING(phy_control_i_n_21),
        .INRANKA({phy_control_i_n_4,phy_control_i_n_5}),
        .LD0(LD0),
        .OUTBURSTPENDING(phy_control_i_n_25),
        .PCENABLECALIB(phy_encalib),
        .Q(Q),
        .calib_wrdata_en(calib_wrdata_en),
        .ddr3_ila_rdpath(ddr3_ila_rdpath),
        .ddr3_vio_sync_out(ddr3_vio_sync_out),
        .\ddr3_vio_sync_out[11] (\ddr3_vio_sync_out[11] ),
        .\ddr3_vio_sync_out[9] (\ddr3_vio_sync_out[9] ),
        .\ddr3_vio_sync_out[9]_0 (\ddr3_vio_sync_out[9]_0 ),
        .\ddr3_vio_sync_out[9]_1 (\ddr3_vio_sync_out[9]_1 ),
        .\ddr3_vio_sync_out[9]_10 (\ddr3_vio_sync_out[9]_10 ),
        .\ddr3_vio_sync_out[9]_11 (\ddr3_vio_sync_out[9]_11 ),
        .\ddr3_vio_sync_out[9]_12 (\ddr3_vio_sync_out[9]_12 ),
        .\ddr3_vio_sync_out[9]_13 (\ddr3_vio_sync_out[9]_13 ),
        .\ddr3_vio_sync_out[9]_14 (\ddr3_vio_sync_out[9]_14 ),
        .\ddr3_vio_sync_out[9]_15 (\ddr3_vio_sync_out[9]_15 ),
        .\ddr3_vio_sync_out[9]_16 (\ddr3_vio_sync_out[9]_16 ),
        .\ddr3_vio_sync_out[9]_17 (\ddr3_vio_sync_out[9]_17 ),
        .\ddr3_vio_sync_out[9]_18 (\ddr3_vio_sync_out[9]_18 ),
        .\ddr3_vio_sync_out[9]_19 (\ddr3_vio_sync_out[9]_19 ),
        .\ddr3_vio_sync_out[9]_2 (\ddr3_vio_sync_out[9]_2 ),
        .\ddr3_vio_sync_out[9]_3 (\ddr3_vio_sync_out[9]_3 ),
        .\ddr3_vio_sync_out[9]_4 (\ddr3_vio_sync_out[9]_4 ),
        .\ddr3_vio_sync_out[9]_5 (\ddr3_vio_sync_out[9]_5 ),
        .\ddr3_vio_sync_out[9]_6 (\ddr3_vio_sync_out[9]_6 ),
        .\ddr3_vio_sync_out[9]_7 (\ddr3_vio_sync_out[9]_7 ),
        .\ddr3_vio_sync_out[9]_8 (\ddr3_vio_sync_out[9]_8 ),
        .\ddr3_vio_sync_out[9]_9 (\ddr3_vio_sync_out[9]_9 ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_1 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ),
        .\entry_cnt_reg[4] (\entry_cnt_reg[4] ),
        .freq_refclk(freq_refclk),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .idelay_ld_rst_reg(A_rst_primitives_reg_0),
        .ififo_rst_reg0(ififo_rst_reg0),
        .in_dqs(in_dqs),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .\input_[7].iserdes_dq_.iserdesdq (\input_[7].iserdes_dq_.iserdesdq ),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_in(mem_dq_in),
        .mem_dq_out(mem_dq_out[8:0]),
        .mem_dq_ts(mem_dq_ts),
        .mem_dqs_out(mem_dqs_out),
        .mem_dqs_ts(mem_dqs_ts),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[0] (\my_empty_reg[0] ),
        .\my_empty_reg[1] (\my_empty_reg[1]_0 ),
        .\my_empty_reg[4]_rep (\my_empty_reg[4]_rep ),
        .\not_strict_mode.app_rd_data_reg[0] (\not_strict_mode.app_rd_data_reg[0] ),
        .\not_strict_mode.app_rd_data_reg[11] (\not_strict_mode.app_rd_data_reg[11] ),
        .\not_strict_mode.app_rd_data_reg[13] (\not_strict_mode.app_rd_data_reg[13] ),
        .\not_strict_mode.app_rd_data_reg[15] (\not_strict_mode.app_rd_data_reg[15] ),
        .\not_strict_mode.app_rd_data_reg[17] (\not_strict_mode.app_rd_data_reg[17] ),
        .\not_strict_mode.app_rd_data_reg[19] (\not_strict_mode.app_rd_data_reg[19] ),
        .\not_strict_mode.app_rd_data_reg[21] (\not_strict_mode.app_rd_data_reg[21] ),
        .\not_strict_mode.app_rd_data_reg[23] (\not_strict_mode.app_rd_data_reg[23] ),
        .\not_strict_mode.app_rd_data_reg[25] (\not_strict_mode.app_rd_data_reg[25] ),
        .\not_strict_mode.app_rd_data_reg[27] (\not_strict_mode.app_rd_data_reg[27] ),
        .\not_strict_mode.app_rd_data_reg[29] (\not_strict_mode.app_rd_data_reg[29] ),
        .\not_strict_mode.app_rd_data_reg[31] (\not_strict_mode.app_rd_data_reg[31] ),
        .\not_strict_mode.app_rd_data_reg[7] (\not_strict_mode.app_rd_data_reg[7] ),
        .\not_strict_mode.app_rd_data_reg[9] (\not_strict_mode.app_rd_data_reg[9] ),
        .\not_strict_mode.rd_buf_we (\not_strict_mode.rd_buf_we ),
        .\not_strict_mode.status_ram.rd_buf_we_r1_reg (\not_strict_mode.status_ram.rd_buf_we_r1_reg ),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .out(out),
        .phy_rddata_en(phy_rddata_en),
        .\pi_dqs_found_lanes_r1_reg[0] (\pi_dqs_found_lanes_r1_reg[0] ),
        .\pi_dqs_found_lanes_r1_reg[0]_0 (\pi_dqs_found_lanes_r1_reg[0]_0 ),
        .\pi_dqs_found_lanes_r1_reg[0]_1 (\pi_dqs_found_lanes_r1_reg[0]_1 ),
        .\pi_dqs_found_lanes_r1_reg[0]_2 (\pi_dqs_found_lanes_r1_reg[0]_2 ),
        .\pi_dqs_found_lanes_r1_reg[0]_3 (\pi_dqs_found_lanes_r1_reg[0]_3 ),
        .\po_counter_read_val_reg[8] (\po_counter_read_val_reg[8]_0 ),
        .\po_counter_read_val_reg[8]_0 (\po_counter_read_val_reg[8]_1 ),
        .\po_counter_read_val_reg[8]_1 (\po_counter_read_val_reg[8]_2 ),
        .\po_counter_read_val_reg[8]_2 (\po_counter_read_val_reg[8]_3 ),
        .ram_init_done_r(ram_init_done_r),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\read_fifo.fifo_out_data_r_reg[6] (\read_fifo.fifo_out_data_r_reg[6] ),
        .\read_fifo.tail_r_reg (\read_fifo.tail_r_reg ),
        .sync_pulse(sync_pulse),
        .wr_en(wr_en),
        .wr_en_1(wr_en_1),
        .wr_ptr(wr_ptr),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ),
        .\wr_ptr_timing_reg[0] (\my_empty_reg[6] ));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized0 \ddr_byte_lane_B.ddr_byte_lane_B 
       (.CLK(CLK),
        .COUNTERREADVAL(D_po_counter_read_val),
        .C_of_full(C_of_full),
        .D({\ddr_byte_lane_B.ddr_byte_lane_B_n_15 ,\ddr_byte_lane_B.ddr_byte_lane_B_n_16 ,\ddr_byte_lane_B.ddr_byte_lane_B_n_17 ,\ddr_byte_lane_B.ddr_byte_lane_B_n_18 ,\ddr_byte_lane_B.ddr_byte_lane_B_n_19 ,\ddr_byte_lane_B.ddr_byte_lane_B_n_20 ,\ddr_byte_lane_B.ddr_byte_lane_B_n_21 ,\ddr_byte_lane_B.ddr_byte_lane_B_n_22 ,\ddr_byte_lane_B.ddr_byte_lane_B_n_23 }),
        .D_of_full(D_of_full),
        .OUTBURSTPENDING(phy_control_i_n_24),
        .PCENABLECALIB(phy_encalib),
        .Q(\wr_ptr_reg[3]_0 ),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_sel(calib_sel),
        .freq_refclk(freq_refclk),
        .mem_dq_out(mem_dq_out[12:9]),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1] (\my_empty_reg[1]_1 ),
        .\my_empty_reg[6] (\my_empty_reg[6] ),
        .\my_full_reg[3] (\my_full_reg[3] ),
        .\my_full_reg[3]_0 (\my_full_reg[3]_0 ),
        .\my_full_reg[3]_1 (\my_full_reg[3]_1 ),
        .ofifo_rst(ofifo_rst),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .\po_counter_read_val_reg[8] (\po_counter_read_val_reg[8]_4 ),
        .\po_counter_read_val_reg[8]_0 (\po_counter_read_val_reg[8]_5 ),
        .\po_counter_read_val_reg[8]_1 (\po_counter_read_val_reg[8]_6 ),
        .\po_counter_read_val_reg[8]_2 (\po_counter_read_val_reg[8]_7 ),
        .\po_counter_read_val_reg[8]_3 (A_rst_primitives_reg_0),
        .\po_counter_read_val_reg[8]_4 (\po_counter_read_val_reg[8]_8 ),
        .\po_counter_read_val_reg[8]_5 (A_po_counter_read_val),
        .\po_counter_read_val_reg[8]_6 (C_po_counter_read_val),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3]_0 ),
        .sync_pulse(sync_pulse),
        .wr_en_2(wr_en_2),
        .\wr_ptr_timing_reg[0] (\wr_ptr_timing_reg[0]_0 ));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized1 \ddr_byte_lane_C.ddr_byte_lane_C 
       (.A_rst_primitives_reg(C_po_counter_read_val),
        .CLK(CLK),
        .C_of_full(C_of_full),
        .D8(D8),
        .OUTBURSTPENDING(phy_control_i_n_23),
        .PCENABLECALIB(phy_encalib),
        .Q(\wr_ptr_reg[3]_1 ),
        .calib_cmd_wren(calib_cmd_wren),
        .freq_refclk(freq_refclk),
        .mem_dq_out(mem_dq_out[24:13]),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1] (\my_empty_reg[1]_2 ),
        .\my_empty_reg[6] (\my_empty_reg[6] ),
        .ofifo_rst(ofifo_rst),
        .\po_counter_read_val_reg[8] (\po_counter_read_val_reg[8]_9 ),
        .\po_counter_read_val_reg[8]_0 (\po_counter_read_val_reg[8]_10 ),
        .\po_counter_read_val_reg[8]_1 (\po_counter_read_val_reg[8]_11 ),
        .\po_counter_read_val_reg[8]_2 (\po_counter_read_val_reg[8]_12 ),
        .\po_counter_read_val_reg[8]_3 (A_rst_primitives_reg_0),
        .\po_counter_read_val_reg[8]_4 (\po_counter_read_val_reg[8]_13 ),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_3 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_4 ),
        .\rd_ptr_reg[3]_2 (\rd_ptr_reg[3]_5 ),
        .\rd_ptr_reg[3]_3 (\rd_ptr_reg[3]_6 ),
        .\rd_ptr_reg[3]_4 (\rd_ptr_reg[3]_7 ),
        .\rd_ptr_reg[3]_5 (\rd_ptr_reg[3]_8 ),
        .\rd_ptr_reg[3]_6 (\rd_ptr_reg[3]_9 ),
        .\rd_ptr_reg[3]_7 (\rd_ptr_reg[3]_10 ),
        .\rd_ptr_reg[3]_8 (\rd_ptr_reg[3]_11 ),
        .sync_pulse(sync_pulse),
        .wr_en_3(wr_en_3),
        .\wr_ptr_timing_reg[0] (\wr_ptr_timing_reg[0]_0 ));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_byte_lane__parameterized2 \ddr_byte_lane_D.ddr_byte_lane_D 
       (.CLK(CLK),
        .COUNTERREADVAL(D_po_counter_read_val),
        .D_of_full(D_of_full),
        .OUTBURSTPENDING(phaser_ctl_bus),
        .PCENABLECALIB(phy_encalib),
        .calib_cmd_wren(calib_cmd_wren),
        .ddr_ck_out(ddr_ck_out),
        .freq_refclk(freq_refclk),
        .mc_cas_n(mc_cas_n),
        .mem_dq_out(mem_dq_out[33:25]),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .ofifo_rst(ofifo_rst),
        .ofifo_rst_reg_0(A_rst_primitives_reg_0),
        .out_fifo_0(out_fifo),
        .out_fifo_1(\my_empty_reg[6] ),
        .phy_dout(phy_dout),
        .\po_counter_read_val_reg[8] (\po_counter_read_val_reg[8]_14 ),
        .\po_counter_read_val_reg[8]_0 (\po_counter_read_val_reg[8]_15 ),
        .\po_counter_read_val_reg[8]_1 (\po_counter_read_val_reg[8]_16 ),
        .\po_counter_read_val_reg[8]_2 (\po_counter_read_val_reg[8]_17 ),
        .\po_counter_read_val_reg[8]_3 (\po_counter_read_val_reg[8]_18 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3]_2 ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_12 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_13 ),
        .\rd_ptr_reg[3]_2 (\rd_ptr_reg[3]_14 ),
        .\rd_ptr_reg[3]_3 (\rd_ptr_reg[3]_15 ),
        .\rd_ptr_reg[3]_4 (\rd_ptr_reg[3]_16 ),
        .sync_pulse(sync_pulse),
        .\wr_ptr_timing_reg[0] (\wr_ptr_timing_reg[0] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(A_pi_rst_div2));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(B_pi_rst_div2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(C_pi_rst_div2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(D_pi_rst_div2));
  FDRE #(
    .INIT(1'b0)) 
    mcGo_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_out_reg_n_0),
        .Q(D),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_REF #(
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0)) 
    phaser_ref_i
       (.CLKIN(freq_refclk),
        .LOCKED(ref_dll_lock),
        .PWRDWN(1'b0),
        .RST(RST0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHY_CONTROL #(
    .AO_TOGGLE(1),
    .AO_WRLVL_EN(4'b0000),
    .BURST_MODE("TRUE"),
    .CLK_RATIO(2),
    .CMD_OFFSET(4),
    .CO_DURATION(1),
    .DATA_CTL_A_N("TRUE"),
    .DATA_CTL_B_N("FALSE"),
    .DATA_CTL_C_N("FALSE"),
    .DATA_CTL_D_N("FALSE"),
    .DISABLE_SEQ_MATCH("TRUE"),
    .DI_DURATION(1),
    .DO_DURATION(1),
    .EVENTS_DELAY(18),
    .FOUR_WINDOW_CLOCKS(63),
    .MULTI_REGION("FALSE"),
    .PHY_COUNT_ENABLE("FALSE"),
    .RD_CMD_OFFSET_0(10),
    .RD_CMD_OFFSET_1(10),
    .RD_CMD_OFFSET_2(10),
    .RD_CMD_OFFSET_3(10),
    .RD_DURATION_0(6),
    .RD_DURATION_1(6),
    .RD_DURATION_2(6),
    .RD_DURATION_3(6),
    .SYNC_MODE("FALSE"),
    .WR_CMD_OFFSET_0(4),
    .WR_CMD_OFFSET_1(4),
    .WR_CMD_OFFSET_2(4),
    .WR_CMD_OFFSET_3(4),
    .WR_DURATION_0(7),
    .WR_DURATION_1(7),
    .WR_DURATION_2(7),
    .WR_DURATION_3(7)) 
    phy_control_i
       (.AUXOUTPUT({phy_control_i_n_14,phy_control_i_n_15,phy_control_i_n_16,phy_control_i_n_17}),
        .INBURSTPENDING({phy_control_i_n_18,phy_control_i_n_19,phy_control_i_n_20,phy_control_i_n_21}),
        .INRANKA({phy_control_i_n_4,phy_control_i_n_5}),
        .INRANKB({phy_control_i_n_6,phy_control_i_n_7}),
        .INRANKC({phy_control_i_n_8,phy_control_i_n_9}),
        .INRANKD({phy_control_i_n_10,phy_control_i_n_11}),
        .MEMREFCLK(mem_refclk),
        .OUTBURSTPENDING({phaser_ctl_bus,phy_control_i_n_23,phy_control_i_n_24,phy_control_i_n_25}),
        .PCENABLECALIB(phy_encalib),
        .PHYCLK(CLK),
        .PHYCTLALMOSTFULL(phy_control_i_n_0),
        .PHYCTLEMPTY(phy_control_i_n_1),
        .PHYCTLFULL(phy_mc_ctl_full),
        .PHYCTLMSTREMPTY(phy_control_i_n_1),
        .PHYCTLREADY(phy_control_i_n_3),
        .PHYCTLWD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,PHYCTLWD[10:3],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PHYCTLWD[2:0]}),
        .PHYCTLWRENABLE(mux_cmd_wren),
        .PLLLOCK(pll_locked),
        .READCALIBENABLE(phy_read_calib),
        .REFDLLLOCK(ref_dll_lock),
        .RESET(rstdiv0_sync_r1),
        .SYNCIN(sync_pulse),
        .WRITECALIBENABLE(phy_write_calib));
  FDRE \pi_counter_read_val_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(A_pi_counter_read_val[0]),
        .Q(\pi_counter_read_val_reg[0]_0 ),
        .R(\pi_counter_read_val_reg[5]_2 ));
  FDRE \pi_counter_read_val_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(A_pi_counter_read_val[1]),
        .Q(\pi_counter_read_val_reg[1]_0 ),
        .R(\pi_counter_read_val_reg[5]_2 ));
  FDRE \pi_counter_read_val_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(A_pi_counter_read_val[2]),
        .Q(\pi_counter_read_val_reg[2]_0 ),
        .R(\pi_counter_read_val_reg[5]_2 ));
  FDRE \pi_counter_read_val_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(A_pi_counter_read_val[3]),
        .Q(\pi_counter_read_val_reg[3]_0 ),
        .R(\pi_counter_read_val_reg[5]_2 ));
  FDRE \pi_counter_read_val_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(A_pi_counter_read_val[4]),
        .Q(\pi_counter_read_val_reg[4]_0 ),
        .R(\pi_counter_read_val_reg[5]_2 ));
  FDRE \pi_counter_read_val_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(A_pi_counter_read_val[5]),
        .Q(\pi_counter_read_val_reg[5]_0 ),
        .R(\pi_counter_read_val_reg[5]_2 ));
  FDRE \po_counter_read_val_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_23 ),
        .Q(dbg_po_counter_read_val[0]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_22 ),
        .Q(dbg_po_counter_read_val[1]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_21 ),
        .Q(dbg_po_counter_read_val[2]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_20 ),
        .Q(dbg_po_counter_read_val[3]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_19 ),
        .Q(dbg_po_counter_read_val[4]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_18 ),
        .Q(dbg_po_counter_read_val[5]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_17 ),
        .Q(dbg_po_counter_read_val[6]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_16 ),
        .Q(dbg_po_counter_read_val[7]),
        .R(1'b0));
  FDRE \po_counter_read_val_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ddr_byte_lane_B.ddr_byte_lane_B_n_15 ),
        .Q(dbg_po_counter_read_val[8]),
        .R(1'b0));
  (* srl_bus_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg " *) 
  (* srl_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[10]_srl11 " *) 
  SRL16E \rclk_delay_reg[10]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(\rclk_delay_reg[10]_srl11_i_1_n_0 ),
        .Q(\rclk_delay_reg[10]_srl11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rclk_delay_reg[10]_srl11_i_1 
       (.I0(rst_primitives),
        .O(\rclk_delay_reg[10]_srl11_i_1_n_0 ));
  FDRE \rclk_delay_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rclk_delay_reg[10]_srl11_n_0 ),
        .Q(rclk_delay_11),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    rst_out_i_1
       (.I0(rclk_delay_11),
        .I1(rst_out_reg_n_0),
        .O(rst_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_out_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst_out_reg_0),
        .D(rst_out_i_1_n_0),
        .Q(rst_out_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rst_primitives_i_1
       (.I0(phy_control_i_n_3),
        .O(rst_primitives_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rst_primitives_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_primitives_i_1_n_0),
        .Q(rst_primitives),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
   (ck_addr_cmd_delay_done,
    delay_done_r4_reg_0,
    ctl_lane_cnt,
    cmd_po_en_stg2_f,
    CLK,
    cnt_pwron_cke_done_r,
    Q,
    \ctl_lane_cnt_reg[1]_0 ,
    \ctl_lane_cnt_reg[1]_1 ,
    \ctl_lane_cnt_reg[2]_0 ,
    dqs_po_dec_done,
    pi_fine_dly_dec_done,
    po_en_stg2_f_reg_0);
  output ck_addr_cmd_delay_done;
  output delay_done_r4_reg_0;
  output [2:0]ctl_lane_cnt;
  output cmd_po_en_stg2_f;
  input CLK;
  input cnt_pwron_cke_done_r;
  input [0:0]Q;
  input \ctl_lane_cnt_reg[1]_0 ;
  input \ctl_lane_cnt_reg[1]_1 ;
  input \ctl_lane_cnt_reg[2]_0 ;
  input dqs_po_dec_done;
  input pi_fine_dly_dec_done;
  input po_en_stg2_f_reg_0;

  wire CLK;
  wire [0:0]Q;
  wire ck_addr_cmd_delay_done;
  wire cmd_po_en_stg2_f;
  wire cnt_pwron_cke_done_r;
  wire [2:0]ctl_lane_cnt;
  wire ctl_lane_cnt1;
  wire \ctl_lane_cnt[0]_i_1_n_0 ;
  wire \ctl_lane_cnt[1]_i_1_n_0 ;
  wire \ctl_lane_cnt[2]_i_1_n_0 ;
  wire \ctl_lane_cnt[2]_i_2_n_0 ;
  wire \ctl_lane_cnt[2]_i_5_n_0 ;
  wire \ctl_lane_cnt_reg[1]_0 ;
  wire \ctl_lane_cnt_reg[1]_1 ;
  wire \ctl_lane_cnt_reg[2]_0 ;
  wire delay_dec_done;
  wire delay_dec_done_i_1_n_0;
  wire delay_done_r3_reg_srl3_n_0;
  wire delay_done_r4_reg_0;
  wire delaydec_cnt_r0;
  wire delaydec_cnt_r10_in;
  wire \delaydec_cnt_r[0]_i_1_n_0 ;
  wire \delaydec_cnt_r[1]_i_1_n_0 ;
  wire \delaydec_cnt_r[2]_i_1_n_0 ;
  wire \delaydec_cnt_r[3]_i_1_n_0 ;
  wire \delaydec_cnt_r[4]_i_1_n_0 ;
  wire \delaydec_cnt_r[5]_i_1_n_0 ;
  wire \delaydec_cnt_r[5]_i_3_n_0 ;
  wire [5:0]delaydec_cnt_r_reg;
  wire dqs_po_dec_done;
  wire pi_fine_dly_dec_done;
  wire po_cnt_dec;
  wire po_cnt_dec_i_1__0_n_0;
  wire po_en_stg2_f_reg_0;
  wire wait_cnt_r0;
  wire [0:0]wait_cnt_r0__0;
  wire \wait_cnt_r[1]_i_1_n_0 ;
  wire \wait_cnt_r[2]_i_1__0_n_0 ;
  wire \wait_cnt_r[3]_i_1_n_0 ;
  wire \wait_cnt_r[3]_i_3__0_n_0 ;
  wire [3:0]wait_cnt_r_reg;

  LUT6 #(
    .INIT(64'h0000000000006000)) 
    \ctl_lane_cnt[0]_i_1 
       (.I0(ctl_lane_cnt[0]),
        .I1(delaydec_cnt_r10_in),
        .I2(dqs_po_dec_done),
        .I3(pi_fine_dly_dec_done),
        .I4(\ctl_lane_cnt_reg[1]_0 ),
        .I5(ctl_lane_cnt1),
        .O(\ctl_lane_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000DEEE)) 
    \ctl_lane_cnt[1]_i_1 
       (.I0(ctl_lane_cnt[1]),
        .I1(ctl_lane_cnt1),
        .I2(delaydec_cnt_r10_in),
        .I3(ctl_lane_cnt[0]),
        .I4(\ctl_lane_cnt_reg[1]_0 ),
        .I5(\ctl_lane_cnt_reg[1]_1 ),
        .O(\ctl_lane_cnt[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00EF)) 
    \ctl_lane_cnt[1]_i_2 
       (.I0(ctl_lane_cnt[0]),
        .I1(ctl_lane_cnt[2]),
        .I2(ctl_lane_cnt[1]),
        .I3(\ctl_lane_cnt[2]_i_2_n_0 ),
        .O(delaydec_cnt_r10_in));
  LUT6 #(
    .INIT(64'h000000000000B4F0)) 
    \ctl_lane_cnt[2]_i_1 
       (.I0(\ctl_lane_cnt[2]_i_2_n_0 ),
        .I1(ctl_lane_cnt[1]),
        .I2(ctl_lane_cnt[2]),
        .I3(ctl_lane_cnt[0]),
        .I4(\ctl_lane_cnt_reg[2]_0 ),
        .I5(ctl_lane_cnt1),
        .O(\ctl_lane_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ctl_lane_cnt[2]_i_2 
       (.I0(delaydec_cnt_r_reg[5]),
        .I1(delaydec_cnt_r_reg[3]),
        .I2(delaydec_cnt_r_reg[1]),
        .I3(delaydec_cnt_r_reg[2]),
        .I4(delaydec_cnt_r_reg[4]),
        .I5(delaydec_cnt_r_reg[0]),
        .O(\ctl_lane_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \ctl_lane_cnt[2]_i_4 
       (.I0(ctl_lane_cnt[1]),
        .I1(ctl_lane_cnt[2]),
        .I2(ctl_lane_cnt[0]),
        .I3(delaydec_cnt_r_reg[0]),
        .I4(delay_dec_done),
        .I5(\ctl_lane_cnt[2]_i_5_n_0 ),
        .O(ctl_lane_cnt1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ctl_lane_cnt[2]_i_5 
       (.I0(delaydec_cnt_r_reg[4]),
        .I1(delaydec_cnt_r_reg[2]),
        .I2(delaydec_cnt_r_reg[1]),
        .I3(delaydec_cnt_r_reg[3]),
        .I4(delaydec_cnt_r_reg[5]),
        .O(\ctl_lane_cnt[2]_i_5_n_0 ));
  FDRE \ctl_lane_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ctl_lane_cnt[0]_i_1_n_0 ),
        .Q(ctl_lane_cnt[0]),
        .R(1'b0));
  FDRE \ctl_lane_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ctl_lane_cnt[1]_i_1_n_0 ),
        .Q(ctl_lane_cnt[1]),
        .R(1'b0));
  FDRE \ctl_lane_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ctl_lane_cnt[2]_i_1_n_0 ),
        .Q(ctl_lane_cnt[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAAAABAA)) 
    delay_dec_done_i_1
       (.I0(delay_dec_done),
        .I1(ctl_lane_cnt[0]),
        .I2(ctl_lane_cnt[2]),
        .I3(ctl_lane_cnt[1]),
        .I4(\ctl_lane_cnt[2]_i_2_n_0 ),
        .I5(\ctl_lane_cnt_reg[2]_0 ),
        .O(delay_dec_done_i_1_n_0));
  FDRE delay_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(delay_dec_done_i_1_n_0),
        .Q(delay_dec_done),
        .R(1'b0));
  (* srl_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r3_reg_srl3 " *) 
  SRL16E delay_done_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(delay_dec_done),
        .Q(delay_done_r3_reg_srl3_n_0));
  (* syn_maxfan = "10" *) 
  FDRE delay_done_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(delay_done_r3_reg_srl3_n_0),
        .Q(ck_addr_cmd_delay_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \delaydec_cnt_r[0]_i_1 
       (.I0(delaydec_cnt_r_reg[0]),
        .O(\delaydec_cnt_r[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delaydec_cnt_r[1]_i_1 
       (.I0(delaydec_cnt_r_reg[0]),
        .I1(delaydec_cnt_r_reg[1]),
        .O(\delaydec_cnt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \delaydec_cnt_r[2]_i_1 
       (.I0(delaydec_cnt_r_reg[0]),
        .I1(delaydec_cnt_r_reg[1]),
        .I2(delaydec_cnt_r_reg[2]),
        .O(\delaydec_cnt_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \delaydec_cnt_r[3]_i_1 
       (.I0(delaydec_cnt_r_reg[0]),
        .I1(delaydec_cnt_r_reg[1]),
        .I2(delaydec_cnt_r_reg[2]),
        .I3(delaydec_cnt_r_reg[3]),
        .O(\delaydec_cnt_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \delaydec_cnt_r[4]_i_1 
       (.I0(delaydec_cnt_r_reg[0]),
        .I1(delaydec_cnt_r_reg[2]),
        .I2(delaydec_cnt_r_reg[1]),
        .I3(delaydec_cnt_r_reg[3]),
        .I4(delaydec_cnt_r_reg[4]),
        .O(\delaydec_cnt_r[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \delaydec_cnt_r[5]_i_1 
       (.I0(delaydec_cnt_r10_in),
        .I1(\ctl_lane_cnt_reg[1]_0 ),
        .I2(pi_fine_dly_dec_done),
        .I3(dqs_po_dec_done),
        .O(\delaydec_cnt_r[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \delaydec_cnt_r[5]_i_2 
       (.I0(\ctl_lane_cnt[2]_i_2_n_0 ),
        .I1(po_cnt_dec),
        .O(delaydec_cnt_r0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \delaydec_cnt_r[5]_i_3 
       (.I0(delaydec_cnt_r_reg[0]),
        .I1(delaydec_cnt_r_reg[3]),
        .I2(delaydec_cnt_r_reg[1]),
        .I3(delaydec_cnt_r_reg[2]),
        .I4(delaydec_cnt_r_reg[4]),
        .I5(delaydec_cnt_r_reg[5]),
        .O(\delaydec_cnt_r[5]_i_3_n_0 ));
  FDSE \delaydec_cnt_r_reg[0] 
       (.C(CLK),
        .CE(delaydec_cnt_r0),
        .D(\delaydec_cnt_r[0]_i_1_n_0 ),
        .Q(delaydec_cnt_r_reg[0]),
        .S(\delaydec_cnt_r[5]_i_1_n_0 ));
  FDRE \delaydec_cnt_r_reg[1] 
       (.C(CLK),
        .CE(delaydec_cnt_r0),
        .D(\delaydec_cnt_r[1]_i_1_n_0 ),
        .Q(delaydec_cnt_r_reg[1]),
        .R(\delaydec_cnt_r[5]_i_1_n_0 ));
  FDSE \delaydec_cnt_r_reg[2] 
       (.C(CLK),
        .CE(delaydec_cnt_r0),
        .D(\delaydec_cnt_r[2]_i_1_n_0 ),
        .Q(delaydec_cnt_r_reg[2]),
        .S(\delaydec_cnt_r[5]_i_1_n_0 ));
  FDSE \delaydec_cnt_r_reg[3] 
       (.C(CLK),
        .CE(delaydec_cnt_r0),
        .D(\delaydec_cnt_r[3]_i_1_n_0 ),
        .Q(delaydec_cnt_r_reg[3]),
        .S(\delaydec_cnt_r[5]_i_1_n_0 ));
  FDSE \delaydec_cnt_r_reg[4] 
       (.C(CLK),
        .CE(delaydec_cnt_r0),
        .D(\delaydec_cnt_r[4]_i_1_n_0 ),
        .Q(delaydec_cnt_r_reg[4]),
        .S(\delaydec_cnt_r[5]_i_1_n_0 ));
  FDRE \delaydec_cnt_r_reg[5] 
       (.C(CLK),
        .CE(delaydec_cnt_r0),
        .D(\delaydec_cnt_r[5]_i_3_n_0 ),
        .Q(delaydec_cnt_r_reg[5]),
        .R(\delaydec_cnt_r[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \init_state_r[0]_i_30 
       (.I0(ck_addr_cmd_delay_done),
        .I1(cnt_pwron_cke_done_r),
        .I2(Q),
        .O(delay_done_r4_reg_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    po_cnt_dec_i_1__0
       (.I0(wait_cnt_r_reg[2]),
        .I1(wait_cnt_r_reg[1]),
        .I2(wait_cnt_r_reg[3]),
        .I3(wait_cnt_r_reg[0]),
        .I4(\ctl_lane_cnt_reg[2]_0 ),
        .I5(\ctl_lane_cnt[2]_i_2_n_0 ),
        .O(po_cnt_dec_i_1__0_n_0));
  FDRE po_cnt_dec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_cnt_dec_i_1__0_n_0),
        .Q(po_cnt_dec),
        .R(1'b0));
  FDRE po_en_stg2_f_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_cnt_dec),
        .Q(cmd_po_en_stg2_f),
        .R(po_en_stg2_f_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt_r[0]_i_1 
       (.I0(wait_cnt_r_reg[0]),
        .O(wait_cnt_r0__0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wait_cnt_r[1]_i_1 
       (.I0(wait_cnt_r_reg[0]),
        .I1(wait_cnt_r_reg[1]),
        .O(\wait_cnt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \wait_cnt_r[2]_i_1__0 
       (.I0(wait_cnt_r_reg[0]),
        .I1(wait_cnt_r_reg[1]),
        .I2(wait_cnt_r_reg[2]),
        .O(\wait_cnt_r[2]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_cnt_r[3]_i_1 
       (.I0(po_cnt_dec),
        .I1(\ctl_lane_cnt_reg[1]_0 ),
        .O(\wait_cnt_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0C0C0C0C0C080)) 
    \wait_cnt_r[3]_i_2 
       (.I0(wait_cnt_r_reg[0]),
        .I1(pi_fine_dly_dec_done),
        .I2(dqs_po_dec_done),
        .I3(wait_cnt_r_reg[2]),
        .I4(wait_cnt_r_reg[1]),
        .I5(wait_cnt_r_reg[3]),
        .O(wait_cnt_r0));
  LUT4 #(
    .INIT(16'hFE01)) 
    \wait_cnt_r[3]_i_3__0 
       (.I0(wait_cnt_r_reg[0]),
        .I1(wait_cnt_r_reg[1]),
        .I2(wait_cnt_r_reg[2]),
        .I3(wait_cnt_r_reg[3]),
        .O(\wait_cnt_r[3]_i_3__0_n_0 ));
  FDRE \wait_cnt_r_reg[0] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0),
        .Q(wait_cnt_r_reg[0]),
        .R(\wait_cnt_r[3]_i_1_n_0 ));
  FDRE \wait_cnt_r_reg[1] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(\wait_cnt_r[1]_i_1_n_0 ),
        .Q(wait_cnt_r_reg[1]),
        .R(\wait_cnt_r[3]_i_1_n_0 ));
  FDRE \wait_cnt_r_reg[2] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(\wait_cnt_r[2]_i_1__0_n_0 ),
        .Q(wait_cnt_r_reg[2]),
        .R(\wait_cnt_r[3]_i_1_n_0 ));
  FDSE \wait_cnt_r_reg[3] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(\wait_cnt_r[3]_i_3__0_n_0 ),
        .Q(wait_cnt_r_reg[3]),
        .S(\wait_cnt_r[3]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_dqs_found_cal" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_dqs_found_cal
   (init_dqsfound_done_r2,
    pi_dqs_found_any_bank,
    pi_dqs_found_rank_done,
    pi_dqs_found_done,
    ddr3_ila_basic,
    dqs_found_prech_req,
    ck_po_stg2_f_indec,
    ck_po_stg2_f_en,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]_0 ,
    Q,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 ,
    \calib_sel_reg[1] ,
    \rd_byte_data_offset_reg[0][3]_0 ,
    granted_col_r_reg,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]_0 ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]_0 ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 ,
    pi_dqs_found_done_r1_reg,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 ,
    pi_dqs_found_done_r1_reg_0,
    pi_dqs_found_done_r1_reg_1,
    pi_dqs_found_done_r1_reg_2,
    pi_dqs_found_done_r1_reg_3,
    dqs_found_done_r_reg_0,
    rank_done_r_reg_0,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    \ctl_lane_cnt_reg[2]_0 ,
    \ctl_lane_cnt_reg[1]_0 ,
    \ctl_lane_cnt_reg[0]_0 ,
    \gen_byte_sel_div2.ctl_lane_sel_reg[2] ,
    init_dqsfound_done_r_reg_0,
    \gen_byte_sel_div2.ctl_lane_sel_reg[2]_0 ,
    \pi_rst_stg1_cal_reg[0]_0 ,
    CLK,
    ddr3_ila_rdpath,
    dqs_found_start_r_reg_0,
    ck_po_stg2_f_en_reg_0,
    SR,
    first_fail_detect_reg_0,
    detect_pi_found_dqs,
    ofifo_rst_reg,
    ofifo_rst_reg_0,
    ofifo_rst_reg_1,
    calib_zero_inputs,
    sent_col,
    \cmd_pipe_plus.mc_data_offset_reg[2] ,
    pi_dqs_found_done_r1,
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 ,
    \init_state_r[0]_i_16 ,
    phy_if_reset,
    A_rst_primitives,
    ck_addr_cmd_delay_done,
    ctl_lane_cnt,
    \gen_byte_sel_div2.ctl_lane_sel_reg[2]_1 ,
    \gen_byte_sel_div2.ctl_lane_sel_reg[1] ,
    \gen_byte_sel_div2.ctl_lane_sel_reg[0] ,
    \calib_sel_reg[1]_0 ,
    calib_sel0,
    dqs_po_dec_done,
    pi_fine_dly_dec_done,
    \gen_byte_sel_div2.calib_in_common_reg ,
    \gen_byte_sel_div2.calib_in_common_i_2_0 ,
    \pi_rst_stg1_cal_r1_reg[0]_0 ,
    first_fail_detect_reg_1,
    prech_done,
    rstdiv0_sync_r1,
    \stable_pass_cnt_reg[5]_0 );
  output init_dqsfound_done_r2;
  output pi_dqs_found_any_bank;
  output pi_dqs_found_rank_done;
  output pi_dqs_found_done;
  output [1:0]ddr3_ila_basic;
  output dqs_found_prech_req;
  output ck_po_stg2_f_indec;
  output ck_po_stg2_f_en;
  output \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]_0 ;
  output [5:0]Q;
  output \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 ;
  output \calib_sel_reg[1] ;
  output [0:0]\rd_byte_data_offset_reg[0][3]_0 ;
  output [0:0]granted_col_r_reg;
  output \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]_0 ;
  output \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]_0 ;
  output \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 ;
  output pi_dqs_found_done_r1_reg;
  output [0:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 ;
  output pi_dqs_found_done_r1_reg_0;
  output pi_dqs_found_done_r1_reg_1;
  output pi_dqs_found_done_r1_reg_2;
  output pi_dqs_found_done_r1_reg_3;
  output dqs_found_done_r_reg_0;
  output rank_done_r_reg_0;
  output ififo_rst_reg0;
  output ofifo_rst_reg0;
  output \ctl_lane_cnt_reg[2]_0 ;
  output \ctl_lane_cnt_reg[1]_0 ;
  output \ctl_lane_cnt_reg[0]_0 ;
  output \gen_byte_sel_div2.ctl_lane_sel_reg[2] ;
  output init_dqsfound_done_r_reg_0;
  output \gen_byte_sel_div2.ctl_lane_sel_reg[2]_0 ;
  output \pi_rst_stg1_cal_reg[0]_0 ;
  input CLK;
  input [0:0]ddr3_ila_rdpath;
  input dqs_found_start_r_reg_0;
  input ck_po_stg2_f_en_reg_0;
  input [0:0]SR;
  input first_fail_detect_reg_0;
  input detect_pi_found_dqs;
  input ofifo_rst_reg;
  input ofifo_rst_reg_0;
  input ofifo_rst_reg_1;
  input calib_zero_inputs;
  input sent_col;
  input \cmd_pipe_plus.mc_data_offset_reg[2] ;
  input pi_dqs_found_done_r1;
  input \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 ;
  input \init_state_r[0]_i_16 ;
  input phy_if_reset;
  input A_rst_primitives;
  input ck_addr_cmd_delay_done;
  input [2:0]ctl_lane_cnt;
  input \gen_byte_sel_div2.ctl_lane_sel_reg[2]_1 ;
  input \gen_byte_sel_div2.ctl_lane_sel_reg[1] ;
  input \gen_byte_sel_div2.ctl_lane_sel_reg[0] ;
  input \calib_sel_reg[1]_0 ;
  input calib_sel0;
  input dqs_po_dec_done;
  input pi_fine_dly_dec_done;
  input \gen_byte_sel_div2.calib_in_common_reg ;
  input \gen_byte_sel_div2.calib_in_common_i_2_0 ;
  input \pi_rst_stg1_cal_r1_reg[0]_0 ;
  input first_fail_detect_reg_1;
  input prech_done;
  input rstdiv0_sync_r1;
  input [0:0]\stable_pass_cnt_reg[5]_0 ;

  wire A_rst_primitives;
  wire CLK;
  wire \FSM_sequential_fine_adj_state_r[0]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[0]_i_3_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[0]_i_4_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[0]_i_5_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_3_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_4_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_5_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_6_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_3_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_4_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_5_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ;
  wire [5:0]Q;
  wire [0:0]SR;
  wire calib_sel0;
  wire \calib_sel_reg[1] ;
  wire \calib_sel_reg[1]_0 ;
  wire calib_zero_inputs;
  wire ck_addr_cmd_delay_done;
  wire ck_po_stg2_f_en;
  wire ck_po_stg2_f_en_i_1_n_0;
  wire ck_po_stg2_f_en_reg_0;
  wire ck_po_stg2_f_indec;
  wire ck_po_stg2_f_indec_i_1_n_0;
  wire \cmd_pipe_plus.mc_data_offset_reg[2] ;
  wire [2:0]ctl_lane_cnt;
  wire \ctl_lane_cnt[0]_i_1__0_n_0 ;
  wire \ctl_lane_cnt[1]_i_1__0_n_0 ;
  wire \ctl_lane_cnt[2]_i_1__0_n_0 ;
  wire ctl_lane_cnt_0;
  wire \ctl_lane_cnt_reg[0]_0 ;
  wire \ctl_lane_cnt_reg[1]_0 ;
  wire \ctl_lane_cnt_reg[2]_0 ;
  wire ctl_lane_sel;
  wire [1:0]ddr3_ila_basic;
  wire [0:0]ddr3_ila_rdpath;
  wire [5:0]dec_cnt;
  wire \dec_cnt[0]_i_2_n_0 ;
  wire \dec_cnt[0]_i_3_n_0 ;
  wire \dec_cnt[0]_i_4_n_0 ;
  wire \dec_cnt[0]_i_5_n_0 ;
  wire \dec_cnt[0]_i_6_n_0 ;
  wire \dec_cnt[1]_i_2_n_0 ;
  wire \dec_cnt[2]_i_3_n_0 ;
  wire \dec_cnt[2]_i_4_n_0 ;
  wire \dec_cnt[2]_i_5_n_0 ;
  wire \dec_cnt[2]_i_6_n_0 ;
  wire \dec_cnt[2]_i_7_n_0 ;
  wire \dec_cnt[2]_i_8_n_0 ;
  wire \dec_cnt[3]_i_2_n_0 ;
  wire \dec_cnt[3]_i_3_n_0 ;
  wire \dec_cnt[3]_i_4_n_0 ;
  wire \dec_cnt[4]_i_2_n_0 ;
  wire \dec_cnt[4]_i_4_n_0 ;
  wire \dec_cnt[4]_i_5_n_0 ;
  wire \dec_cnt[4]_i_6_n_0 ;
  wire \dec_cnt[4]_i_7_n_0 ;
  wire \dec_cnt[4]_i_8_n_0 ;
  wire \dec_cnt[4]_i_9_n_0 ;
  wire \dec_cnt[5]_i_10_n_0 ;
  wire \dec_cnt[5]_i_11_n_0 ;
  wire \dec_cnt[5]_i_12_n_0 ;
  wire \dec_cnt[5]_i_13_n_0 ;
  wire \dec_cnt[5]_i_14_n_0 ;
  wire \dec_cnt[5]_i_15_n_0 ;
  wire \dec_cnt[5]_i_1_n_0 ;
  wire \dec_cnt[5]_i_3_n_0 ;
  wire \dec_cnt[5]_i_4_n_0 ;
  wire \dec_cnt[5]_i_5_n_0 ;
  wire \dec_cnt[5]_i_6_n_0 ;
  wire \dec_cnt[5]_i_7_n_0 ;
  wire \dec_cnt[5]_i_8_n_0 ;
  wire \dec_cnt[5]_i_9_n_0 ;
  wire \dec_cnt_reg[2]_i_2_n_0 ;
  wire \dec_cnt_reg[2]_i_2_n_1 ;
  wire \dec_cnt_reg[2]_i_2_n_2 ;
  wire \dec_cnt_reg[2]_i_2_n_3 ;
  wire \dec_cnt_reg[2]_i_2_n_4 ;
  wire \dec_cnt_reg[2]_i_2_n_5 ;
  wire \dec_cnt_reg[2]_i_2_n_6 ;
  wire \dec_cnt_reg[4]_i_3_n_3 ;
  wire \dec_cnt_reg[4]_i_3_n_6 ;
  wire \dec_cnt_reg[4]_i_3_n_7 ;
  wire \dec_cnt_reg_n_0_[0] ;
  wire \dec_cnt_reg_n_0_[1] ;
  wire \dec_cnt_reg_n_0_[2] ;
  wire \dec_cnt_reg_n_0_[3] ;
  wire \dec_cnt_reg_n_0_[4] ;
  wire \dec_cnt_reg_n_0_[5] ;
  wire detect_pi_found_dqs;
  wire detect_rd_cnt0;
  wire [3:0]detect_rd_cnt0__0;
  wire \detect_rd_cnt[1]_i_1_n_0 ;
  wire \detect_rd_cnt[3]_i_1_n_0 ;
  wire [3:0]detect_rd_cnt_reg;
  wire dqs_found_done_r0;
  wire dqs_found_done_r_i_2_n_0;
  wire dqs_found_done_r_reg_0;
  wire dqs_found_prech_req;
  wire dqs_found_prech_req_i_1_n_0;
  wire dqs_found_prech_req_i_2_n_0;
  wire dqs_found_prech_req_i_3_n_0;
  wire dqs_found_prech_req_i_4_n_0;
  wire dqs_found_prech_req_i_5_n_0;
  wire dqs_found_start_r;
  wire dqs_found_start_r_reg_0;
  wire dqs_po_dec_done;
  wire final_data_offset_mc;
  wire final_dec_done_i_1_n_0;
  wire final_dec_done_reg_n_0;
  wire [3:0]fine_adj_state_r;
  wire fine_adjust_done_r_i_1_n_0;
  wire fine_adjust_i_1_n_0;
  wire [2:0]fine_adjust_lane_cnt;
  wire fine_adjust_reg_n_0;
  wire first_fail_detect;
  wire first_fail_detect_i_1_n_0;
  wire first_fail_detect_reg_0;
  wire first_fail_detect_reg_1;
  wire first_fail_detect_reg_n_0;
  wire \first_fail_taps_reg_n_0_[0] ;
  wire \first_fail_taps_reg_n_0_[1] ;
  wire \first_fail_taps_reg_n_0_[2] ;
  wire \first_fail_taps_reg_n_0_[3] ;
  wire \first_fail_taps_reg_n_0_[4] ;
  wire \first_fail_taps_reg_n_0_[5] ;
  wire \gen_byte_sel_div2.calib_in_common_i_2_0 ;
  wire \gen_byte_sel_div2.calib_in_common_i_4_n_0 ;
  wire \gen_byte_sel_div2.calib_in_common_i_5_n_0 ;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire \gen_byte_sel_div2.ctl_lane_sel_reg[0] ;
  wire \gen_byte_sel_div2.ctl_lane_sel_reg[1] ;
  wire \gen_byte_sel_div2.ctl_lane_sel_reg[2] ;
  wire \gen_byte_sel_div2.ctl_lane_sel_reg[2]_0 ;
  wire \gen_byte_sel_div2.ctl_lane_sel_reg[2]_1 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 ;
  wire [0:0]granted_col_r_reg;
  wire ififo_rst_reg0;
  wire inc_cnt;
  wire \inc_cnt[5]_i_3_n_0 ;
  wire \inc_cnt_reg_n_0_[0] ;
  wire \inc_cnt_reg_n_0_[1] ;
  wire \inc_cnt_reg_n_0_[2] ;
  wire \inc_cnt_reg_n_0_[3] ;
  wire \inc_cnt_reg_n_0_[4] ;
  wire \inc_cnt_reg_n_0_[5] ;
  wire init_dec_cnt;
  wire [4:0]init_dec_cnt0;
  wire \init_dec_cnt[1]_i_1_n_0 ;
  wire \init_dec_cnt[5]_i_2_n_0 ;
  wire \init_dec_cnt[5]_i_3_n_0 ;
  wire [5:0]init_dec_cnt_reg;
  wire init_dec_done_i_1_n_0;
  wire init_dec_done_i_2_n_0;
  wire init_dec_done_reg_n_0;
  wire init_dqsfound_done_r1_reg_n_0;
  wire init_dqsfound_done_r2;
  wire init_dqsfound_done_r4_reg_srl2_n_0;
  wire init_dqsfound_done_r5;
  wire init_dqsfound_done_r_i_1_n_0;
  wire init_dqsfound_done_r_reg_0;
  wire \init_state_r[0]_i_16 ;
  wire n_0_0;
  wire n_0_1;
  wire n_0_2;
  wire ofifo_rst_reg;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg_0;
  wire ofifo_rst_reg_1;
  wire [5:0]p_0_in;
  wire [4:1]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire p_42_out;
  wire phy_if_reset;
  wire \pi_dqs_found_all_bank[0]_i_1_n_0 ;
  wire pi_dqs_found_any_bank;
  wire pi_dqs_found_any_bank_r;
  wire pi_dqs_found_done;
  wire pi_dqs_found_done_r1;
  wire pi_dqs_found_done_r1_reg;
  wire pi_dqs_found_done_r1_reg_0;
  wire pi_dqs_found_done_r1_reg_1;
  wire pi_dqs_found_done_r1_reg_2;
  wire pi_dqs_found_done_r1_reg_3;
  wire pi_dqs_found_err_r;
  wire \pi_dqs_found_err_r[0]_i_1_n_0 ;
  wire \pi_dqs_found_err_r[0]_i_2_n_0 ;
  wire \pi_dqs_found_err_r[0]_i_3_n_0 ;
  wire \pi_dqs_found_err_r[0]_i_4_n_0 ;
  (* async_reg = "true" *) wire [3:0]pi_dqs_found_lanes_r1;
  (* async_reg = "true" *) wire [3:0]pi_dqs_found_lanes_r2;
  (* async_reg = "true" *) wire [3:0]pi_dqs_found_lanes_r3;
  wire pi_dqs_found_rank_done;
  wire pi_fine_dly_dec_done;
  wire \pi_rst_stg1_cal[0]_i_1_n_0 ;
  wire pi_rst_stg1_cal_r;
  wire \pi_rst_stg1_cal_r1[0]_i_1_n_0 ;
  wire \pi_rst_stg1_cal_r1_reg[0]_0 ;
  wire \pi_rst_stg1_cal_r1_reg_n_0_[0] ;
  wire \pi_rst_stg1_cal_r[0]_i_1_n_0 ;
  wire \pi_rst_stg1_cal_r[0]_i_2_n_0 ;
  wire \pi_rst_stg1_cal_reg[0]_0 ;
  wire prech_done;
  wire rank_done_r1;
  wire rank_done_r_i_1_n_0;
  wire rank_done_r_reg_0;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1_n_0 ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][1]_i_1_n_0 ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][2]_i_1_n_0 ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][3]_i_1_n_0 ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][4]_i_1_n_0 ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_2_n_0 ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]_0 ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]_0 ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]_0 ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 ;
  wire [0:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 ;
  wire rd_byte_data_offset;
  wire \rd_byte_data_offset[0][5]_i_1_n_0 ;
  wire \rd_byte_data_offset[0][5]_i_3_n_0 ;
  wire \rd_byte_data_offset[0][5]_i_4_n_0 ;
  wire [0:0]\rd_byte_data_offset_reg[0][3]_0 ;
  wire [5:0]\rd_byte_data_offset_reg[0]_4 ;
  wire rd_data_offset_cal_done;
  wire [5:0]rd_data_offset_ranks_0;
  wire \retry_cnt[4]_i_1_n_0 ;
  wire \retry_cnt[9]_i_1_n_0 ;
  wire \retry_cnt[9]_i_2_n_0 ;
  wire \retry_cnt[9]_i_4_n_0 ;
  wire [9:0]retry_cnt_reg;
  wire \rnk_cnt_r[0]_i_1_n_0 ;
  wire \rnk_cnt_r[1]_i_1_n_0 ;
  wire \rnk_cnt_r_reg_n_0_[0] ;
  wire \rnk_cnt_r_reg_n_0_[1] ;
  wire rst_dqs_find__0;
  wire rst_dqs_find_i_10_n_0;
  wire rst_dqs_find_i_11_n_0;
  wire rst_dqs_find_i_12_n_0;
  wire rst_dqs_find_i_13_n_0;
  wire rst_dqs_find_i_14_n_0;
  wire rst_dqs_find_i_15_n_0;
  wire rst_dqs_find_i_16_n_0;
  wire rst_dqs_find_i_17_n_0;
  wire rst_dqs_find_i_18_n_0;
  wire rst_dqs_find_i_1_n_0;
  wire rst_dqs_find_i_2_n_0;
  wire rst_dqs_find_i_3_n_0;
  wire rst_dqs_find_i_4_n_0;
  wire rst_dqs_find_i_5_n_0;
  wire rst_dqs_find_i_6_n_0;
  wire rst_dqs_find_i_7_n_0;
  wire rst_dqs_find_i_8_n_0;
  wire rst_dqs_find_i_9_n_0;
  wire rst_dqs_find_r1;
  wire rst_dqs_find_r2;
  wire rst_stg1_cal;
  wire rstdiv0_sync_r1;
  wire sent_col;
  wire stable_pass_cnt;
  wire \stable_pass_cnt[0]_i_1_n_0 ;
  wire \stable_pass_cnt[2]_i_1_n_0 ;
  wire \stable_pass_cnt[3]_i_1_n_0 ;
  wire \stable_pass_cnt[5]_i_2_n_0 ;
  wire \stable_pass_cnt[5]_i_3_n_0 ;
  wire [5:1]stable_pass_cnt_reg;
  wire [0:0]\stable_pass_cnt_reg[5]_0 ;
  wire \stable_pass_cnt_reg_n_0_[0] ;
  wire [0:0]\NLW_dec_cnt_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_dec_cnt_reg[4]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_dec_cnt_reg[4]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    \FSM_sequential_fine_adj_state_r[0]_i_1 
       (.I0(\FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[2]),
        .I3(\FSM_sequential_fine_adj_state_r[0]_i_3_n_0 ),
        .I4(\FSM_sequential_fine_adj_state_r[0]_i_4_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \FSM_sequential_fine_adj_state_r[0]_i_2 
       (.I0(\dec_cnt[5]_i_5_n_0 ),
        .I1(fine_adjust_lane_cnt[0]),
        .I2(fine_adjust_lane_cnt[1]),
        .I3(fine_adjust_lane_cnt[2]),
        .I4(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF05F0F030003000)) 
    \FSM_sequential_fine_adj_state_r[0]_i_3 
       (.I0(\FSM_sequential_fine_adj_state_r[0]_i_5_n_0 ),
        .I1(\init_dec_cnt[5]_i_3_n_0 ),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[0]),
        .I5(fine_adj_state_r[3]),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000F000D000F)) 
    \FSM_sequential_fine_adj_state_r[0]_i_4 
       (.I0(final_dec_done_reg_n_0),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[1]),
        .I4(fine_adj_state_r[0]),
        .I5(fine_adj_state_r[2]),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \FSM_sequential_fine_adj_state_r[0]_i_5 
       (.I0(detect_pi_found_dqs),
        .I1(detect_rd_cnt_reg[1]),
        .I2(detect_rd_cnt_reg[0]),
        .I3(detect_rd_cnt_reg[2]),
        .I4(detect_rd_cnt_reg[3]),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000F2)) 
    \FSM_sequential_fine_adj_state_r[1]_i_1 
       (.I0(fine_adj_state_r[3]),
        .I1(\FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ),
        .I2(\FSM_sequential_fine_adj_state_r[1]_i_3_n_0 ),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[2]),
        .I5(\FSM_sequential_fine_adj_state_r[1]_i_4_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000CF00CF00DF)) 
    \FSM_sequential_fine_adj_state_r[1]_i_2 
       (.I0(first_fail_detect_reg_n_0),
        .I1(\dec_cnt[5]_i_8_n_0 ),
        .I2(first_fail_detect_reg_1),
        .I3(\FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ),
        .I4(\FSM_sequential_fine_adj_state_r[1]_i_5_n_0 ),
        .I5(\inc_cnt_reg_n_0_[5] ),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555FF005100FF00)) 
    \FSM_sequential_fine_adj_state_r[1]_i_3 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ),
        .I1(detect_pi_found_dqs),
        .I2(first_fail_detect_reg_n_0),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[1]),
        .I5(pi_dqs_found_any_bank),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCFCCCCEECC)) 
    \FSM_sequential_fine_adj_state_r[1]_i_4 
       (.I0(\FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[1]_i_6_n_0 ),
        .I2(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[1]),
        .I5(fine_adj_state_r[0]),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \FSM_sequential_fine_adj_state_r[1]_i_5 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\inc_cnt_reg_n_0_[3] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .I3(\inc_cnt_reg_n_0_[4] ),
        .I4(\inc_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h330030C8300030C8)) 
    \FSM_sequential_fine_adj_state_r[1]_i_6 
       (.I0(pi_dqs_found_any_bank),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[3]),
        .I5(\FSM_sequential_fine_adj_state_r[0]_i_5_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00AF555555AAFF88)) 
    \FSM_sequential_fine_adj_state_r[2]_i_1 
       (.I0(fine_adj_state_r[0]),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I2(\FSM_sequential_fine_adj_state_r[2]_i_2_n_0 ),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[1]),
        .I5(fine_adj_state_r[3]),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555001055D500D0)) 
    \FSM_sequential_fine_adj_state_r[2]_i_2 
       (.I0(\FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ),
        .I1(first_fail_detect_reg_n_0),
        .I2(detect_pi_found_dqs),
        .I3(pi_dqs_found_any_bank),
        .I4(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ),
        .I5(\dec_cnt[5]_i_8_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000600)) 
    \FSM_sequential_fine_adj_state_r[2]_i_3 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[4] ),
        .I2(\inc_cnt_reg_n_0_[5] ),
        .I3(\inc_cnt_reg_n_0_[3] ),
        .I4(\inc_cnt_reg_n_0_[0] ),
        .I5(\inc_cnt_reg_n_0_[1] ),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFEFEE)) 
    \FSM_sequential_fine_adj_state_r[3]_i_1 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_3_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_4_n_0 ),
        .I2(fine_adj_state_r[1]),
        .I3(init_dqsfound_done_r5),
        .I4(fine_adj_state_r[2]),
        .I5(fine_adj_state_r[0]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F05FFF0F0000C00)) 
    \FSM_sequential_fine_adj_state_r[3]_i_2 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_5_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[1]),
        .I5(fine_adj_state_r[3]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0D00000F000)) 
    \FSM_sequential_fine_adj_state_r[3]_i_3 
       (.I0(fine_adj_state_r[3]),
        .I1(prech_done),
        .I2(fine_adj_state_r[0]),
        .I3(rst_dqs_find_r2),
        .I4(pi_dqs_found_any_bank),
        .I5(fine_adj_state_r[1]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2FFFEFF020FFECF0)) 
    \FSM_sequential_fine_adj_state_r[3]_i_4 
       (.I0(detect_pi_found_dqs),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[1]),
        .I4(fine_adj_state_r[2]),
        .I5(pi_dqs_found_any_bank),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hAABA0000)) 
    \FSM_sequential_fine_adj_state_r[3]_i_5 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ),
        .I1(pi_dqs_found_any_bank),
        .I2(detect_pi_found_dqs),
        .I3(first_fail_detect_reg_n_0),
        .I4(\FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_fine_adj_state_r[3]_i_6 
       (.I0(init_dec_cnt_reg[5]),
        .I1(init_dec_cnt_reg[3]),
        .I2(init_dec_cnt_reg[0]),
        .I3(init_dec_cnt_reg[1]),
        .I4(init_dec_cnt_reg[2]),
        .I5(init_dec_cnt_reg[4]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFEFFFEFFFFF)) 
    \FSM_sequential_fine_adj_state_r[3]_i_7 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\inc_cnt_reg_n_0_[5] ),
        .I3(\inc_cnt_reg_n_0_[3] ),
        .I4(\inc_cnt_reg_n_0_[2] ),
        .I5(\inc_cnt_reg_n_0_[4] ),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "FINE_ADJ_INIT:0101,RST_WAIT:0001,RST_POSTWAIT1:0100,FINE_DEC_PREWAIT:1101,FINE_DEC_WAIT:1100,FINE_DEC:1011,PRECH_WAIT:1111,RST_POSTWAIT:0011,FINE_ADJ_IDLE:0000,FINE_INC_PREWAIT:1000,DETECT_DQSFOUND:1010,FINE_INC_WAIT:0111,DETECT_PREWAIT:1001,FINE_ADJ_DONE:0010,FINAL_WAIT:1110,FINE_INC:0110" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[0] 
       (.C(CLK),
        .CE(\FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[0]_i_1_n_0 ),
        .Q(fine_adj_state_r[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FINE_ADJ_INIT:0101,RST_WAIT:0001,RST_POSTWAIT1:0100,FINE_DEC_PREWAIT:1101,FINE_DEC_WAIT:1100,FINE_DEC:1011,PRECH_WAIT:1111,RST_POSTWAIT:0011,FINE_ADJ_IDLE:0000,FINE_INC_PREWAIT:1000,DETECT_DQSFOUND:1010,FINE_INC_WAIT:0111,DETECT_PREWAIT:1001,FINE_ADJ_DONE:0010,FINAL_WAIT:1110,FINE_INC:0110" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[1] 
       (.C(CLK),
        .CE(\FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[1]_i_1_n_0 ),
        .Q(fine_adj_state_r[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FINE_ADJ_INIT:0101,RST_WAIT:0001,RST_POSTWAIT1:0100,FINE_DEC_PREWAIT:1101,FINE_DEC_WAIT:1100,FINE_DEC:1011,PRECH_WAIT:1111,RST_POSTWAIT:0011,FINE_ADJ_IDLE:0000,FINE_INC_PREWAIT:1000,DETECT_DQSFOUND:1010,FINE_INC_WAIT:0111,DETECT_PREWAIT:1001,FINE_ADJ_DONE:0010,FINAL_WAIT:1110,FINE_INC:0110" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[2] 
       (.C(CLK),
        .CE(\FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[2]_i_1_n_0 ),
        .Q(fine_adj_state_r[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FINE_ADJ_INIT:0101,RST_WAIT:0001,RST_POSTWAIT1:0100,FINE_DEC_PREWAIT:1101,FINE_DEC_WAIT:1100,FINE_DEC:1011,PRECH_WAIT:1111,RST_POSTWAIT:0011,FINE_ADJ_IDLE:0000,FINE_INC_PREWAIT:1000,DETECT_DQSFOUND:1010,FINE_INC_WAIT:0111,DETECT_PREWAIT:1001,FINE_ADJ_DONE:0010,FINAL_WAIT:1110,FINE_INC:0110" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[3] 
       (.C(CLK),
        .CE(\FSM_sequential_fine_adj_state_r[3]_i_1_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ),
        .Q(fine_adj_state_r[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[0]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[0]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_4 [0]),
        .O(pi_dqs_found_done_r1_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[1]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[1]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_4 [1]),
        .O(pi_dqs_found_done_r1_reg_2));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[2]_i_2 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[2]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_4 [2]),
        .O(pi_dqs_found_done_r1_reg_1));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[4]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[4]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_4 [4]),
        .O(pi_dqs_found_done_r1_reg_0));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[5]_i_2 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[5]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_4 [5]),
        .O(pi_dqs_found_done_r1_reg));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \calib_sel[0]_i_1 
       (.I0(init_dqsfound_done_r_reg_0),
        .I1(\gen_byte_sel_div2.ctl_lane_sel_reg[2]_1 ),
        .I2(\gen_byte_sel_div2.ctl_lane_sel_reg[0] ),
        .I3(dqs_po_dec_done),
        .I4(pi_fine_dly_dec_done),
        .I5(calib_sel0),
        .O(\gen_byte_sel_div2.ctl_lane_sel_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000220)) 
    \calib_sel[1]_i_1 
       (.I0(init_dqsfound_done_r_reg_0),
        .I1(\gen_byte_sel_div2.ctl_lane_sel_reg[2]_1 ),
        .I2(\gen_byte_sel_div2.ctl_lane_sel_reg[0] ),
        .I3(\gen_byte_sel_div2.ctl_lane_sel_reg[1] ),
        .I4(\calib_sel_reg[1]_0 ),
        .I5(calib_sel0),
        .O(\gen_byte_sel_div2.ctl_lane_sel_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \calib_sel[1]_i_2 
       (.I0(rd_data_offset_cal_done),
        .I1(ddr3_ila_basic[1]),
        .I2(ck_addr_cmd_delay_done),
        .O(init_dqsfound_done_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hDFBF0820)) 
    ck_po_stg2_f_en_i_1
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[3]),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[0]),
        .I4(ck_po_stg2_f_en),
        .O(ck_po_stg2_f_en_i_1_n_0));
  FDRE ck_po_stg2_f_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ck_po_stg2_f_en_i_1_n_0),
        .Q(ck_po_stg2_f_en),
        .R(ck_po_stg2_f_en_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hD7BF0020)) 
    ck_po_stg2_f_indec_i_1
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[3]),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[0]),
        .I4(ck_po_stg2_f_indec),
        .O(ck_po_stg2_f_indec_i_1_n_0));
  FDRE ck_po_stg2_f_indec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ck_po_stg2_f_indec_i_1_n_0),
        .Q(ck_po_stg2_f_indec),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \cmd_pipe_plus.mc_data_offset[0]_i_1 
       (.I0(Q[0]),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cmd_pipe_plus.mc_data_offset[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hAAAA2888)) 
    \cmd_pipe_plus.mc_data_offset[2]_i_1 
       (.I0(sent_col),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\cmd_pipe_plus.mc_data_offset_reg[2] ),
        .O(granted_col_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cmd_pipe_plus.mc_data_offset[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cmd_pipe_plus.mc_data_offset[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cmd_pipe_plus.mc_data_offset[5]_i_2 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'h0FD0)) 
    \ctl_lane_cnt[0]_i_1__0 
       (.I0(fine_adjust_lane_cnt[1]),
        .I1(fine_adjust_lane_cnt[2]),
        .I2(ctl_lane_cnt_0),
        .I3(fine_adjust_lane_cnt[0]),
        .O(\ctl_lane_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h2FC0)) 
    \ctl_lane_cnt[1]_i_1__0 
       (.I0(fine_adjust_lane_cnt[2]),
        .I1(fine_adjust_lane_cnt[0]),
        .I2(ctl_lane_cnt_0),
        .I3(fine_adjust_lane_cnt[1]),
        .O(\ctl_lane_cnt[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \ctl_lane_cnt[2]_i_1__0 
       (.I0(fine_adjust_lane_cnt[1]),
        .I1(fine_adjust_lane_cnt[0]),
        .I2(ctl_lane_cnt_0),
        .I3(fine_adjust_lane_cnt[2]),
        .O(\ctl_lane_cnt[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h0840)) 
    \ctl_lane_cnt[2]_i_2__0 
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[2]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[1]),
        .O(ctl_lane_cnt_0));
  FDRE \ctl_lane_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ctl_lane_cnt[0]_i_1__0_n_0 ),
        .Q(fine_adjust_lane_cnt[0]),
        .R(ck_po_stg2_f_en_reg_0));
  FDRE \ctl_lane_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ctl_lane_cnt[1]_i_1__0_n_0 ),
        .Q(fine_adjust_lane_cnt[1]),
        .R(ck_po_stg2_f_en_reg_0));
  FDRE \ctl_lane_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\ctl_lane_cnt[2]_i_1__0_n_0 ),
        .Q(fine_adjust_lane_cnt[2]),
        .R(ck_po_stg2_f_en_reg_0));
  LUT5 #(
    .INIT(32'hF4F4F4FF)) 
    \dec_cnt[0]_i_1 
       (.I0(\dec_cnt[0]_i_2_n_0 ),
        .I1(\dec_cnt_reg[2]_i_2_n_6 ),
        .I2(\dec_cnt[0]_i_3_n_0 ),
        .I3(\first_fail_taps_reg_n_0_[1] ),
        .I4(\dec_cnt[0]_i_4_n_0 ),
        .O(dec_cnt[0]));
  LUT6 #(
    .INIT(64'hFFFF30AAFFFFF3AA)) 
    \dec_cnt[0]_i_2 
       (.I0(\dec_cnt[5]_i_14_n_0 ),
        .I1(\dec_cnt[0]_i_5_n_0 ),
        .I2(\inc_cnt_reg_n_0_[5] ),
        .I3(first_fail_detect_reg_1),
        .I4(fine_adj_state_r[0]),
        .I5(\dec_cnt[5]_i_13_n_0 ),
        .O(\dec_cnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555500FC0000)) 
    \dec_cnt[0]_i_3 
       (.I0(\dec_cnt_reg_n_0_[0] ),
        .I1(\dec_cnt_reg[2]_i_2_n_6 ),
        .I2(\dec_cnt[0]_i_6_n_0 ),
        .I3(\inc_cnt_reg_n_0_[1] ),
        .I4(first_fail_detect_reg_1),
        .I5(fine_adj_state_r[0]),
        .O(\dec_cnt[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \dec_cnt[0]_i_4 
       (.I0(first_fail_detect_i_1_n_0),
        .I1(\dec_cnt[5]_i_15_n_0 ),
        .I2(fine_adj_state_r[0]),
        .I3(pi_dqs_found_any_bank),
        .I4(detect_pi_found_dqs),
        .O(\dec_cnt[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \dec_cnt[0]_i_5 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(\inc_cnt_reg_n_0_[4] ),
        .I3(\inc_cnt_reg_n_0_[0] ),
        .O(\dec_cnt[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \dec_cnt[0]_i_6 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\dec_cnt[5]_i_8_n_0 ),
        .I2(first_fail_detect_reg_n_0),
        .O(\dec_cnt[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4FFF4FFF4F4F4)) 
    \dec_cnt[1]_i_1 
       (.I0(\dec_cnt[4]_i_2_n_0 ),
        .I1(\dec_cnt_reg[2]_i_2_n_5 ),
        .I2(\dec_cnt[1]_i_2_n_0 ),
        .I3(\dec_cnt[4]_i_5_n_0 ),
        .I4(\inc_cnt_reg_n_0_[2] ),
        .I5(\inc_cnt_reg_n_0_[1] ),
        .O(dec_cnt[1]));
  LUT5 #(
    .INIT(32'hF11F1111)) 
    \dec_cnt[1]_i_2 
       (.I0(\dec_cnt[0]_i_4_n_0 ),
        .I1(\first_fail_taps_reg_n_0_[2] ),
        .I2(\dec_cnt_reg_n_0_[0] ),
        .I3(\dec_cnt_reg_n_0_[1] ),
        .I4(fine_adj_state_r[0]),
        .O(\dec_cnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4FFF4)) 
    \dec_cnt[2]_i_1 
       (.I0(\dec_cnt[4]_i_2_n_0 ),
        .I1(\dec_cnt_reg[2]_i_2_n_4 ),
        .I2(\dec_cnt[2]_i_3_n_0 ),
        .I3(\dec_cnt[4]_i_5_n_0 ),
        .I4(\dec_cnt[2]_i_4_n_0 ),
        .I5(\inc_cnt_reg_n_0_[3] ),
        .O(dec_cnt[2]));
  LUT6 #(
    .INIT(64'hF1F1F11F11111111)) 
    \dec_cnt[2]_i_3 
       (.I0(\dec_cnt[0]_i_4_n_0 ),
        .I1(\first_fail_taps_reg_n_0_[3] ),
        .I2(\dec_cnt_reg_n_0_[2] ),
        .I3(\dec_cnt_reg_n_0_[1] ),
        .I4(\dec_cnt_reg_n_0_[0] ),
        .I5(fine_adj_state_r[0]),
        .O(\dec_cnt[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dec_cnt[2]_i_4 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .O(\dec_cnt[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[2]_i_5 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\first_fail_taps_reg_n_0_[3] ),
        .O(\dec_cnt[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[2]_i_6 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\first_fail_taps_reg_n_0_[2] ),
        .O(\dec_cnt[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[2]_i_7 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\first_fail_taps_reg_n_0_[1] ),
        .O(\dec_cnt[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[2]_i_8 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\first_fail_taps_reg_n_0_[0] ),
        .O(\dec_cnt[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4FFF4FFF4F4F4)) 
    \dec_cnt[3]_i_1 
       (.I0(\dec_cnt[4]_i_2_n_0 ),
        .I1(\dec_cnt_reg[4]_i_3_n_7 ),
        .I2(\dec_cnt[3]_i_2_n_0 ),
        .I3(\dec_cnt[4]_i_5_n_0 ),
        .I4(\dec_cnt[3]_i_3_n_0 ),
        .I5(\inc_cnt_reg_n_0_[4] ),
        .O(dec_cnt[3]));
  LUT5 #(
    .INIT(32'hF11F1111)) 
    \dec_cnt[3]_i_2 
       (.I0(\dec_cnt[0]_i_4_n_0 ),
        .I1(\first_fail_taps_reg_n_0_[4] ),
        .I2(\dec_cnt_reg_n_0_[3] ),
        .I3(\dec_cnt[3]_i_4_n_0 ),
        .I4(fine_adj_state_r[0]),
        .O(\dec_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dec_cnt[3]_i_3 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .O(\dec_cnt[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \dec_cnt[3]_i_4 
       (.I0(\dec_cnt_reg_n_0_[2] ),
        .I1(\dec_cnt_reg_n_0_[1] ),
        .I2(\dec_cnt_reg_n_0_[0] ),
        .O(\dec_cnt[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4FFF4FFF4FFF4)) 
    \dec_cnt[4]_i_1 
       (.I0(\dec_cnt[4]_i_2_n_0 ),
        .I1(\dec_cnt_reg[4]_i_3_n_6 ),
        .I2(\dec_cnt[4]_i_4_n_0 ),
        .I3(\dec_cnt[4]_i_5_n_0 ),
        .I4(\inc_cnt_reg_n_0_[5] ),
        .I5(\dec_cnt[4]_i_6_n_0 ),
        .O(dec_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF330AAAA)) 
    \dec_cnt[4]_i_2 
       (.I0(\dec_cnt[5]_i_14_n_0 ),
        .I1(\dec_cnt[5]_i_13_n_0 ),
        .I2(\FSM_sequential_fine_adj_state_r[1]_i_5_n_0 ),
        .I3(\inc_cnt_reg_n_0_[5] ),
        .I4(first_fail_detect_reg_1),
        .I5(fine_adj_state_r[0]),
        .O(\dec_cnt[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF11F1111)) 
    \dec_cnt[4]_i_4 
       (.I0(\dec_cnt[0]_i_4_n_0 ),
        .I1(\first_fail_taps_reg_n_0_[5] ),
        .I2(\dec_cnt_reg_n_0_[4] ),
        .I3(\dec_cnt[4]_i_9_n_0 ),
        .I4(fine_adj_state_r[0]),
        .O(\dec_cnt[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000440)) 
    \dec_cnt[4]_i_5 
       (.I0(fine_adj_state_r[0]),
        .I1(first_fail_detect_reg_1),
        .I2(\inc_cnt_reg_n_0_[5] ),
        .I3(\FSM_sequential_fine_adj_state_r[1]_i_5_n_0 ),
        .I4(first_fail_detect_reg_n_0),
        .I5(\dec_cnt[5]_i_8_n_0 ),
        .O(\dec_cnt[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dec_cnt[4]_i_6 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(\inc_cnt_reg_n_0_[3] ),
        .I3(\inc_cnt_reg_n_0_[1] ),
        .O(\dec_cnt[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[4]_i_7 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\first_fail_taps_reg_n_0_[5] ),
        .O(\dec_cnt[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[4]_i_8 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\first_fail_taps_reg_n_0_[4] ),
        .O(\dec_cnt[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dec_cnt[4]_i_9 
       (.I0(\dec_cnt_reg_n_0_[3] ),
        .I1(\dec_cnt_reg_n_0_[0] ),
        .I2(\dec_cnt_reg_n_0_[1] ),
        .I3(\dec_cnt_reg_n_0_[2] ),
        .O(\dec_cnt[4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \dec_cnt[5]_i_1 
       (.I0(\dec_cnt[5]_i_3_n_0 ),
        .I1(\dec_cnt[5]_i_4_n_0 ),
        .I2(\dec_cnt[5]_i_5_n_0 ),
        .I3(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .O(\dec_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \dec_cnt[5]_i_10 
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[2]),
        .I3(detect_pi_found_dqs),
        .I4(pi_dqs_found_any_bank),
        .I5(fine_adj_state_r[0]),
        .O(\dec_cnt[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \dec_cnt[5]_i_11 
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[0]),
        .I2(detect_pi_found_dqs),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[1]),
        .O(\dec_cnt[5]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dec_cnt[5]_i_12 
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[1]),
        .O(\dec_cnt[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFFFFFFF)) 
    \dec_cnt[5]_i_13 
       (.I0(first_fail_detect_reg_n_0),
        .I1(stable_pass_cnt_reg[3]),
        .I2(stable_pass_cnt_reg[2]),
        .I3(stable_pass_cnt_reg[1]),
        .I4(stable_pass_cnt_reg[4]),
        .I5(stable_pass_cnt_reg[5]),
        .O(\dec_cnt[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0000FFFFFFFF)) 
    \dec_cnt[5]_i_14 
       (.I0(\first_fail_taps_reg_n_0_[1] ),
        .I1(\first_fail_taps_reg_n_0_[2] ),
        .I2(\first_fail_taps_reg_n_0_[3] ),
        .I3(\first_fail_taps_reg_n_0_[4] ),
        .I4(\first_fail_taps_reg_n_0_[5] ),
        .I5(first_fail_detect_reg_n_0),
        .O(\dec_cnt[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \dec_cnt[5]_i_15 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\inc_cnt_reg_n_0_[4] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .I3(\inc_cnt_reg_n_0_[3] ),
        .I4(\inc_cnt_reg_n_0_[1] ),
        .I5(\inc_cnt_reg_n_0_[5] ),
        .O(\dec_cnt[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFF90FF90FFFFFF90)) 
    \dec_cnt[5]_i_2 
       (.I0(\dec_cnt_reg_n_0_[5] ),
        .I1(\dec_cnt[5]_i_6_n_0 ),
        .I2(fine_adj_state_r[0]),
        .I3(\dec_cnt[5]_i_7_n_0 ),
        .I4(\dec_cnt[5]_i_8_n_0 ),
        .I5(\dec_cnt[5]_i_9_n_0 ),
        .O(dec_cnt[5]));
  LUT6 #(
    .INIT(64'h50FF505050504040)) 
    \dec_cnt[5]_i_3 
       (.I0(\dec_cnt[5]_i_8_n_0 ),
        .I1(first_fail_detect_reg_n_0),
        .I2(\dec_cnt[5]_i_10_n_0 ),
        .I3(\dec_cnt[5]_i_11_n_0 ),
        .I4(\FSM_sequential_fine_adj_state_r[1]_i_5_n_0 ),
        .I5(\inc_cnt_reg_n_0_[5] ),
        .O(\dec_cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \dec_cnt[5]_i_4 
       (.I0(fine_adjust_lane_cnt[2]),
        .I1(fine_adjust_lane_cnt[1]),
        .I2(fine_adjust_lane_cnt[0]),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[0]),
        .I5(\dec_cnt[5]_i_12_n_0 ),
        .O(\dec_cnt[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dec_cnt[5]_i_5 
       (.I0(\dec_cnt_reg_n_0_[5] ),
        .I1(\dec_cnt_reg_n_0_[3] ),
        .I2(\dec_cnt_reg_n_0_[0] ),
        .I3(\dec_cnt_reg_n_0_[1] ),
        .I4(\dec_cnt_reg_n_0_[2] ),
        .I5(\dec_cnt_reg_n_0_[4] ),
        .O(\dec_cnt[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dec_cnt[5]_i_6 
       (.I0(\dec_cnt_reg_n_0_[4] ),
        .I1(\dec_cnt_reg_n_0_[2] ),
        .I2(\dec_cnt_reg_n_0_[1] ),
        .I3(\dec_cnt_reg_n_0_[0] ),
        .I4(\dec_cnt_reg_n_0_[3] ),
        .O(\dec_cnt[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000008080000FF08)) 
    \dec_cnt[5]_i_7 
       (.I0(\dec_cnt[4]_i_6_n_0 ),
        .I1(\inc_cnt_reg_n_0_[5] ),
        .I2(\dec_cnt[5]_i_13_n_0 ),
        .I3(\dec_cnt[5]_i_14_n_0 ),
        .I4(fine_adj_state_r[0]),
        .I5(first_fail_detect_reg_1),
        .O(\dec_cnt[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h15555555)) 
    \dec_cnt[5]_i_8 
       (.I0(stable_pass_cnt_reg[5]),
        .I1(stable_pass_cnt_reg[4]),
        .I2(stable_pass_cnt_reg[1]),
        .I3(stable_pass_cnt_reg[2]),
        .I4(stable_pass_cnt_reg[3]),
        .O(\dec_cnt[5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \dec_cnt[5]_i_9 
       (.I0(detect_pi_found_dqs),
        .I1(pi_dqs_found_any_bank),
        .I2(fine_adj_state_r[0]),
        .I3(\dec_cnt[5]_i_15_n_0 ),
        .O(\dec_cnt[5]_i_9_n_0 ));
  FDRE \dec_cnt_reg[0] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[0]),
        .Q(\dec_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \dec_cnt_reg[1] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[1]),
        .Q(\dec_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \dec_cnt_reg[2] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[2]),
        .Q(\dec_cnt_reg_n_0_[2] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dec_cnt_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\dec_cnt_reg[2]_i_2_n_0 ,\dec_cnt_reg[2]_i_2_n_1 ,\dec_cnt_reg[2]_i_2_n_2 ,\dec_cnt_reg[2]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\inc_cnt_reg_n_0_[3] ,\inc_cnt_reg_n_0_[2] ,\inc_cnt_reg_n_0_[1] ,\inc_cnt_reg_n_0_[0] }),
        .O({\dec_cnt_reg[2]_i_2_n_4 ,\dec_cnt_reg[2]_i_2_n_5 ,\dec_cnt_reg[2]_i_2_n_6 ,\NLW_dec_cnt_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\dec_cnt[2]_i_5_n_0 ,\dec_cnt[2]_i_6_n_0 ,\dec_cnt[2]_i_7_n_0 ,\dec_cnt[2]_i_8_n_0 }));
  FDRE \dec_cnt_reg[3] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[3]),
        .Q(\dec_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \dec_cnt_reg[4] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[4]),
        .Q(\dec_cnt_reg_n_0_[4] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dec_cnt_reg[4]_i_3 
       (.CI(\dec_cnt_reg[2]_i_2_n_0 ),
        .CO({\NLW_dec_cnt_reg[4]_i_3_CO_UNCONNECTED [3:1],\dec_cnt_reg[4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\inc_cnt_reg_n_0_[4] }),
        .O({\NLW_dec_cnt_reg[4]_i_3_O_UNCONNECTED [3:2],\dec_cnt_reg[4]_i_3_n_6 ,\dec_cnt_reg[4]_i_3_n_7 }),
        .S({1'b0,1'b0,\dec_cnt[4]_i_7_n_0 ,\dec_cnt[4]_i_8_n_0 }));
  FDRE \dec_cnt_reg[5] 
       (.C(CLK),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[5]),
        .Q(\dec_cnt_reg_n_0_[5] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \detect_rd_cnt[0]_i_1 
       (.I0(detect_rd_cnt_reg[0]),
        .O(detect_rd_cnt0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \detect_rd_cnt[1]_i_1 
       (.I0(detect_rd_cnt_reg[1]),
        .I1(detect_rd_cnt_reg[0]),
        .O(\detect_rd_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \detect_rd_cnt[2]_i_1 
       (.I0(detect_rd_cnt_reg[2]),
        .I1(detect_rd_cnt_reg[0]),
        .I2(detect_rd_cnt_reg[1]),
        .O(detect_rd_cnt0__0[2]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \detect_rd_cnt[3]_i_1 
       (.I0(\pi_rst_stg1_cal_r1_reg[0]_0 ),
        .I1(detect_rd_cnt_reg[2]),
        .I2(detect_rd_cnt_reg[3]),
        .I3(detect_rd_cnt_reg[1]),
        .I4(detect_rd_cnt_reg[0]),
        .O(\detect_rd_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \detect_rd_cnt[3]_i_2 
       (.I0(detect_pi_found_dqs),
        .I1(detect_rd_cnt_reg[2]),
        .I2(detect_rd_cnt_reg[3]),
        .I3(detect_rd_cnt_reg[1]),
        .I4(detect_rd_cnt_reg[0]),
        .O(detect_rd_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \detect_rd_cnt[3]_i_3 
       (.I0(detect_rd_cnt_reg[3]),
        .I1(detect_rd_cnt_reg[2]),
        .I2(detect_rd_cnt_reg[1]),
        .I3(detect_rd_cnt_reg[0]),
        .O(detect_rd_cnt0__0[3]));
  FDSE \detect_rd_cnt_reg[0] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[0]),
        .Q(detect_rd_cnt_reg[0]),
        .S(\detect_rd_cnt[3]_i_1_n_0 ));
  FDSE \detect_rd_cnt_reg[1] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(\detect_rd_cnt[1]_i_1_n_0 ),
        .Q(detect_rd_cnt_reg[1]),
        .S(\detect_rd_cnt[3]_i_1_n_0 ));
  FDSE \detect_rd_cnt_reg[2] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[2]),
        .Q(detect_rd_cnt_reg[2]),
        .S(\detect_rd_cnt[3]_i_1_n_0 ));
  FDRE \detect_rd_cnt_reg[3] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[3]),
        .Q(detect_rd_cnt_reg[3]),
        .R(\detect_rd_cnt[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    dqs_found_done_r_i_1
       (.I0(dqs_found_done_r_i_2_n_0),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .I2(\rnk_cnt_r_reg_n_0_[1] ),
        .I3(init_dqsfound_done_r1_reg_n_0),
        .O(dqs_found_done_r0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    dqs_found_done_r_i_2
       (.I0(pi_dqs_found_any_bank),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[0]),
        .O(dqs_found_done_r_i_2_n_0));
  FDRE dqs_found_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_found_done_r0),
        .Q(pi_dqs_found_done),
        .R(ck_po_stg2_f_en_reg_0));
  LUT5 #(
    .INIT(32'h15FF1500)) 
    dqs_found_prech_req_i_1
       (.I0(fine_adj_state_r[2]),
        .I1(dqs_found_prech_req_i_2_n_0),
        .I2(dqs_found_prech_req_i_3_n_0),
        .I3(dqs_found_prech_req_i_4_n_0),
        .I4(dqs_found_prech_req),
        .O(dqs_found_prech_req_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    dqs_found_prech_req_i_2
       (.I0(first_fail_detect_reg_n_0),
        .I1(detect_pi_found_dqs),
        .I2(pi_dqs_found_any_bank),
        .I3(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ),
        .O(dqs_found_prech_req_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h02FF)) 
    dqs_found_prech_req_i_3
       (.I0(detect_pi_found_dqs),
        .I1(pi_dqs_found_any_bank),
        .I2(first_fail_detect_i_1_n_0),
        .I3(\FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ),
        .O(dqs_found_prech_req_i_3_n_0));
  LUT6 #(
    .INIT(64'h00F0000000000044)) 
    dqs_found_prech_req_i_4
       (.I0(dqs_found_prech_req_i_5_n_0),
        .I1(detect_pi_found_dqs),
        .I2(prech_done),
        .I3(\dec_cnt[5]_i_12_n_0 ),
        .I4(fine_adj_state_r[0]),
        .I5(fine_adj_state_r[2]),
        .O(dqs_found_prech_req_i_4_n_0));
  LUT5 #(
    .INIT(32'h0030ABBB)) 
    dqs_found_prech_req_i_5
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ),
        .I1(pi_dqs_found_any_bank),
        .I2(first_fail_detect_reg_n_0),
        .I3(\dec_cnt[5]_i_8_n_0 ),
        .I4(\FSM_sequential_fine_adj_state_r[2]_i_3_n_0 ),
        .O(dqs_found_prech_req_i_5_n_0));
  FDRE dqs_found_prech_req_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_found_prech_req_i_1_n_0),
        .Q(dqs_found_prech_req),
        .R(ck_po_stg2_f_en_reg_0));
  FDRE dqs_found_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_found_start_r_reg_0),
        .Q(dqs_found_start_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    final_dec_done_i_1
       (.I0(init_dec_done_i_2_n_0),
        .I1(init_dec_done_reg_n_0),
        .I2(final_dec_done_reg_n_0),
        .O(final_dec_done_i_1_n_0));
  FDRE final_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(final_dec_done_i_1_n_0),
        .Q(final_dec_done_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    fine_adjust_done_r_i_1
       (.I0(pi_dqs_found_any_bank),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[0]),
        .I5(ddr3_ila_basic[1]),
        .O(fine_adjust_done_r_i_1_n_0));
  FDRE fine_adjust_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fine_adjust_done_r_i_1_n_0),
        .Q(ddr3_ila_basic[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    fine_adjust_i_1
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[1]),
        .I4(init_dqsfound_done_r5),
        .I5(fine_adjust_reg_n_0),
        .O(fine_adjust_i_1_n_0));
  FDRE fine_adjust_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fine_adjust_i_1_n_0),
        .Q(fine_adjust_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h00007FFFFFFFFFFF)) 
    first_fail_detect_i_1
       (.I0(stable_pass_cnt_reg[3]),
        .I1(stable_pass_cnt_reg[2]),
        .I2(stable_pass_cnt_reg[1]),
        .I3(stable_pass_cnt_reg[4]),
        .I4(stable_pass_cnt_reg[5]),
        .I5(first_fail_detect_reg_n_0),
        .O(first_fail_detect_i_1_n_0));
  FDRE first_fail_detect_reg
       (.C(CLK),
        .CE(first_fail_detect),
        .D(first_fail_detect_i_1_n_0),
        .Q(first_fail_detect_reg_n_0),
        .R(first_fail_detect_reg_0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \first_fail_taps[5]_i_1 
       (.I0(first_fail_detect_i_1_n_0),
        .I1(fine_adj_state_r[0]),
        .I2(first_fail_detect_reg_1),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[1]),
        .I5(fine_adj_state_r[3]),
        .O(first_fail_detect));
  FDRE \first_fail_taps_reg[0] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[0] ),
        .Q(\first_fail_taps_reg_n_0_[0] ),
        .R(SR));
  FDRE \first_fail_taps_reg[1] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[1] ),
        .Q(\first_fail_taps_reg_n_0_[1] ),
        .R(SR));
  FDRE \first_fail_taps_reg[2] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[2] ),
        .Q(\first_fail_taps_reg_n_0_[2] ),
        .R(SR));
  FDRE \first_fail_taps_reg[3] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[3] ),
        .Q(\first_fail_taps_reg_n_0_[3] ),
        .R(SR));
  FDRE \first_fail_taps_reg[4] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[4] ),
        .Q(\first_fail_taps_reg_n_0_[4] ),
        .R(SR));
  FDRE \first_fail_taps_reg[5] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\inc_cnt_reg_n_0_[5] ),
        .Q(\first_fail_taps_reg_n_0_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFCF0F0FAFCF0F0)) 
    \gen_byte_sel_div2.calib_in_common_i_2 
       (.I0(\gen_byte_sel_div2.calib_in_common_i_4_n_0 ),
        .I1(rst_stg1_cal),
        .I2(\calib_sel_reg[1]_0 ),
        .I3(\gen_byte_sel_div2.calib_in_common_i_5_n_0 ),
        .I4(ck_addr_cmd_delay_done),
        .I5(\gen_byte_sel_div2.calib_in_common_reg ),
        .O(\pi_rst_stg1_cal_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_byte_sel_div2.calib_in_common_i_4 
       (.I0(pi_dqs_found_done),
        .I1(\gen_byte_sel_div2.calib_in_common_i_2_0 ),
        .O(\gen_byte_sel_div2.calib_in_common_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_byte_sel_div2.calib_in_common_i_5 
       (.I0(ddr3_ila_basic[1]),
        .I1(rd_data_offset_cal_done),
        .O(\gen_byte_sel_div2.calib_in_common_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \gen_byte_sel_div2.ctl_lane_sel[0]_i_1 
       (.I0(fine_adjust_lane_cnt[0]),
        .I1(rst_stg1_cal),
        .I2(ck_addr_cmd_delay_done),
        .I3(ctl_lane_cnt[0]),
        .I4(ctl_lane_sel),
        .I5(\gen_byte_sel_div2.ctl_lane_sel_reg[0] ),
        .O(\ctl_lane_cnt_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \gen_byte_sel_div2.ctl_lane_sel[1]_i_1 
       (.I0(fine_adjust_lane_cnt[1]),
        .I1(rst_stg1_cal),
        .I2(ck_addr_cmd_delay_done),
        .I3(ctl_lane_cnt[1]),
        .I4(ctl_lane_sel),
        .I5(\gen_byte_sel_div2.ctl_lane_sel_reg[1] ),
        .O(\ctl_lane_cnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \gen_byte_sel_div2.ctl_lane_sel[2]_i_1 
       (.I0(fine_adjust_lane_cnt[2]),
        .I1(rst_stg1_cal),
        .I2(ck_addr_cmd_delay_done),
        .I3(ctl_lane_cnt[2]),
        .I4(ctl_lane_sel),
        .I5(\gen_byte_sel_div2.ctl_lane_sel_reg[2]_1 ),
        .O(\ctl_lane_cnt_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h75000000)) 
    \gen_byte_sel_div2.ctl_lane_sel[2]_i_2 
       (.I0(ck_addr_cmd_delay_done),
        .I1(ddr3_ila_basic[1]),
        .I2(rd_data_offset_cal_done),
        .I3(dqs_po_dec_done),
        .I4(pi_fine_dly_dec_done),
        .O(ctl_lane_sel));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_3 
       (.I0(pi_dqs_found_done),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 ),
        .O(dqs_found_done_r_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b1),
        .O(n_0_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF40404050)) 
    ififo_rst_i_1
       (.I0(calib_zero_inputs),
        .I1(ofifo_rst_reg_1),
        .I2(rst_stg1_cal),
        .I3(ofifo_rst_reg_0),
        .I4(ofifo_rst_reg),
        .I5(phy_if_reset),
        .O(ififo_rst_reg0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \inc_cnt[0]_i_1 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inc_cnt[1]_i_1 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inc_cnt[2]_i_1 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inc_cnt[3]_i_1 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .I3(\inc_cnt_reg_n_0_[0] ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inc_cnt[4]_i_1 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(\inc_cnt_reg_n_0_[3] ),
        .I3(\inc_cnt_reg_n_0_[2] ),
        .I4(\inc_cnt_reg_n_0_[1] ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \inc_cnt[5]_i_1 
       (.I0(\inc_cnt[5]_i_3_n_0 ),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adjust_lane_cnt[2]),
        .I4(fine_adjust_lane_cnt[1]),
        .I5(fine_adjust_lane_cnt[0]),
        .O(inc_cnt));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inc_cnt[5]_i_2 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(\inc_cnt_reg_n_0_[4] ),
        .I3(\inc_cnt_reg_n_0_[2] ),
        .I4(\inc_cnt_reg_n_0_[3] ),
        .I5(\inc_cnt_reg_n_0_[1] ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \inc_cnt[5]_i_3 
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[2]),
        .O(\inc_cnt[5]_i_3_n_0 ));
  FDRE \inc_cnt_reg[0] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in[0]),
        .Q(\inc_cnt_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1));
  FDRE \inc_cnt_reg[1] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in[1]),
        .Q(\inc_cnt_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1));
  FDRE \inc_cnt_reg[2] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in[2]),
        .Q(\inc_cnt_reg_n_0_[2] ),
        .R(rstdiv0_sync_r1));
  FDRE \inc_cnt_reg[3] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in[3]),
        .Q(\inc_cnt_reg_n_0_[3] ),
        .R(rstdiv0_sync_r1));
  FDRE \inc_cnt_reg[4] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in[4]),
        .Q(\inc_cnt_reg_n_0_[4] ),
        .R(rstdiv0_sync_r1));
  FDRE \inc_cnt_reg[5] 
       (.C(CLK),
        .CE(inc_cnt),
        .D(p_0_in[5]),
        .Q(\inc_cnt_reg_n_0_[5] ),
        .R(rstdiv0_sync_r1));
  LUT1 #(
    .INIT(2'h1)) 
    \init_dec_cnt[0]_i_1 
       (.I0(init_dec_cnt_reg[0]),
        .O(init_dec_cnt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \init_dec_cnt[1]_i_1 
       (.I0(init_dec_cnt_reg[0]),
        .I1(init_dec_cnt_reg[1]),
        .O(\init_dec_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \init_dec_cnt[2]_i_1 
       (.I0(init_dec_cnt_reg[0]),
        .I1(init_dec_cnt_reg[1]),
        .I2(init_dec_cnt_reg[2]),
        .O(init_dec_cnt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \init_dec_cnt[3]_i_1 
       (.I0(init_dec_cnt_reg[2]),
        .I1(init_dec_cnt_reg[1]),
        .I2(init_dec_cnt_reg[0]),
        .I3(init_dec_cnt_reg[3]),
        .O(init_dec_cnt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \init_dec_cnt[4]_i_1 
       (.I0(init_dec_cnt_reg[3]),
        .I1(init_dec_cnt_reg[0]),
        .I2(init_dec_cnt_reg[1]),
        .I3(init_dec_cnt_reg[2]),
        .I4(init_dec_cnt_reg[4]),
        .O(init_dec_cnt0[4]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \init_dec_cnt[5]_i_1 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[2]),
        .I5(\init_dec_cnt[5]_i_3_n_0 ),
        .O(init_dec_cnt));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \init_dec_cnt[5]_i_2 
       (.I0(init_dec_cnt_reg[4]),
        .I1(init_dec_cnt_reg[2]),
        .I2(init_dec_cnt_reg[1]),
        .I3(init_dec_cnt_reg[0]),
        .I4(init_dec_cnt_reg[3]),
        .I5(init_dec_cnt_reg[5]),
        .O(\init_dec_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \init_dec_cnt[5]_i_3 
       (.I0(fine_adjust_lane_cnt[0]),
        .I1(fine_adjust_lane_cnt[1]),
        .I2(fine_adjust_lane_cnt[2]),
        .O(\init_dec_cnt[5]_i_3_n_0 ));
  FDSE \init_dec_cnt_reg[0] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[0]),
        .Q(init_dec_cnt_reg[0]),
        .S(rstdiv0_sync_r1));
  FDSE \init_dec_cnt_reg[1] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(\init_dec_cnt[1]_i_1_n_0 ),
        .Q(init_dec_cnt_reg[1]),
        .S(rstdiv0_sync_r1));
  FDSE \init_dec_cnt_reg[2] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[2]),
        .Q(init_dec_cnt_reg[2]),
        .S(rstdiv0_sync_r1));
  FDSE \init_dec_cnt_reg[3] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[3]),
        .Q(init_dec_cnt_reg[3]),
        .S(rstdiv0_sync_r1));
  FDSE \init_dec_cnt_reg[4] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[4]),
        .Q(init_dec_cnt_reg[4]),
        .S(rstdiv0_sync_r1));
  FDRE \init_dec_cnt_reg[5] 
       (.C(CLK),
        .CE(init_dec_cnt),
        .D(\init_dec_cnt[5]_i_2_n_0 ),
        .Q(init_dec_cnt_reg[5]),
        .R(rstdiv0_sync_r1));
  LUT3 #(
    .INIT(8'hCD)) 
    init_dec_done_i_1
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I1(init_dec_done_reg_n_0),
        .I2(init_dec_done_i_2_n_0),
        .O(init_dec_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    init_dec_done_i_2
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[0]),
        .I4(\FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ),
        .O(init_dec_done_i_2_n_0));
  FDRE init_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_dec_done_i_1_n_0),
        .Q(init_dec_done_reg_n_0),
        .R(ck_po_stg2_f_en_reg_0));
  FDRE init_dqsfound_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_data_offset_cal_done),
        .Q(init_dqsfound_done_r1_reg_n_0),
        .R(1'b0));
  FDRE init_dqsfound_done_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_dqsfound_done_r1_reg_n_0),
        .Q(init_dqsfound_done_r2),
        .R(1'b0));
  (* srl_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dqsfound_done_r4_reg_srl2 " *) 
  SRL16E init_dqsfound_done_r4_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(init_dqsfound_done_r2),
        .Q(init_dqsfound_done_r4_reg_srl2_n_0));
  FDRE init_dqsfound_done_r5_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_dqsfound_done_r4_reg_srl2_n_0),
        .Q(init_dqsfound_done_r5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h0000222E)) 
    init_dqsfound_done_r_i_1
       (.I0(rd_data_offset_cal_done),
        .I1(pi_dqs_found_any_bank),
        .I2(\rnk_cnt_r_reg_n_0_[1] ),
        .I3(\rnk_cnt_r_reg_n_0_[0] ),
        .I4(pi_rst_stg1_cal_r),
        .O(init_dqsfound_done_r_i_1_n_0));
  FDRE init_dqsfound_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_dqsfound_done_r_i_1_n_0),
        .Q(rd_data_offset_cal_done),
        .R(first_fail_detect_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \init_state_r[1]_i_35 
       (.I0(pi_dqs_found_rank_done),
        .I1(\init_state_r[0]_i_16 ),
        .I2(pi_dqs_found_done),
        .O(rank_done_r_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF40404050)) 
    ofifo_rst_i_1
       (.I0(calib_zero_inputs),
        .I1(ofifo_rst_reg_1),
        .I2(rst_stg1_cal),
        .I3(ofifo_rst_reg_0),
        .I4(ofifo_rst_reg),
        .I5(A_rst_primitives),
        .O(ofifo_rst_reg0));
  LUT5 #(
    .INIT(32'h0000F010)) 
    \phaser_in_gen.phaser_in_i_5 
       (.I0(ofifo_rst_reg),
        .I1(ofifo_rst_reg_0),
        .I2(rst_stg1_cal),
        .I3(ofifo_rst_reg_1),
        .I4(calib_zero_inputs),
        .O(\calib_sel_reg[1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_dqs_found_all_bank[0]_i_1 
       (.I0(pi_dqs_found_lanes_r3[0]),
        .I1(dqs_found_start_r_reg_0),
        .I2(pi_dqs_found_any_bank),
        .O(\pi_dqs_found_all_bank[0]_i_1_n_0 ));
  FDRE \pi_dqs_found_all_bank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_any_bank),
        .Q(pi_dqs_found_any_bank_r),
        .R(1'b0));
  FDRE \pi_dqs_found_all_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_dqs_found_all_bank[0]_i_1_n_0 ),
        .Q(pi_dqs_found_any_bank),
        .R(ck_po_stg2_f_en_reg_0));
  LUT4 #(
    .INIT(16'hFF01)) 
    \pi_dqs_found_err_r[0]_i_1 
       (.I0(pi_dqs_found_any_bank),
        .I1(\pi_dqs_found_err_r[0]_i_2_n_0 ),
        .I2(\pi_dqs_found_err_r[0]_i_3_n_0 ),
        .I3(pi_dqs_found_err_r),
        .O(\pi_dqs_found_err_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    \pi_dqs_found_err_r[0]_i_2 
       (.I0(\rd_byte_data_offset_reg[0]_4 [0]),
        .I1(\rd_byte_data_offset_reg[0]_4 [1]),
        .I2(\rd_byte_data_offset_reg[0]_4 [2]),
        .I3(\rd_byte_data_offset_reg[0][3]_0 ),
        .I4(\rd_byte_data_offset_reg[0]_4 [4]),
        .I5(\rd_byte_data_offset_reg[0]_4 [5]),
        .O(\pi_dqs_found_err_r[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pi_dqs_found_err_r[0]_i_3 
       (.I0(retry_cnt_reg[4]),
        .I1(retry_cnt_reg[5]),
        .I2(retry_cnt_reg[6]),
        .I3(retry_cnt_reg[8]),
        .I4(\pi_dqs_found_err_r[0]_i_4_n_0 ),
        .O(\pi_dqs_found_err_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \pi_dqs_found_err_r[0]_i_4 
       (.I0(retry_cnt_reg[3]),
        .I1(retry_cnt_reg[2]),
        .I2(retry_cnt_reg[7]),
        .I3(retry_cnt_reg[9]),
        .I4(retry_cnt_reg[0]),
        .I5(retry_cnt_reg[1]),
        .O(\pi_dqs_found_err_r[0]_i_4_n_0 ));
  FDRE \pi_dqs_found_err_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_dqs_found_err_r[0]_i_1_n_0 ),
        .Q(pi_dqs_found_err_r),
        .R(SR));
  FDRE pi_dqs_found_err_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_err_r),
        .Q(ddr3_ila_basic[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(ddr3_ila_rdpath),
        .Q(pi_dqs_found_lanes_r1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_2),
        .Q(pi_dqs_found_lanes_r1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_1),
        .Q(pi_dqs_found_lanes_r1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_0),
        .Q(pi_dqs_found_lanes_r1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[0]),
        .Q(pi_dqs_found_lanes_r2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[1]),
        .Q(pi_dqs_found_lanes_r2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[2]),
        .Q(pi_dqs_found_lanes_r2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[3]),
        .Q(pi_dqs_found_lanes_r2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[0]),
        .Q(pi_dqs_found_lanes_r3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[1]),
        .Q(pi_dqs_found_lanes_r3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[2]),
        .Q(pi_dqs_found_lanes_r3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[3]),
        .Q(pi_dqs_found_lanes_r3[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \pi_rst_stg1_cal[0]_i_1 
       (.I0(pi_rst_stg1_cal_r),
        .I1(rst_dqs_find__0),
        .O(\pi_rst_stg1_cal[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFA8)) 
    \pi_rst_stg1_cal_r1[0]_i_1 
       (.I0(\pi_rst_stg1_cal_r1_reg_n_0_[0] ),
        .I1(pi_dqs_found_any_bank),
        .I2(pi_dqs_found_any_bank_r),
        .I3(pi_rst_stg1_cal_r),
        .I4(fine_adjust_reg_n_0),
        .I5(\pi_rst_stg1_cal_r1_reg[0]_0 ),
        .O(\pi_rst_stg1_cal_r1[0]_i_1_n_0 ));
  FDRE \pi_rst_stg1_cal_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_rst_stg1_cal_r1[0]_i_1_n_0 ),
        .Q(\pi_rst_stg1_cal_r1_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000011110111)) 
    \pi_rst_stg1_cal_r[0]_i_1 
       (.I0(fine_adjust_reg_n_0),
        .I1(\pi_rst_stg1_cal_r1_reg[0]_0 ),
        .I2(\pi_rst_stg1_cal_r[0]_i_2_n_0 ),
        .I3(\pi_dqs_found_err_r[0]_i_2_n_0 ),
        .I4(pi_rst_stg1_cal_r),
        .I5(\pi_rst_stg1_cal_r1_reg_n_0_[0] ),
        .O(\pi_rst_stg1_cal_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB0BB)) 
    \pi_rst_stg1_cal_r[0]_i_2 
       (.I0(pi_dqs_found_any_bank),
        .I1(pi_dqs_found_any_bank_r),
        .I2(dqs_found_start_r),
        .I3(dqs_found_start_r_reg_0),
        .O(\pi_rst_stg1_cal_r[0]_i_2_n_0 ));
  FDRE \pi_rst_stg1_cal_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_rst_stg1_cal_r[0]_i_1_n_0 ),
        .Q(pi_rst_stg1_cal_r),
        .R(1'b0));
  FDRE \pi_rst_stg1_cal_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pi_rst_stg1_cal[0]_i_1_n_0 ),
        .Q(rst_stg1_cal),
        .R(ck_po_stg2_f_en_reg_0));
  FDRE rank_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_rank_done),
        .Q(rank_done_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000EF0000)) 
    rank_done_r_i_1
       (.I0(\rnk_cnt_r_reg_n_0_[0] ),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .I2(rd_data_offset_cal_done),
        .I3(\pi_rst_stg1_cal_r1_reg[0]_0 ),
        .I4(pi_dqs_found_any_bank),
        .I5(pi_dqs_found_any_bank_r),
        .O(rank_done_r_i_1_n_0));
  FDRE rank_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rank_done_r_i_1_n_0),
        .Q(pi_dqs_found_rank_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset[0][5]_i_1 
       (.I0(rd_data_offset_cal_done),
        .I1(init_dqsfound_done_r1_reg_n_0),
        .O(p_42_out));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_4 [0]),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][1]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_4 [0]),
        .I1(\rd_byte_data_offset_reg[0]_4 [1]),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][2]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_4 [2]),
        .I1(\rd_byte_data_offset_reg[0]_4 [1]),
        .I2(\rd_byte_data_offset_reg[0]_4 [0]),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][3]_i_1 
       (.I0(\rd_byte_data_offset_reg[0][3]_0 ),
        .I1(\rd_byte_data_offset_reg[0]_4 [2]),
        .I2(\rd_byte_data_offset_reg[0]_4 [0]),
        .I3(\rd_byte_data_offset_reg[0]_4 [1]),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][4]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_4 [4]),
        .I1(\rd_byte_data_offset_reg[0][3]_0 ),
        .I2(\rd_byte_data_offset_reg[0]_4 [1]),
        .I3(\rd_byte_data_offset_reg[0]_4 [0]),
        .I4(\rd_byte_data_offset_reg[0]_4 [2]),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 
       (.I0(init_dqsfound_done_r1_reg_n_0),
        .I1(rd_data_offset_cal_done),
        .I2(\pi_rst_stg1_cal_r1_reg[0]_0 ),
        .O(final_data_offset_mc));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_2 
       (.I0(\rd_byte_data_offset_reg[0]_4 [5]),
        .I1(\rd_byte_data_offset_reg[0][3]_0 ),
        .I2(\rd_byte_data_offset_reg[0]_4 [4]),
        .I3(\rd_byte_data_offset_reg[0]_4 [1]),
        .I4(\rd_byte_data_offset_reg[0]_4 [0]),
        .I5(\rd_byte_data_offset_reg[0]_4 [2]),
        .O(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_2_n_0 ));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] 
       (.C(CLK),
        .CE(final_data_offset_mc),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] 
       (.C(CLK),
        .CE(final_data_offset_mc),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] 
       (.C(CLK),
        .CE(final_data_offset_mc),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3] 
       (.C(CLK),
        .CE(final_data_offset_mc),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4] 
       (.C(CLK),
        .CE(final_data_offset_mc),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] 
       (.C(CLK),
        .CE(final_data_offset_mc),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_2_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][0] 
       (.C(CLK),
        .CE(p_42_out),
        .D(\rd_byte_data_offset_reg[0]_4 [0]),
        .Q(rd_data_offset_ranks_0[0]),
        .R(SR));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1] 
       (.C(CLK),
        .CE(p_42_out),
        .D(\rd_byte_data_offset_reg[0]_4 [1]),
        .Q(rd_data_offset_ranks_0[1]),
        .R(SR));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2] 
       (.C(CLK),
        .CE(p_42_out),
        .D(\rd_byte_data_offset_reg[0]_4 [2]),
        .Q(rd_data_offset_ranks_0[2]),
        .R(SR));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3] 
       (.C(CLK),
        .CE(p_42_out),
        .D(\rd_byte_data_offset_reg[0][3]_0 ),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]_0 ),
        .R(SR));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][4] 
       (.C(CLK),
        .CE(p_42_out),
        .D(\rd_byte_data_offset_reg[0]_4 [4]),
        .Q(rd_data_offset_ranks_0[4]),
        .R(SR));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][5] 
       (.C(CLK),
        .CE(p_42_out),
        .D(\rd_byte_data_offset_reg[0]_4 [5]),
        .Q(rd_data_offset_ranks_0[5]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABFBB)) 
    \rd_byte_data_offset[0][5]_i_1 
       (.I0(\pi_rst_stg1_cal_r1_reg[0]_0 ),
        .I1(\pi_dqs_found_err_r[0]_i_2_n_0 ),
        .I2(rd_data_offset_cal_done),
        .I3(rank_done_r1),
        .I4(\rnk_cnt_r_reg_n_0_[0] ),
        .I5(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \rd_byte_data_offset[0][5]_i_2 
       (.I0(\pi_dqs_found_err_r[0]_i_2_n_0 ),
        .I1(\rd_byte_data_offset[0][5]_i_3_n_0 ),
        .I2(detect_rd_cnt_reg[3]),
        .I3(detect_rd_cnt_reg[2]),
        .I4(detect_rd_cnt_reg[0]),
        .I5(detect_rd_cnt_reg[1]),
        .O(rd_byte_data_offset));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \rd_byte_data_offset[0][5]_i_3 
       (.I0(rd_data_offset_cal_done),
        .I1(fine_adjust_reg_n_0),
        .I2(rank_done_r1),
        .I3(dqs_found_start_r),
        .I4(first_fail_detect_reg_1),
        .I5(\rd_byte_data_offset[0][5]_i_4_n_0 ),
        .O(\rd_byte_data_offset[0][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rd_byte_data_offset[0][5]_i_4 
       (.I0(\rnk_cnt_r_reg_n_0_[0] ),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\rd_byte_data_offset[0][5]_i_4_n_0 ));
  FDSE \rd_byte_data_offset_reg[0][0] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][0]_i_1_n_0 ),
        .Q(\rd_byte_data_offset_reg[0]_4 [0]),
        .S(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDSE \rd_byte_data_offset_reg[0][1] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][1]_i_1_n_0 ),
        .Q(\rd_byte_data_offset_reg[0]_4 [1]),
        .S(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][2] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][2]_i_1_n_0 ),
        .Q(\rd_byte_data_offset_reg[0]_4 [2]),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][3] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][3]_i_1_n_0 ),
        .Q(\rd_byte_data_offset_reg[0][3]_0 ),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDSE \rd_byte_data_offset_reg[0][4] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][4]_i_1_n_0 ),
        .Q(\rd_byte_data_offset_reg[0]_4 [4]),
        .S(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][5] 
       (.C(CLK),
        .CE(rd_byte_data_offset),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_2_n_0 ),
        .Q(\rd_byte_data_offset_reg[0]_4 [5]),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \retry_cnt[0]_i_1 
       (.I0(retry_cnt_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \retry_cnt[1]_i_1 
       (.I0(retry_cnt_reg[0]),
        .I1(retry_cnt_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \retry_cnt[2]_i_1 
       (.I0(retry_cnt_reg[0]),
        .I1(retry_cnt_reg[1]),
        .I2(retry_cnt_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \retry_cnt[3]_i_1 
       (.I0(retry_cnt_reg[3]),
        .I1(retry_cnt_reg[0]),
        .I2(retry_cnt_reg[1]),
        .I3(retry_cnt_reg[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \retry_cnt[4]_i_1 
       (.I0(retry_cnt_reg[4]),
        .I1(retry_cnt_reg[2]),
        .I2(retry_cnt_reg[3]),
        .I3(retry_cnt_reg[0]),
        .I4(retry_cnt_reg[1]),
        .O(\retry_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \retry_cnt[5]_i_1 
       (.I0(retry_cnt_reg[5]),
        .I1(retry_cnt_reg[2]),
        .I2(retry_cnt_reg[3]),
        .I3(retry_cnt_reg[0]),
        .I4(retry_cnt_reg[1]),
        .I5(retry_cnt_reg[4]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \retry_cnt[6]_i_1 
       (.I0(\retry_cnt[9]_i_4_n_0 ),
        .I1(retry_cnt_reg[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \retry_cnt[7]_i_1 
       (.I0(retry_cnt_reg[7]),
        .I1(\retry_cnt[9]_i_4_n_0 ),
        .I2(retry_cnt_reg[6]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \retry_cnt[8]_i_1 
       (.I0(retry_cnt_reg[8]),
        .I1(retry_cnt_reg[6]),
        .I2(\retry_cnt[9]_i_4_n_0 ),
        .I3(retry_cnt_reg[7]),
        .O(p_0_in__1[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \retry_cnt[9]_i_1 
       (.I0(pi_dqs_found_rank_done),
        .I1(\pi_rst_stg1_cal_r1_reg[0]_0 ),
        .O(\retry_cnt[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \retry_cnt[9]_i_2 
       (.I0(pi_dqs_found_any_bank),
        .I1(\pi_dqs_found_err_r[0]_i_2_n_0 ),
        .O(\retry_cnt[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \retry_cnt[9]_i_3 
       (.I0(retry_cnt_reg[9]),
        .I1(retry_cnt_reg[7]),
        .I2(\retry_cnt[9]_i_4_n_0 ),
        .I3(retry_cnt_reg[6]),
        .I4(retry_cnt_reg[8]),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \retry_cnt[9]_i_4 
       (.I0(retry_cnt_reg[4]),
        .I1(retry_cnt_reg[1]),
        .I2(retry_cnt_reg[0]),
        .I3(retry_cnt_reg[3]),
        .I4(retry_cnt_reg[2]),
        .I5(retry_cnt_reg[5]),
        .O(\retry_cnt[9]_i_4_n_0 ));
  FDRE \retry_cnt_reg[0] 
       (.C(CLK),
        .CE(\retry_cnt[9]_i_2_n_0 ),
        .D(p_0_in__1[0]),
        .Q(retry_cnt_reg[0]),
        .R(\retry_cnt[9]_i_1_n_0 ));
  FDRE \retry_cnt_reg[1] 
       (.C(CLK),
        .CE(\retry_cnt[9]_i_2_n_0 ),
        .D(p_0_in__1[1]),
        .Q(retry_cnt_reg[1]),
        .R(\retry_cnt[9]_i_1_n_0 ));
  FDRE \retry_cnt_reg[2] 
       (.C(CLK),
        .CE(\retry_cnt[9]_i_2_n_0 ),
        .D(p_0_in__1[2]),
        .Q(retry_cnt_reg[2]),
        .R(\retry_cnt[9]_i_1_n_0 ));
  FDRE \retry_cnt_reg[3] 
       (.C(CLK),
        .CE(\retry_cnt[9]_i_2_n_0 ),
        .D(p_0_in__1[3]),
        .Q(retry_cnt_reg[3]),
        .R(\retry_cnt[9]_i_1_n_0 ));
  FDRE \retry_cnt_reg[4] 
       (.C(CLK),
        .CE(\retry_cnt[9]_i_2_n_0 ),
        .D(\retry_cnt[4]_i_1_n_0 ),
        .Q(retry_cnt_reg[4]),
        .R(\retry_cnt[9]_i_1_n_0 ));
  FDRE \retry_cnt_reg[5] 
       (.C(CLK),
        .CE(\retry_cnt[9]_i_2_n_0 ),
        .D(p_0_in__1[5]),
        .Q(retry_cnt_reg[5]),
        .R(\retry_cnt[9]_i_1_n_0 ));
  FDRE \retry_cnt_reg[6] 
       (.C(CLK),
        .CE(\retry_cnt[9]_i_2_n_0 ),
        .D(p_0_in__1[6]),
        .Q(retry_cnt_reg[6]),
        .R(\retry_cnt[9]_i_1_n_0 ));
  FDRE \retry_cnt_reg[7] 
       (.C(CLK),
        .CE(\retry_cnt[9]_i_2_n_0 ),
        .D(p_0_in__1[7]),
        .Q(retry_cnt_reg[7]),
        .R(\retry_cnt[9]_i_1_n_0 ));
  FDRE \retry_cnt_reg[8] 
       (.C(CLK),
        .CE(\retry_cnt[9]_i_2_n_0 ),
        .D(p_0_in__1[8]),
        .Q(retry_cnt_reg[8]),
        .R(\retry_cnt[9]_i_1_n_0 ));
  FDRE \retry_cnt_reg[9] 
       (.C(CLK),
        .CE(\retry_cnt[9]_i_2_n_0 ),
        .D(p_0_in__1[9]),
        .Q(retry_cnt_reg[9]),
        .R(\retry_cnt[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rnk_cnt_r[0]_i_1 
       (.I0(rd_data_offset_cal_done),
        .I1(pi_dqs_found_rank_done),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\rnk_cnt_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \rnk_cnt_r[1]_i_1 
       (.I0(\rnk_cnt_r_reg_n_0_[0] ),
        .I1(pi_dqs_found_rank_done),
        .I2(rd_data_offset_cal_done),
        .I3(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\rnk_cnt_r[1]_i_1_n_0 ));
  FDRE \rnk_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rnk_cnt_r[0]_i_1_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[0] ),
        .R(ck_po_stg2_f_en_reg_0));
  FDRE \rnk_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rnk_cnt_r[1]_i_1_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[1] ),
        .R(ck_po_stg2_f_en_reg_0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    rst_dqs_find_i_1
       (.I0(rst_dqs_find_i_2_n_0),
        .I1(prech_done),
        .I2(rst_dqs_find_i_3_n_0),
        .I3(rst_dqs_find_i_4_n_0),
        .I4(rst_dqs_find_i_5_n_0),
        .I5(rst_dqs_find__0),
        .O(rst_dqs_find_i_1_n_0));
  LUT6 #(
    .INIT(64'hD0000DD00DD00000)) 
    rst_dqs_find_i_10
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\inc_cnt_reg_n_0_[4] ),
        .I3(\inc_cnt_reg_n_0_[2] ),
        .I4(\inc_cnt_reg_n_0_[3] ),
        .I5(\inc_cnt_reg_n_0_[5] ),
        .O(rst_dqs_find_i_10_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFEFEFE)) 
    rst_dqs_find_i_11
       (.I0(rst_dqs_find_i_13_n_0),
        .I1(rst_dqs_find_i_14_n_0),
        .I2(rst_dqs_find_i_15_n_0),
        .I3(rst_dqs_find_i_16_n_0),
        .I4(pi_dqs_found_any_bank),
        .I5(rst_dqs_find_i_8_n_0),
        .O(rst_dqs_find_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h80)) 
    rst_dqs_find_i_12
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\inc_cnt_reg_n_0_[4] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .O(rst_dqs_find_i_12_n_0));
  LUT6 #(
    .INIT(64'h00000000000000F1)) 
    rst_dqs_find_i_13
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(first_fail_detect_reg_n_0),
        .I2(\dec_cnt[5]_i_8_n_0 ),
        .I3(\inc_cnt_reg_n_0_[1] ),
        .I4(rst_dqs_find_i_17_n_0),
        .I5(\dec_cnt[5]_i_12_n_0 ),
        .O(rst_dqs_find_i_13_n_0));
  LUT6 #(
    .INIT(64'h00000CAA00000000)) 
    rst_dqs_find_i_14
       (.I0(init_dqsfound_done_r5),
        .I1(rst_dqs_find_r2),
        .I2(pi_dqs_found_any_bank),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[2]),
        .I5(rst_dqs_find_i_18_n_0),
        .O(rst_dqs_find_i_14_n_0));
  LUT6 #(
    .INIT(64'hCF00000A00000000)) 
    rst_dqs_find_i_15
       (.I0(pi_dqs_found_any_bank),
        .I1(prech_done),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[2]),
        .I5(fine_adj_state_r[1]),
        .O(rst_dqs_find_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    rst_dqs_find_i_16
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(\inc_cnt_reg_n_0_[4] ),
        .I3(\inc_cnt_reg_n_0_[0] ),
        .O(rst_dqs_find_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    rst_dqs_find_i_17
       (.I0(fine_adj_state_r[0]),
        .I1(pi_dqs_found_any_bank),
        .I2(detect_pi_found_dqs),
        .O(rst_dqs_find_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h1)) 
    rst_dqs_find_i_18
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[1]),
        .O(rst_dqs_find_i_18_n_0));
  LUT6 #(
    .INIT(64'h00D0DDDD00D00DDD)) 
    rst_dqs_find_i_2
       (.I0(rst_dqs_find_i_6_n_0),
        .I1(rst_dqs_find_i_7_n_0),
        .I2(first_fail_detect_reg_1),
        .I3(first_fail_detect_reg_n_0),
        .I4(\dec_cnt[5]_i_15_n_0 ),
        .I5(\dec_cnt[5]_i_8_n_0 ),
        .O(rst_dqs_find_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    rst_dqs_find_i_3
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[1]),
        .O(rst_dqs_find_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h00F4)) 
    rst_dqs_find_i_4
       (.I0(fine_adj_state_r[1]),
        .I1(init_dqsfound_done_r5),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[0]),
        .O(rst_dqs_find_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF4454)) 
    rst_dqs_find_i_5
       (.I0(rst_dqs_find_i_8_n_0),
        .I1(rst_dqs_find_i_9_n_0),
        .I2(pi_dqs_found_any_bank),
        .I3(rst_dqs_find_i_10_n_0),
        .I4(rst_dqs_find_i_11_n_0),
        .O(rst_dqs_find_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'hB)) 
    rst_dqs_find_i_6
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[3]),
        .O(rst_dqs_find_i_6_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    rst_dqs_find_i_7
       (.I0(prech_done),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[3]),
        .O(rst_dqs_find_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    rst_dqs_find_i_8
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[3]),
        .I2(detect_pi_found_dqs),
        .I3(fine_adj_state_r[0]),
        .O(rst_dqs_find_i_8_n_0));
  LUT6 #(
    .INIT(64'h3FFF011100110011)) 
    rst_dqs_find_i_9
       (.I0(first_fail_detect_reg_n_0),
        .I1(\inc_cnt_reg_n_0_[5] ),
        .I2(rst_dqs_find_i_12_n_0),
        .I3(\inc_cnt_reg_n_0_[3] ),
        .I4(\dec_cnt[5]_i_8_n_0 ),
        .I5(\inc_cnt_reg_n_0_[1] ),
        .O(rst_dqs_find_i_9_n_0));
  FDRE rst_dqs_find_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_dqs_find__0),
        .Q(rst_dqs_find_r1),
        .R(1'b0));
  FDRE rst_dqs_find_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_dqs_find_r1),
        .Q(rst_dqs_find_r2),
        .R(1'b0));
  FDRE rst_dqs_find_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_dqs_find_i_1_n_0),
        .Q(rst_dqs_find__0),
        .R(ck_po_stg2_f_en_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \stable_pass_cnt[0]_i_1 
       (.I0(\stable_pass_cnt_reg_n_0_[0] ),
        .I1(pi_dqs_found_any_bank),
        .O(\stable_pass_cnt[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \stable_pass_cnt[1]_i_1 
       (.I0(\stable_pass_cnt_reg_n_0_[0] ),
        .I1(stable_pass_cnt_reg[1]),
        .I2(pi_dqs_found_any_bank),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \stable_pass_cnt[2]_i_1 
       (.I0(pi_dqs_found_any_bank),
        .I1(stable_pass_cnt_reg[1]),
        .I2(\stable_pass_cnt_reg_n_0_[0] ),
        .I3(stable_pass_cnt_reg[2]),
        .O(\stable_pass_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \stable_pass_cnt[3]_i_1 
       (.I0(pi_dqs_found_any_bank),
        .I1(\stable_pass_cnt_reg_n_0_[0] ),
        .I2(stable_pass_cnt_reg[1]),
        .I3(stable_pass_cnt_reg[2]),
        .I4(stable_pass_cnt_reg[3]),
        .O(\stable_pass_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \stable_pass_cnt[4]_i_1 
       (.I0(stable_pass_cnt_reg[3]),
        .I1(stable_pass_cnt_reg[2]),
        .I2(\stable_pass_cnt_reg_n_0_[0] ),
        .I3(stable_pass_cnt_reg[1]),
        .I4(stable_pass_cnt_reg[4]),
        .I5(first_fail_detect_reg_1),
        .O(p_0_in__0[4]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \stable_pass_cnt[5]_i_1 
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[3]),
        .I2(detect_pi_found_dqs),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[2]),
        .O(stable_pass_cnt));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \stable_pass_cnt[5]_i_2 
       (.I0(pi_dqs_found_any_bank),
        .I1(\stable_pass_cnt[5]_i_3_n_0 ),
        .I2(\stable_pass_cnt_reg_n_0_[0] ),
        .I3(stable_pass_cnt_reg[5]),
        .O(\stable_pass_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \stable_pass_cnt[5]_i_3 
       (.I0(stable_pass_cnt_reg[3]),
        .I1(stable_pass_cnt_reg[2]),
        .I2(stable_pass_cnt_reg[1]),
        .I3(stable_pass_cnt_reg[4]),
        .O(\stable_pass_cnt[5]_i_3_n_0 ));
  FDRE \stable_pass_cnt_reg[0] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(\stable_pass_cnt[0]_i_1_n_0 ),
        .Q(\stable_pass_cnt_reg_n_0_[0] ),
        .R(\stable_pass_cnt_reg[5]_0 ));
  FDRE \stable_pass_cnt_reg[1] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(p_0_in__0[1]),
        .Q(stable_pass_cnt_reg[1]),
        .R(\stable_pass_cnt_reg[5]_0 ));
  FDRE \stable_pass_cnt_reg[2] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(\stable_pass_cnt[2]_i_1_n_0 ),
        .Q(stable_pass_cnt_reg[2]),
        .R(\stable_pass_cnt_reg[5]_0 ));
  FDRE \stable_pass_cnt_reg[3] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(\stable_pass_cnt[3]_i_1_n_0 ),
        .Q(stable_pass_cnt_reg[3]),
        .R(\stable_pass_cnt_reg[5]_0 ));
  FDRE \stable_pass_cnt_reg[4] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(p_0_in__0[4]),
        .Q(stable_pass_cnt_reg[4]),
        .R(\stable_pass_cnt_reg[5]_0 ));
  FDRE \stable_pass_cnt_reg[5] 
       (.C(CLK),
        .CE(stable_pass_cnt),
        .D(\stable_pass_cnt[5]_i_2_n_0 ),
        .Q(stable_pass_cnt_reg[5]),
        .R(\stable_pass_cnt_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_init" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_init
   (prech_done,
    out,
    prech_req_posedge_r_reg_0,
    wrlvl_done_r1,
    prbs_rdlvl_done_pulse_reg_0,
    pi_calib_done_r1_reg_0,
    wl_sm_start,
    wrcal_rd_wait,
    wrcal_sanity_chk,
    detect_pi_found_dqs,
    calib_complete,
    calib_ctl_wren_reg_0,
    cnt_pwron_cke_done_r,
    pi_dqs_found_done_r1,
    calib_wrdata_en,
    \one_rank.stg1_wr_done_reg_0 ,
    \init_state_r_reg[5]_0 ,
    wrlvl_final_if_rst,
    phy_write_calib,
    phy_read_calib,
    rdlvl_stg1_done_r1,
    E,
    \my_empty_reg[6]_inv ,
    in0,
    \my_empty_reg[0] ,
    wl_sm_start_reg_0,
    rdlvl_stg1_start_reg_0,
    rdlvl_rank_done_r,
    mem_init_done_r,
    ddr3_lm_done_r,
    D0,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    rstdiv0_sync_r1_reg_rep__16,
    detect_pi_found_dqs_reg_0,
    wrcal_sanity_chk_reg_0,
    phy_dout,
    \cmd_pipe_plus.mc_ras_n_reg[1] ,
    mux_wrdata_en,
    mux_cmd_wren,
    mux_reset_n,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    \cmd_pipe_plus.mc_odt_reg[0] ,
    \cmd_pipe_plus.mc_cas_n_reg[1] ,
    \cmd_pipe_plus.mc_we_n_reg[1]_0 ,
    \cmd_pipe_plus.mc_ras_n_reg[1]_0 ,
    \cmd_pipe_plus.mc_cas_n_reg[1]_0 ,
    \cmd_pipe_plus.mc_bank_reg[3] ,
    \cmd_pipe_plus.mc_bank_reg[4] ,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    \cmd_pipe_plus.mc_address_reg[17] ,
    \cmd_pipe_plus.mc_address_reg[18] ,
    \cmd_pipe_plus.mc_address_reg[20] ,
    D8,
    \cmd_pipe_plus.mc_address_reg[22] ,
    \cmd_pipe_plus.mc_address_reg[23] ,
    \cmd_pipe_plus.mc_address_reg[24] ,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \cmd_pipe_plus.mc_address_reg[26] ,
    \cmd_pipe_plus.mc_ras_n_reg[1]_1 ,
    PHYCTLWD,
    \write_buffer.wr_buf_out_data_reg[31] ,
    CLK,
    ddr3_ila_rdpath,
    \init_state_r1_reg[0]_0 ,
    ddr3_ila_basic,
    wrlvl_rank_done,
    prbs_rdlvl_done_pulse0,
    \init_state_r_reg[6]_0 ,
    wrcal_resume_w,
    init_complete_r_reg_0,
    rdlvl_last_byte_done,
    \calib_cke_reg[0]_0 ,
    rstdiv0_sync_r1,
    init_complete_r_timing_reg_0,
    \init_state_r[1]_i_3_0 ,
    rdlvl_pi_incdec,
    \num_refresh_reg[3]_0 ,
    complex_row0_rd_done_reg_0,
    \init_state_r[1]_i_5_0 ,
    \calib_data_offset_0_reg[2]_0 ,
    \wr_ptr_timing_reg[0] ,
    \wr_ptr_timing_reg[0]_0 ,
    \wr_ptr_timing_reg[0]_1 ,
    wr_en_inferred__0_i_1_0,
    wr_en_inferred__0_i_1__0_0,
    wr_level_done_r5,
    rdlvl_stg1_start_r,
    Q,
    wrlvl_byte_redo,
    \init_state_r[0]_i_18_0 ,
    \calib_data_offset_0_reg[3]_0 ,
    init_dqsfound_done_r2,
    \calib_data_offset_0_reg[3]_1 ,
    \init_state_r[0]_i_6_0 ,
    ck_addr_cmd_delay_done,
    calib_ctl_wren_reg_1,
    \back_to_back_reads_2_1.num_reads_reg[2]_0 ,
    rdlvl_prech_req,
    wrcal_prech_req,
    dqs_found_prech_req,
    done_dqs_tap_inc,
    rdlvl_stg1_rank_done,
    \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0 ,
    \init_state_r[2]_i_4_0 ,
    \init_state_r[4]_i_7_0 ,
    \init_state_r[0]_i_6_1 ,
    \init_state_r[5]_i_3_0 ,
    \init_state_r[3]_i_3_0 ,
    \init_state_r[4]_i_6_0 ,
    \init_state_r[0]_i_5_0 ,
    pi_dqs_found_rank_done,
    \init_state_r[2]_i_9_0 ,
    out_fifo,
    out_fifo_0,
    out_fifo_1,
    out_fifo_2,
    out_fifo_3,
    reset_if,
    reset_if_r9,
    pi_dqs_found_any_bank,
    \cal2_state_r[3]_i_5 ,
    mem_reg_0_15_30_35,
    phy_mc_ctl_full_r_reg,
    mc_ras_n,
    mc_wrdata_en,
    ddr3_reset_n,
    mc_cas_n,
    mc_odt,
    mc_cke,
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,
    out_fifo_4,
    out_fifo_5,
    out_fifo_6,
    out_fifo_7,
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,
    out_fifo_8,
    mem_out,
    out_fifo_9,
    \calib_data_offset_0_reg[5]_0 ,
    \calib_data_offset_0_reg[4]_0 ,
    \calib_data_offset_0_reg[1]_0 ,
    \calib_data_offset_0_reg[0]_0 ,
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ,
    mc_cmd,
    phy_mc_ctl_full_r_reg_0);
  output prech_done;
  output out;
  output prech_req_posedge_r_reg_0;
  output wrlvl_done_r1;
  output prbs_rdlvl_done_pulse_reg_0;
  output pi_calib_done_r1_reg_0;
  output wl_sm_start;
  output wrcal_rd_wait;
  output wrcal_sanity_chk;
  output detect_pi_found_dqs;
  output calib_complete;
  output calib_ctl_wren_reg_0;
  output cnt_pwron_cke_done_r;
  output pi_dqs_found_done_r1;
  output calib_wrdata_en;
  output \one_rank.stg1_wr_done_reg_0 ;
  output [13:0]\init_state_r_reg[5]_0 ;
  output wrlvl_final_if_rst;
  output phy_write_calib;
  output phy_read_calib;
  output rdlvl_stg1_done_r1;
  output [0:0]E;
  output [0:0]\my_empty_reg[6]_inv ;
  output in0;
  output \my_empty_reg[0] ;
  output wl_sm_start_reg_0;
  output rdlvl_stg1_start_reg_0;
  output rdlvl_rank_done_r;
  output mem_init_done_r;
  output ddr3_lm_done_r;
  output [3:0]D0;
  output [3:0]D1;
  output [3:0]D2;
  output [3:0]D3;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output rstdiv0_sync_r1_reg_rep__16;
  output detect_pi_found_dqs_reg_0;
  output wrcal_sanity_chk_reg_0;
  output [21:0]phy_dout;
  output [9:0]\cmd_pipe_plus.mc_ras_n_reg[1] ;
  output mux_wrdata_en;
  output mux_cmd_wren;
  output mux_reset_n;
  output [3:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  output [3:0]\cmd_pipe_plus.mc_odt_reg[0] ;
  output [5:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;
  output [1:0]\cmd_pipe_plus.mc_we_n_reg[1]_0 ;
  output [1:0]\cmd_pipe_plus.mc_ras_n_reg[1]_0 ;
  output [1:0]\cmd_pipe_plus.mc_cas_n_reg[1]_0 ;
  output [3:0]\cmd_pipe_plus.mc_bank_reg[3] ;
  output [3:0]\cmd_pipe_plus.mc_bank_reg[4] ;
  output [3:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  output [7:0]\cmd_pipe_plus.mc_address_reg[17] ;
  output [7:0]\cmd_pipe_plus.mc_address_reg[18] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[20] ;
  output [3:0]D8;
  output [3:0]\cmd_pipe_plus.mc_address_reg[22] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[23] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[24] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[26] ;
  output [3:0]\cmd_pipe_plus.mc_ras_n_reg[1]_1 ;
  output [10:0]PHYCTLWD;
  output [31:0]\write_buffer.wr_buf_out_data_reg[31] ;
  input CLK;
  input [0:0]ddr3_ila_rdpath;
  input \init_state_r1_reg[0]_0 ;
  input [3:0]ddr3_ila_basic;
  input wrlvl_rank_done;
  input prbs_rdlvl_done_pulse0;
  input \init_state_r_reg[6]_0 ;
  input wrcal_resume_w;
  input init_complete_r_reg_0;
  input rdlvl_last_byte_done;
  input \calib_cke_reg[0]_0 ;
  input rstdiv0_sync_r1;
  input init_complete_r_timing_reg_0;
  input \init_state_r[1]_i_3_0 ;
  input rdlvl_pi_incdec;
  input \num_refresh_reg[3]_0 ;
  input complex_row0_rd_done_reg_0;
  input \init_state_r[1]_i_5_0 ;
  input \calib_data_offset_0_reg[2]_0 ;
  input [0:0]\wr_ptr_timing_reg[0] ;
  input \wr_ptr_timing_reg[0]_0 ;
  input [0:0]\wr_ptr_timing_reg[0]_1 ;
  input wr_en_inferred__0_i_1_0;
  input wr_en_inferred__0_i_1__0_0;
  input wr_level_done_r5;
  input rdlvl_stg1_start_r;
  input [0:0]Q;
  input wrlvl_byte_redo;
  input \init_state_r[0]_i_18_0 ;
  input [0:0]\calib_data_offset_0_reg[3]_0 ;
  input init_dqsfound_done_r2;
  input [0:0]\calib_data_offset_0_reg[3]_1 ;
  input \init_state_r[0]_i_6_0 ;
  input ck_addr_cmd_delay_done;
  input [0:0]calib_ctl_wren_reg_1;
  input \back_to_back_reads_2_1.num_reads_reg[2]_0 ;
  input rdlvl_prech_req;
  input wrcal_prech_req;
  input dqs_found_prech_req;
  input done_dqs_tap_inc;
  input rdlvl_stg1_rank_done;
  input \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0 ;
  input \init_state_r[2]_i_4_0 ;
  input \init_state_r[4]_i_7_0 ;
  input \init_state_r[0]_i_6_1 ;
  input \init_state_r[5]_i_3_0 ;
  input \init_state_r[3]_i_3_0 ;
  input \init_state_r[4]_i_6_0 ;
  input \init_state_r[0]_i_5_0 ;
  input pi_dqs_found_rank_done;
  input \init_state_r[2]_i_9_0 ;
  input [31:0]out_fifo;
  input out_fifo_0;
  input [31:0]out_fifo_1;
  input out_fifo_2;
  input out_fifo_3;
  input reset_if;
  input reset_if_r9;
  input pi_dqs_found_any_bank;
  input \cal2_state_r[3]_i_5 ;
  input [22:0]mem_reg_0_15_30_35;
  input phy_mc_ctl_full_r_reg;
  input [0:0]mc_ras_n;
  input mc_wrdata_en;
  input ddr3_reset_n;
  input [0:0]mc_cas_n;
  input [0:0]mc_odt;
  input [0:0]mc_cke;
  input [0:0]\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  input [11:0]out_fifo_4;
  input out_fifo_5;
  input [43:0]out_fifo_6;
  input out_fifo_7;
  input [5:0]\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  input out_fifo_8;
  input [19:0]mem_out;
  input out_fifo_9;
  input \calib_data_offset_0_reg[5]_0 ;
  input \calib_data_offset_0_reg[4]_0 ;
  input \calib_data_offset_0_reg[1]_0 ;
  input \calib_data_offset_0_reg[0]_0 ;
  input \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ;
  input [0:0]mc_cmd;
  input [6:0]phy_mc_ctl_full_r_reg_0;

  wire CLK;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire \DDR3_1rank.phy_int_cs_n[1]_i_1_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[1]_i_2_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[1]_i_3_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[1]_i_4_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[1]_i_5_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[1]_i_6_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[1]_i_7_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[1]_i_8_n_0 ;
  wire [0:0]E;
  wire [10:0]PHYCTLWD;
  wire [0:0]Q;
  wire [12:0]address_w;
  wire address_w175_out;
  wire \back_to_back_reads_2_1.num_reads[0]_i_1_n_0 ;
  wire \back_to_back_reads_2_1.num_reads[1]_i_1_n_0 ;
  wire \back_to_back_reads_2_1.num_reads[2]_i_1_n_0 ;
  wire \back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ;
  wire \back_to_back_reads_2_1.num_reads_reg[2]_0 ;
  wire \back_to_back_reads_2_1.num_reads_reg_n_0_[0] ;
  wire \back_to_back_reads_2_1.num_reads_reg_n_0_[1] ;
  wire \back_to_back_reads_2_1.num_reads_reg_n_0_[2] ;
  wire [2:0]bank_w;
  wire burst_addr_r_i_1_n_0;
  wire burst_addr_r_i_2_n_0;
  wire \cal2_state_r[3]_i_5 ;
  wire [1:1]calib_cke;
  wire \calib_cke_reg[0]_0 ;
  wire [2:0]calib_cmd;
  wire \calib_cmd[0]_i_1_n_0 ;
  wire \calib_cmd[1]_i_1_n_0 ;
  wire \calib_cmd[1]_i_2_n_0 ;
  wire \calib_cmd[1]_i_3_n_0 ;
  wire \calib_cmd[1]_i_4_n_0 ;
  wire \calib_cmd[1]_i_5_n_0 ;
  wire \calib_cmd[1]_i_6_n_0 ;
  wire \calib_cmd[2]_i_1_n_0 ;
  wire calib_complete;
  wire calib_ctl_wren_reg_0;
  wire [0:0]calib_ctl_wren_reg_1;
  wire [5:0]calib_data_offset_0;
  wire \calib_data_offset_0[2]_i_1_n_0 ;
  wire \calib_data_offset_0[3]_i_1_n_0 ;
  wire \calib_data_offset_0[3]_i_2_n_0 ;
  wire \calib_data_offset_0[5]_i_1_n_0 ;
  wire \calib_data_offset_0_reg[0]_0 ;
  wire \calib_data_offset_0_reg[1]_0 ;
  wire \calib_data_offset_0_reg[2]_0 ;
  wire [0:0]\calib_data_offset_0_reg[3]_0 ;
  wire [0:0]\calib_data_offset_0_reg[3]_1 ;
  wire \calib_data_offset_0_reg[4]_0 ;
  wire \calib_data_offset_0_reg[5]_0 ;
  wire \calib_data_offset_1_reg_n_0_[3] ;
  wire [0:0]calib_odt;
  wire \calib_odt[0]_i_1_n_0 ;
  wire \calib_odt[0]_i_2_n_0 ;
  wire \calib_odt[0]_i_3_n_0 ;
  wire \calib_odt[0]_i_4_n_0 ;
  wire \calib_odt[0]_i_5_n_0 ;
  wire \calib_seq[0]_i_1_n_0 ;
  wire \calib_seq[1]_i_1_n_0 ;
  wire calib_wrdata_en;
  wire calib_wrdata_en_i_2_n_0;
  wire ck_addr_cmd_delay_done;
  wire clear;
  wire [7:0]\cmd_pipe_plus.mc_address_reg[17] ;
  wire [7:0]\cmd_pipe_plus.mc_address_reg[18] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[20] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[22] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[23] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[24] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[26] ;
  wire [3:0]\cmd_pipe_plus.mc_bank_reg[3] ;
  wire [3:0]\cmd_pipe_plus.mc_bank_reg[4] ;
  wire [3:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire [5:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;
  wire [1:0]\cmd_pipe_plus.mc_cas_n_reg[1]_0 ;
  wire [3:0]\cmd_pipe_plus.mc_odt_reg[0] ;
  wire [9:0]\cmd_pipe_plus.mc_ras_n_reg[1] ;
  wire [1:0]\cmd_pipe_plus.mc_ras_n_reg[1]_0 ;
  wire [3:0]\cmd_pipe_plus.mc_ras_n_reg[1]_1 ;
  wire [3:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire [1:0]\cmd_pipe_plus.mc_we_n_reg[1]_0 ;
  wire cnt_cmd_done_m7_r;
  wire cnt_cmd_done_m7_r_i_1_n_0;
  wire cnt_cmd_done_m7_r_i_2_n_0;
  wire cnt_cmd_done_r;
  wire cnt_cmd_done_r_i_1_n_0;
  wire \cnt_cmd_r[0]_i_1_n_0 ;
  wire \cnt_cmd_r[1]_i_1_n_0 ;
  wire \cnt_cmd_r[2]_i_1_n_0 ;
  wire \cnt_cmd_r[3]_i_1_n_0 ;
  wire \cnt_cmd_r[4]_i_1_n_0 ;
  wire \cnt_cmd_r[5]_i_1_n_0 ;
  wire \cnt_cmd_r[6]_i_1_n_0 ;
  wire \cnt_cmd_r[6]_i_2_n_0 ;
  wire \cnt_cmd_r[6]_i_3_n_0 ;
  wire \cnt_cmd_r[6]_i_4_n_0 ;
  wire \cnt_cmd_r_reg_n_0_[0] ;
  wire \cnt_cmd_r_reg_n_0_[1] ;
  wire \cnt_cmd_r_reg_n_0_[2] ;
  wire \cnt_cmd_r_reg_n_0_[3] ;
  wire \cnt_cmd_r_reg_n_0_[4] ;
  wire \cnt_cmd_r_reg_n_0_[5] ;
  wire \cnt_cmd_r_reg_n_0_[6] ;
  wire cnt_dllk_zqinit_done_r;
  wire cnt_dllk_zqinit_done_r_i_1_n_0;
  wire \cnt_dllk_zqinit_r[7]_i_1_n_0 ;
  wire \cnt_dllk_zqinit_r[7]_i_3_n_0 ;
  wire [7:0]cnt_dllk_zqinit_r_reg;
  wire cnt_init_af_done_r;
  wire cnt_init_af_done_r_i_1_n_0;
  wire [1:0]cnt_init_af_r;
  wire \cnt_init_af_r[0]_i_1_n_0 ;
  wire \cnt_init_af_r[1]_i_1_n_0 ;
  wire cnt_init_mr_done_r;
  wire cnt_init_mr_done_r_i_1_n_0;
  wire [1:0]cnt_init_mr_r;
  wire cnt_init_mr_r1;
  wire \cnt_init_mr_r[0]_i_1_n_0 ;
  wire \cnt_init_mr_r[0]_i_2_n_0 ;
  wire \cnt_init_mr_r[0]_i_3_n_0 ;
  wire \cnt_init_mr_r[1]_i_1_n_0 ;
  wire \cnt_init_mr_r[1]_i_2_n_0 ;
  wire [9:0]cnt_pwron_ce_r_reg;
  wire cnt_pwron_cke_done_r;
  wire cnt_pwron_cke_done_r_i_1_n_0;
  wire cnt_pwron_cke_done_r_i_2_n_0;
  wire cnt_pwron_cke_done_r_i_3_n_0;
  wire \cnt_pwron_r[8]_i_2_n_0 ;
  wire [8:0]cnt_pwron_r_reg;
  wire cnt_pwron_reset_done_r;
  wire cnt_pwron_reset_done_r_i_1_n_0;
  wire cnt_pwron_reset_done_r_i_2_n_0;
  wire cnt_txpr_done_r;
  wire cnt_txpr_done_r_i_1_n_0;
  wire cnt_txpr_done_r_i_2_n_0;
  wire \cnt_txpr_r[7]_i_3_n_0 ;
  wire [7:0]cnt_txpr_r_reg;
  wire complex_address0;
  wire \complex_address[9]_i_2_n_0 ;
  wire \complex_address[9]_i_3_n_0 ;
  wire \complex_address[9]_i_4_n_0 ;
  wire \complex_address_reg_n_0_[0] ;
  wire \complex_address_reg_n_0_[1] ;
  wire \complex_address_reg_n_0_[2] ;
  wire \complex_address_reg_n_0_[3] ;
  wire \complex_address_reg_n_0_[4] ;
  wire \complex_address_reg_n_0_[5] ;
  wire \complex_address_reg_n_0_[6] ;
  wire \complex_address_reg_n_0_[7] ;
  wire \complex_address_reg_n_0_[8] ;
  wire \complex_address_reg_n_0_[9] ;
  wire complex_byte_rd_done;
  wire complex_byte_rd_done_i_1_n_0;
  wire complex_byte_rd_done_i_2_n_0;
  wire \complex_num_reads[0]_i_1_n_0 ;
  wire \complex_num_reads[1]_i_1_n_0 ;
  wire \complex_num_reads[1]_i_2_n_0 ;
  wire \complex_num_reads[1]_i_3_n_0 ;
  wire \complex_num_reads[2]_i_1_n_0 ;
  wire \complex_num_reads[2]_i_2_n_0 ;
  wire \complex_num_reads[2]_i_3_n_0 ;
  wire \complex_num_reads[2]_i_4_n_0 ;
  wire \complex_num_reads[2]_i_5_n_0 ;
  wire \complex_num_reads[2]_i_6_n_0 ;
  wire \complex_num_reads[2]_i_7_n_0 ;
  wire \complex_num_reads[3]_i_1_n_0 ;
  wire \complex_num_reads[3]_i_2_n_0 ;
  wire \complex_num_reads[3]_i_3_n_0 ;
  wire \complex_num_reads[3]_i_4_n_0 ;
  wire \complex_num_reads[3]_i_5_n_0 ;
  wire \complex_num_reads[3]_i_6_n_0 ;
  wire [3:0]complex_num_reads_dec;
  wire \complex_num_reads_dec[0]_i_1_n_0 ;
  wire \complex_num_reads_dec[1]_i_1_n_0 ;
  wire \complex_num_reads_dec[2]_i_1_n_0 ;
  wire \complex_num_reads_dec[3]_i_1_n_0 ;
  wire \complex_num_reads_dec[3]_i_2_n_0 ;
  wire \complex_num_reads_dec[3]_i_3_n_0 ;
  wire \complex_num_reads_dec[3]_i_4_n_0 ;
  wire \complex_num_reads_reg_n_0_[0] ;
  wire \complex_num_reads_reg_n_0_[1] ;
  wire \complex_num_reads_reg_n_0_[2] ;
  wire \complex_num_reads_reg_n_0_[3] ;
  wire \complex_num_writes[0]_i_1_n_0 ;
  wire \complex_num_writes[0]_i_2_n_0 ;
  wire \complex_num_writes[0]_i_3_n_0 ;
  wire \complex_num_writes[1]_i_1_n_0 ;
  wire \complex_num_writes[1]_i_2_n_0 ;
  wire \complex_num_writes[2]_i_10_n_0 ;
  wire \complex_num_writes[2]_i_1_n_0 ;
  wire \complex_num_writes[2]_i_2_n_0 ;
  wire \complex_num_writes[2]_i_3_n_0 ;
  wire \complex_num_writes[2]_i_4_n_0 ;
  wire \complex_num_writes[2]_i_5_n_0 ;
  wire \complex_num_writes[2]_i_6_n_0 ;
  wire \complex_num_writes[2]_i_7_n_0 ;
  wire \complex_num_writes[2]_i_8_n_0 ;
  wire \complex_num_writes[2]_i_9_n_0 ;
  wire \complex_num_writes[3]_i_1_n_0 ;
  wire \complex_num_writes[3]_i_2_n_0 ;
  wire \complex_num_writes[3]_i_3_n_0 ;
  wire \complex_num_writes[4]_i_10_n_0 ;
  wire \complex_num_writes[4]_i_11_n_0 ;
  wire \complex_num_writes[4]_i_12_n_0 ;
  wire \complex_num_writes[4]_i_13_n_0 ;
  wire \complex_num_writes[4]_i_14_n_0 ;
  wire \complex_num_writes[4]_i_15_n_0 ;
  wire \complex_num_writes[4]_i_1_n_0 ;
  wire \complex_num_writes[4]_i_2_n_0 ;
  wire \complex_num_writes[4]_i_3_n_0 ;
  wire \complex_num_writes[4]_i_4_n_0 ;
  wire \complex_num_writes[4]_i_5_n_0 ;
  wire \complex_num_writes[4]_i_6_n_0 ;
  wire \complex_num_writes[4]_i_7_n_0 ;
  wire \complex_num_writes[4]_i_8_n_0 ;
  wire \complex_num_writes[4]_i_9_n_0 ;
  wire \complex_num_writes_dec[4]_i_2_n_0 ;
  wire \complex_num_writes_dec[4]_i_4_n_0 ;
  wire \complex_num_writes_dec[4]_i_5_n_0 ;
  wire [4:0]complex_num_writes_dec_reg;
  wire \complex_num_writes_reg_n_0_[0] ;
  wire \complex_num_writes_reg_n_0_[1] ;
  wire \complex_num_writes_reg_n_0_[2] ;
  wire \complex_num_writes_reg_n_0_[3] ;
  wire \complex_num_writes_reg_n_0_[4] ;
  wire complex_ocal_odt_ext;
  wire complex_ocal_odt_ext_i_1_n_0;
  wire complex_ocal_odt_ext_i_2_n_0;
  wire complex_ocal_odt_ext_i_3_n_0;
  wire complex_ocal_reset_rd_addr0;
  wire complex_ocal_reset_rd_addr_i_2_n_0;
  wire complex_ocal_reset_rd_addr_reg_n_0;
  wire complex_oclkdelay_calib_done_r1;
  wire complex_oclkdelay_calib_start_int;
  wire complex_oclkdelay_calib_start_int_i_1_n_0;
  wire complex_oclkdelay_calib_start_r1;
  wire complex_odt_ext;
  wire complex_odt_ext_i_1_n_0;
  wire complex_row0_rd_done;
  wire complex_row0_rd_done1;
  wire complex_row0_rd_done_i_1_n_0;
  wire complex_row0_rd_done_reg_0;
  wire complex_row0_wr_done;
  wire complex_row0_wr_done0;
  wire [2:0]complex_row1_rd_cnt;
  wire \complex_row1_rd_cnt[0]_i_1_n_0 ;
  wire \complex_row1_rd_cnt[1]_i_1_n_0 ;
  wire \complex_row1_rd_cnt[2]_i_1_n_0 ;
  wire complex_row1_rd_done;
  wire complex_row1_rd_done_i_1_n_0;
  wire complex_row1_rd_done_i_2_n_0;
  wire complex_row1_rd_done_r1;
  wire complex_row1_wr_done;
  wire complex_row1_wr_done0;
  wire complex_row_cnt;
  wire complex_row_cnt_ocal;
  wire complex_row_cnt_ocal0;
  wire \complex_row_cnt_ocal[3]_i_4_n_0 ;
  wire \complex_row_cnt_ocal[3]_i_5_n_0 ;
  wire \complex_row_cnt_ocal[3]_i_6_n_0 ;
  wire \complex_row_cnt_ocal[3]_i_7_n_0 ;
  wire \complex_row_cnt_ocal[3]_i_8_n_0 ;
  wire [3:0]complex_row_cnt_ocal_reg;
  wire complex_sample_cnt_inc0;
  wire complex_sample_cnt_inc_i_2_n_0;
  wire complex_sample_cnt_inc_r1;
  wire complex_sample_cnt_inc_r2;
  wire complex_sample_cnt_inc_reg_n_0;
  wire \complex_wait_cnt[3]_i_1_n_0 ;
  wire \complex_wait_cnt[3]_i_3_n_0 ;
  wire [3:0]complex_wait_cnt_reg;
  wire ddr2_pre_flag_r_i_1_n_0;
  wire ddr2_pre_flag_r_i_2_n_0;
  wire ddr2_pre_flag_r_reg_n_0;
  wire ddr2_refresh_flag_r;
  wire ddr2_refresh_flag_r_i_1_n_0;
  wire ddr2_refresh_flag_r_i_2_n_0;
  wire ddr2_refresh_flag_r_i_3_n_0;
  wire [3:0]ddr3_ila_basic;
  wire \ddr3_ila_basic[6]_INST_0_i_1_n_0 ;
  wire \ddr3_ila_basic[6]_INST_0_i_2_n_0 ;
  wire [0:0]ddr3_ila_rdpath;
  wire ddr3_lm_done_r;
  wire ddr3_lm_done_r_i_1_n_0;
  wire ddr3_lm_done_r_i_2_n_0;
  wire ddr3_lm_done_r_i_3_n_0;
  wire ddr3_reset_n;
  wire [0:0]\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire [5:0]\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire detect_pi_found_dqs;
  wire detect_pi_found_dqs0;
  wire detect_pi_found_dqs_reg_0;
  wire done_dqs_tap_inc;
  wire [1:0]dqs_asrt_cnt;
  wire \dqs_asrt_cnt[0]_i_1_n_0 ;
  wire \dqs_asrt_cnt[1]_i_1_n_0 ;
  wire dqs_found_prech_req;
  wire \en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[3]_i_2_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0 ;
  wire \en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0 ;
  wire \en_cnt_div2.wrlvl_odt_i_1_n_0 ;
  wire \en_cnt_div2.wrlvl_odt_i_2_n_0 ;
  wire [4:0]enable_wrlvl_cnt;
  wire enable_wrlvl_cnt0;
  wire first_rdlvl_pat_r;
  wire first_rdlvl_pat_r_i_1_n_0;
  wire first_wrcal_pat_r;
  wire first_wrcal_pat_r_i_1_n_0;
  wire first_wrcal_pat_r_i_2_n_0;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_11_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_12_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0 ;
  wire \gen_rnk[0].mr1_r_reg_n_0_[0][1] ;
  wire in0;
  wire init_complete_r1;
  (* RTL_KEEP = "true" *) wire init_complete_r1_timing;
  wire init_complete_r2;
  wire init_complete_r_i_1_n_0;
  wire init_complete_r_reg_0;
  wire init_complete_r_reg_n_0;
  (* RTL_KEEP = "true" *) wire init_complete_r_timing;
  wire init_complete_r_timing_i_1_n_0;
  wire init_complete_r_timing_reg_0;
  wire init_dqsfound_done_r2;
  wire init_next_state196_out;
  wire [6:6]init_state_r;
  wire [6:0]init_state_r1;
  wire \init_state_r1_reg[0]_0 ;
  wire \init_state_r[0]_i_10_n_0 ;
  wire \init_state_r[0]_i_11_n_0 ;
  wire \init_state_r[0]_i_12_n_0 ;
  wire \init_state_r[0]_i_13_n_0 ;
  wire \init_state_r[0]_i_14_n_0 ;
  wire \init_state_r[0]_i_15_n_0 ;
  wire \init_state_r[0]_i_16_n_0 ;
  wire \init_state_r[0]_i_17_n_0 ;
  wire \init_state_r[0]_i_18_0 ;
  wire \init_state_r[0]_i_18_n_0 ;
  wire \init_state_r[0]_i_19_n_0 ;
  wire \init_state_r[0]_i_1_n_0 ;
  wire \init_state_r[0]_i_20_n_0 ;
  wire \init_state_r[0]_i_21_n_0 ;
  wire \init_state_r[0]_i_22_n_0 ;
  wire \init_state_r[0]_i_23_n_0 ;
  wire \init_state_r[0]_i_24_n_0 ;
  wire \init_state_r[0]_i_25_n_0 ;
  wire \init_state_r[0]_i_26_n_0 ;
  wire \init_state_r[0]_i_28_n_0 ;
  wire \init_state_r[0]_i_2_n_0 ;
  wire \init_state_r[0]_i_31_n_0 ;
  wire \init_state_r[0]_i_3_n_0 ;
  wire \init_state_r[0]_i_4_n_0 ;
  wire \init_state_r[0]_i_5_0 ;
  wire \init_state_r[0]_i_5_n_0 ;
  wire \init_state_r[0]_i_6_0 ;
  wire \init_state_r[0]_i_6_1 ;
  wire \init_state_r[0]_i_6_n_0 ;
  wire \init_state_r[0]_i_7_n_0 ;
  wire \init_state_r[0]_i_8_n_0 ;
  wire \init_state_r[0]_i_9_n_0 ;
  wire \init_state_r[1]_i_10_n_0 ;
  wire \init_state_r[1]_i_11_n_0 ;
  wire \init_state_r[1]_i_12_n_0 ;
  wire \init_state_r[1]_i_13_n_0 ;
  wire \init_state_r[1]_i_14_n_0 ;
  wire \init_state_r[1]_i_15_n_0 ;
  wire \init_state_r[1]_i_16_n_0 ;
  wire \init_state_r[1]_i_17_n_0 ;
  wire \init_state_r[1]_i_18_n_0 ;
  wire \init_state_r[1]_i_19_n_0 ;
  wire \init_state_r[1]_i_1_n_0 ;
  wire \init_state_r[1]_i_20_n_0 ;
  wire \init_state_r[1]_i_21_n_0 ;
  wire \init_state_r[1]_i_22_n_0 ;
  wire \init_state_r[1]_i_23_n_0 ;
  wire \init_state_r[1]_i_24_n_0 ;
  wire \init_state_r[1]_i_25_n_0 ;
  wire \init_state_r[1]_i_26_n_0 ;
  wire \init_state_r[1]_i_27_n_0 ;
  wire \init_state_r[1]_i_28_n_0 ;
  wire \init_state_r[1]_i_29_n_0 ;
  wire \init_state_r[1]_i_2_n_0 ;
  wire \init_state_r[1]_i_31_n_0 ;
  wire \init_state_r[1]_i_32_n_0 ;
  wire \init_state_r[1]_i_33_n_0 ;
  wire \init_state_r[1]_i_34_n_0 ;
  wire \init_state_r[1]_i_36_n_0 ;
  wire \init_state_r[1]_i_37_n_0 ;
  wire \init_state_r[1]_i_38_n_0 ;
  wire \init_state_r[1]_i_39_n_0 ;
  wire \init_state_r[1]_i_3_0 ;
  wire \init_state_r[1]_i_3_n_0 ;
  wire \init_state_r[1]_i_40_n_0 ;
  wire \init_state_r[1]_i_4_n_0 ;
  wire \init_state_r[1]_i_5_0 ;
  wire \init_state_r[1]_i_5_n_0 ;
  wire \init_state_r[1]_i_6_n_0 ;
  wire \init_state_r[1]_i_7_n_0 ;
  wire \init_state_r[1]_i_8_n_0 ;
  wire \init_state_r[1]_i_9_n_0 ;
  wire \init_state_r[2]_i_10_n_0 ;
  wire \init_state_r[2]_i_11_n_0 ;
  wire \init_state_r[2]_i_12_n_0 ;
  wire \init_state_r[2]_i_13_n_0 ;
  wire \init_state_r[2]_i_14_n_0 ;
  wire \init_state_r[2]_i_15_n_0 ;
  wire \init_state_r[2]_i_16_n_0 ;
  wire \init_state_r[2]_i_17_n_0 ;
  wire \init_state_r[2]_i_18_n_0 ;
  wire \init_state_r[2]_i_19_n_0 ;
  wire \init_state_r[2]_i_1_n_0 ;
  wire \init_state_r[2]_i_20_n_0 ;
  wire \init_state_r[2]_i_21_n_0 ;
  wire \init_state_r[2]_i_22_n_0 ;
  wire \init_state_r[2]_i_23_n_0 ;
  wire \init_state_r[2]_i_24_n_0 ;
  wire \init_state_r[2]_i_25_n_0 ;
  wire \init_state_r[2]_i_26_n_0 ;
  wire \init_state_r[2]_i_27_n_0 ;
  wire \init_state_r[2]_i_28_n_0 ;
  wire \init_state_r[2]_i_29_n_0 ;
  wire \init_state_r[2]_i_2_n_0 ;
  wire \init_state_r[2]_i_30_n_0 ;
  wire \init_state_r[2]_i_31_n_0 ;
  wire \init_state_r[2]_i_33_n_0 ;
  wire \init_state_r[2]_i_34_n_0 ;
  wire \init_state_r[2]_i_3_n_0 ;
  wire \init_state_r[2]_i_4_0 ;
  wire \init_state_r[2]_i_4_n_0 ;
  wire \init_state_r[2]_i_5_n_0 ;
  wire \init_state_r[2]_i_6_n_0 ;
  wire \init_state_r[2]_i_7_n_0 ;
  wire \init_state_r[2]_i_8_n_0 ;
  wire \init_state_r[2]_i_9_0 ;
  wire \init_state_r[2]_i_9_n_0 ;
  wire \init_state_r[3]_i_10_n_0 ;
  wire \init_state_r[3]_i_11_n_0 ;
  wire \init_state_r[3]_i_12_n_0 ;
  wire \init_state_r[3]_i_13_n_0 ;
  wire \init_state_r[3]_i_14_n_0 ;
  wire \init_state_r[3]_i_15_n_0 ;
  wire \init_state_r[3]_i_16_n_0 ;
  wire \init_state_r[3]_i_17_n_0 ;
  wire \init_state_r[3]_i_18_n_0 ;
  wire \init_state_r[3]_i_1_n_0 ;
  wire \init_state_r[3]_i_2_n_0 ;
  wire \init_state_r[3]_i_3_0 ;
  wire \init_state_r[3]_i_3_n_0 ;
  wire \init_state_r[3]_i_4_n_0 ;
  wire \init_state_r[3]_i_5_n_0 ;
  wire \init_state_r[3]_i_6_n_0 ;
  wire \init_state_r[3]_i_7_n_0 ;
  wire \init_state_r[3]_i_8_n_0 ;
  wire \init_state_r[3]_i_9_n_0 ;
  wire \init_state_r[4]_i_10_n_0 ;
  wire \init_state_r[4]_i_11_n_0 ;
  wire \init_state_r[4]_i_12_n_0 ;
  wire \init_state_r[4]_i_13_n_0 ;
  wire \init_state_r[4]_i_14_n_0 ;
  wire \init_state_r[4]_i_15_n_0 ;
  wire \init_state_r[4]_i_16_n_0 ;
  wire \init_state_r[4]_i_17_n_0 ;
  wire \init_state_r[4]_i_18_n_0 ;
  wire \init_state_r[4]_i_19_n_0 ;
  wire \init_state_r[4]_i_1_n_0 ;
  wire \init_state_r[4]_i_20_n_0 ;
  wire \init_state_r[4]_i_21_n_0 ;
  wire \init_state_r[4]_i_23_n_0 ;
  wire \init_state_r[4]_i_24_n_0 ;
  wire \init_state_r[4]_i_25_n_0 ;
  wire \init_state_r[4]_i_28_n_0 ;
  wire \init_state_r[4]_i_29_n_0 ;
  wire \init_state_r[4]_i_2_n_0 ;
  wire \init_state_r[4]_i_30_n_0 ;
  wire \init_state_r[4]_i_32_n_0 ;
  wire \init_state_r[4]_i_3_n_0 ;
  wire \init_state_r[4]_i_4_n_0 ;
  wire \init_state_r[4]_i_5_n_0 ;
  wire \init_state_r[4]_i_6_0 ;
  wire \init_state_r[4]_i_6_n_0 ;
  wire \init_state_r[4]_i_7_0 ;
  wire \init_state_r[4]_i_7_n_0 ;
  wire \init_state_r[4]_i_8_n_0 ;
  wire \init_state_r[4]_i_9_n_0 ;
  wire \init_state_r[5]_i_10_n_0 ;
  wire \init_state_r[5]_i_11_n_0 ;
  wire \init_state_r[5]_i_12_n_0 ;
  wire \init_state_r[5]_i_13_n_0 ;
  wire \init_state_r[5]_i_14_n_0 ;
  wire \init_state_r[5]_i_15_n_0 ;
  wire \init_state_r[5]_i_16_n_0 ;
  wire \init_state_r[5]_i_17_n_0 ;
  wire \init_state_r[5]_i_18_n_0 ;
  wire \init_state_r[5]_i_19_n_0 ;
  wire \init_state_r[5]_i_1_n_0 ;
  wire \init_state_r[5]_i_20_n_0 ;
  wire \init_state_r[5]_i_21_n_0 ;
  wire \init_state_r[5]_i_22_n_0 ;
  wire \init_state_r[5]_i_23_n_0 ;
  wire \init_state_r[5]_i_24_n_0 ;
  wire \init_state_r[5]_i_25_n_0 ;
  wire \init_state_r[5]_i_26_n_0 ;
  wire \init_state_r[5]_i_27_n_0 ;
  wire \init_state_r[5]_i_28_n_0 ;
  wire \init_state_r[5]_i_29_n_0 ;
  wire \init_state_r[5]_i_2_n_0 ;
  wire \init_state_r[5]_i_30_n_0 ;
  wire \init_state_r[5]_i_31_n_0 ;
  wire \init_state_r[5]_i_32_n_0 ;
  wire \init_state_r[5]_i_34_n_0 ;
  wire \init_state_r[5]_i_35_n_0 ;
  wire \init_state_r[5]_i_36_n_0 ;
  wire \init_state_r[5]_i_37_n_0 ;
  wire \init_state_r[5]_i_38_n_0 ;
  wire \init_state_r[5]_i_39_n_0 ;
  wire \init_state_r[5]_i_3_0 ;
  wire \init_state_r[5]_i_3_n_0 ;
  wire \init_state_r[5]_i_40_n_0 ;
  wire \init_state_r[5]_i_41_n_0 ;
  wire \init_state_r[5]_i_42_n_0 ;
  wire \init_state_r[5]_i_43_n_0 ;
  wire \init_state_r[5]_i_44_n_0 ;
  wire \init_state_r[5]_i_45_n_0 ;
  wire \init_state_r[5]_i_46_n_0 ;
  wire \init_state_r[5]_i_47_n_0 ;
  wire \init_state_r[5]_i_48_n_0 ;
  wire \init_state_r[5]_i_49_n_0 ;
  wire \init_state_r[5]_i_4_n_0 ;
  wire \init_state_r[5]_i_50_n_0 ;
  wire \init_state_r[5]_i_51_n_0 ;
  wire \init_state_r[5]_i_5_n_0 ;
  wire \init_state_r[5]_i_6_n_0 ;
  wire \init_state_r[5]_i_7_n_0 ;
  wire \init_state_r[5]_i_8_n_0 ;
  wire \init_state_r[5]_i_9_n_0 ;
  wire \init_state_r[6]_i_1_n_0 ;
  wire \init_state_r[6]_i_2_n_0 ;
  wire \init_state_r[6]_i_3_n_0 ;
  wire \init_state_r[6]_i_4_n_0 ;
  wire \init_state_r[6]_i_5_n_0 ;
  wire \init_state_r[6]_i_6_n_0 ;
  wire [13:0]\init_state_r_reg[5]_0 ;
  wire \init_state_r_reg[6]_0 ;
  wire [0:0]mc_cas_n;
  wire [0:0]mc_cke;
  wire [0:0]mc_cmd;
  wire [0:0]mc_odt;
  wire [0:0]mc_ras_n;
  wire mc_wrdata_en;
  wire mem_init_done_r;
  wire mem_init_done_r_i_1_n_0;
  wire mem_init_done_r_i_2_n_0;
  wire [19:0]mem_out;
  wire [22:0]mem_reg_0_15_30_35;
  wire mpr_rdlvl_start_i_1_n_0;
  wire mpr_rdlvl_start_i_2_n_0;
  wire mpr_rdlvl_start_i_3_n_0;
  wire mux_cmd_wren;
  wire mux_reset_n;
  wire mux_wrdata_en;
  wire \my_empty_reg[0] ;
  wire [0:0]\my_empty_reg[6]_inv ;
  wire new_burst_r;
  wire new_burst_r_i_1_n_0;
  wire num_refresh0;
  wire \num_refresh[3]_i_1_n_0 ;
  wire \num_refresh[3]_i_4_n_0 ;
  wire \num_refresh[3]_i_5_n_0 ;
  wire \num_refresh[3]_i_6_n_0 ;
  wire \num_refresh[3]_i_7_n_0 ;
  wire \num_refresh[3]_i_8_n_0 ;
  wire [3:0]num_refresh_reg;
  wire \num_refresh_reg[3]_0 ;
  wire \ocal_act_wait_cnt[3]_i_1_n_0 ;
  wire \ocal_act_wait_cnt[3]_i_3_n_0 ;
  wire \ocal_act_wait_cnt[3]_i_4_n_0 ;
  wire [3:0]ocal_act_wait_cnt_reg;
  wire [3:2]oclk_wr_cnt0__0;
  wire \oclk_wr_cnt[0]_i_1_n_0 ;
  wire \oclk_wr_cnt[1]_i_1_n_0 ;
  wire \oclk_wr_cnt[3]_i_1_n_0 ;
  wire \oclk_wr_cnt[3]_i_2_n_0 ;
  wire \oclk_wr_cnt[3]_i_4_n_0 ;
  wire \oclk_wr_cnt[3]_i_5_n_0 ;
  wire [3:0]oclk_wr_cnt_reg;
  wire oclkdelay_calib_start_int_i_1_n_0;
  wire oclkdelay_calib_start_pre;
  wire [5:5]oclkdelay_start_dly_r;
  wire \oclkdelay_start_dly_r_reg[4]_srl5_n_0 ;
  wire \odd_cwl.phy_cas_n[1]_i_1_n_0 ;
  wire \odd_cwl.phy_cas_n[1]_i_2_n_0 ;
  wire \odd_cwl.phy_ras_n[1]_i_1_n_0 ;
  wire \odd_cwl.phy_ras_n[1]_i_2_n_0 ;
  wire \odd_cwl.phy_we_n[1]_i_1_n_0 ;
  wire \one_rank.stg1_wr_done_i_1_n_0 ;
  wire \one_rank.stg1_wr_done_reg_0 ;
  wire [31:0]out_fifo;
  wire out_fifo_0;
  wire [31:0]out_fifo_1;
  wire out_fifo_2;
  wire out_fifo_3;
  wire [11:0]out_fifo_4;
  wire out_fifo_5;
  wire [43:0]out_fifo_6;
  wire out_fifo_7;
  wire out_fifo_8;
  wire out_fifo_9;
  wire [9:0]p_0_in__0;
  wire [8:0]p_0_in__0__0;
  wire [7:0]p_0_in__1;
  wire [3:0]p_0_in__2;
  wire [7:0]p_0_in__3;
  wire [3:0]p_0_in__4;
  wire [3:0]p_0_in__5;
  wire [3:0]p_0_in__6;
  wire [4:0]p_0_in__7;
  wire [3:0]p_0_in__8;
  wire p_112_in;
  wire [3:3]p_15_in;
  wire [30:5]p_2_out;
  wire [0:0]p_3_out;
  wire [5:3]phy_bank;
  wire [1:1]phy_cas_n;
  wire [1:1]phy_cs_n;
  wire [21:0]phy_dout;
  wire phy_mc_ctl_full_r_reg;
  wire [6:0]phy_mc_ctl_full_r_reg_0;
  wire [1:1]phy_ras_n;
  wire phy_read_calib;
  wire phy_reset_n;
  wire [1:1]phy_we_n;
  wire [31:4]phy_wrdata;
  wire phy_wrdata_en;
  wire phy_wrdata_en_r1;
  wire phy_wrdata_en_r10;
  wire phy_write_calib;
  wire pi_calib_done_r;
  wire pi_calib_done_r1_reg_0;
  wire pi_calib_done_r_i_1_n_0;
  wire pi_calib_rank_done_r;
  wire pi_dqs_found_any_bank;
  wire pi_dqs_found_done_r1;
  wire pi_dqs_found_rank_done;
  wire pi_dqs_found_start_i_1_n_0;
  wire pi_dqs_found_start_i_2_n_0;
  (* async_reg = "true" *) wire pi_phase_locked_all_r1;
  (* async_reg = "true" *) wire pi_phase_locked_all_r2;
  (* async_reg = "true" *) wire pi_phase_locked_all_r3;
  (* async_reg = "true" *) wire pi_phase_locked_all_r4;
  wire pi_phaselock_start_i_1_n_0;
  wire pi_phaselock_start_i_2_n_0;
  wire pi_phaselock_timer0;
  wire \pi_phaselock_timer[0]_i_3_n_0 ;
  wire [13:0]pi_phaselock_timer_reg;
  wire \pi_phaselock_timer_reg[0]_i_2_n_0 ;
  wire \pi_phaselock_timer_reg[0]_i_2_n_1 ;
  wire \pi_phaselock_timer_reg[0]_i_2_n_2 ;
  wire \pi_phaselock_timer_reg[0]_i_2_n_3 ;
  wire \pi_phaselock_timer_reg[0]_i_2_n_4 ;
  wire \pi_phaselock_timer_reg[0]_i_2_n_5 ;
  wire \pi_phaselock_timer_reg[0]_i_2_n_6 ;
  wire \pi_phaselock_timer_reg[0]_i_2_n_7 ;
  wire \pi_phaselock_timer_reg[12]_i_1_n_3 ;
  wire \pi_phaselock_timer_reg[12]_i_1_n_6 ;
  wire \pi_phaselock_timer_reg[12]_i_1_n_7 ;
  wire \pi_phaselock_timer_reg[4]_i_1_n_0 ;
  wire \pi_phaselock_timer_reg[4]_i_1_n_1 ;
  wire \pi_phaselock_timer_reg[4]_i_1_n_2 ;
  wire \pi_phaselock_timer_reg[4]_i_1_n_3 ;
  wire \pi_phaselock_timer_reg[4]_i_1_n_4 ;
  wire \pi_phaselock_timer_reg[4]_i_1_n_5 ;
  wire \pi_phaselock_timer_reg[4]_i_1_n_6 ;
  wire \pi_phaselock_timer_reg[4]_i_1_n_7 ;
  wire \pi_phaselock_timer_reg[8]_i_1_n_0 ;
  wire \pi_phaselock_timer_reg[8]_i_1_n_1 ;
  wire \pi_phaselock_timer_reg[8]_i_1_n_2 ;
  wire \pi_phaselock_timer_reg[8]_i_1_n_3 ;
  wire \pi_phaselock_timer_reg[8]_i_1_n_4 ;
  wire \pi_phaselock_timer_reg[8]_i_1_n_5 ;
  wire \pi_phaselock_timer_reg[8]_i_1_n_6 ;
  wire \pi_phaselock_timer_reg[8]_i_1_n_7 ;
  wire prbs_rdlvl_done_pulse0;
  wire prbs_rdlvl_done_pulse_reg_0;
  wire prech_done;
  wire \prech_done_dly_r_reg[15]_srl16_n_0 ;
  wire prech_done_pre;
  wire prech_pending_r;
  wire prech_pending_r_i_1_n_0;
  wire prech_pending_r_i_2_n_0;
  wire prech_pending_r_i_3_n_0;
  wire prech_pending_r_i_4_n_0;
  wire prech_pending_r_i_5_n_0;
  wire prech_pending_r_i_6_n_0;
  wire prech_pending_r_i_7_n_0;
  wire prech_pending_r_i_8_n_0;
  wire prech_pending_r_i_9_n_0;
  wire prech_req;
  wire prech_req_posedge_r0;
  wire prech_req_posedge_r_i_2_n_0;
  wire prech_req_posedge_r_reg_0;
  wire prech_req_r;
  wire pwron_ce_r;
  wire pwron_ce_r_i_1_n_0;
  wire pwron_ce_r_i_2_n_0;
  wire rdlvl_last_byte_done;
  wire rdlvl_last_byte_done_r;
  wire rdlvl_pi_incdec;
  wire rdlvl_prech_req;
  wire rdlvl_rank_done_r;
  wire [14:14]rdlvl_start_dly0_r;
  wire \rdlvl_start_dly0_r_reg[13]_srl14_n_0 ;
  wire rdlvl_start_pre;
  wire rdlvl_start_pre_i_1_n_0;
  wire rdlvl_stg1_done_r1;
  wire rdlvl_stg1_rank_done;
  wire rdlvl_stg1_start_i_1_n_0;
  wire rdlvl_stg1_start_i_2_n_0;
  wire rdlvl_stg1_start_r;
  wire rdlvl_stg1_start_reg_0;
  wire read_calib_i_1_n_0;
  wire read_calib_i_2_n_0;
  wire reg_ctrl_cnt_r;
  wire \reg_ctrl_cnt_r[3]_i_1_n_0 ;
  wire [3:0]reg_ctrl_cnt_r_reg;
  wire reset_if;
  wire reset_if_r9;
  wire reset_rd_addr_r1;
  wire \row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ;
  wire rstdiv0_sync_r1;
  wire rstdiv0_sync_r1_reg_rep__16;
  wire stg1_wr_done;
  wire \stg1_wr_rd_cnt[0]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[1]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[2]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[3]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[3]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[4]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[4]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[4]_i_3_n_0 ;
  wire \stg1_wr_rd_cnt[4]_i_4_n_0 ;
  wire \stg1_wr_rd_cnt[4]_i_5_n_0 ;
  wire \stg1_wr_rd_cnt[5]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[5]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[6]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[6]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[7]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_3_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_4_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_5_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_6_n_0 ;
  wire \stg1_wr_rd_cnt_reg_n_0_[0] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[1] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[2] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[3] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[4] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[5] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[6] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[7] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[8] ;
  wire wl_sm_start;
  wire wl_sm_start_reg_0;
  wire \wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0 ;
  wire \wr_done_victim_rotate.complex_row0_wr_done_i_2_n_0 ;
  wire \wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0 ;
  wire wr_en_inferred__0_i_1_0;
  wire wr_en_inferred__0_i_1__0_0;
  wire wr_level_done_r5;
  wire wr_level_dqs_asrt;
  wire wr_level_dqs_asrt_i_1_n_0;
  wire wr_lvl_start_i_1_n_0;
  wire [0:0]\wr_ptr_timing_reg[0] ;
  wire \wr_ptr_timing_reg[0]_0 ;
  wire [0:0]\wr_ptr_timing_reg[0]_1 ;
  wire wr_victim_inc;
  wire wr_victim_inc0;
  wire wr_victim_inc_i_2_n_0;
  wire wrcal_final_chk;
  wire wrcal_final_chk_i_1_n_0;
  wire wrcal_final_chk_i_2_n_0;
  wire [1:0]wrcal_pat_cnt;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrcal_rd_wait_i_1_n_0;
  wire wrcal_reads;
  wire wrcal_reads02_out;
  wire \wrcal_reads[0]_i_1_n_0 ;
  wire \wrcal_reads[1]_i_1_n_0 ;
  wire \wrcal_reads[2]_i_1_n_0 ;
  wire \wrcal_reads[3]_i_1_n_0 ;
  wire \wrcal_reads[4]_i_1_n_0 ;
  wire \wrcal_reads[5]_i_1_n_0 ;
  wire \wrcal_reads[6]_i_1_n_0 ;
  wire \wrcal_reads[7]_i_2_n_0 ;
  wire \wrcal_reads[7]_i_3_n_0 ;
  wire \wrcal_reads[7]_i_5_n_0 ;
  wire \wrcal_reads[7]_i_6_n_0 ;
  wire \wrcal_reads[7]_i_7_n_0 ;
  wire \wrcal_reads[7]_i_8_n_0 ;
  wire \wrcal_reads_reg_n_0_[0] ;
  wire \wrcal_reads_reg_n_0_[1] ;
  wire \wrcal_reads_reg_n_0_[2] ;
  wire \wrcal_reads_reg_n_0_[3] ;
  wire \wrcal_reads_reg_n_0_[4] ;
  wire \wrcal_reads_reg_n_0_[5] ;
  wire \wrcal_reads_reg_n_0_[6] ;
  wire \wrcal_reads_reg_n_0_[7] ;
  wire wrcal_resume_r;
  wire wrcal_resume_w;
  wire wrcal_sanity_chk;
  wire wrcal_sanity_chk_reg_0;
  wire [5:5]wrcal_start_dly_r;
  wire \wrcal_start_dly_r_reg[4]_srl5_n_0 ;
  wire wrcal_start_i_1_n_0;
  wire [3:2]wrcal_wr_cnt0__0;
  wire \wrcal_wr_cnt[0]_i_1_n_0 ;
  wire \wrcal_wr_cnt[1]_i_1_n_0 ;
  wire \wrcal_wr_cnt[3]_i_1_n_0 ;
  wire \wrcal_wr_cnt[3]_i_2_n_0 ;
  wire \wrcal_wr_cnt[3]_i_4_n_0 ;
  wire [3:0]wrcal_wr_cnt_reg;
  wire [1:0]wrdata_pat_cnt;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0 ;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_2_n_0 ;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata[4]_i_1_n_0 ;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata[6]_i_1_n_0 ;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ;
  wire \wrdqen_div2.phy_wrdata_en_r1_i_2_n_0 ;
  wire \wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ;
  wire \wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0 ;
  wire \wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0 ;
  wire \wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0 ;
  wire \wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0 ;
  wire [31:0]\write_buffer.wr_buf_out_data_reg[31] ;
  wire write_calib_i_1_n_0;
  wire wrlvl_active;
  wire wrlvl_active_i_1_n_0;
  wire wrlvl_active_r1;
  wire wrlvl_byte_redo;
  wire wrlvl_done_r;
  wire wrlvl_done_r1;
  wire wrlvl_final_if_rst;
  wire wrlvl_final_if_rst_i_1_n_0;
  wire wrlvl_final_if_rst_i_2_n_0;
  wire wrlvl_final_if_rst_i_3_n_0;
  wire wrlvl_odt;
  wire wrlvl_odt_ctl;
  wire wrlvl_odt_ctl_i_1_n_0;
  wire wrlvl_odt_ctl_i_2_n_0;
  wire wrlvl_odt_ctl_i_3_n_0;
  wire wrlvl_rank_done;
  wire wrlvl_rank_done_r1;
  wire wrlvl_rank_done_r6_reg_srl5_n_0;
  wire wrlvl_rank_done_r7;
  wire [3:1]\NLW_pi_phaselock_timer_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_pi_phaselock_timer_reg[12]_i_1_O_UNCONNECTED ;

  assign out = init_complete_r1_timing;
  LUT6 #(
    .INIT(64'h00E000E000E00000)) 
    \DDR3_1rank.phy_int_cs_n[1]_i_1 
       (.I0(new_burst_r_i_1_n_0),
        .I1(\DDR3_1rank.phy_int_cs_n[1]_i_2_n_0 ),
        .I2(\DDR3_1rank.phy_int_cs_n[1]_i_3_n_0 ),
        .I3(\DDR3_1rank.phy_int_cs_n[1]_i_4_n_0 ),
        .I4(\DDR3_1rank.phy_int_cs_n[1]_i_5_n_0 ),
        .I5(\cnt_init_mr_r[0]_i_2_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \DDR3_1rank.phy_int_cs_n[1]_i_2 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(init_state_r),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [12]),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_3_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004404)) 
    \DDR3_1rank.phy_int_cs_n[1]_i_3 
       (.I0(\num_refresh[3]_i_4_n_0 ),
        .I1(\DDR3_1rank.phy_int_cs_n[1]_i_6_n_0 ),
        .I2(prech_req_posedge_r_i_2_n_0),
        .I3(\complex_row_cnt_ocal[3]_i_6_n_0 ),
        .I4(\num_refresh[3]_i_7_n_0 ),
        .I5(\odd_cwl.phy_cas_n[1]_i_2_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \DDR3_1rank.phy_int_cs_n[1]_i_4 
       (.I0(\init_state_r_reg[5]_0 [13]),
        .I1(init_state_r),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r_reg[5]_0 [11]),
        .O(\DDR3_1rank.phy_int_cs_n[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \DDR3_1rank.phy_int_cs_n[1]_i_5 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(\init_state_r_reg[5]_0 [11]),
        .I2(\init_state_r_reg[5]_0 [10]),
        .O(\DDR3_1rank.phy_int_cs_n[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF7FF7F)) 
    \DDR3_1rank.phy_int_cs_n[1]_i_6 
       (.I0(ddr3_lm_done_r_i_2_n_0),
        .I1(\DDR3_1rank.phy_int_cs_n[1]_i_7_n_0 ),
        .I2(\init_state_r_reg[5]_0 [10]),
        .I3(init_state_r),
        .I4(\init_state_r_reg[5]_0 [13]),
        .I5(\DDR3_1rank.phy_int_cs_n[1]_i_8_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DDR3_1rank.phy_int_cs_n[1]_i_7 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(\init_state_r_reg[5]_0 [11]),
        .O(\DDR3_1rank.phy_int_cs_n[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000011001)) 
    \DDR3_1rank.phy_int_cs_n[1]_i_8 
       (.I0(\init_state_r[4]_i_20_n_0 ),
        .I1(\init_state_r_reg[5]_0 [11]),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r_reg[5]_0 [13]),
        .I5(init_state_r),
        .O(\DDR3_1rank.phy_int_cs_n[1]_i_8_n_0 ));
  FDSE \DDR3_1rank.phy_int_cs_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\DDR3_1rank.phy_int_cs_n[1]_i_1_n_0 ),
        .Q(phy_cs_n),
        .S(\calib_cke_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_cal1_state_r[34]_i_8 
       (.I0(prech_done),
        .I1(Q),
        .O(rdlvl_rank_done_r));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_cal1_state_r[34]_i_9 
       (.I0(\init_state_r_reg[5]_0 [4]),
        .I1(rdlvl_stg1_start_r),
        .O(rdlvl_stg1_start_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_wl_state_r[1]_i_7 
       (.I0(wl_sm_start),
        .I1(wr_level_done_r5),
        .O(wl_sm_start_reg_0));
  LUT6 #(
    .INIT(64'h0000000055540000)) 
    \back_to_back_reads_2_1.num_reads[0]_i_1 
       (.I0(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .I3(pi_dqs_found_start_i_2_n_0),
        .I4(\back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ),
        .I5(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .O(\back_to_back_reads_2_1.num_reads[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000099980000)) 
    \back_to_back_reads_2_1.num_reads[1]_i_1 
       (.I0(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .I3(pi_dqs_found_start_i_2_n_0),
        .I4(\back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ),
        .I5(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .O(\back_to_back_reads_2_1.num_reads[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E1E00000)) 
    \back_to_back_reads_2_1.num_reads[2]_i_1 
       (.I0(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .I3(pi_dqs_found_start_i_2_n_0),
        .I4(\back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ),
        .I5(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .O(\back_to_back_reads_2_1.num_reads[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \back_to_back_reads_2_1.num_reads[2]_i_2 
       (.I0(\init_state_r_reg[5]_0 [10]),
        .I1(\init_state_r_reg[5]_0 [11]),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(init_state_r),
        .I4(\init_state_r_reg[5]_0 [12]),
        .I5(prech_req_posedge_r_i_2_n_0),
        .O(\back_to_back_reads_2_1.num_reads[2]_i_2_n_0 ));
  FDRE \back_to_back_reads_2_1.num_reads_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\back_to_back_reads_2_1.num_reads[0]_i_1_n_0 ),
        .Q(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \back_to_back_reads_2_1.num_reads_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\back_to_back_reads_2_1.num_reads[1]_i_1_n_0 ),
        .Q(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \back_to_back_reads_2_1.num_reads_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\back_to_back_reads_2_1.num_reads[2]_i_1_n_0 ),
        .Q(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000AB)) 
    burst_addr_r_i_1
       (.I0(burst_addr_r_i_2_n_0),
        .I1(p_15_in),
        .I2(new_burst_r_i_1_n_0),
        .I3(ddr3_ila_basic[3]),
        .I4(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .O(burst_addr_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h1001100100150011)) 
    burst_addr_r_i_2
       (.I0(\init_state_r[4]_i_5_n_0 ),
        .I1(\init_state_r_reg[5]_0 [12]),
        .I2(\init_state_r_reg[5]_0 [10]),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(burst_addr_r_i_2_n_0));
  FDRE burst_addr_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(burst_addr_r_i_1_n_0),
        .Q(p_15_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \cal2_state_r[3]_i_11 
       (.I0(wrcal_sanity_chk),
        .I1(\cal2_state_r[3]_i_5 ),
        .O(wrcal_sanity_chk_reg_0));
  FDRE \calib_cke_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_pwron_cke_done_r),
        .Q(calib_cke),
        .R(\calib_cke_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \calib_cmd[0]_i_1 
       (.I0(wr_level_dqs_asrt),
        .I1(new_burst_r_i_1_n_0),
        .O(\calib_cmd[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \calib_cmd[1]_i_1 
       (.I0(wr_level_dqs_asrt),
        .I1(\calib_cmd[1]_i_2_n_0 ),
        .O(\calib_cmd[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h10101011FFFFFFFF)) 
    \calib_cmd[1]_i_2 
       (.I0(p_3_out),
        .I1(\calib_cmd[1]_i_3_n_0 ),
        .I2(rdlvl_pi_incdec),
        .I3(\calib_cmd[1]_i_4_n_0 ),
        .I4(\calib_cmd[1]_i_5_n_0 ),
        .I5(new_burst_r),
        .O(\calib_cmd[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \calib_cmd[1]_i_3 
       (.I0(\calib_cmd[1]_i_6_n_0 ),
        .I1(\init_state_r[6]_i_3_n_0 ),
        .I2(init_state_r),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\cnt_init_mr_r[0]_i_3_n_0 ),
        .O(\calib_cmd[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \calib_cmd[1]_i_4 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [12]),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(init_state_r),
        .I4(mpr_rdlvl_start_i_3_n_0),
        .I5(\init_state_r_reg[5]_0 [8]),
        .O(\calib_cmd[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \calib_cmd[1]_i_5 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I3(\init_state_r_reg[5]_0 [13]),
        .I4(init_state_r),
        .I5(\init_state_r_reg[5]_0 [12]),
        .O(\calib_cmd[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000400)) 
    \calib_cmd[1]_i_6 
       (.I0(\init_state_r[4]_i_5_n_0 ),
        .I1(\init_state_r_reg[5]_0 [12]),
        .I2(\init_state_r_reg[5]_0 [10]),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(\calib_cmd[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_cmd[2]_i_1 
       (.I0(new_burst_r_i_1_n_0),
        .I1(wr_level_dqs_asrt),
        .O(\calib_cmd[2]_i_1_n_0 ));
  FDRE \calib_cmd_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_cmd[0]_i_1_n_0 ),
        .Q(calib_cmd[0]),
        .R(1'b0));
  FDRE \calib_cmd_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_cmd[1]_i_1_n_0 ),
        .Q(calib_cmd[1]),
        .R(1'b0));
  FDRE \calib_cmd_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_cmd[2]_i_1_n_0 ),
        .Q(calib_cmd[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    calib_ctl_wren_i_1
       (.I0(cnt_pwron_cke_done_r),
        .I1(calib_ctl_wren_reg_1),
        .O(p_112_in));
  FDRE calib_ctl_wren_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_112_in),
        .Q(calib_ctl_wren_reg_0),
        .R(\init_state_r_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h55045500)) 
    \calib_data_offset_0[2]_i_1 
       (.I0(wr_level_dqs_asrt),
        .I1(pi_calib_done_r1_reg_0),
        .I2(\calib_cmd[1]_i_2_n_0 ),
        .I3(phy_wrdata_en_r10),
        .I4(\calib_data_offset_0_reg[2]_0 ),
        .O(\calib_data_offset_0[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABBABBBAABAAA)) 
    \calib_data_offset_0[3]_i_1 
       (.I0(wr_level_dqs_asrt),
        .I1(\calib_data_offset_0[3]_i_2_n_0 ),
        .I2(pi_dqs_found_done_r1),
        .I3(\calib_data_offset_0_reg[3]_0 ),
        .I4(init_dqsfound_done_r2),
        .I5(\calib_data_offset_0_reg[3]_1 ),
        .O(\calib_data_offset_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \calib_data_offset_0[3]_i_2 
       (.I0(\calib_cmd[1]_i_2_n_0 ),
        .I1(pi_calib_done_r1_reg_0),
        .O(\calib_data_offset_0[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \calib_data_offset_0[5]_i_1 
       (.I0(wr_level_dqs_asrt),
        .I1(pi_calib_done_r1_reg_0),
        .I2(\calib_cmd[1]_i_2_n_0 ),
        .O(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_0_reg[0]_0 ),
        .Q(calib_data_offset_0[0]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_0_reg[1]_0 ),
        .Q(calib_data_offset_0[1]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_0[2]_i_1_n_0 ),
        .Q(calib_data_offset_0[2]),
        .R(1'b0));
  FDRE \calib_data_offset_0_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_0[3]_i_1_n_0 ),
        .Q(calib_data_offset_0[3]),
        .R(1'b0));
  FDRE \calib_data_offset_0_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_0_reg[4]_0 ),
        .Q(calib_data_offset_0[4]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_0_reg[5]_0 ),
        .Q(calib_data_offset_0[5]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_dqs_asrt),
        .Q(\calib_data_offset_1_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \calib_odt[0]_i_1 
       (.I0(\calib_odt[0]_i_2_n_0 ),
        .I1(\oclk_wr_cnt[3]_i_4_n_0 ),
        .I2(\complex_address[9]_i_4_n_0 ),
        .I3(\calib_odt[0]_i_3_n_0 ),
        .I4(\gen_rnk[0].mr1_r_reg_n_0_[0][1] ),
        .I5(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .O(\calib_odt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBA)) 
    \calib_odt[0]_i_2 
       (.I0(wrlvl_final_if_rst_i_3_n_0),
        .I1(\init_state_r[3]_i_6_n_0 ),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(complex_odt_ext),
        .I4(complex_ocal_odt_ext),
        .I5(\calib_odt[0]_i_4_n_0 ),
        .O(\calib_odt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
    \calib_odt[0]_i_3 
       (.I0(\DDR3_1rank.phy_int_cs_n[1]_i_2_n_0 ),
        .I1(wrlvl_odt),
        .I2(ddr3_lm_done_r_i_2_n_0),
        .I3(\calib_odt[0]_i_5_n_0 ),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(ddr3_lm_done_r_i_3_n_0),
        .O(\calib_odt[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000010000)) 
    \calib_odt[0]_i_4 
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r[4]_i_5_n_0 ),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(\init_state_r_reg[5]_0 [8]),
        .O(\calib_odt[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \calib_odt[0]_i_5 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(\init_state_r_reg[5]_0 [11]),
        .O(\calib_odt[0]_i_5_n_0 ));
  FDRE \calib_odt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_odt[0]_i_1_n_0 ),
        .Q(calib_odt),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \calib_seq[0]_i_1 
       (.I0(calib_ctl_wren_reg_1),
        .I1(cnt_pwron_cke_done_r),
        .I2(PHYCTLWD[9]),
        .O(\calib_seq[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \calib_seq[1]_i_1 
       (.I0(PHYCTLWD[9]),
        .I1(cnt_pwron_cke_done_r),
        .I2(calib_ctl_wren_reg_1),
        .I3(PHYCTLWD[10]),
        .O(\calib_seq[1]_i_1_n_0 ));
  FDRE \calib_seq_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_seq[0]_i_1_n_0 ),
        .Q(PHYCTLWD[9]),
        .R(\calib_cke_reg[0]_0 ));
  FDRE \calib_seq_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_seq[1]_i_1_n_0 ),
        .Q(PHYCTLWD[10]),
        .R(\calib_cke_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT1 #(
    .INIT(2'h1)) 
    calib_wrdata_en_i_1
       (.I0(calib_wrdata_en_i_2_n_0),
        .O(phy_wrdata_en));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h1)) 
    calib_wrdata_en_i_2
       (.I0(phy_wrdata_en_r1),
        .I1(phy_wrdata_en_r10),
        .O(calib_wrdata_en_i_2_n_0));
  FDRE calib_wrdata_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_wrdata_en),
        .Q(calib_wrdata_en),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000020)) 
    cnt_cmd_done_m7_r_i_1
       (.I0(cnt_cmd_done_m7_r_i_2_n_0),
        .I1(\cnt_cmd_r_reg_n_0_[2] ),
        .I2(\cnt_cmd_r_reg_n_0_[6] ),
        .I3(\cnt_cmd_r_reg_n_0_[1] ),
        .I4(\cnt_cmd_r_reg_n_0_[0] ),
        .O(cnt_cmd_done_m7_r_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    cnt_cmd_done_m7_r_i_2
       (.I0(\cnt_cmd_r_reg_n_0_[4] ),
        .I1(\cnt_cmd_r_reg_n_0_[5] ),
        .I2(\cnt_cmd_r_reg_n_0_[3] ),
        .O(cnt_cmd_done_m7_r_i_2_n_0));
  FDRE cnt_cmd_done_m7_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_cmd_done_m7_r_i_1_n_0),
        .Q(cnt_cmd_done_m7_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    cnt_cmd_done_r_i_1
       (.I0(\cnt_cmd_r[6]_i_4_n_0 ),
        .I1(\cnt_cmd_r_reg_n_0_[6] ),
        .O(cnt_cmd_done_r_i_1_n_0));
  FDRE cnt_cmd_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_cmd_done_r_i_1_n_0),
        .Q(cnt_cmd_done_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_cmd_r[0]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[0] ),
        .O(\cnt_cmd_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_cmd_r[1]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[0] ),
        .I1(\cnt_cmd_r_reg_n_0_[1] ),
        .O(\cnt_cmd_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_cmd_r[2]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[2] ),
        .I1(\cnt_cmd_r_reg_n_0_[0] ),
        .I2(\cnt_cmd_r_reg_n_0_[1] ),
        .O(\cnt_cmd_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_cmd_r[3]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[3] ),
        .I1(\cnt_cmd_r_reg_n_0_[2] ),
        .I2(\cnt_cmd_r_reg_n_0_[1] ),
        .I3(\cnt_cmd_r_reg_n_0_[0] ),
        .O(\cnt_cmd_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_cmd_r[4]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[4] ),
        .I1(\cnt_cmd_r_reg_n_0_[3] ),
        .I2(\cnt_cmd_r_reg_n_0_[0] ),
        .I3(\cnt_cmd_r_reg_n_0_[1] ),
        .I4(\cnt_cmd_r_reg_n_0_[2] ),
        .O(\cnt_cmd_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_cmd_r[5]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[5] ),
        .I1(\cnt_cmd_r_reg_n_0_[2] ),
        .I2(\cnt_cmd_r_reg_n_0_[1] ),
        .I3(\cnt_cmd_r_reg_n_0_[0] ),
        .I4(\cnt_cmd_r_reg_n_0_[3] ),
        .I5(\cnt_cmd_r_reg_n_0_[4] ),
        .O(\cnt_cmd_r[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cnt_cmd_r[6]_i_1 
       (.I0(init_state_r),
        .I1(\cnt_cmd_r[6]_i_3_n_0 ),
        .O(\cnt_cmd_r[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_cmd_r[6]_i_2 
       (.I0(\cnt_cmd_r_reg_n_0_[6] ),
        .I1(\cnt_cmd_r[6]_i_4_n_0 ),
        .O(\cnt_cmd_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7CCB5CCE8B3F7)) 
    \cnt_cmd_r[6]_i_3 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [12]),
        .I2(\init_state_r_reg[5]_0 [10]),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [13]),
        .I5(\init_state_r_reg[5]_0 [8]),
        .O(\cnt_cmd_r[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt_cmd_r[6]_i_4 
       (.I0(\cnt_cmd_r_reg_n_0_[2] ),
        .I1(\cnt_cmd_r_reg_n_0_[1] ),
        .I2(\cnt_cmd_r_reg_n_0_[0] ),
        .I3(\cnt_cmd_r_reg_n_0_[3] ),
        .I4(\cnt_cmd_r_reg_n_0_[5] ),
        .I5(\cnt_cmd_r_reg_n_0_[4] ),
        .O(\cnt_cmd_r[6]_i_4_n_0 ));
  FDRE \cnt_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[0]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[0] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[1]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[1] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[2]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[2] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[3]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[3] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[4]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[4] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[5]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[5] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_cmd_r[6]_i_2_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[6] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    cnt_dllk_zqinit_done_r_i_1
       (.I0(cnt_dllk_zqinit_done_r),
        .I1(cnt_dllk_zqinit_r_reg[6]),
        .I2(mem_init_done_r_i_2_n_0),
        .I3(cnt_dllk_zqinit_r_reg[7]),
        .O(cnt_dllk_zqinit_done_r_i_1_n_0));
  FDRE cnt_dllk_zqinit_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_dllk_zqinit_done_r_i_1_n_0),
        .Q(cnt_dllk_zqinit_done_r),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_dllk_zqinit_r[0]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_dllk_zqinit_r[1]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[1]),
        .I1(cnt_dllk_zqinit_r_reg[0]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_dllk_zqinit_r[2]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[2]),
        .I1(cnt_dllk_zqinit_r_reg[0]),
        .I2(cnt_dllk_zqinit_r_reg[1]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_dllk_zqinit_r[3]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[3]),
        .I1(cnt_dllk_zqinit_r_reg[1]),
        .I2(cnt_dllk_zqinit_r_reg[0]),
        .I3(cnt_dllk_zqinit_r_reg[2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_dllk_zqinit_r[4]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[4]),
        .I1(cnt_dllk_zqinit_r_reg[2]),
        .I2(cnt_dllk_zqinit_r_reg[0]),
        .I3(cnt_dllk_zqinit_r_reg[1]),
        .I4(cnt_dllk_zqinit_r_reg[3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_dllk_zqinit_r[5]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[5]),
        .I1(cnt_dllk_zqinit_r_reg[3]),
        .I2(cnt_dllk_zqinit_r_reg[1]),
        .I3(cnt_dllk_zqinit_r_reg[0]),
        .I4(cnt_dllk_zqinit_r_reg[2]),
        .I5(cnt_dllk_zqinit_r_reg[4]),
        .O(p_0_in__3[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_dllk_zqinit_r[6]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg[6]),
        .I1(mem_init_done_r_i_2_n_0),
        .O(p_0_in__3[6]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \cnt_dllk_zqinit_r[7]_i_1 
       (.I0(\init_state_r_reg[5]_0 [13]),
        .I1(init_state_r),
        .I2(\init_state_r_reg[5]_0 [10]),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r_reg[5]_0 [11]),
        .I5(\cnt_dllk_zqinit_r[7]_i_3_n_0 ),
        .O(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_dllk_zqinit_r[7]_i_2 
       (.I0(cnt_dllk_zqinit_r_reg[7]),
        .I1(mem_init_done_r_i_2_n_0),
        .I2(cnt_dllk_zqinit_r_reg[6]),
        .O(p_0_in__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cnt_dllk_zqinit_r[7]_i_3 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(\init_state_r_reg[5]_0 [9]),
        .O(\cnt_dllk_zqinit_r[7]_i_3_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[0]),
        .Q(cnt_dllk_zqinit_r_reg[0]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[1]),
        .Q(cnt_dllk_zqinit_r_reg[1]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[2]),
        .Q(cnt_dllk_zqinit_r_reg[2]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[3]),
        .Q(cnt_dllk_zqinit_r_reg[3]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[4]),
        .Q(cnt_dllk_zqinit_r_reg[4]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[5]),
        .Q(cnt_dllk_zqinit_r_reg[5]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[6]),
        .Q(cnt_dllk_zqinit_r_reg[6]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__3[7]),
        .Q(cnt_dllk_zqinit_r_reg[7]),
        .R(\cnt_dllk_zqinit_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h0000E222)) 
    cnt_init_af_done_r_i_1
       (.I0(cnt_init_af_done_r),
        .I1(cnt_init_mr_r1),
        .I2(cnt_init_af_r[1]),
        .I3(cnt_init_af_r[0]),
        .I4(\reg_ctrl_cnt_r[3]_i_1_n_0 ),
        .O(cnt_init_af_done_r_i_1_n_0));
  FDRE cnt_init_af_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_init_af_done_r_i_1_n_0),
        .Q(cnt_init_af_done_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \cnt_init_af_r[0]_i_1 
       (.I0(cnt_init_af_r[0]),
        .I1(cnt_init_mr_r1),
        .I2(\reg_ctrl_cnt_r[3]_i_1_n_0 ),
        .O(\cnt_init_af_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \cnt_init_af_r[1]_i_1 
       (.I0(cnt_init_af_r[1]),
        .I1(cnt_init_mr_r1),
        .I2(cnt_init_af_r[0]),
        .I3(\reg_ctrl_cnt_r[3]_i_1_n_0 ),
        .O(\cnt_init_af_r[1]_i_1_n_0 ));
  FDRE \cnt_init_af_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_init_af_r[0]_i_1_n_0 ),
        .Q(cnt_init_af_r[0]),
        .R(1'b0));
  FDRE \cnt_init_af_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_init_af_r[1]_i_1_n_0 ),
        .Q(cnt_init_af_r[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000E222)) 
    cnt_init_mr_done_r_i_1
       (.I0(cnt_init_mr_done_r),
        .I1(\cnt_init_mr_r[1]_i_2_n_0 ),
        .I2(cnt_init_mr_r[0]),
        .I3(cnt_init_mr_r[1]),
        .I4(\reg_ctrl_cnt_r[3]_i_1_n_0 ),
        .I5(cnt_init_mr_r1),
        .O(cnt_init_mr_done_r_i_1_n_0));
  FDRE cnt_init_mr_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_init_mr_done_r_i_1_n_0),
        .Q(cnt_init_mr_done_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAAAA9A8)) 
    \cnt_init_mr_r[0]_i_1 
       (.I0(cnt_init_mr_r[0]),
        .I1(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I2(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I3(\init_state_r_reg[5]_0 [9]),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(cnt_init_mr_r1),
        .O(\cnt_init_mr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cnt_init_mr_r[0]_i_2 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(init_state_r),
        .O(\cnt_init_mr_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cnt_init_mr_r[0]_i_3 
       (.I0(\init_state_r_reg[5]_0 [10]),
        .I1(\init_state_r_reg[5]_0 [11]),
        .O(\cnt_init_mr_r[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000006A)) 
    \cnt_init_mr_r[1]_i_1 
       (.I0(cnt_init_mr_r[1]),
        .I1(\cnt_init_mr_r[1]_i_2_n_0 ),
        .I2(cnt_init_mr_r[0]),
        .I3(\reg_ctrl_cnt_r[3]_i_1_n_0 ),
        .I4(cnt_init_mr_r1),
        .O(\cnt_init_mr_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cnt_init_mr_r[1]_i_2 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(init_state_r),
        .I3(\init_state_r_reg[5]_0 [10]),
        .I4(\init_state_r_reg[5]_0 [11]),
        .I5(prech_req_posedge_r_i_2_n_0),
        .O(\cnt_init_mr_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \cnt_init_mr_r[1]_i_3 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(mpr_rdlvl_start_i_3_n_0),
        .I2(\init_state_r_reg[5]_0 [12]),
        .I3(ddr3_lm_done_r_i_3_n_0),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(mem_init_done_r),
        .O(cnt_init_mr_r1));
  FDRE \cnt_init_mr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_init_mr_r[0]_i_1_n_0 ),
        .Q(cnt_init_mr_r[0]),
        .R(1'b0));
  FDRE \cnt_init_mr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_init_mr_r[1]_i_1_n_0 ),
        .Q(cnt_init_mr_r[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_pwron_ce_r[0]_i_1 
       (.I0(cnt_pwron_ce_r_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_ce_r[1]_i_1 
       (.I0(cnt_pwron_ce_r_reg[1]),
        .I1(cnt_pwron_ce_r_reg[0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_ce_r[2]_i_1 
       (.I0(cnt_pwron_ce_r_reg[2]),
        .I1(cnt_pwron_ce_r_reg[0]),
        .I2(cnt_pwron_ce_r_reg[1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_ce_r[3]_i_1 
       (.I0(cnt_pwron_ce_r_reg[3]),
        .I1(cnt_pwron_ce_r_reg[1]),
        .I2(cnt_pwron_ce_r_reg[0]),
        .I3(cnt_pwron_ce_r_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_pwron_ce_r[4]_i_1 
       (.I0(cnt_pwron_ce_r_reg[4]),
        .I1(cnt_pwron_ce_r_reg[2]),
        .I2(cnt_pwron_ce_r_reg[0]),
        .I3(cnt_pwron_ce_r_reg[1]),
        .I4(cnt_pwron_ce_r_reg[3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_pwron_ce_r[5]_i_1 
       (.I0(cnt_pwron_ce_r_reg[5]),
        .I1(cnt_pwron_ce_r_reg[3]),
        .I2(cnt_pwron_ce_r_reg[1]),
        .I3(cnt_pwron_ce_r_reg[0]),
        .I4(cnt_pwron_ce_r_reg[2]),
        .I5(cnt_pwron_ce_r_reg[4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_ce_r[6]_i_1 
       (.I0(cnt_pwron_ce_r_reg[6]),
        .I1(pwron_ce_r_i_2_n_0),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_ce_r[7]_i_1 
       (.I0(cnt_pwron_ce_r_reg[7]),
        .I1(pwron_ce_r_i_2_n_0),
        .I2(cnt_pwron_ce_r_reg[6]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_ce_r[8]_i_1 
       (.I0(cnt_pwron_ce_r_reg[8]),
        .I1(cnt_pwron_ce_r_reg[6]),
        .I2(pwron_ce_r_i_2_n_0),
        .I3(cnt_pwron_ce_r_reg[7]),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_pwron_ce_r[9]_i_1 
       (.I0(cnt_pwron_ce_r_reg[9]),
        .I1(cnt_pwron_ce_r_reg[7]),
        .I2(pwron_ce_r_i_2_n_0),
        .I3(cnt_pwron_ce_r_reg[6]),
        .I4(cnt_pwron_ce_r_reg[8]),
        .O(p_0_in__0[9]));
  FDRE \cnt_pwron_ce_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(cnt_pwron_ce_r_reg[0]),
        .R(rstdiv0_sync_r1));
  FDRE \cnt_pwron_ce_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(cnt_pwron_ce_r_reg[1]),
        .R(rstdiv0_sync_r1));
  FDRE \cnt_pwron_ce_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(cnt_pwron_ce_r_reg[2]),
        .R(rstdiv0_sync_r1));
  FDRE \cnt_pwron_ce_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(cnt_pwron_ce_r_reg[3]),
        .R(rstdiv0_sync_r1));
  FDRE \cnt_pwron_ce_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(cnt_pwron_ce_r_reg[4]),
        .R(rstdiv0_sync_r1));
  FDRE \cnt_pwron_ce_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(cnt_pwron_ce_r_reg[5]),
        .R(rstdiv0_sync_r1));
  FDRE \cnt_pwron_ce_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(cnt_pwron_ce_r_reg[6]),
        .R(rstdiv0_sync_r1));
  FDRE \cnt_pwron_ce_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(cnt_pwron_ce_r_reg[7]),
        .R(rstdiv0_sync_r1));
  FDRE \cnt_pwron_ce_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(cnt_pwron_ce_r_reg[8]),
        .R(rstdiv0_sync_r1));
  FDRE \cnt_pwron_ce_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(cnt_pwron_ce_r_reg[9]),
        .R(rstdiv0_sync_r1));
  LUT5 #(
    .INIT(32'h0000F200)) 
    cnt_pwron_cke_done_r_i_1
       (.I0(cnt_pwron_cke_done_r_i_2_n_0),
        .I1(cnt_pwron_cke_done_r_i_3_n_0),
        .I2(cnt_pwron_cke_done_r),
        .I3(calib_ctl_wren_reg_1),
        .I4(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .O(cnt_pwron_cke_done_r_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000100)) 
    cnt_pwron_cke_done_r_i_2
       (.I0(cnt_pwron_r_reg[8]),
        .I1(cnt_pwron_r_reg[2]),
        .I2(cnt_pwron_r_reg[7]),
        .I3(cnt_pwron_r_reg[5]),
        .I4(cnt_pwron_r_reg[3]),
        .O(cnt_pwron_cke_done_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    cnt_pwron_cke_done_r_i_3
       (.I0(cnt_pwron_r_reg[1]),
        .I1(cnt_pwron_r_reg[0]),
        .I2(cnt_pwron_r_reg[6]),
        .I3(cnt_pwron_r_reg[4]),
        .O(cnt_pwron_cke_done_r_i_3_n_0));
  FDRE cnt_pwron_cke_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_pwron_cke_done_r_i_1_n_0),
        .Q(cnt_pwron_cke_done_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_pwron_r[0]_i_1 
       (.I0(cnt_pwron_r_reg[0]),
        .O(p_0_in__0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_r[1]_i_1 
       (.I0(cnt_pwron_r_reg[1]),
        .I1(cnt_pwron_r_reg[0]),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_r[2]_i_1 
       (.I0(cnt_pwron_r_reg[2]),
        .I1(cnt_pwron_r_reg[0]),
        .I2(cnt_pwron_r_reg[1]),
        .O(p_0_in__0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_r[3]_i_1 
       (.I0(cnt_pwron_r_reg[3]),
        .I1(cnt_pwron_r_reg[1]),
        .I2(cnt_pwron_r_reg[0]),
        .I3(cnt_pwron_r_reg[2]),
        .O(p_0_in__0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_pwron_r[4]_i_1 
       (.I0(cnt_pwron_r_reg[4]),
        .I1(cnt_pwron_r_reg[2]),
        .I2(cnt_pwron_r_reg[0]),
        .I3(cnt_pwron_r_reg[1]),
        .I4(cnt_pwron_r_reg[3]),
        .O(p_0_in__0__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_pwron_r[5]_i_1 
       (.I0(cnt_pwron_r_reg[5]),
        .I1(cnt_pwron_r_reg[3]),
        .I2(cnt_pwron_r_reg[1]),
        .I3(cnt_pwron_r_reg[0]),
        .I4(cnt_pwron_r_reg[2]),
        .I5(cnt_pwron_r_reg[4]),
        .O(p_0_in__0__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_r[6]_i_1 
       (.I0(cnt_pwron_r_reg[6]),
        .I1(\cnt_pwron_r[8]_i_2_n_0 ),
        .O(p_0_in__0__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_r[7]_i_1 
       (.I0(cnt_pwron_r_reg[7]),
        .I1(\cnt_pwron_r[8]_i_2_n_0 ),
        .I2(cnt_pwron_r_reg[6]),
        .O(p_0_in__0__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_r[8]_i_1 
       (.I0(cnt_pwron_r_reg[8]),
        .I1(cnt_pwron_r_reg[6]),
        .I2(\cnt_pwron_r[8]_i_2_n_0 ),
        .I3(cnt_pwron_r_reg[7]),
        .O(p_0_in__0__0[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt_pwron_r[8]_i_2 
       (.I0(cnt_pwron_r_reg[5]),
        .I1(cnt_pwron_r_reg[3]),
        .I2(cnt_pwron_r_reg[1]),
        .I3(cnt_pwron_r_reg[0]),
        .I4(cnt_pwron_r_reg[2]),
        .I5(cnt_pwron_r_reg[4]),
        .O(\cnt_pwron_r[8]_i_2_n_0 ));
  FDRE \cnt_pwron_r_reg[0] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[0]),
        .Q(cnt_pwron_r_reg[0]),
        .R(rstdiv0_sync_r1));
  FDRE \cnt_pwron_r_reg[1] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[1]),
        .Q(cnt_pwron_r_reg[1]),
        .R(rstdiv0_sync_r1));
  FDRE \cnt_pwron_r_reg[2] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[2]),
        .Q(cnt_pwron_r_reg[2]),
        .R(rstdiv0_sync_r1));
  FDRE \cnt_pwron_r_reg[3] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[3]),
        .Q(cnt_pwron_r_reg[3]),
        .R(rstdiv0_sync_r1));
  FDRE \cnt_pwron_r_reg[4] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[4]),
        .Q(cnt_pwron_r_reg[4]),
        .R(rstdiv0_sync_r1));
  FDRE \cnt_pwron_r_reg[5] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[5]),
        .Q(cnt_pwron_r_reg[5]),
        .R(rstdiv0_sync_r1));
  FDRE \cnt_pwron_r_reg[6] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[6]),
        .Q(cnt_pwron_r_reg[6]),
        .R(rstdiv0_sync_r1));
  FDRE \cnt_pwron_r_reg[7] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[7]),
        .Q(cnt_pwron_r_reg[7]),
        .R(rstdiv0_sync_r1));
  FDRE \cnt_pwron_r_reg[8] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[8]),
        .Q(cnt_pwron_r_reg[8]),
        .R(rstdiv0_sync_r1));
  LUT5 #(
    .INIT(32'h0000F200)) 
    cnt_pwron_reset_done_r_i_1
       (.I0(cnt_pwron_cke_done_r_i_2_n_0),
        .I1(cnt_pwron_reset_done_r_i_2_n_0),
        .I2(cnt_pwron_reset_done_r),
        .I3(calib_ctl_wren_reg_1),
        .I4(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .O(cnt_pwron_reset_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    cnt_pwron_reset_done_r_i_2
       (.I0(cnt_pwron_r_reg[0]),
        .I1(cnt_pwron_r_reg[1]),
        .I2(cnt_pwron_r_reg[6]),
        .I3(cnt_pwron_r_reg[4]),
        .O(cnt_pwron_reset_done_r_i_2_n_0));
  FDRE cnt_pwron_reset_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_pwron_reset_done_r_i_1_n_0),
        .Q(cnt_pwron_reset_done_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    cnt_txpr_done_r_i_1
       (.I0(cnt_txpr_done_r),
        .I1(cnt_txpr_done_r_i_2_n_0),
        .I2(cnt_txpr_r_reg[5]),
        .I3(cnt_txpr_r_reg[2]),
        .I4(cnt_txpr_r_reg[7]),
        .I5(cnt_txpr_r_reg[3]),
        .O(cnt_txpr_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    cnt_txpr_done_r_i_2
       (.I0(cnt_txpr_r_reg[1]),
        .I1(cnt_txpr_r_reg[0]),
        .I2(cnt_txpr_r_reg[4]),
        .I3(cnt_txpr_r_reg[6]),
        .O(cnt_txpr_done_r_i_2_n_0));
  FDRE cnt_txpr_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cnt_txpr_done_r_i_1_n_0),
        .Q(cnt_txpr_done_r),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_txpr_r[0]_i_1 
       (.I0(cnt_txpr_r_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_txpr_r[1]_i_1 
       (.I0(cnt_txpr_r_reg[1]),
        .I1(cnt_txpr_r_reg[0]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_txpr_r[2]_i_1 
       (.I0(cnt_txpr_r_reg[2]),
        .I1(cnt_txpr_r_reg[0]),
        .I2(cnt_txpr_r_reg[1]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_txpr_r[3]_i_1 
       (.I0(cnt_txpr_r_reg[3]),
        .I1(cnt_txpr_r_reg[1]),
        .I2(cnt_txpr_r_reg[0]),
        .I3(cnt_txpr_r_reg[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_txpr_r[4]_i_1 
       (.I0(cnt_txpr_r_reg[4]),
        .I1(cnt_txpr_r_reg[2]),
        .I2(cnt_txpr_r_reg[0]),
        .I3(cnt_txpr_r_reg[1]),
        .I4(cnt_txpr_r_reg[3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_txpr_r[5]_i_1 
       (.I0(cnt_txpr_r_reg[5]),
        .I1(cnt_txpr_r_reg[3]),
        .I2(cnt_txpr_r_reg[1]),
        .I3(cnt_txpr_r_reg[0]),
        .I4(cnt_txpr_r_reg[2]),
        .I5(cnt_txpr_r_reg[4]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_txpr_r[6]_i_1 
       (.I0(cnt_txpr_r_reg[6]),
        .I1(\cnt_txpr_r[7]_i_3_n_0 ),
        .O(p_0_in__1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_txpr_r[7]_i_1 
       (.I0(cnt_pwron_cke_done_r),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_txpr_r[7]_i_2 
       (.I0(cnt_txpr_r_reg[7]),
        .I1(\cnt_txpr_r[7]_i_3_n_0 ),
        .I2(cnt_txpr_r_reg[6]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt_txpr_r[7]_i_3 
       (.I0(cnt_txpr_r_reg[5]),
        .I1(cnt_txpr_r_reg[3]),
        .I2(cnt_txpr_r_reg[1]),
        .I3(cnt_txpr_r_reg[0]),
        .I4(cnt_txpr_r_reg[2]),
        .I5(cnt_txpr_r_reg[4]),
        .O(\cnt_txpr_r[7]_i_3_n_0 ));
  FDRE \cnt_txpr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(cnt_txpr_r_reg[0]),
        .R(clear));
  FDRE \cnt_txpr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(cnt_txpr_r_reg[1]),
        .R(clear));
  FDRE \cnt_txpr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(cnt_txpr_r_reg[2]),
        .R(clear));
  FDRE \cnt_txpr_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(cnt_txpr_r_reg[3]),
        .R(clear));
  FDRE \cnt_txpr_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(cnt_txpr_r_reg[4]),
        .R(clear));
  FDRE \cnt_txpr_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(cnt_txpr_r_reg[5]),
        .R(clear));
  FDRE \cnt_txpr_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(cnt_txpr_r_reg[6]),
        .R(clear));
  FDRE \cnt_txpr_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(cnt_txpr_r_reg[7]),
        .R(clear));
  LUT6 #(
    .INIT(64'hFFFF04FF04040400)) 
    \complex_address[9]_i_1 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\complex_address[9]_i_2_n_0 ),
        .I3(init_state_r1[2]),
        .I4(\complex_address[9]_i_3_n_0 ),
        .I5(\complex_address[9]_i_4_n_0 ),
        .O(complex_address0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \complex_address[9]_i_2 
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [12]),
        .I3(init_state_r),
        .I4(\init_state_r_reg[5]_0 [13]),
        .O(\complex_address[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    \complex_address[9]_i_3 
       (.I0(init_state_r1[4]),
        .I1(init_state_r1[1]),
        .I2(init_state_r1[3]),
        .I3(init_state_r1[6]),
        .I4(init_state_r1[5]),
        .I5(init_state_r1[0]),
        .O(\complex_address[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \complex_address[9]_i_4 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [12]),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(\init_state_r[4]_i_5_n_0 ),
        .O(\complex_address[9]_i_4_n_0 ));
  FDRE \complex_address_reg[0] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .Q(\complex_address_reg_n_0_[0] ),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \complex_address_reg[1] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .Q(\complex_address_reg_n_0_[1] ),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \complex_address_reg[2] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .Q(\complex_address_reg_n_0_[2] ),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \complex_address_reg[3] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .Q(\complex_address_reg_n_0_[3] ),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \complex_address_reg[4] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .Q(\complex_address_reg_n_0_[4] ),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \complex_address_reg[5] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .Q(\complex_address_reg_n_0_[5] ),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \complex_address_reg[6] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .Q(\complex_address_reg_n_0_[6] ),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \complex_address_reg[7] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .Q(\complex_address_reg_n_0_[7] ),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \complex_address_reg[8] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .Q(\complex_address_reg_n_0_[8] ),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \complex_address_reg[9] 
       (.C(CLK),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .Q(\complex_address_reg_n_0_[9] ),
        .R(\init_state_r_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    complex_byte_rd_done_i_1
       (.I0(\num_refresh_reg[3]_0 ),
        .I1(prbs_rdlvl_done_pulse_reg_0),
        .I2(complex_byte_rd_done_i_2_n_0),
        .I3(complex_byte_rd_done),
        .I4(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .O(complex_byte_rd_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    complex_byte_rd_done_i_2
       (.I0(complex_row1_rd_cnt[1]),
        .I1(complex_row1_rd_cnt[0]),
        .I2(complex_row1_rd_cnt[2]),
        .I3(complex_row1_rd_done),
        .I4(complex_row1_rd_done_r1),
        .I5(ddr3_ila_basic[2]),
        .O(complex_byte_rd_done_i_2_n_0));
  FDRE complex_byte_rd_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_byte_rd_done_i_1_n_0),
        .Q(complex_byte_rd_done),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF26EE)) 
    \complex_num_reads[0]_i_1 
       (.I0(\complex_num_reads_reg_n_0_[0] ),
        .I1(\complex_num_reads[3]_i_2_n_0 ),
        .I2(\complex_num_writes[0]_i_2_n_0 ),
        .I3(\complex_num_reads[2]_i_5_n_0 ),
        .I4(\complex_num_reads[3]_i_4_n_0 ),
        .O(\complex_num_reads[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000222FE22)) 
    \complex_num_reads[1]_i_1 
       (.I0(\complex_num_reads_reg_n_0_[1] ),
        .I1(\complex_num_reads[2]_i_2_n_0 ),
        .I2(\complex_num_writes[2]_i_3_n_0 ),
        .I3(\complex_num_reads[2]_i_5_n_0 ),
        .I4(\complex_num_reads[1]_i_2_n_0 ),
        .I5(\complex_num_reads[1]_i_3_n_0 ),
        .O(\complex_num_reads[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hA88A)) 
    \complex_num_reads[1]_i_2 
       (.I0(\complex_num_writes[4]_i_7_n_0 ),
        .I1(\complex_num_writes[0]_i_2_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[1] ),
        .I3(\complex_num_reads_reg_n_0_[0] ),
        .O(\complex_num_reads[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEAAAAAAAAAAA)) 
    \complex_num_reads[1]_i_3 
       (.I0(\num_refresh_reg[3]_0 ),
        .I1(\complex_num_writes[4]_i_10_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[2] ),
        .I3(\complex_num_reads_reg_n_0_[1] ),
        .I4(\complex_num_reads_reg_n_0_[3] ),
        .I5(\complex_num_reads[2]_i_5_n_0 ),
        .O(\complex_num_reads[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000006EAE2222)) 
    \complex_num_reads[2]_i_1 
       (.I0(\complex_num_reads_reg_n_0_[2] ),
        .I1(\complex_num_reads[2]_i_2_n_0 ),
        .I2(\complex_num_reads[2]_i_3_n_0 ),
        .I3(\complex_num_reads[2]_i_4_n_0 ),
        .I4(\complex_num_reads[2]_i_5_n_0 ),
        .I5(\complex_num_reads[2]_i_6_n_0 ),
        .O(\complex_num_reads[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \complex_num_reads[2]_i_2 
       (.I0(\complex_num_reads[2]_i_5_n_0 ),
        .I1(\complex_num_writes[2]_i_9_n_0 ),
        .I2(\complex_num_reads[3]_i_2_n_0 ),
        .O(\complex_num_reads[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \complex_num_reads[2]_i_3 
       (.I0(\complex_num_writes[2]_i_9_n_0 ),
        .I1(\complex_num_writes[0]_i_2_n_0 ),
        .O(\complex_num_reads[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \complex_num_reads[2]_i_4 
       (.I0(\complex_num_reads_reg_n_0_[1] ),
        .I1(\complex_num_reads_reg_n_0_[0] ),
        .O(\complex_num_reads[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \complex_num_reads[2]_i_5 
       (.I0(\complex_num_reads[2]_i_7_n_0 ),
        .I1(complex_wait_cnt_reg[2]),
        .I2(complex_wait_cnt_reg[3]),
        .I3(complex_wait_cnt_reg[1]),
        .I4(complex_wait_cnt_reg[0]),
        .I5(complex_row0_rd_done),
        .O(\complex_num_reads[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \complex_num_reads[2]_i_6 
       (.I0(\complex_num_reads[1]_i_3_n_0 ),
        .I1(\complex_num_reads[2]_i_5_n_0 ),
        .I2(\complex_num_writes[2]_i_3_n_0 ),
        .O(\complex_num_reads[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \complex_num_reads[2]_i_7 
       (.I0(\init_state_r[6]_i_3_n_0 ),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(init_state_r),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r_reg[5]_0 [11]),
        .O(\complex_num_reads[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \complex_num_reads[3]_i_1 
       (.I0(\complex_num_reads_reg_n_0_[3] ),
        .I1(\complex_num_reads[3]_i_2_n_0 ),
        .I2(\complex_num_reads[3]_i_3_n_0 ),
        .I3(\complex_num_reads[3]_i_4_n_0 ),
        .O(\complex_num_reads[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFE00FEFF)) 
    \complex_num_reads[3]_i_2 
       (.I0(\complex_num_reads[3]_i_5_n_0 ),
        .I1(\complex_num_writes[4]_i_10_n_0 ),
        .I2(\complex_num_reads[3]_i_6_n_0 ),
        .I3(\complex_num_reads[2]_i_5_n_0 ),
        .I4(\complex_num_reads_dec[3]_i_4_n_0 ),
        .O(\complex_num_reads[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8AA8A8A8A8A8A8A8)) 
    \complex_num_reads[3]_i_3 
       (.I0(\complex_num_reads[2]_i_5_n_0 ),
        .I1(\complex_num_writes[0]_i_2_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[3] ),
        .I3(\complex_num_reads_reg_n_0_[1] ),
        .I4(\complex_num_reads_reg_n_0_[0] ),
        .I5(\complex_num_reads_reg_n_0_[2] ),
        .O(\complex_num_reads[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'hFCEC)) 
    \complex_num_reads[3]_i_4 
       (.I0(\complex_num_writes[2]_i_3_n_0 ),
        .I1(\complex_num_reads[1]_i_3_n_0 ),
        .I2(\complex_num_reads[2]_i_5_n_0 ),
        .I3(\complex_num_writes[2]_i_9_n_0 ),
        .O(\complex_num_reads[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h0000FF57)) 
    \complex_num_reads[3]_i_5 
       (.I0(\complex_num_reads_reg_n_0_[2] ),
        .I1(\complex_num_reads_reg_n_0_[0] ),
        .I2(\complex_num_reads_reg_n_0_[1] ),
        .I3(\complex_num_writes[4]_i_14_n_0 ),
        .I4(\complex_num_reads_reg_n_0_[3] ),
        .O(\complex_num_reads[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h888A8AAA)) 
    \complex_num_reads[3]_i_6 
       (.I0(\complex_num_writes[4]_i_14_n_0 ),
        .I1(\complex_num_writes[0]_i_2_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[1] ),
        .I3(\complex_num_reads_reg_n_0_[2] ),
        .I4(\complex_num_writes[4]_i_13_n_0 ),
        .O(\complex_num_reads[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \complex_num_reads_dec[0]_i_1 
       (.I0(complex_num_reads_dec[0]),
        .I1(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[0] ),
        .O(\complex_num_reads_dec[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \complex_num_reads_dec[1]_i_1 
       (.I0(complex_num_reads_dec[1]),
        .I1(complex_num_reads_dec[0]),
        .I2(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I3(\complex_num_reads_reg_n_0_[1] ),
        .O(\complex_num_reads_dec[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \complex_num_reads_dec[2]_i_1 
       (.I0(complex_num_reads_dec[2]),
        .I1(complex_num_reads_dec[0]),
        .I2(complex_num_reads_dec[1]),
        .I3(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I4(\complex_num_reads_reg_n_0_[2] ),
        .O(\complex_num_reads_dec[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8FFFFFFFF)) 
    \complex_num_reads_dec[3]_i_1 
       (.I0(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I1(complex_num_reads_dec[3]),
        .I2(complex_num_reads_dec[2]),
        .I3(complex_num_reads_dec[0]),
        .I4(complex_num_reads_dec[1]),
        .I5(\complex_num_reads_dec[3]_i_3_n_0 ),
        .O(\complex_num_reads_dec[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \complex_num_reads_dec[3]_i_2 
       (.I0(complex_num_reads_dec[3]),
        .I1(complex_num_reads_dec[2]),
        .I2(complex_num_reads_dec[1]),
        .I3(complex_num_reads_dec[0]),
        .I4(\complex_num_reads_dec[3]_i_3_n_0 ),
        .I5(\complex_num_reads_reg_n_0_[3] ),
        .O(\complex_num_reads_dec[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    \complex_num_reads_dec[3]_i_3 
       (.I0(\complex_num_reads_dec[3]_i_4_n_0 ),
        .I1(\init_state_r[1]_i_22_n_0 ),
        .I2(complex_row0_rd_done),
        .I3(\init_state_r_reg[5]_0 [9]),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\complex_address[9]_i_2_n_0 ),
        .O(\complex_num_reads_dec[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF7FFFFFFFFFF)) 
    \complex_num_reads_dec[3]_i_4 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(init_state_r),
        .I3(ddr3_lm_done_r_i_2_n_0),
        .I4(\init_state_r_reg[5]_0 [11]),
        .I5(\init_state_r_reg[5]_0 [10]),
        .O(\complex_num_reads_dec[3]_i_4_n_0 ));
  FDSE \complex_num_reads_dec_reg[0] 
       (.C(CLK),
        .CE(\complex_num_reads_dec[3]_i_1_n_0 ),
        .D(\complex_num_reads_dec[0]_i_1_n_0 ),
        .Q(complex_num_reads_dec[0]),
        .S(\init_state_r_reg[6]_0 ));
  FDRE \complex_num_reads_dec_reg[1] 
       (.C(CLK),
        .CE(\complex_num_reads_dec[3]_i_1_n_0 ),
        .D(\complex_num_reads_dec[1]_i_1_n_0 ),
        .Q(complex_num_reads_dec[1]),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \complex_num_reads_dec_reg[2] 
       (.C(CLK),
        .CE(\complex_num_reads_dec[3]_i_1_n_0 ),
        .D(\complex_num_reads_dec[2]_i_1_n_0 ),
        .Q(complex_num_reads_dec[2]),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \complex_num_reads_dec_reg[3] 
       (.C(CLK),
        .CE(\complex_num_reads_dec[3]_i_1_n_0 ),
        .D(\complex_num_reads_dec[3]_i_2_n_0 ),
        .Q(complex_num_reads_dec[3]),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \complex_num_reads_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_reads[0]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \complex_num_reads_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_reads[1]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \complex_num_reads_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_reads[2]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \complex_num_reads_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_reads[3]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222E262EFFFFFFFF)) 
    \complex_num_writes[0]_i_1 
       (.I0(\complex_num_writes_reg_n_0_[0] ),
        .I1(\complex_num_writes[3]_i_2_n_0 ),
        .I2(\complex_num_writes[4]_i_3_n_0 ),
        .I3(\complex_num_writes[2]_i_4_n_0 ),
        .I4(\complex_num_writes[0]_i_2_n_0 ),
        .I5(\complex_num_writes[4]_i_2_n_0 ),
        .O(\complex_num_writes[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \complex_num_writes[0]_i_2 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I5(\complex_num_writes[0]_i_3_n_0 ),
        .O(\complex_num_writes[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \complex_num_writes[0]_i_3 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .O(\complex_num_writes[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEA002A)) 
    \complex_num_writes[1]_i_1 
       (.I0(\complex_num_writes_reg_n_0_[1] ),
        .I1(\complex_num_writes[2]_i_3_n_0 ),
        .I2(\complex_num_writes[2]_i_4_n_0 ),
        .I3(\complex_num_writes[2]_i_6_n_0 ),
        .I4(\complex_num_writes[1]_i_2_n_0 ),
        .I5(\complex_num_writes[2]_i_2_n_0 ),
        .O(\complex_num_writes[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444CC4)) 
    \complex_num_writes[1]_i_2 
       (.I0(\complex_num_writes[4]_i_7_n_0 ),
        .I1(\complex_num_writes[2]_i_4_n_0 ),
        .I2(\complex_num_writes_reg_n_0_[1] ),
        .I3(\complex_num_writes_reg_n_0_[0] ),
        .I4(\complex_num_writes[0]_i_2_n_0 ),
        .I5(\complex_num_writes[4]_i_3_n_0 ),
        .O(\complex_num_writes[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1500151515000000)) 
    \complex_num_writes[2]_i_1 
       (.I0(\complex_num_writes[2]_i_2_n_0 ),
        .I1(\complex_num_writes[2]_i_3_n_0 ),
        .I2(\complex_num_writes[2]_i_4_n_0 ),
        .I3(\complex_num_writes[2]_i_5_n_0 ),
        .I4(\complex_num_writes[2]_i_6_n_0 ),
        .I5(\complex_num_writes_reg_n_0_[2] ),
        .O(\complex_num_writes[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \complex_num_writes[2]_i_10 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\complex_num_writes[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hD5000000FFFFFFFF)) 
    \complex_num_writes[2]_i_2 
       (.I0(\complex_num_writes[2]_i_7_n_0 ),
        .I1(\complex_num_writes_reg_n_0_[2] ),
        .I2(\complex_num_writes_reg_n_0_[1] ),
        .I3(\complex_num_writes[4]_i_10_n_0 ),
        .I4(\complex_num_writes[2]_i_4_n_0 ),
        .I5(complex_row0_rd_done_reg_0),
        .O(\complex_num_writes[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \complex_num_writes[2]_i_3 
       (.I0(\complex_num_writes[2]_i_8_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .O(\complex_num_writes[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \complex_num_writes[2]_i_4 
       (.I0(\complex_address[9]_i_4_n_0 ),
        .I1(complex_wait_cnt_reg[2]),
        .I2(complex_wait_cnt_reg[3]),
        .I3(complex_wait_cnt_reg[1]),
        .I4(complex_wait_cnt_reg[0]),
        .I5(complex_row0_wr_done),
        .O(\complex_num_writes[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF78FFFFFF00FF00)) 
    \complex_num_writes[2]_i_5 
       (.I0(\complex_num_writes_reg_n_0_[1] ),
        .I1(\complex_num_writes_reg_n_0_[0] ),
        .I2(\complex_num_writes_reg_n_0_[2] ),
        .I3(\complex_num_writes[4]_i_3_n_0 ),
        .I4(\complex_num_reads[2]_i_3_n_0 ),
        .I5(\complex_num_writes[2]_i_4_n_0 ),
        .O(\complex_num_writes[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \complex_num_writes[2]_i_6 
       (.I0(\complex_num_writes[2]_i_9_n_0 ),
        .I1(\complex_num_writes[0]_i_2_n_0 ),
        .I2(\complex_num_writes[2]_i_4_n_0 ),
        .I3(\complex_num_writes[4]_i_5_n_0 ),
        .O(\complex_num_writes[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \complex_num_writes[2]_i_7 
       (.I0(\complex_num_writes_reg_n_0_[4] ),
        .I1(\complex_num_writes_reg_n_0_[3] ),
        .O(\complex_num_writes[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \complex_num_writes[2]_i_8 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\complex_num_writes[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \complex_num_writes[2]_i_9 
       (.I0(\complex_num_writes[2]_i_10_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .O(\complex_num_writes[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEEE20000)) 
    \complex_num_writes[3]_i_1 
       (.I0(\complex_num_writes_reg_n_0_[3] ),
        .I1(\complex_num_writes[3]_i_2_n_0 ),
        .I2(\complex_num_writes[3]_i_3_n_0 ),
        .I3(\complex_num_writes[4]_i_3_n_0 ),
        .I4(\complex_num_writes[4]_i_2_n_0 ),
        .O(\complex_num_writes[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \complex_num_writes[3]_i_2 
       (.I0(\complex_num_writes[0]_i_2_n_0 ),
        .I1(\complex_num_writes[2]_i_4_n_0 ),
        .I2(\complex_num_writes[4]_i_5_n_0 ),
        .O(\complex_num_writes[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8AA8A8A8A8A8A8A8)) 
    \complex_num_writes[3]_i_3 
       (.I0(\complex_num_writes[2]_i_4_n_0 ),
        .I1(\complex_num_writes[0]_i_2_n_0 ),
        .I2(\complex_num_writes_reg_n_0_[3] ),
        .I3(\complex_num_writes_reg_n_0_[2] ),
        .I4(\complex_num_writes_reg_n_0_[1] ),
        .I5(\complex_num_writes_reg_n_0_[0] ),
        .O(\complex_num_writes[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8AAA800)) 
    \complex_num_writes[4]_i_1 
       (.I0(\complex_num_writes[4]_i_2_n_0 ),
        .I1(\complex_num_writes[4]_i_3_n_0 ),
        .I2(\complex_num_writes[4]_i_4_n_0 ),
        .I3(\complex_num_writes[4]_i_5_n_0 ),
        .I4(\complex_num_writes_reg_n_0_[4] ),
        .I5(\complex_num_writes[4]_i_6_n_0 ),
        .O(\complex_num_writes[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCF8F0FCFCF8F8)) 
    \complex_num_writes[4]_i_10 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I2(\complex_num_writes[4]_i_12_n_0 ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I5(\complex_num_writes[4]_i_15_n_0 ),
        .O(\complex_num_writes[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \complex_num_writes[4]_i_11 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .O(\complex_num_writes[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \complex_num_writes[4]_i_12 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .O(\complex_num_writes[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFC)) 
    \complex_num_writes[4]_i_13 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .O(\complex_num_writes[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000070F0F0F0F)) 
    \complex_num_writes[4]_i_14 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I1(\init_state_r[5]_i_40_n_0 ),
        .I2(\complex_num_writes[4]_i_12_n_0 ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .O(\complex_num_writes[4]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \complex_num_writes[4]_i_15 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\complex_num_writes[4]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h0B)) 
    \complex_num_writes[4]_i_2 
       (.I0(\complex_num_writes[4]_i_7_n_0 ),
        .I1(\complex_num_writes[2]_i_4_n_0 ),
        .I2(\complex_num_writes[2]_i_2_n_0 ),
        .O(\complex_num_writes[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \complex_num_writes[4]_i_3 
       (.I0(complex_row0_wr_done),
        .I1(\init_state_r_reg[5]_0 [12]),
        .I2(init_state_r),
        .I3(\init_state_r_reg[5]_0 [13]),
        .I4(pi_phaselock_start_i_2_n_0),
        .I5(ddr3_lm_done_r_i_2_n_0),
        .O(\complex_num_writes[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \complex_num_writes[4]_i_4 
       (.I0(\complex_num_writes[2]_i_4_n_0 ),
        .I1(\complex_num_writes_reg_n_0_[3] ),
        .I2(\complex_num_writes_reg_n_0_[2] ),
        .I3(\complex_num_writes_reg_n_0_[1] ),
        .I4(\complex_num_writes_reg_n_0_[0] ),
        .I5(\complex_num_writes_reg_n_0_[4] ),
        .O(\complex_num_writes[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF4F44444444)) 
    \complex_num_writes[4]_i_5 
       (.I0(\complex_row_cnt_ocal[3]_i_6_n_0 ),
        .I1(ddr3_lm_done_r_i_2_n_0),
        .I2(\complex_num_writes[4]_i_8_n_0 ),
        .I3(\complex_num_writes[4]_i_9_n_0 ),
        .I4(\complex_num_writes[4]_i_10_n_0 ),
        .I5(\complex_num_writes[2]_i_4_n_0 ),
        .O(\complex_num_writes[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \complex_num_writes[4]_i_6 
       (.I0(\complex_num_writes[2]_i_4_n_0 ),
        .I1(\complex_num_writes[0]_i_2_n_0 ),
        .O(\complex_num_writes[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFF7)) 
    \complex_num_writes[4]_i_7 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I2(\complex_num_writes[4]_i_11_n_0 ),
        .I3(\complex_num_writes[4]_i_12_n_0 ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\complex_num_writes[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE080FFFF)) 
    \complex_num_writes[4]_i_8 
       (.I0(\complex_num_writes_reg_n_0_[1] ),
        .I1(\complex_num_writes_reg_n_0_[2] ),
        .I2(\complex_num_writes_reg_n_0_[3] ),
        .I3(\complex_num_writes[4]_i_13_n_0 ),
        .I4(\complex_num_writes[4]_i_14_n_0 ),
        .I5(\complex_num_writes_reg_n_0_[4] ),
        .O(\complex_num_writes[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000001F)) 
    \complex_num_writes[4]_i_9 
       (.I0(\complex_num_writes_reg_n_0_[0] ),
        .I1(\complex_num_writes_reg_n_0_[1] ),
        .I2(\complex_num_writes_reg_n_0_[2] ),
        .I3(\complex_num_writes_reg_n_0_[4] ),
        .I4(\complex_num_writes_reg_n_0_[3] ),
        .I5(\complex_num_writes[4]_i_14_n_0 ),
        .O(\complex_num_writes[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \complex_num_writes_dec[0]_i_1 
       (.I0(complex_num_writes_dec_reg[0]),
        .I1(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I2(\complex_num_writes_reg_n_0_[0] ),
        .O(p_0_in__7[0]));
  LUT4 #(
    .INIT(16'h9F90)) 
    \complex_num_writes_dec[1]_i_1 
       (.I0(complex_num_writes_dec_reg[1]),
        .I1(complex_num_writes_dec_reg[0]),
        .I2(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I3(\complex_num_writes_reg_n_0_[1] ),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \complex_num_writes_dec[2]_i_1 
       (.I0(complex_num_writes_dec_reg[2]),
        .I1(complex_num_writes_dec_reg[0]),
        .I2(complex_num_writes_dec_reg[1]),
        .I3(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I4(\complex_num_writes_reg_n_0_[2] ),
        .O(p_0_in__7[2]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \complex_num_writes_dec[3]_i_1 
       (.I0(complex_num_writes_dec_reg[3]),
        .I1(complex_num_writes_dec_reg[2]),
        .I2(complex_num_writes_dec_reg[1]),
        .I3(complex_num_writes_dec_reg[0]),
        .I4(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I5(\complex_num_writes_reg_n_0_[3] ),
        .O(p_0_in__7[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \complex_num_writes_dec[4]_i_1 
       (.I0(prbs_rdlvl_done_pulse_reg_0),
        .I1(\num_refresh_reg[3]_0 ),
        .O(complex_row0_rd_done1));
  LUT5 #(
    .INIT(32'hFDFF5555)) 
    \complex_num_writes_dec[4]_i_2 
       (.I0(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I1(complex_num_writes_dec_reg[4]),
        .I2(complex_num_writes_dec_reg[3]),
        .I3(\complex_num_writes_dec[4]_i_5_n_0 ),
        .I4(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .O(\complex_num_writes_dec[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \complex_num_writes_dec[4]_i_3 
       (.I0(complex_num_writes_dec_reg[4]),
        .I1(complex_num_writes_dec_reg[3]),
        .I2(\complex_num_writes_dec[4]_i_5_n_0 ),
        .I3(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I4(\complex_num_writes_reg_n_0_[4] ),
        .O(p_0_in__7[4]));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \complex_num_writes_dec[4]_i_4 
       (.I0(\complex_num_reads_dec[3]_i_4_n_0 ),
        .I1(\init_state_r[1]_i_22_n_0 ),
        .I2(complex_row0_rd_done),
        .I3(\complex_address[9]_i_4_n_0 ),
        .O(\complex_num_writes_dec[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \complex_num_writes_dec[4]_i_5 
       (.I0(complex_num_writes_dec_reg[0]),
        .I1(complex_num_writes_dec_reg[1]),
        .I2(complex_num_writes_dec_reg[2]),
        .O(\complex_num_writes_dec[4]_i_5_n_0 ));
  FDSE \complex_num_writes_dec_reg[0] 
       (.C(CLK),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__7[0]),
        .Q(complex_num_writes_dec_reg[0]),
        .S(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[1] 
       (.C(CLK),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__7[1]),
        .Q(complex_num_writes_dec_reg[1]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[2] 
       (.C(CLK),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__7[2]),
        .Q(complex_num_writes_dec_reg[2]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[3] 
       (.C(CLK),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__7[3]),
        .Q(complex_num_writes_dec_reg[3]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[4] 
       (.C(CLK),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__7[4]),
        .Q(complex_num_writes_dec_reg[4]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_writes[0]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_writes[1]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_writes[2]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_writes[3]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_num_writes[4]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0D0F0F0F0D000F0F)) 
    complex_ocal_odt_ext_i_1
       (.I0(cnt_cmd_done_m7_r),
        .I1(rdlvl_stg1_start_i_2_n_0),
        .I2(complex_ocal_odt_ext_i_2_n_0),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(complex_ocal_odt_ext_i_3_n_0),
        .O(complex_ocal_odt_ext_i_1_n_0));
  LUT5 #(
    .INIT(32'hBBBBBABB)) 
    complex_ocal_odt_ext_i_2
       (.I0(\num_refresh_reg[3]_0 ),
        .I1(complex_ocal_odt_ext),
        .I2(\ocal_act_wait_cnt[3]_i_4_n_0 ),
        .I3(init_state_r),
        .I4(\init_state_r_reg[5]_0 [9]),
        .O(complex_ocal_odt_ext_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    complex_ocal_odt_ext_i_3
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [12]),
        .I3(init_state_r),
        .I4(\init_state_r_reg[5]_0 [13]),
        .O(complex_ocal_odt_ext_i_3_n_0));
  FDRE complex_ocal_odt_ext_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_ocal_odt_ext_i_1_n_0),
        .Q(complex_ocal_odt_ext),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    complex_ocal_reset_rd_addr_i_1
       (.I0(prbs_rdlvl_done_pulse0),
        .I1(complex_wait_cnt_reg[0]),
        .I2(complex_wait_cnt_reg[1]),
        .I3(complex_wait_cnt_reg[3]),
        .I4(complex_wait_cnt_reg[2]),
        .I5(complex_ocal_reset_rd_addr_i_2_n_0),
        .O(complex_ocal_reset_rd_addr0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    complex_ocal_reset_rd_addr_i_2
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [12]),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(\init_state_r[4]_i_5_n_0 ),
        .O(complex_ocal_reset_rd_addr_i_2_n_0));
  FDRE complex_ocal_reset_rd_addr_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_ocal_reset_rd_addr0),
        .Q(complex_ocal_reset_rd_addr_reg_n_0),
        .R(1'b0));
  FDRE complex_oclkdelay_calib_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ddr3_ila_basic[2]),
        .Q(complex_oclkdelay_calib_done_r1),
        .R(init_complete_r_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    complex_oclkdelay_calib_start_int_i_1
       (.I0(rdlvl_stg1_done_r1),
        .I1(prech_req_posedge_r_i_2_n_0),
        .I2(\init_state_r[4]_i_5_n_0 ),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(mpr_rdlvl_start_i_3_n_0),
        .I5(complex_oclkdelay_calib_start_int),
        .O(complex_oclkdelay_calib_start_int_i_1_n_0));
  FDRE complex_oclkdelay_calib_start_int_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_oclkdelay_calib_start_int_i_1_n_0),
        .Q(complex_oclkdelay_calib_start_int),
        .R(\init_state_r1_reg[0]_0 ));
  FDRE complex_oclkdelay_calib_start_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_oclkdelay_calib_start_int),
        .Q(complex_oclkdelay_calib_start_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAAA0800)) 
    complex_odt_ext_i_1
       (.I0(complex_row1_rd_done_i_2_n_0),
        .I1(rdlvl_stg1_done_r1),
        .I2(complex_sample_cnt_inc_i_2_n_0),
        .I3(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I4(complex_odt_ext),
        .I5(\num_refresh_reg[3]_0 ),
        .O(complex_odt_ext_i_1_n_0));
  FDRE complex_odt_ext_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_odt_ext_i_1_n_0),
        .Q(complex_odt_ext),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAAA8000)) 
    complex_row0_rd_done_i_1
       (.I0(complex_row0_rd_done_reg_0),
        .I1(complex_row1_wr_done),
        .I2(complex_oclkdelay_calib_start_int),
        .I3(complex_row1_wr_done0),
        .I4(complex_row0_rd_done),
        .I5(complex_sample_cnt_inc_reg_n_0),
        .O(complex_row0_rd_done_i_1_n_0));
  FDRE complex_row0_rd_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_row0_rd_done_i_1_n_0),
        .Q(complex_row0_rd_done),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000A6)) 
    \complex_row1_rd_cnt[0]_i_1 
       (.I0(complex_row1_rd_cnt[0]),
        .I1(complex_row1_rd_done),
        .I2(complex_row1_rd_done_r1),
        .I3(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .I4(prbs_rdlvl_done_pulse_reg_0),
        .O(\complex_row1_rd_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009AAA)) 
    \complex_row1_rd_cnt[1]_i_1 
       (.I0(complex_row1_rd_cnt[1]),
        .I1(complex_row1_rd_done_r1),
        .I2(complex_row1_rd_done),
        .I3(complex_row1_rd_cnt[0]),
        .I4(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .I5(prbs_rdlvl_done_pulse_reg_0),
        .O(\complex_row1_rd_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000009AAAAAAA)) 
    \complex_row1_rd_cnt[2]_i_1 
       (.I0(complex_row1_rd_cnt[2]),
        .I1(complex_row1_rd_done_r1),
        .I2(complex_row1_rd_done),
        .I3(complex_row1_rd_cnt[1]),
        .I4(complex_row1_rd_cnt[0]),
        .I5(complex_row0_rd_done1),
        .O(\complex_row1_rd_cnt[2]_i_1_n_0 ));
  FDRE \complex_row1_rd_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_row1_rd_cnt[0]_i_1_n_0 ),
        .Q(complex_row1_rd_cnt[0]),
        .R(1'b0));
  FDRE \complex_row1_rd_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_row1_rd_cnt[1]_i_1_n_0 ),
        .Q(complex_row1_rd_cnt[1]),
        .R(1'b0));
  FDRE \complex_row1_rd_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\complex_row1_rd_cnt[2]_i_1_n_0 ),
        .Q(complex_row1_rd_cnt[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0202020200020000)) 
    complex_row1_rd_done_i_1
       (.I0(complex_row1_rd_done_i_2_n_0),
        .I1(\num_refresh_reg[3]_0 ),
        .I2(prbs_rdlvl_done_pulse_reg_0),
        .I3(\wr_done_victim_rotate.complex_row0_wr_done_i_2_n_0 ),
        .I4(complex_row0_rd_done),
        .I5(complex_row1_rd_done),
        .O(complex_row1_rd_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    complex_row1_rd_done_i_2
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [11]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(init_state_r),
        .O(complex_row1_rd_done_i_2_n_0));
  FDRE complex_row1_rd_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_row1_rd_done),
        .Q(complex_row1_rd_done_r1),
        .R(1'b0));
  FDRE complex_row1_rd_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_row1_rd_done_i_1_n_0),
        .Q(complex_row1_rd_done),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \complex_row_cnt_ocal[0]_i_1 
       (.I0(complex_row_cnt_ocal_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \complex_row_cnt_ocal[1]_i_1 
       (.I0(complex_row_cnt_ocal_reg[1]),
        .I1(complex_row_cnt_ocal_reg[0]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \complex_row_cnt_ocal[2]_i_1 
       (.I0(complex_row_cnt_ocal_reg[2]),
        .I1(complex_row_cnt_ocal_reg[0]),
        .I2(complex_row_cnt_ocal_reg[1]),
        .O(p_0_in__4[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF8F)) 
    \complex_row_cnt_ocal[3]_i_1 
       (.I0(wr_victim_inc),
        .I1(\complex_row_cnt_ocal[3]_i_4_n_0 ),
        .I2(rdlvl_stg1_done_r1),
        .I3(complex_byte_rd_done),
        .I4(prbs_rdlvl_done_pulse_reg_0),
        .I5(\num_refresh_reg[3]_0 ),
        .O(complex_row_cnt_ocal0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA0020)) 
    \complex_row_cnt_ocal[3]_i_2 
       (.I0(\complex_row_cnt_ocal[3]_i_5_n_0 ),
        .I1(\complex_row_cnt_ocal[3]_i_6_n_0 ),
        .I2(\cnt_dllk_zqinit_r[7]_i_3_n_0 ),
        .I3(\complex_row_cnt_ocal[3]_i_7_n_0 ),
        .I4(complex_sample_cnt_inc_r2),
        .I5(wr_victim_inc),
        .O(complex_row_cnt_ocal));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \complex_row_cnt_ocal[3]_i_3 
       (.I0(complex_row_cnt_ocal_reg[3]),
        .I1(complex_row_cnt_ocal_reg[1]),
        .I2(complex_row_cnt_ocal_reg[0]),
        .I3(complex_row_cnt_ocal_reg[2]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \complex_row_cnt_ocal[3]_i_4 
       (.I0(complex_row_cnt_ocal_reg[3]),
        .I1(complex_row_cnt_ocal_reg[1]),
        .I2(complex_row_cnt_ocal_reg[0]),
        .I3(complex_row_cnt_ocal_reg[2]),
        .O(\complex_row_cnt_ocal[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \complex_row_cnt_ocal[3]_i_5 
       (.I0(ddr3_ila_basic[2]),
        .I1(complex_row_cnt_ocal_reg[2]),
        .I2(complex_row_cnt_ocal_reg[0]),
        .I3(complex_row_cnt_ocal_reg[1]),
        .I4(complex_row_cnt_ocal_reg[3]),
        .O(\complex_row_cnt_ocal[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \complex_row_cnt_ocal[3]_i_6 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(init_state_r),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .O(\complex_row_cnt_ocal[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    \complex_row_cnt_ocal[3]_i_7 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I4(\complex_row_cnt_ocal[3]_i_8_n_0 ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .O(\complex_row_cnt_ocal[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \complex_row_cnt_ocal[3]_i_8 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .O(\complex_row_cnt_ocal[3]_i_8_n_0 ));
  FDRE \complex_row_cnt_ocal_reg[0] 
       (.C(CLK),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__4[0]),
        .Q(complex_row_cnt_ocal_reg[0]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[1] 
       (.C(CLK),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__4[1]),
        .Q(complex_row_cnt_ocal_reg[1]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[2] 
       (.C(CLK),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__4[2]),
        .Q(complex_row_cnt_ocal_reg[2]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[3] 
       (.C(CLK),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__4[3]),
        .Q(complex_row_cnt_ocal_reg[3]),
        .R(complex_row_cnt_ocal0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h2)) 
    complex_sample_cnt_inc_i_1
       (.I0(complex_row1_rd_done),
        .I1(complex_sample_cnt_inc_i_2_n_0),
        .O(complex_sample_cnt_inc0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    complex_sample_cnt_inc_i_2
       (.I0(wr_victim_inc_i_2_n_0),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(complex_sample_cnt_inc_i_2_n_0));
  FDRE complex_sample_cnt_inc_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_sample_cnt_inc_reg_n_0),
        .Q(complex_sample_cnt_inc_r1),
        .R(1'b0));
  FDRE complex_sample_cnt_inc_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_sample_cnt_inc_r1),
        .Q(complex_sample_cnt_inc_r2),
        .R(1'b0));
  FDRE complex_sample_cnt_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_sample_cnt_inc0),
        .Q(complex_sample_cnt_inc_reg_n_0),
        .R(\init_state_r_reg[6]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \complex_wait_cnt[0]_i_1 
       (.I0(complex_wait_cnt_reg[0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \complex_wait_cnt[1]_i_1 
       (.I0(complex_wait_cnt_reg[1]),
        .I1(complex_wait_cnt_reg[0]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \complex_wait_cnt[2]_i_1 
       (.I0(complex_wait_cnt_reg[1]),
        .I1(complex_wait_cnt_reg[0]),
        .I2(complex_wait_cnt_reg[2]),
        .O(p_0_in__6[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \complex_wait_cnt[3]_i_1 
       (.I0(\complex_wait_cnt[3]_i_3_n_0 ),
        .I1(complex_wait_cnt_reg[2]),
        .I2(complex_wait_cnt_reg[3]),
        .I3(complex_wait_cnt_reg[0]),
        .I4(complex_wait_cnt_reg[1]),
        .I5(\num_refresh_reg[3]_0 ),
        .O(\complex_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \complex_wait_cnt[3]_i_2 
       (.I0(complex_wait_cnt_reg[3]),
        .I1(complex_wait_cnt_reg[1]),
        .I2(complex_wait_cnt_reg[0]),
        .I3(complex_wait_cnt_reg[2]),
        .O(p_0_in__6[3]));
  LUT6 #(
    .INIT(64'hFFE7FFFFFF17FFFF)) 
    \complex_wait_cnt[3]_i_3 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [11]),
        .I3(\init_state_r[4]_i_5_n_0 ),
        .I4(\init_state_r_reg[5]_0 [12]),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(\complex_wait_cnt[3]_i_3_n_0 ));
  FDRE \complex_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__6[0]),
        .Q(complex_wait_cnt_reg[0]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  FDRE \complex_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__6[1]),
        .Q(complex_wait_cnt_reg[1]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  FDRE \complex_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__6[2]),
        .Q(complex_wait_cnt_reg[2]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  FDRE \complex_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__6[3]),
        .Q(complex_wait_cnt_reg[3]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2222222222222F20)) 
    ddr2_pre_flag_r_i_1
       (.I0(ddr2_pre_flag_r_reg_n_0),
        .I1(ddr2_pre_flag_r_i_2_n_0),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(\init_state_r_reg[5]_0 [9]),
        .I4(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I5(\cnt_init_mr_r[0]_i_2_n_0 ),
        .O(ddr2_pre_flag_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ddr2_pre_flag_r_i_2
       (.I0(ddr2_refresh_flag_r_i_3_n_0),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(cnt_cmd_done_r),
        .I4(ddr2_refresh_flag_r),
        .I5(cnt_init_mr_done_r),
        .O(ddr2_pre_flag_r_i_2_n_0));
  FDRE ddr2_pre_flag_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ddr2_pre_flag_r_i_1_n_0),
        .Q(ddr2_pre_flag_r_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FF4CFFCCFFCC)) 
    ddr2_refresh_flag_r_i_1
       (.I0(ddr2_refresh_flag_r_i_2_n_0),
        .I1(ddr2_refresh_flag_r),
        .I2(cnt_init_mr_done_r),
        .I3(cnt_init_mr_r1),
        .I4(\cnt_dllk_zqinit_r[7]_i_3_n_0 ),
        .I5(ddr2_refresh_flag_r_i_3_n_0),
        .O(ddr2_refresh_flag_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ddr2_refresh_flag_r_i_2
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(cnt_cmd_done_r),
        .O(ddr2_refresh_flag_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ddr2_refresh_flag_r_i_3
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(init_state_r),
        .I3(\init_state_r_reg[5]_0 [13]),
        .I4(\init_state_r_reg[5]_0 [12]),
        .O(ddr2_refresh_flag_r_i_3_n_0));
  FDRE ddr2_refresh_flag_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ddr2_refresh_flag_r_i_1_n_0),
        .Q(ddr2_refresh_flag_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \ddr3_ila_basic[6]_INST_0 
       (.I0(\ddr3_ila_basic[6]_INST_0_i_1_n_0 ),
        .I1(\ddr3_ila_basic[6]_INST_0_i_2_n_0 ),
        .I2(pi_phaselock_timer_reg[4]),
        .I3(pi_phaselock_timer_reg[0]),
        .I4(pi_phaselock_timer_reg[7]),
        .I5(pi_phaselock_timer_reg[1]),
        .O(\init_state_r_reg[5]_0 [2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ddr3_ila_basic[6]_INST_0_i_1 
       (.I0(pi_phaselock_timer_reg[6]),
        .I1(pi_phaselock_timer_reg[11]),
        .I2(pi_phaselock_timer_reg[13]),
        .I3(pi_phaselock_timer_reg[5]),
        .I4(pi_phaselock_timer_reg[10]),
        .I5(pi_phaselock_timer_reg[2]),
        .O(\ddr3_ila_basic[6]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ddr3_ila_basic[6]_INST_0_i_2 
       (.I0(pi_phaselock_timer_reg[12]),
        .I1(pi_phaselock_timer_reg[9]),
        .I2(pi_phaselock_timer_reg[3]),
        .I3(pi_phaselock_timer_reg[8]),
        .O(\ddr3_ila_basic[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    ddr3_lm_done_r_i_1
       (.I0(ddr3_ila_basic[3]),
        .I1(ddr3_lm_done_r_i_2_n_0),
        .I2(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I3(ddr3_lm_done_r_i_3_n_0),
        .I4(\init_state_r_reg[5]_0 [12]),
        .I5(ddr3_lm_done_r),
        .O(ddr3_lm_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ddr3_lm_done_r_i_2
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(\init_state_r_reg[5]_0 [9]),
        .O(ddr3_lm_done_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ddr3_lm_done_r_i_3
       (.I0(init_state_r),
        .I1(\init_state_r_reg[5]_0 [13]),
        .O(ddr3_lm_done_r_i_3_n_0));
  FDRE ddr3_lm_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ddr3_lm_done_r_i_1_n_0),
        .Q(ddr3_lm_done_r),
        .R(\init_state_r_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_10 
       (.I0(mc_cke),
        .I1(out_fifo_3),
        .I2(calib_cke),
        .I3(out_fifo_4[7]),
        .I4(out_fifo_5),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_11 
       (.I0(mc_cke),
        .I1(out_fifo_3),
        .I2(calib_cke),
        .I3(out_fifo_4[6]),
        .I4(out_fifo_5),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_12 
       (.I0(mc_cke),
        .I1(out_fifo_3),
        .I2(calib_cke),
        .I3(out_fifo_4[5]),
        .I4(out_fifo_5),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_13 
       (.I0(mc_cke),
        .I1(out_fifo_3),
        .I2(calib_cke),
        .I3(out_fifo_4[4]),
        .I4(out_fifo_5),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_14 
       (.I0(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .I1(out_fifo_3),
        .I2(phy_we_n),
        .I3(out_fifo_4[11]),
        .I4(out_fifo_5),
        .O(\cmd_pipe_plus.mc_we_n_reg[1]_0 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_15 
       (.I0(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .I1(out_fifo_3),
        .I2(phy_we_n),
        .I3(out_fifo_4[10]),
        .I4(out_fifo_5),
        .O(\cmd_pipe_plus.mc_we_n_reg[1]_0 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_2 
       (.I0(mc_odt),
        .I1(out_fifo_3),
        .I2(calib_odt),
        .I3(out_fifo_4[3]),
        .I4(out_fifo_5),
        .O(\cmd_pipe_plus.mc_odt_reg[0] [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_3 
       (.I0(mc_odt),
        .I1(out_fifo_3),
        .I2(calib_odt),
        .I3(out_fifo_4[2]),
        .I4(out_fifo_5),
        .O(\cmd_pipe_plus.mc_odt_reg[0] [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_4 
       (.I0(mc_odt),
        .I1(out_fifo_3),
        .I2(calib_odt),
        .I3(out_fifo_4[1]),
        .I4(out_fifo_5),
        .O(\cmd_pipe_plus.mc_odt_reg[0] [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_5 
       (.I0(mc_odt),
        .I1(out_fifo_3),
        .I2(calib_odt),
        .I3(out_fifo_4[0]),
        .I4(out_fifo_5),
        .O(\cmd_pipe_plus.mc_odt_reg[0] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6 
       (.I0(mc_cas_n),
        .I1(out_fifo_3),
        .I2(phy_cs_n),
        .I3(out_fifo_4[9]),
        .I4(out_fifo_5),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [5]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7 
       (.I0(mc_cas_n),
        .I1(out_fifo_3),
        .I2(phy_cs_n),
        .I3(out_fifo_4[8]),
        .I4(out_fifo_5),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] [4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_10 
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [3]),
        .I1(ddr3_reset_n),
        .I2(phy_bank[3]),
        .I3(out_fifo_6[7]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_bank_reg[3] [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_11 
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [3]),
        .I1(ddr3_reset_n),
        .I2(phy_bank[3]),
        .I3(out_fifo_6[6]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_bank_reg[3] [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_12 
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [0]),
        .I1(out_fifo_3),
        .I2(phy_bank[3]),
        .I3(out_fifo_6[5]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_bank_reg[3] [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_13 
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [0]),
        .I1(out_fifo_3),
        .I2(phy_bank[3]),
        .I3(out_fifo_6[4]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_bank_reg[3] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_14 
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [4]),
        .I1(ddr3_reset_n),
        .I2(phy_bank[4]),
        .I3(out_fifo_6[11]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_bank_reg[4] [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_15 
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [4]),
        .I1(ddr3_reset_n),
        .I2(phy_bank[4]),
        .I3(out_fifo_6[10]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_bank_reg[4] [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16 
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [1]),
        .I1(ddr3_reset_n),
        .I2(phy_bank[4]),
        .I3(out_fifo_6[9]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_bank_reg[4] [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17 
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [1]),
        .I1(ddr3_reset_n),
        .I2(phy_bank[4]),
        .I3(out_fifo_6[8]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_bank_reg[4] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_18 
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [5]),
        .I1(ddr3_reset_n),
        .I2(phy_bank[5]),
        .I3(out_fifo_6[15]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_bank_reg[5] [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_19 
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [5]),
        .I1(ddr3_reset_n),
        .I2(phy_bank[5]),
        .I3(out_fifo_6[14]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_bank_reg[5] [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_2 
       (.I0(mc_ras_n),
        .I1(out_fifo_3),
        .I2(phy_ras_n),
        .I3(out_fifo_6[1]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1]_0 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_20 
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [2]),
        .I1(ddr3_reset_n),
        .I2(phy_bank[5]),
        .I3(out_fifo_6[13]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_bank_reg[5] [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_21 
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [2]),
        .I1(ddr3_reset_n),
        .I2(phy_bank[5]),
        .I3(out_fifo_6[12]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_bank_reg[5] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_22 
       (.I0(mem_reg_0_15_30_35[13]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[23]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[17] [7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_23 
       (.I0(mem_reg_0_15_30_35[13]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[22]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[17] [6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24 
       (.I0(mem_reg_0_15_30_35[1]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[21]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[17] [5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25 
       (.I0(mem_reg_0_15_30_35[1]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[20]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[17] [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_26 
       (.I0(mem_reg_0_15_30_35[12]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[19]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[17] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_27 
       (.I0(mem_reg_0_15_30_35[12]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[18]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[17] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_28 
       (.I0(mem_reg_0_15_30_35[0]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[17]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[17] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_29 
       (.I0(mem_reg_0_15_30_35[0]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[16]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[17] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_3 
       (.I0(mc_ras_n),
        .I1(out_fifo_3),
        .I2(phy_ras_n),
        .I3(out_fifo_6[0]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1]_0 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_30 
       (.I0(mem_reg_0_15_30_35[14]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[31]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[18] [7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_31 
       (.I0(mem_reg_0_15_30_35[14]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[30]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[18] [6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32 
       (.I0(mem_reg_0_15_30_35[2]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[29]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[18] [5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33 
       (.I0(mem_reg_0_15_30_35[2]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[28]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[18] [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_34 
       (.I0(mem_reg_0_15_30_35[15]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[27]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[18] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_35 
       (.I0(mem_reg_0_15_30_35[15]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[26]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[18] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_36 
       (.I0(mem_reg_0_15_30_35[3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[25]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[18] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_37 
       (.I0(mem_reg_0_15_30_35[3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[24]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[18] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_38 
       (.I0(mem_reg_0_15_30_35[16]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[35]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[20] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_39 
       (.I0(mem_reg_0_15_30_35[16]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[34]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[20] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_40 
       (.I0(mem_reg_0_15_30_35[4]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[33]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[20] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_41 
       (.I0(mem_reg_0_15_30_35[4]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[32]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[20] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_42 
       (.I0(mem_reg_0_15_30_35[17]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[39]),
        .I4(out_fifo_7),
        .O(D8[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_43 
       (.I0(mem_reg_0_15_30_35[17]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[38]),
        .I4(out_fifo_7),
        .O(D8[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_44 
       (.I0(mem_reg_0_15_30_35[5]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[37]),
        .I4(out_fifo_7),
        .O(D8[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_45 
       (.I0(mem_reg_0_15_30_35[5]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[36]),
        .I4(out_fifo_7),
        .O(D8[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_46 
       (.I0(mem_reg_0_15_30_35[18]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[43]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[22] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_47 
       (.I0(mem_reg_0_15_30_35[18]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[42]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[22] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_48 
       (.I0(mem_reg_0_15_30_35[6]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[41]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[22] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_49 
       (.I0(mem_reg_0_15_30_35[6]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(ddr3_reset_n),
        .I3(out_fifo_6[40]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_address_reg[22] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6 
       (.I0(mc_cas_n),
        .I1(out_fifo_3),
        .I2(phy_cas_n),
        .I3(out_fifo_6[3]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_0 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7 
       (.I0(mc_cas_n),
        .I1(out_fifo_3),
        .I2(phy_cas_n),
        .I3(out_fifo_6[2]),
        .I4(out_fifo_7),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    detect_pi_found_dqs_i_1
       (.I0(\cnt_cmd_r[6]_i_4_n_0 ),
        .I1(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I2(ddr3_lm_done_r_i_3_n_0),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(prech_req_posedge_r_i_2_n_0),
        .I5(\cnt_cmd_r_reg_n_0_[6] ),
        .O(detect_pi_found_dqs0));
  FDRE detect_pi_found_dqs_reg
       (.C(CLK),
        .CE(1'b1),
        .D(detect_pi_found_dqs0),
        .Q(detect_pi_found_dqs),
        .R(\init_state_r_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00000000E6E600E6)) 
    \dqs_asrt_cnt[0]_i_1 
       (.I0(dqs_asrt_cnt[0]),
        .I1(wr_level_dqs_asrt),
        .I2(dqs_asrt_cnt[1]),
        .I3(wrlvl_done_r),
        .I4(wrlvl_done_r1),
        .I5(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .O(\dqs_asrt_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ECEC00EC)) 
    \dqs_asrt_cnt[1]_i_1 
       (.I0(dqs_asrt_cnt[0]),
        .I1(dqs_asrt_cnt[1]),
        .I2(wr_level_dqs_asrt),
        .I3(wrlvl_done_r),
        .I4(wrlvl_done_r1),
        .I5(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .O(\dqs_asrt_cnt[1]_i_1_n_0 ));
  FDRE \dqs_asrt_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqs_asrt_cnt[0]_i_1_n_0 ),
        .Q(dqs_asrt_cnt[0]),
        .R(1'b0));
  FDRE \dqs_asrt_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqs_asrt_cnt[1]_i_1_n_0 ),
        .Q(dqs_asrt_cnt[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \en_cnt_div2.enable_wrlvl_cnt[0]_i_1 
       (.I0(enable_wrlvl_cnt[1]),
        .I1(enable_wrlvl_cnt[0]),
        .I2(enable_wrlvl_cnt[3]),
        .I3(enable_wrlvl_cnt[2]),
        .I4(enable_wrlvl_cnt[4]),
        .I5(\en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h000000A6)) 
    \en_cnt_div2.enable_wrlvl_cnt[1]_i_1 
       (.I0(enable_wrlvl_cnt[1]),
        .I1(enable_wrlvl_cnt0),
        .I2(enable_wrlvl_cnt[0]),
        .I3(\en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0 ),
        .I4(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \en_cnt_div2.enable_wrlvl_cnt[1]_i_2 
       (.I0(enable_wrlvl_cnt[4]),
        .I1(enable_wrlvl_cnt[2]),
        .I2(enable_wrlvl_cnt[3]),
        .I3(enable_wrlvl_cnt[0]),
        .I4(enable_wrlvl_cnt[1]),
        .O(enable_wrlvl_cnt0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEE11EE10)) 
    \en_cnt_div2.enable_wrlvl_cnt[2]_i_1 
       (.I0(enable_wrlvl_cnt[1]),
        .I1(enable_wrlvl_cnt[0]),
        .I2(enable_wrlvl_cnt[3]),
        .I3(enable_wrlvl_cnt[2]),
        .I4(enable_wrlvl_cnt[4]),
        .I5(\en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000C6C4)) 
    \en_cnt_div2.enable_wrlvl_cnt[3]_i_1 
       (.I0(\en_cnt_div2.enable_wrlvl_cnt[3]_i_2_n_0 ),
        .I1(enable_wrlvl_cnt[3]),
        .I2(enable_wrlvl_cnt[2]),
        .I3(enable_wrlvl_cnt[4]),
        .I4(\en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0 ),
        .I5(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \en_cnt_div2.enable_wrlvl_cnt[3]_i_2 
       (.I0(enable_wrlvl_cnt[0]),
        .I1(enable_wrlvl_cnt[1]),
        .O(\en_cnt_div2.enable_wrlvl_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \en_cnt_div2.enable_wrlvl_cnt[4]_i_1 
       (.I0(enable_wrlvl_cnt[1]),
        .I1(enable_wrlvl_cnt[0]),
        .I2(enable_wrlvl_cnt[3]),
        .I3(enable_wrlvl_cnt[2]),
        .I4(enable_wrlvl_cnt[4]),
        .I5(\en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0 ),
        .O(\en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    \en_cnt_div2.enable_wrlvl_cnt[4]_i_2 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I2(pi_phaselock_start_i_2_n_0),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(enable_wrlvl_cnt0),
        .I5(wrlvl_odt),
        .O(\en_cnt_div2.enable_wrlvl_cnt[4]_i_2_n_0 ));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[0]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[0]),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[1]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[1]),
        .R(1'b0));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[2]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[2]),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[3]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[3]),
        .R(1'b0));
  FDRE \en_cnt_div2.enable_wrlvl_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.enable_wrlvl_cnt[4]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[4]),
        .R(\init_state_r_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h0054)) 
    \en_cnt_div2.wrlvl_odt_i_1 
       (.I0(\num_refresh_reg[3]_0 ),
        .I1(\en_cnt_div2.wrlvl_odt_i_2_n_0 ),
        .I2(wrlvl_odt),
        .I3(wrlvl_odt_ctl),
        .O(\en_cnt_div2.wrlvl_odt_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \en_cnt_div2.wrlvl_odt_i_2 
       (.I0(enable_wrlvl_cnt[2]),
        .I1(enable_wrlvl_cnt[3]),
        .I2(enable_wrlvl_cnt[4]),
        .I3(enable_wrlvl_cnt[0]),
        .I4(enable_wrlvl_cnt[1]),
        .O(\en_cnt_div2.wrlvl_odt_i_2_n_0 ));
  FDRE \en_cnt_div2.wrlvl_odt_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\en_cnt_div2.wrlvl_odt_i_1_n_0 ),
        .Q(wrlvl_odt),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \first_fail_taps[5]_i_2 
       (.I0(detect_pi_found_dqs),
        .I1(pi_dqs_found_any_bank),
        .O(detect_pi_found_dqs_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    first_rdlvl_pat_r_i_1
       (.I0(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I1(calib_wrdata_en_i_2_n_0),
        .I2(first_rdlvl_pat_r),
        .I3(rdlvl_stg1_rank_done),
        .I4(\num_refresh_reg[3]_0 ),
        .O(first_rdlvl_pat_r_i_1_n_0));
  FDRE first_rdlvl_pat_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(first_rdlvl_pat_r_i_1_n_0),
        .Q(first_rdlvl_pat_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFEEEE)) 
    first_wrcal_pat_r_i_1
       (.I0(first_wrcal_pat_r_i_2_n_0),
        .I1(\num_refresh_reg[3]_0 ),
        .I2(wrlvl_final_if_rst_i_3_n_0),
        .I3(calib_wrdata_en_i_2_n_0),
        .I4(first_wrcal_pat_r),
        .I5(wrcal_resume_w),
        .O(first_wrcal_pat_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    first_wrcal_pat_r_i_2
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r_reg[5]_0 [12]),
        .I3(\init_state_r_reg[5]_0 [13]),
        .I4(init_state_r),
        .I5(\cnt_init_mr_r[0]_i_3_n_0 ),
        .O(first_wrcal_pat_r_i_2_n_0));
  FDRE first_wrcal_pat_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(first_wrcal_pat_r_i_1_n_0),
        .Q(first_wrcal_pat_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ),
        .I5(reg_ctrl_cnt_r_reg[0]),
        .O(address_w[0]));
  LUT5 #(
    .INIT(32'h0F8F7FFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I3(\complex_address_reg_n_0_[0] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hEE0EE000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ),
        .I3(\complex_address_reg_n_0_[0] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I1(ddr3_ila_basic[2]),
        .I2(complex_row_cnt_ocal_reg[0]),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001005)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1 
       (.I0(init_state_r),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(\init_state_r_reg[5]_0 [9]),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ),
        .I5(\cnt_dllk_zqinit_r[7]_i_1_n_0 ),
        .O(address_w175_out));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [12]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(init_state_r),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I4(\init_state_r[6]_i_3_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ),
        .O(address_w[12]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [12]),
        .I5(\init_state_r[4]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5D0000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_5_n_0 ),
        .O(address_w[1]));
  LUT5 #(
    .INIT(32'h0F8F7FFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I3(\complex_address_reg_n_0_[1] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I1(\complex_address_reg_n_0_[1] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I1(ddr3_ila_basic[2]),
        .I2(complex_row_cnt_ocal_reg[1]),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8_n_0 ),
        .I1(reg_ctrl_cnt_r_reg[1]),
        .I2(init_state_r),
        .I3(reg_ctrl_cnt_r_reg[3]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5D0000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0 ),
        .O(address_w[2]));
  LUT5 #(
    .INIT(32'h0F8F7FFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I3(\complex_address_reg_n_0_[2] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3 
       (.I0(\complex_address_reg_n_0_[2] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I1(ddr3_ila_basic[2]),
        .I2(complex_row_cnt_ocal_reg[2]),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABABAAAABAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ),
        .I4(init_state_r),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_12_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hC8000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6 
       (.I0(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I1(ddr3_ila_basic[2]),
        .I2(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I4(new_burst_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFFFBFFFFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7 
       (.I0(address_w[12]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8 
       (.I0(reg_ctrl_cnt_r_reg[1]),
        .I1(reg_ctrl_cnt_r_reg[2]),
        .I2(reg_ctrl_cnt_r_reg[3]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9 
       (.I0(ddr3_ila_basic[2]),
        .I1(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I2(\calib_cmd[1]_i_5_n_0 ),
        .I3(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I4(read_calib_i_2_n_0),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ),
        .O(address_w[3]));
  LUT5 #(
    .INIT(32'hFD5F755F)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I3(new_burst_r),
        .I4(\complex_address_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3BF00FF00AA00AA0)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I1(\complex_address_reg_n_0_[3] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I3(new_burst_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I1(ddr3_ila_basic[2]),
        .I2(complex_row_cnt_ocal_reg[3]),
        .I3(address_w[12]),
        .I4(p_15_in),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5 
       (.I0(reg_ctrl_cnt_r_reg[3]),
        .I1(init_state_r),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6 
       (.I0(reg_ctrl_cnt_r_reg[0]),
        .I1(reg_ctrl_cnt_r_reg[1]),
        .I2(reg_ctrl_cnt_r_reg[2]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF75FF75FF75FFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0 ),
        .I1(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ),
        .I5(ddr3_ila_basic[2]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8 
       (.I0(\init_state_r_reg[5]_0 [10]),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r_reg[5]_0 [11]),
        .I5(\init_state_r_reg[5]_0 [12]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9 
       (.I0(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I1(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I2(ddr3_ila_basic[2]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA20AA20AA20)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0 ),
        .O(address_w[4]));
  LUT6 #(
    .INIT(64'hFC88CCCC88888888)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0 ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h66FF66000FFFF000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3 
       (.I0(\complex_address_reg_n_0_[3] ),
        .I1(\complex_address_reg_n_0_[4] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I3(new_burst_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I1(new_burst_r),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h4FF4)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(\complex_address_reg_n_0_[3] ),
        .I3(\complex_address_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFFFBAAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0 ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ),
        .O(address_w[5]));
  LUT6 #(
    .INIT(64'h31F1F0F0F5F5F5F5)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ),
        .I3(new_burst_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8000A2A2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0 ),
        .I3(new_burst_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFDFFFFFFFD)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ),
        .I1(ddr3_ila_basic[2]),
        .I2(address_w[12]),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h4FFFF444)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(\complex_address_reg_n_0_[4] ),
        .I3(\complex_address_reg_n_0_[3] ),
        .I4(\complex_address_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h807F)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ),
        .O(address_w[6]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10 
       (.I0(init_state_r),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(\init_state_r_reg[5]_0 [12]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_11 
       (.I0(ddr3_ila_basic[2]),
        .I1(ddr3_ila_basic[1]),
        .I2(cnt_init_mr_r[1]),
        .I3(cnt_init_mr_r[0]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040070000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_12 
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(\init_state_r_reg[5]_0 [12]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h557FDDFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hECE0F0F0A0A0A0A0)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ),
        .I3(new_burst_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0004444400000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9_n_0 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I2(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I3(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I4(ddr3_ila_basic[2]),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA22AA2AAA2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10_n_0 ),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(\init_state_r_reg[5]_0 [13]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r_reg[5]_0 [11]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000005A800000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_11_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_12_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ),
        .I4(\gen_rnk[0].mr1_r_reg_n_0_[0][1] ),
        .I5(init_state_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I4(new_burst_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4FFFFFFFF4444444)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(\complex_address_reg_n_0_[5] ),
        .I3(\complex_address_reg_n_0_[3] ),
        .I4(\complex_address_reg_n_0_[4] ),
        .I5(\complex_address_reg_n_0_[6] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9 
       (.I0(address_w[12]),
        .I1(ddr3_ila_basic[2]),
        .I2(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I3(\calib_cmd[1]_i_5_n_0 ),
        .I4(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I5(read_calib_i_2_n_0),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8888A8AA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0 ),
        .O(address_w[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I4(new_burst_r),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11 
       (.I0(new_burst_r),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h5504)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2 
       (.I0(address_w175_out),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ),
        .I3(init_state_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0 ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h20AAAA20AAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I1(new_burst_r),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ),
        .I4(\complex_address_reg_n_0_[7] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5 
       (.I0(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I1(init_state_r),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F5F5F5F5F)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I3(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I4(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I5(ddr3_ila_basic[2]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCF0303CF87878787)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ),
        .I1(new_burst_r),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ),
        .I4(\complex_address_reg_n_0_[7] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8 
       (.I0(\complex_address_reg_n_0_[6] ),
        .I1(\complex_address_reg_n_0_[4] ),
        .I2(\complex_address_reg_n_0_[3] ),
        .I3(\complex_address_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAFEEAAAAAAEE)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9 
       (.I0(\DDR3_1rank.phy_int_cs_n[1]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt[4]_i_4_n_0 ),
        .I2(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r[4]_i_5_n_0 ),
        .I5(\init_state_r[6]_i_3_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F444F4FFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0 ),
        .O(address_w[8]));
  LUT6 #(
    .INIT(64'h05959595F595F595)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I4(ddr3_ila_basic[2]),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h43070707CB8F8F8F)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I1(new_burst_r),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FF5FFFFF7FFB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(\init_state_r_reg[5]_0 [10]),
        .I4(\init_state_r_reg[5]_0 [12]),
        .I5(\init_state_r_reg[5]_0 [11]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFFFFFFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5 
       (.I0(ddr3_ila_basic[2]),
        .I1(ddr3_ila_basic[1]),
        .I2(cnt_init_mr_r[0]),
        .I3(cnt_init_mr_r[1]),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6 
       (.I0(\complex_address_reg_n_0_[8] ),
        .I1(\complex_address_reg_n_0_[6] ),
        .I2(\complex_address_reg_n_0_[4] ),
        .I3(\complex_address_reg_n_0_[3] ),
        .I4(\complex_address_reg_n_0_[5] ),
        .I5(\complex_address_reg_n_0_[7] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000110010)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8 
       (.I0(\init_state_r_reg[5]_0 [10]),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r_reg[5]_0 [11]),
        .I5(\init_state_r_reg[5]_0 [12]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h40070000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9 
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_10_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ),
        .O(address_w[9]));
  LUT6 #(
    .INIT(64'hFFEFFFEFFFFF0000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 
       (.I0(oclk_wr_cnt_reg[1]),
        .I1(oclk_wr_cnt_reg[0]),
        .I2(oclk_wr_cnt_reg[2]),
        .I3(oclk_wr_cnt_reg[3]),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE00000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11 
       (.I0(\complex_row_cnt_ocal[3]_i_7_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .I2(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I3(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I4(ddr3_ila_basic[2]),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011111110)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12 
       (.I0(read_calib_i_2_n_0),
        .I1(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(rdlvl_stg1_start_i_2_n_0),
        .I5(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAABAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(ddr3_ila_basic[2]),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I5(wr_victim_inc_i_2_n_0),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h5504)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14 
       (.I0(complex_row0_rd_done),
        .I1(init_state_r1[3]),
        .I2(wrlvl_odt_ctl_i_3_n_0),
        .I3(\one_rank.stg1_wr_done_reg_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15 
       (.I0(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0 ),
        .I2(init_state_r1[0]),
        .I3(init_state_r1[2]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17 
       (.I0(\complex_address_reg_n_0_[7] ),
        .I1(\complex_address_reg_n_0_[5] ),
        .I2(\complex_address_reg_n_0_[3] ),
        .I3(\complex_address_reg_n_0_[4] ),
        .I4(\complex_address_reg_n_0_[6] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h4444444044444444)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18 
       (.I0(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(wrcal_wr_cnt_reg[3]),
        .I3(wrcal_wr_cnt_reg[1]),
        .I4(wrcal_wr_cnt_reg[0]),
        .I5(wrcal_wr_cnt_reg[2]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19 
       (.I0(\complex_num_writes[0]_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h05C5C5C5F5C5F5C5)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ),
        .I2(new_burst_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I4(ddr3_ila_basic[2]),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I2(\complex_num_writes[0]_i_3_n_0 ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21 
       (.I0(init_state_r1[5]),
        .I1(init_state_r1[6]),
        .I2(init_state_r1[3]),
        .I3(init_state_r1[1]),
        .I4(init_state_r1[4]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h01010100)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ),
        .I1(ddr3_ila_basic[2]),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h744400004777FFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ),
        .I4(new_burst_r),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 
       (.I0(\cnt_init_mr_r[1]_i_2_n_0 ),
        .I1(cnt_init_mr_r[1]),
        .I2(cnt_init_mr_r[0]),
        .I3(ddr3_ila_basic[1]),
        .I4(ddr3_ila_basic[2]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9555)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 
       (.I0(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I1(wrlvl_odt_ctl_i_3_n_0),
        .I2(init_state_r1[3]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9 
       (.I0(\complex_address_reg_n_0_[9] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0 ),
        .I2(\complex_address_reg_n_0_[8] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[0]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w175_out),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[12]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[1]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[2]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[3]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[4]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[5]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[6]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[7]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[8]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(address_w[9]),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001898901)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1 
       (.I0(\init_state_r_reg[5]_0 [13]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0 ),
        .I3(\init_state_r_reg[5]_0 [10]),
        .I4(\init_state_r_reg[5]_0 [11]),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ),
        .O(bank_w[0]));
  LUT6 #(
    .INIT(64'hCC44CC04CC04CC44)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 
       (.I0(\init_state_r_reg[5]_0 [10]),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0 ),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(cnt_init_mr_r[1]),
        .I5(cnt_init_mr_r[0]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FFFE)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3 
       (.I0(mpr_rdlvl_start_i_3_n_0),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(init_state_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(init_state_r),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0 ),
        .O(bank_w[1]));
  LUT6 #(
    .INIT(64'hFFFF0FFF0FF0FFFB)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2 
       (.I0(cnt_init_mr_r[1]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0 ),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r_reg[5]_0 [11]),
        .I5(\init_state_r_reg[5]_0 [10]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_3_n_0 ),
        .I2(reg_ctrl_cnt_r_reg[2]),
        .I3(reg_ctrl_cnt_r_reg[3]),
        .I4(init_state_r),
        .I5(reg_ctrl_cnt_r_reg[1]),
        .O(bank_w[2]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_2 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r_reg[5]_0 [11]),
        .I3(\init_state_r_reg[5]_0 [12]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_3 
       (.I0(\init_state_r_reg[5]_0 [13]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[2]_i_3_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(bank_w[0]),
        .Q(phy_bank[3]),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(bank_w[1]),
        .Q(phy_bank[4]),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_bank_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(bank_w[2]),
        .Q(phy_bank[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_reset_obuf.u_reset_obuf_i_1 
       (.I0(ddr3_reset_n),
        .I1(phy_reset_n),
        .O(mux_reset_n));
  FDRE \gen_rnk[0].mr1_r_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b1),
        .Q(\gen_rnk[0].mr1_r_reg_n_0_[0][1] ),
        .R(\init_state_r1_reg[0]_0 ));
  FDRE init_calib_complete_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r2),
        .Q(calib_complete),
        .R(\init_state_r_reg[6]_0 ));
  FDRE init_complete_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r_reg_n_0),
        .Q(init_complete_r1),
        .R(\init_state_r_reg[6]_0 ));
  (* KEEP = "yes" *) 
  FDRE init_complete_r1_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r_timing),
        .Q(init_complete_r1_timing),
        .R(\init_state_r_reg[6]_0 ));
  FDRE init_complete_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r1),
        .Q(init_complete_r2),
        .R(\calib_cke_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    init_complete_r_i_1
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(pi_phaselock_start_i_2_n_0),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(ddr3_lm_done_r_i_3_n_0),
        .I5(init_complete_r_reg_n_0),
        .O(init_complete_r_i_1_n_0));
  FDRE init_complete_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r_i_1_n_0),
        .Q(init_complete_r_reg_n_0),
        .R(init_complete_r_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    init_complete_r_timing_i_1
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(pi_phaselock_start_i_2_n_0),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(ddr3_lm_done_r_i_3_n_0),
        .I5(init_complete_r_timing),
        .O(init_complete_r_timing_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE init_complete_r_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r_timing_i_1_n_0),
        .Q(init_complete_r_timing),
        .R(init_complete_r_timing_reg_0));
  FDRE \init_state_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg[5]_0 [8]),
        .Q(init_state_r1[0]),
        .R(\init_state_r1_reg[0]_0 ));
  FDRE \init_state_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg[5]_0 [9]),
        .Q(init_state_r1[1]),
        .R(\init_state_r1_reg[0]_0 ));
  FDRE \init_state_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg[5]_0 [10]),
        .Q(init_state_r1[2]),
        .R(\init_state_r1_reg[0]_0 ));
  FDRE \init_state_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg[5]_0 [11]),
        .Q(init_state_r1[3]),
        .R(\init_state_r1_reg[0]_0 ));
  FDRE \init_state_r1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg[5]_0 [12]),
        .Q(init_state_r1[4]),
        .R(\init_state_r1_reg[0]_0 ));
  FDRE \init_state_r1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r_reg[5]_0 [13]),
        .Q(init_state_r1[5]),
        .R(\init_state_r1_reg[0]_0 ));
  FDRE \init_state_r1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(init_state_r),
        .Q(init_state_r1[6]),
        .R(\init_state_r1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAEAAAEFFFF)) 
    \init_state_r[0]_i_1 
       (.I0(\init_state_r[0]_i_2_n_0 ),
        .I1(\init_state_r[0]_i_3_n_0 ),
        .I2(\init_state_r[0]_i_4_n_0 ),
        .I3(\init_state_r[4]_i_5_n_0 ),
        .I4(\init_state_r[0]_i_5_n_0 ),
        .I5(\init_state_r[0]_i_6_n_0 ),
        .O(\init_state_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h01001110FFFFFFFF)) 
    \init_state_r[0]_i_10 
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(cnt_cmd_done_r),
        .I3(\init_state_r_reg[5]_0 [9]),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\init_state_r_reg[5]_0 [12]),
        .O(\init_state_r[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AAA8A0000AA80)) 
    \init_state_r[0]_i_11 
       (.I0(pi_phaselock_start_i_2_n_0),
        .I1(rdlvl_stg1_done_r1),
        .I2(\init_state_r[1]_i_22_n_0 ),
        .I3(\init_state_r[0]_i_24_n_0 ),
        .I4(\init_state_r[0]_i_25_n_0 ),
        .I5(\init_state_r_reg[5]_0 [8]),
        .O(\init_state_r[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \init_state_r[0]_i_12 
       (.I0(\wrcal_reads_reg_n_0_[0] ),
        .I1(\init_state_r[5]_i_48_n_0 ),
        .I2(\wrcal_reads_reg_n_0_[4] ),
        .I3(\wrcal_reads_reg_n_0_[2] ),
        .I4(\wrcal_reads_reg_n_0_[7] ),
        .O(\init_state_r[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000044440000FFF0)) 
    \init_state_r[0]_i_13 
       (.I0(pi_phase_locked_all_r4),
        .I1(pi_phase_locked_all_r3),
        .I2(wrcal_resume_r),
        .I3(\init_state_r[1]_i_5_0 ),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F440000)) 
    \init_state_r[0]_i_14 
       (.I0(\init_state_r[5]_i_44_n_0 ),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg[5]_0 [11]),
        .I5(\init_state_r_reg[5]_0 [12]),
        .O(\init_state_r[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00003A0A0000FACA)) 
    \init_state_r[0]_i_15 
       (.I0(\init_state_r[0]_i_26_n_0 ),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(cnt_cmd_done_r),
        .I4(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I5(p_15_in),
        .O(\init_state_r[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAF40A040AF4FAF4F)) 
    \init_state_r[0]_i_16 
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r[0]_i_5_0 ),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r[1]_i_33_n_0 ),
        .I5(\init_state_r[1]_i_34_n_0 ),
        .O(\init_state_r[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F700)) 
    \init_state_r[0]_i_17 
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r[3]_i_3_0 ),
        .I3(pi_phaselock_start_i_2_n_0),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(\init_state_r[0]_i_28_n_0 ),
        .O(\init_state_r[0]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hFFAAFF3F)) 
    \init_state_r[0]_i_18 
       (.I0(\init_state_r[4]_i_29_n_0 ),
        .I1(cnt_cmd_done_r),
        .I2(ddr2_pre_flag_r_reg_n_0),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h23002300FFFF0FFF)) 
    \init_state_r[0]_i_19 
       (.I0(rdlvl_stg1_done_r1),
        .I1(reset_rd_addr_r1),
        .I2(cnt_cmd_done_r),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r[0]_i_6_1 ),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hFF001500)) 
    \init_state_r[0]_i_2 
       (.I0(\init_state_r_reg[5]_0 [10]),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(\ocal_act_wait_cnt[3]_i_3_n_0 ),
        .I3(init_state_r),
        .I4(\init_state_r_reg[5]_0 [8]),
        .O(\init_state_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFBFBFBF)) 
    \init_state_r[0]_i_20 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(wrlvl_done_r1),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(mpr_rdlvl_start_i_3_n_0),
        .O(\init_state_r[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0FFF55CC)) 
    \init_state_r[0]_i_21 
       (.I0(cnt_txpr_done_r),
        .I1(\init_state_r[0]_i_6_0 ),
        .I2(cnt_cmd_done_r),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(\init_state_r_reg[5]_0 [10]),
        .O(\init_state_r[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAAAAAAA)) 
    \init_state_r[0]_i_22 
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r_reg[5]_0 [10]),
        .I3(wrlvl_rank_done_r7),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(cnt_dllk_zqinit_done_r),
        .O(\init_state_r[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEF0000)) 
    \init_state_r[0]_i_23 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(wr_victim_inc_i_2_n_0),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\init_state_r[1]_i_22_n_0 ),
        .O(\init_state_r[0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    \init_state_r[0]_i_24 
       (.I0(rdlvl_stg1_done_r1),
        .I1(ddr3_ila_basic[2]),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .O(\init_state_r[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0808000808080808)) 
    \init_state_r[0]_i_25 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(prech_req_posedge_r_reg_0),
        .I3(\init_state_r[1]_i_22_n_0 ),
        .I4(\one_rank.stg1_wr_done_reg_0 ),
        .I5(complex_row1_wr_done),
        .O(\init_state_r[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFBA)) 
    \init_state_r[0]_i_26 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(wrcal_prech_req),
        .I2(cnt_cmd_done_r),
        .I3(ddr3_ila_basic[3]),
        .I4(prech_req_posedge_r_reg_0),
        .I5(\init_state_r[0]_i_31_n_0 ),
        .O(\init_state_r[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h000000BAFFFFFFFF)) 
    \init_state_r[0]_i_28 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r[4]_i_28_n_0 ),
        .I2(cnt_cmd_done_r),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I5(\init_state_r_reg[5]_0 [12]),
        .O(\init_state_r[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF0D)) 
    \init_state_r[0]_i_3 
       (.I0(\init_state_r[0]_i_7_n_0 ),
        .I1(\init_state_r[0]_i_8_n_0 ),
        .I2(mpr_rdlvl_start_i_3_n_0),
        .I3(\init_state_r[0]_i_9_n_0 ),
        .I4(\init_state_r[0]_i_10_n_0 ),
        .I5(\init_state_r[0]_i_11_n_0 ),
        .O(\init_state_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \init_state_r[0]_i_31 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(wrcal_wr_cnt_reg[1]),
        .I2(wrcal_wr_cnt_reg[0]),
        .I3(wrcal_wr_cnt_reg[2]),
        .I4(wrcal_wr_cnt_reg[3]),
        .O(\init_state_r[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000055F7)) 
    \init_state_r[0]_i_4 
       (.I0(pi_phaselock_start_i_2_n_0),
        .I1(\init_state_r[6]_i_3_n_0 ),
        .I2(\init_state_r[0]_i_12_n_0 ),
        .I3(\init_state_r[0]_i_13_n_0 ),
        .I4(\init_state_r[0]_i_14_n_0 ),
        .I5(\init_state_r[0]_i_15_n_0 ),
        .O(\init_state_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFEAAAAFAFE)) 
    \init_state_r[0]_i_5 
       (.I0(ddr3_lm_done_r_i_3_n_0),
        .I1(\init_state_r[0]_i_16_n_0 ),
        .I2(\init_state_r_reg[5]_0 [10]),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r[0]_i_17_n_0 ),
        .I5(\init_state_r[0]_i_18_n_0 ),
        .O(\init_state_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00F200F2000000F2)) 
    \init_state_r[0]_i_6 
       (.I0(\init_state_r[2]_i_8_n_0 ),
        .I1(\init_state_r[0]_i_19_n_0 ),
        .I2(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I3(\init_state_r[0]_i_20_n_0 ),
        .I4(\init_state_r[0]_i_21_n_0 ),
        .I5(\init_state_r[0]_i_22_n_0 ),
        .O(\init_state_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFBFAAAA)) 
    \init_state_r[0]_i_7 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(complex_sample_cnt_inc_i_2_n_0),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(\init_state_r[1]_i_22_n_0 ),
        .I4(\init_state_r[5]_i_39_n_0 ),
        .I5(\init_state_r[2]_i_28_n_0 ),
        .O(\init_state_r[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \init_state_r[0]_i_8 
       (.I0(rdlvl_stg1_done_r1),
        .I1(ddr3_ila_basic[2]),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000EEE0EE)) 
    \init_state_r[0]_i_9 
       (.I0(\init_state_r[0]_i_23_n_0 ),
        .I1(\init_state_r[1]_i_21_n_0 ),
        .I2(ddr3_ila_basic[2]),
        .I3(\init_state_r_reg[5]_0 [9]),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\oclk_wr_cnt[3]_i_5_n_0 ),
        .O(\init_state_r[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEFFAEAEAEFF)) 
    \init_state_r[1]_i_1 
       (.I0(\init_state_r[1]_i_2_n_0 ),
        .I1(\init_state_r[1]_i_3_n_0 ),
        .I2(\init_state_r[1]_i_4_n_0 ),
        .I3(\init_state_r[1]_i_5_n_0 ),
        .I4(\init_state_r[1]_i_6_n_0 ),
        .I5(\init_state_r[1]_i_7_n_0 ),
        .O(\init_state_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBAA0000)) 
    \init_state_r[1]_i_10 
       (.I0(prech_req_posedge_r_i_2_n_0),
        .I1(\init_state_r[4]_i_7_0 ),
        .I2(\init_state_r[2]_i_4_0 ),
        .I3(\init_state_r[1]_i_31_n_0 ),
        .I4(pi_phaselock_start_i_2_n_0),
        .I5(\init_state_r[1]_i_32_n_0 ),
        .O(\init_state_r[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF73F07300730073)) 
    \init_state_r[1]_i_11 
       (.I0(\init_state_r[1]_i_33_n_0 ),
        .I1(\init_state_r[1]_i_34_n_0 ),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(\init_state_r_reg[5]_0 [9]),
        .I4(\init_state_r[0]_i_5_0 ),
        .I5(cnt_cmd_done_r),
        .O(\init_state_r[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FA00C0)) 
    \init_state_r[1]_i_12 
       (.I0(\init_state_r[2]_i_27_n_0 ),
        .I1(\init_state_r[1]_i_36_n_0 ),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [10]),
        .I4(\init_state_r_reg[5]_0 [11]),
        .I5(\init_state_r_reg[5]_0 [12]),
        .O(\init_state_r[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF4F0F0F0F4FFF0F0)) 
    \init_state_r[1]_i_13 
       (.I0(\init_state_r[1]_i_37_n_0 ),
        .I1(ddr3_lm_done_r_i_2_n_0),
        .I2(\init_state_r[1]_i_38_n_0 ),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r[1]_i_39_n_0 ),
        .O(\init_state_r[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000040CCCCCCCC)) 
    \init_state_r[1]_i_14 
       (.I0(\one_rank.stg1_wr_done_reg_0 ),
        .I1(\init_state_r[1]_i_31_n_0 ),
        .I2(ddr3_ila_basic[1]),
        .I3(rdlvl_last_byte_done),
        .I4(ddr3_ila_basic[2]),
        .I5(pi_calib_done_r1_reg_0),
        .O(\init_state_r[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h5557555555555555)) 
    \init_state_r[1]_i_15 
       (.I0(prech_req_posedge_r_i_2_n_0),
        .I1(\init_state_r[5]_i_32_n_0 ),
        .I2(complex_num_writes_dec_reg[1]),
        .I3(complex_row0_wr_done),
        .I4(rdlvl_stg1_done_r1),
        .I5(ddr3_ila_basic[2]),
        .O(\init_state_r[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h2222222220222000)) 
    \init_state_r[1]_i_16 
       (.I0(pi_phaselock_start_i_2_n_0),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(wrcal_final_chk),
        .I3(wrcal_resume_r),
        .I4(\init_state_r[1]_i_5_0 ),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFBEAAAAAAAAAAAA)) 
    \init_state_r[1]_i_17 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [10]),
        .I4(\init_state_r_reg[5]_0 [11]),
        .I5(\init_state_r[4]_i_21_n_0 ),
        .O(\init_state_r[1]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h0000EE0E)) 
    \init_state_r[1]_i_18 
       (.I0(prech_req_posedge_r_reg_0),
        .I1(ddr3_ila_basic[3]),
        .I2(cnt_cmd_done_r),
        .I3(wrcal_prech_req),
        .I4(\init_state_r_reg[5]_0 [8]),
        .O(\init_state_r[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h5555545555555555)) 
    \init_state_r[1]_i_19 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(wrcal_wr_cnt_reg[3]),
        .I2(wrcal_wr_cnt_reg[2]),
        .I3(wrcal_wr_cnt_reg[0]),
        .I4(wrcal_wr_cnt_reg[1]),
        .I5(\init_state_r_reg[5]_0 [8]),
        .O(\init_state_r[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hC5C4C4C400000000)) 
    \init_state_r[1]_i_2 
       (.I0(\init_state_r[5]_i_9_n_0 ),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(\init_state_r_reg[5]_0 [10]),
        .I3(prech_req_posedge_r_reg_0),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(init_state_r),
        .O(\init_state_r[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \init_state_r[1]_i_20 
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(p_15_in),
        .I4(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[1]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hEFEEAAAA)) 
    \init_state_r[1]_i_21 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(prech_req_posedge_r_reg_0),
        .I2(complex_oclkdelay_calib_done_r1),
        .I3(ddr3_ila_basic[2]),
        .I4(\init_state_r_reg[5]_0 [8]),
        .O(\init_state_r[1]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \init_state_r[1]_i_22 
       (.I0(complex_wait_cnt_reg[2]),
        .I1(complex_wait_cnt_reg[3]),
        .I2(complex_wait_cnt_reg[0]),
        .I3(complex_wait_cnt_reg[1]),
        .O(\init_state_r[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFBFBFF)) 
    \init_state_r[1]_i_23 
       (.I0(\init_state_r[5]_i_40_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(wr_victim_inc_i_2_n_0),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r[5]_i_41_n_0 ),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0030BABA00FFBABA)) 
    \init_state_r[1]_i_24 
       (.I0(prech_req_posedge_r_reg_0),
        .I1(rdlvl_stg1_done_r1),
        .I2(ddr3_ila_basic[2]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(\init_state_r[1]_i_22_n_0 ),
        .O(\init_state_r[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFF0F0F0)) 
    \init_state_r[1]_i_25 
       (.I0(prech_req_posedge_r_reg_0),
        .I1(\one_rank.stg1_wr_done_reg_0 ),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r[1]_i_22_n_0 ),
        .I5(\init_state_r[1]_i_40_n_0 ),
        .O(\init_state_r[1]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hBAABAAAB)) 
    \init_state_r[1]_i_26 
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(cnt_cmd_done_r),
        .O(\init_state_r[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F4FFF4F4F)) 
    \init_state_r[1]_i_27 
       (.I0(mem_init_done_r),
        .I1(cnt_init_af_done_r),
        .I2(cnt_cmd_done_r),
        .I3(wrlvl_done_r1),
        .I4(ddr3_ila_basic[1]),
        .I5(wrlvl_byte_redo),
        .O(\init_state_r[1]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \init_state_r[1]_i_28 
       (.I0(num_refresh_reg[3]),
        .I1(num_refresh_reg[2]),
        .I2(num_refresh_reg[0]),
        .I3(num_refresh_reg[1]),
        .O(\init_state_r[1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \init_state_r[1]_i_29 
       (.I0(ddr3_ila_basic[2]),
        .I1(mem_init_done_r),
        .I2(rdlvl_stg1_done_r1),
        .I3(ddr3_ila_basic[1]),
        .O(\init_state_r[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FDF0F0F0FDFF)) 
    \init_state_r[1]_i_3 
       (.I0(\init_state_r[1]_i_8_n_0 ),
        .I1(\init_state_r[1]_i_9_n_0 ),
        .I2(\init_state_r[1]_i_10_n_0 ),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r[1]_i_11_n_0 ),
        .O(\init_state_r[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \init_state_r[1]_i_31 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(cnt_cmd_done_r),
        .O(\init_state_r[1]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h3E000000FFFFFFFF)) 
    \init_state_r[1]_i_32 
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r_reg[5]_0 [12]),
        .O(\init_state_r[1]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \init_state_r[1]_i_33 
       (.I0(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .O(\init_state_r[1]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    \init_state_r[1]_i_34 
       (.I0(ddr3_ila_basic[2]),
        .I1(rdlvl_stg1_done_r1),
        .I2(prech_req_posedge_r_reg_0),
        .I3(rdlvl_stg1_rank_done),
        .I4(\init_state_r_reg[5]_0 [8]),
        .O(\init_state_r[1]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \init_state_r[1]_i_36 
       (.I0(ddr3_ila_basic[2]),
        .I1(ddr3_ila_basic[1]),
        .I2(cnt_cmd_done_r),
        .I3(cnt_init_mr_done_r),
        .O(\init_state_r[1]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h0151)) 
    \init_state_r[1]_i_37 
       (.I0(reset_rd_addr_r1),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(cnt_cmd_done_r),
        .I3(rdlvl_stg1_done_r1),
        .O(\init_state_r[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002CEC)) 
    \init_state_r[1]_i_38 
       (.I0(cnt_txpr_done_r),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r_reg[5]_0 [11]),
        .O(\init_state_r[1]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hFB0B0F0F)) 
    \init_state_r[1]_i_39 
       (.I0(mem_init_done_r),
        .I1(cnt_dllk_zqinit_done_r),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(wrlvl_rank_done_r7),
        .I4(\init_state_r_reg[5]_0 [8]),
        .O(\init_state_r[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABABAAABAA)) 
    \init_state_r[1]_i_4 
       (.I0(ddr3_lm_done_r_i_3_n_0),
        .I1(\init_state_r[1]_i_12_n_0 ),
        .I2(\init_state_r[1]_i_13_n_0 ),
        .I3(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I4(\init_state_r[1]_i_14_n_0 ),
        .I5(\init_state_r[1]_i_15_n_0 ),
        .O(\init_state_r[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \init_state_r[1]_i_40 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(ddr3_ila_basic[2]),
        .I3(rdlvl_stg1_done_r1),
        .I4(\init_state_r_reg[5]_0 [10]),
        .O(\init_state_r[1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABAAABAAAA)) 
    \init_state_r[1]_i_5 
       (.I0(\init_state_r[4]_i_5_n_0 ),
        .I1(\init_state_r[1]_i_16_n_0 ),
        .I2(\init_state_r[1]_i_17_n_0 ),
        .I3(\init_state_r[1]_i_18_n_0 ),
        .I4(\init_state_r[1]_i_19_n_0 ),
        .I5(\init_state_r[1]_i_20_n_0 ),
        .O(\init_state_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h777777777777F7FF)) 
    \init_state_r[1]_i_6 
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(complex_sample_cnt_inc_i_2_n_0),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r[1]_i_21_n_0 ),
        .I5(\init_state_r[1]_i_22_n_0 ),
        .O(\init_state_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0DFF0DFFFFFF0DFF)) 
    \init_state_r[1]_i_7 
       (.I0(\init_state_r[1]_i_23_n_0 ),
        .I1(\init_state_r[1]_i_24_n_0 ),
        .I2(mpr_rdlvl_start_i_3_n_0),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r[1]_i_25_n_0 ),
        .I5(\init_state_r[1]_i_26_n_0 ),
        .O(\init_state_r[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h45454500FFFFFFFF)) 
    \init_state_r[1]_i_8 
       (.I0(\init_state_r[1]_i_27_n_0 ),
        .I1(\init_state_r[1]_i_28_n_0 ),
        .I2(\init_state_r[1]_i_29_n_0 ),
        .I3(\init_state_r[2]_i_26_n_0 ),
        .I4(\init_state_r[1]_i_3_0 ),
        .I5(prech_req_posedge_r_i_2_n_0),
        .O(\init_state_r[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h00BA)) 
    \init_state_r[1]_i_9 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(ddr2_pre_flag_r_reg_n_0),
        .I2(cnt_cmd_done_r),
        .I3(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFAEFFFF)) 
    \init_state_r[2]_i_1 
       (.I0(\init_state_r[2]_i_2_n_0 ),
        .I1(\init_state_r[2]_i_3_n_0 ),
        .I2(\init_state_r[2]_i_4_n_0 ),
        .I3(\init_state_r[2]_i_5_n_0 ),
        .I4(\init_state_r[2]_i_6_n_0 ),
        .I5(\init_state_r[2]_i_7_n_0 ),
        .O(\init_state_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF30FFB0FFF0FFB0)) 
    \init_state_r[2]_i_10 
       (.I0(\init_state_r[2]_i_23_n_0 ),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(pi_phaselock_start_i_2_n_0),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(wrlvl_rank_done_r7),
        .O(\init_state_r[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF08FF00FF08)) 
    \init_state_r[2]_i_11 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]_0 ),
        .I1(cnt_cmd_done_r),
        .I2(cnt_init_mr_done_r),
        .I3(\init_state_r_reg[5]_0 [10]),
        .I4(\init_state_r_reg[5]_0 [11]),
        .I5(wrlvl_done_r1),
        .O(\init_state_r[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h60700000FFFFFFFF)) 
    \init_state_r[2]_i_12 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r_reg[5]_0 [10]),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg[5]_0 [11]),
        .I5(\init_state_r_reg[5]_0 [12]),
        .O(\init_state_r[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D000D000)) 
    \init_state_r[2]_i_13 
       (.I0(ddr3_lm_done_r_i_2_n_0),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [11]),
        .I3(\init_state_r[2]_i_24_n_0 ),
        .I4(\init_state_r[2]_i_25_n_0 ),
        .I5(\init_state_r[2]_i_26_n_0 ),
        .O(\init_state_r[2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \init_state_r[2]_i_14 
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [10]),
        .O(\init_state_r[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hDFDDDDDDDFDDDFDD)) 
    \init_state_r[2]_i_15 
       (.I0(\init_state_r_reg[5]_0 [10]),
        .I1(ddr3_lm_done_r_i_2_n_0),
        .I2(\init_state_r[2]_i_4_0 ),
        .I3(\init_state_r[2]_i_27_n_0 ),
        .I4(\init_state_r[4]_i_7_0 ),
        .I5(ddr3_lm_done_r),
        .O(\init_state_r[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0700000000000000)) 
    \init_state_r[2]_i_16 
       (.I0(\init_state_r[1]_i_22_n_0 ),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r[2]_i_28_n_0 ),
        .I3(complex_sample_cnt_inc_i_2_n_0),
        .I4(\init_state_r[5]_i_39_n_0 ),
        .I5(\init_state_r_reg[5]_0 [10]),
        .O(\init_state_r[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00008AFF00000000)) 
    \init_state_r[2]_i_17 
       (.I0(\init_state_r[1]_i_22_n_0 ),
        .I1(rdlvl_stg1_done_r1),
        .I2(ddr3_ila_basic[2]),
        .I3(prech_req_posedge_r_i_2_n_0),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r_reg[5]_0 [11]),
        .O(\init_state_r[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA0EFAFAFAFEFAFAF)) 
    \init_state_r[2]_i_18 
       (.I0(\init_state_r[2]_i_29_n_0 ),
        .I1(prbs_rdlvl_done_pulse0),
        .I2(\init_state_r_reg[5]_0 [10]),
        .I3(\init_state_r_reg[5]_0 [9]),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(cnt_cmd_done_r),
        .O(\init_state_r[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC44C4)) 
    \init_state_r[2]_i_19 
       (.I0(complex_sample_cnt_inc_i_2_n_0),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(ddr3_ila_basic[2]),
        .I3(complex_oclkdelay_calib_done_r1),
        .I4(prech_req_posedge_r_reg_0),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[2]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \init_state_r[2]_i_2 
       (.I0(init_state_r),
        .I1(\init_state_r_reg[5]_0 [10]),
        .O(\init_state_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFDF55)) 
    \init_state_r[2]_i_20 
       (.I0(\init_state_r_reg[5]_0 [10]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r[4]_i_12_n_0 ),
        .I3(\init_state_r_reg[5]_0 [9]),
        .I4(\init_state_r[2]_i_30_n_0 ),
        .I5(\init_state_r[2]_i_31_n_0 ),
        .O(\init_state_r[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DDFFF0FF)) 
    \init_state_r[2]_i_21 
       (.I0(pi_calib_done_r1_reg_0),
        .I1(\init_state_r[2]_i_9_0 ),
        .I2(\init_state_r_reg[5]_0 [10]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[2]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \init_state_r[2]_i_22 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(reset_rd_addr_r1),
        .O(\init_state_r[2]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \init_state_r[2]_i_23 
       (.I0(mem_init_done_r),
        .I1(cnt_dllk_zqinit_done_r),
        .O(\init_state_r[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDFFFDFDF)) 
    \init_state_r[2]_i_24 
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r[2]_i_33_n_0 ),
        .I2(mem_init_done_r),
        .I3(ddr3_ila_basic[3]),
        .I4(wrlvl_byte_redo),
        .I5(\init_state_r[2]_i_26_n_0 ),
        .O(\init_state_r[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0D0D0D0D0DDD0D0D)) 
    \init_state_r[2]_i_25 
       (.I0(cnt_init_af_done_r),
        .I1(mem_init_done_r),
        .I2(\init_state_r[1]_i_28_n_0 ),
        .I3(wrlvl_byte_redo),
        .I4(ddr3_ila_basic[1]),
        .I5(wrlvl_done_r1),
        .O(\init_state_r[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0FFFFFFF8FFF)) 
    \init_state_r[2]_i_26 
       (.I0(rdlvl_stg1_done_r1),
        .I1(mem_init_done_r),
        .I2(wrlvl_byte_redo),
        .I3(ddr3_ila_basic[1]),
        .I4(wrlvl_done_r1),
        .I5(ddr3_ila_basic[2]),
        .O(\init_state_r[2]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \init_state_r[2]_i_27 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(cnt_cmd_done_r),
        .O(\init_state_r[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \init_state_r[2]_i_28 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(\init_state_r[2]_i_34_n_0 ),
        .I2(complex_row0_rd_done),
        .I3(ddr3_ila_basic[2]),
        .I4(complex_num_reads_dec[1]),
        .I5(complex_num_reads_dec[0]),
        .O(\init_state_r[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888080008)) 
    \init_state_r[2]_i_29 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r_reg[5]_0 [10]),
        .I3(\init_state_r[1]_i_22_n_0 ),
        .I4(\one_rank.stg1_wr_done_reg_0 ),
        .I5(prech_req_posedge_r_reg_0),
        .O(\init_state_r[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFF0DFF0DFFFFFF0D)) 
    \init_state_r[2]_i_3 
       (.I0(\init_state_r[2]_i_8_n_0 ),
        .I1(\init_state_r[2]_i_9_n_0 ),
        .I2(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I3(\init_state_r[2]_i_10_n_0 ),
        .I4(ddr2_refresh_flag_r_i_2_n_0),
        .I5(\init_state_r[2]_i_11_n_0 ),
        .O(\init_state_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \init_state_r[2]_i_30 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(wrlvl_byte_redo),
        .I3(prech_req_posedge_r_reg_0),
        .I4(ddr3_ila_basic[3]),
        .I5(wrcal_resume_r),
        .O(\init_state_r[2]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \init_state_r[2]_i_31 
       (.I0(\calib_odt[0]_i_5_n_0 ),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(\init_state_r_reg[5]_0 [10]),
        .I3(p_15_in),
        .I4(\init_state_r_reg[5]_0 [8]),
        .O(\init_state_r[2]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \init_state_r[2]_i_33 
       (.I0(\init_state_r_reg[5]_0 [10]),
        .I1(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[2]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \init_state_r[2]_i_34 
       (.I0(complex_num_reads_dec[2]),
        .I1(complex_num_reads_dec[3]),
        .O(\init_state_r[2]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABBBABABABA)) 
    \init_state_r[2]_i_4 
       (.I0(ddr3_lm_done_r_i_3_n_0),
        .I1(\init_state_r[2]_i_12_n_0 ),
        .I2(\init_state_r[2]_i_13_n_0 ),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r[2]_i_14_n_0 ),
        .I5(\init_state_r[2]_i_15_n_0 ),
        .O(\init_state_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFB33FB33FB33FFFF)) 
    \init_state_r[2]_i_5 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [12]),
        .I2(\init_state_r[2]_i_16_n_0 ),
        .I3(\init_state_r[2]_i_17_n_0 ),
        .I4(\init_state_r[2]_i_18_n_0 ),
        .I5(\init_state_r_reg[5]_0 [11]),
        .O(\init_state_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF0F0FFFFF)) 
    \init_state_r[2]_i_6 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(ddr3_ila_basic[2]),
        .I2(\init_state_r_reg[5]_0 [11]),
        .I3(\init_state_r_reg[5]_0 [9]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r[2]_i_19_n_0 ),
        .O(\init_state_r[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0057)) 
    \init_state_r[2]_i_7 
       (.I0(\init_state_r[4]_i_13_n_0 ),
        .I1(ddr3_lm_done_r_i_2_n_0),
        .I2(mpr_rdlvl_start_i_3_n_0),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r[2]_i_20_n_0 ),
        .I5(\init_state_r[4]_i_5_n_0 ),
        .O(\init_state_r[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hFFE0FFFF)) 
    \init_state_r[2]_i_8 
       (.I0(rdlvl_stg1_done_r1),
        .I1(complex_sample_cnt_inc_i_2_n_0),
        .I2(\init_state_r[4]_i_24_n_0 ),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F0F0FFF8F0F0)) 
    \init_state_r[2]_i_9 
       (.I0(complex_sample_cnt_inc_i_2_n_0),
        .I1(prech_req_posedge_r_i_2_n_0),
        .I2(\init_state_r[2]_i_21_n_0 ),
        .I3(\init_state_r[2]_i_22_n_0 ),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(cnt_cmd_done_r),
        .O(\init_state_r[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \init_state_r[3]_i_1 
       (.I0(\init_state_r[3]_i_2_n_0 ),
        .O(\init_state_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF003FAFFF00FFAFF)) 
    \init_state_r[3]_i_10 
       (.I0(\init_state_r[4]_i_28_n_0 ),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\init_state_r[3]_i_3_0 ),
        .O(\init_state_r[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000007FFFFFF)) 
    \init_state_r[3]_i_11 
       (.I0(rdlvl_stg1_done_r1),
        .I1(\init_state_r_reg[5]_0 [12]),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r_reg[5]_0 [11]),
        .O(\init_state_r[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hA2AA0000AAAAAAAA)) 
    \init_state_r[3]_i_12 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(rdlvl_stg1_done_r1),
        .I4(prech_req_posedge_r_reg_0),
        .I5(\init_state_r[1]_i_22_n_0 ),
        .O(\init_state_r[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040440000)) 
    \init_state_r[3]_i_13 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(pi_calib_done_r1_reg_0),
        .I2(rdlvl_last_byte_done),
        .I3(\one_rank.stg1_wr_done_reg_0 ),
        .I4(ddr3_ila_basic[1]),
        .I5(ddr3_ila_basic[2]),
        .O(\init_state_r[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFF004E0000000000)) 
    \init_state_r[3]_i_14 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r[5]_i_8_n_0 ),
        .I2(\init_state_r[5]_i_9_n_0 ),
        .I3(init_state_r),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r_reg[5]_0 [11]),
        .O(\init_state_r[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFCFDFCC)) 
    \init_state_r[3]_i_15 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(mpr_rdlvl_start_i_3_n_0),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(prbs_rdlvl_done_pulse0),
        .I4(prech_req_posedge_r_reg_0),
        .I5(\num_refresh[3]_i_5_n_0 ),
        .O(\init_state_r[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFFD0C0D0C0)) 
    \init_state_r[3]_i_16 
       (.I0(complex_oclkdelay_calib_done_r1),
        .I1(prech_req_posedge_r_reg_0),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(ddr3_ila_basic[2]),
        .I4(\init_state_r_reg[5]_0 [11]),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFC000AAAAFFFF)) 
    \init_state_r[3]_i_17 
       (.I0(\init_state_r[3]_i_18_n_0 ),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r_reg[5]_0 [11]),
        .O(\init_state_r[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0F4F0F7F3F7F0F7F)) 
    \init_state_r[3]_i_18 
       (.I0(wrlvl_rank_done_r7),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(cnt_dllk_zqinit_done_r),
        .I5(mem_init_done_r),
        .O(\init_state_r[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002202)) 
    \init_state_r[3]_i_2 
       (.I0(\init_state_r[3]_i_3_n_0 ),
        .I1(\init_state_r[3]_i_4_n_0 ),
        .I2(\init_state_r[3]_i_5_n_0 ),
        .I3(\init_state_r[3]_i_6_n_0 ),
        .I4(\init_state_r[3]_i_7_n_0 ),
        .I5(\init_state_r[3]_i_8_n_0 ),
        .O(\init_state_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFBFAFAFFFBF)) 
    \init_state_r[3]_i_3 
       (.I0(ddr3_lm_done_r_i_3_n_0),
        .I1(\init_state_r_reg[5]_0 [11]),
        .I2(\init_state_r_reg[5]_0 [12]),
        .I3(\init_state_r[3]_i_9_n_0 ),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r[3]_i_10_n_0 ),
        .O(\init_state_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000222)) 
    \init_state_r[3]_i_4 
       (.I0(\init_state_r[4]_i_13_n_0 ),
        .I1(\init_state_r[3]_i_11_n_0 ),
        .I2(\init_state_r_reg[5]_0 [12]),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r[4]_i_5_n_0 ),
        .I5(\init_state_r[3]_i_12_n_0 ),
        .O(\init_state_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFFFEFAFAFFFFF)) 
    \init_state_r[3]_i_5 
       (.I0(\init_state_r[3]_i_13_n_0 ),
        .I1(reset_rd_addr_r1),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \init_state_r[3]_i_6 
       (.I0(init_state_r),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(\init_state_r_reg[5]_0 [12]),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .O(\init_state_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBABAABBBBBBBB)) 
    \init_state_r[3]_i_7 
       (.I0(\init_state_r[3]_i_14_n_0 ),
        .I1(\init_state_r[3]_i_15_n_0 ),
        .I2(\init_state_r[1]_i_22_n_0 ),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000001100000F)) 
    \init_state_r[3]_i_8 
       (.I0(\init_state_r[3]_i_16_n_0 ),
        .I1(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I2(\init_state_r[3]_i_17_n_0 ),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r_reg[5]_0 [13]),
        .I5(init_state_r),
        .O(\init_state_r[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF44FF05FF000000)) 
    \init_state_r[3]_i_9 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(\init_state_r[1]_i_27_n_0 ),
        .I2(ddr2_pre_flag_r_reg_n_0),
        .I3(\init_state_r_reg[5]_0 [10]),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(cnt_cmd_done_r),
        .O(\init_state_r[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAEAAAEFFFF)) 
    \init_state_r[4]_i_1 
       (.I0(\init_state_r[4]_i_2_n_0 ),
        .I1(\init_state_r[4]_i_3_n_0 ),
        .I2(\init_state_r[4]_i_4_n_0 ),
        .I3(\init_state_r[4]_i_5_n_0 ),
        .I4(\init_state_r[4]_i_6_n_0 ),
        .I5(\init_state_r[4]_i_7_n_0 ),
        .O(\init_state_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h33220F00)) 
    \init_state_r[4]_i_10 
       (.I0(ddr3_ila_basic[2]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r[1]_i_22_n_0 ),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDCDDDDDDD)) 
    \init_state_r[4]_i_11 
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r[4]_i_20_n_0 ),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r[5]_i_8_n_0 ),
        .I4(\init_state_r[1]_i_22_n_0 ),
        .I5(\one_rank.stg1_wr_done_reg_0 ),
        .O(\init_state_r[4]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \init_state_r[4]_i_12 
       (.I0(pi_phase_locked_all_r4),
        .I1(pi_phase_locked_all_r3),
        .O(\init_state_r[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF77777777777)) 
    \init_state_r[4]_i_13 
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\init_state_r[4]_i_21_n_0 ),
        .O(\init_state_r[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDCDFDFDFDFD)) 
    \init_state_r[4]_i_14 
       (.I0(\init_state_r[1]_i_18_n_0 ),
        .I1(\init_state_r_reg[5]_0 [11]),
        .I2(\init_state_r_reg[5]_0 [10]),
        .I3(wrcal_resume_r),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\init_state_r[1]_i_5_0 ),
        .O(\init_state_r[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBBBBBABABABA)) 
    \init_state_r[4]_i_15 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(\init_state_r[4]_i_23_n_0 ),
        .I2(reset_rd_addr_r1),
        .I3(\init_state_r_reg[5]_0 [10]),
        .I4(rdlvl_stg1_done_r1),
        .I5(cnt_cmd_done_r),
        .O(\init_state_r[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hD5DD0000D5DDD5DD)) 
    \init_state_r[4]_i_16 
       (.I0(prech_req_posedge_r_i_2_n_0),
        .I1(\init_state_r[4]_i_24_n_0 ),
        .I2(complex_sample_cnt_inc_i_2_n_0),
        .I3(rdlvl_stg1_done_r1),
        .I4(\init_state_r[4]_i_25_n_0 ),
        .I5(\init_state_r[4]_i_6_0 ),
        .O(\init_state_r[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \init_state_r[4]_i_17 
       (.I0(\init_state_r[4]_i_7_0 ),
        .I1(ddr3_lm_done_r),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r[2]_i_4_0 ),
        .O(\init_state_r[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0055551500555504)) 
    \init_state_r[4]_i_18 
       (.I0(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r[4]_i_28_n_0 ),
        .I3(\init_state_r_reg[5]_0 [9]),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\init_state_r_reg[5]_0 [12]),
        .O(\init_state_r[4]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h23000100)) 
    \init_state_r[4]_i_19 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(ddr2_pre_flag_r_reg_n_0),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r[4]_i_29_n_0 ),
        .O(\init_state_r[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F4F000000000)) 
    \init_state_r[4]_i_2 
       (.I0(\init_state_r[5]_i_9_n_0 ),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(\init_state_r[4]_i_8_n_0 ),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(init_state_r),
        .O(\init_state_r[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \init_state_r[4]_i_20 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .O(\init_state_r[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \init_state_r[4]_i_21 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(oclk_wr_cnt_reg[1]),
        .I3(oclk_wr_cnt_reg[0]),
        .I4(oclk_wr_cnt_reg[2]),
        .I5(oclk_wr_cnt_reg[3]),
        .O(\init_state_r[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75777777)) 
    \init_state_r[4]_i_23 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [11]),
        .I2(\init_state_r_reg[5]_0 [10]),
        .I3(ddr3_ila_basic[2]),
        .I4(ddr3_ila_basic[1]),
        .I5(\init_state_r[4]_i_30_n_0 ),
        .O(\init_state_r[4]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \init_state_r[4]_i_24 
       (.I0(ddr3_ila_basic[2]),
        .I1(rdlvl_stg1_done_r1),
        .I2(complex_row0_wr_done),
        .I3(complex_num_writes_dec_reg[1]),
        .I4(\init_state_r[5]_i_32_n_0 ),
        .O(\init_state_r[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDFFFFFFFFFFFF)) 
    \init_state_r[4]_i_25 
       (.I0(pi_calib_done_r1_reg_0),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(ddr3_ila_basic[1]),
        .I3(ddr3_ila_basic[2]),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r_reg[5]_0 [8]),
        .O(\init_state_r[4]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \init_state_r[4]_i_28 
       (.I0(reg_ctrl_cnt_r_reg[0]),
        .I1(reg_ctrl_cnt_r_reg[1]),
        .I2(reg_ctrl_cnt_r_reg[3]),
        .I3(reg_ctrl_cnt_r_reg[2]),
        .O(\init_state_r[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4F4F4FFF4)) 
    \init_state_r[4]_i_29 
       (.I0(\init_state_r[2]_i_26_n_0 ),
        .I1(\init_state_r[0]_i_18_0 ),
        .I2(\init_state_r[1]_i_27_n_0 ),
        .I3(\init_state_r[4]_i_32_n_0 ),
        .I4(\init_state_r[1]_i_28_n_0 ),
        .I5(\init_state_r[1]_i_29_n_0 ),
        .O(\init_state_r[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF2A)) 
    \init_state_r[4]_i_3 
       (.I0(\init_state_r[6]_i_3_n_0 ),
        .I1(\init_state_r[4]_i_9_n_0 ),
        .I2(complex_sample_cnt_inc_i_2_n_0),
        .I3(\init_state_r[4]_i_10_n_0 ),
        .I4(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I5(\init_state_r[4]_i_11_n_0 ),
        .O(\init_state_r[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h0F2F0FFF)) 
    \init_state_r[4]_i_30 
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(wrlvl_done_r1),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(\init_state_r_reg[5]_0 [10]),
        .I4(cnt_cmd_done_r),
        .O(\init_state_r[4]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \init_state_r[4]_i_32 
       (.I0(wrlvl_done_r1),
        .I1(ddr3_ila_basic[2]),
        .I2(ddr3_ila_basic[1]),
        .O(\init_state_r[4]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h5400540055000000)) 
    \init_state_r[4]_i_4 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(\DDR3_1rank.phy_int_cs_n[1]_i_5_n_0 ),
        .I2(\init_state_r[4]_i_12_n_0 ),
        .I3(\init_state_r[4]_i_13_n_0 ),
        .I4(\init_state_r[4]_i_14_n_0 ),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \init_state_r[4]_i_5 
       (.I0(init_state_r),
        .I1(\init_state_r_reg[5]_0 [13]),
        .O(\init_state_r[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEEEFEFEF)) 
    \init_state_r[4]_i_6 
       (.I0(\init_state_r_reg[5]_0 [13]),
        .I1(init_state_r),
        .I2(\init_state_r[4]_i_15_n_0 ),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r[4]_i_16_n_0 ),
        .O(\init_state_r[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0C0C0C0008080000)) 
    \init_state_r[4]_i_7 
       (.I0(\init_state_r[4]_i_17_n_0 ),
        .I1(\init_state_r_reg[5]_0 [12]),
        .I2(\init_state_r[4]_i_18_n_0 ),
        .I3(\init_state_r[4]_i_19_n_0 ),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r_reg[5]_0 [11]),
        .O(\init_state_r[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \init_state_r[4]_i_8 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(prech_req_posedge_r_reg_0),
        .I3(\init_state_r_reg[5]_0 [12]),
        .O(\init_state_r[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \init_state_r[4]_i_9 
       (.I0(prech_req_posedge_r_reg_0),
        .I1(complex_oclkdelay_calib_done_r1),
        .I2(ddr3_ila_basic[2]),
        .O(\init_state_r[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFFFFFAE)) 
    \init_state_r[5]_i_1 
       (.I0(\init_state_r[5]_i_2_n_0 ),
        .I1(\init_state_r[5]_i_3_n_0 ),
        .I2(\init_state_r[5]_i_4_n_0 ),
        .I3(\init_state_r[5]_i_5_n_0 ),
        .I4(\init_state_r[5]_i_6_n_0 ),
        .I5(\init_state_r[5]_i_7_n_0 ),
        .O(\init_state_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFD00FFFFFFFF)) 
    \init_state_r[5]_i_10 
       (.I0(rdlvl_stg1_done_r1),
        .I1(\init_state_r[5]_i_30_n_0 ),
        .I2(wr_victim_inc_i_2_n_0),
        .I3(\init_state_r[5]_i_31_n_0 ),
        .I4(\init_state_r[5]_i_32_n_0 ),
        .I5(prech_req_posedge_r_i_2_n_0),
        .O(\init_state_r[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hD010F0F0D010C000)) 
    \init_state_r[5]_i_11 
       (.I0(\init_state_r[5]_i_3_0 ),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(reset_rd_addr_r1),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r_reg[5]_0 [13]),
        .O(\init_state_r[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEF0000)) 
    \init_state_r[5]_i_12 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(wr_victim_inc_i_2_n_0),
        .I4(\num_refresh[3]_i_8_n_0 ),
        .I5(\init_state_r_reg[5]_0 [8]),
        .O(\init_state_r[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0404FF04)) 
    \init_state_r[5]_i_13 
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(\init_state_r[5]_i_34_n_0 ),
        .I3(\init_state_r[5]_i_35_n_0 ),
        .I4(\init_state_r[5]_i_36_n_0 ),
        .I5(\init_state_r_reg[5]_0 [12]),
        .O(\init_state_r[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000400010105010)) 
    \init_state_r[5]_i_14 
       (.I0(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r[5]_i_37_n_0 ),
        .O(\init_state_r[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0080FFFF)) 
    \init_state_r[5]_i_15 
       (.I0(pi_phaselock_start_i_2_n_0),
        .I1(\init_state_r[6]_i_3_n_0 ),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg[5]_0 [12]),
        .I5(\stg1_wr_rd_cnt[4]_i_4_n_0 ),
        .O(\init_state_r[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFF01000000000000)) 
    \init_state_r[5]_i_16 
       (.I0(pi_dqs_found_rank_done),
        .I1(prech_req_posedge_r_reg_0),
        .I2(ddr3_ila_basic[1]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r[5]_i_38_n_0 ),
        .I5(\init_state_r_reg[5]_0 [13]),
        .O(\init_state_r[5]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[5]_i_17 
       (.I0(\init_state_r_reg[5]_0 [13]),
        .I1(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFB00FBFFFB00FB00)) 
    \init_state_r[5]_i_18 
       (.I0(\back_to_back_reads_2_1.num_reads_reg_n_0_[1] ),
        .I1(\back_to_back_reads_2_1.num_reads_reg_n_0_[0] ),
        .I2(\back_to_back_reads_2_1.num_reads_reg_n_0_[2] ),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(rdlvl_stg1_rank_done),
        .I5(\init_state_r[5]_i_39_n_0 ),
        .O(\init_state_r[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00FB0000FBFBFB00)) 
    \init_state_r[5]_i_19 
       (.I0(\init_state_r[5]_i_40_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(wr_victim_inc_i_2_n_0),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r[5]_i_41_n_0 ),
        .I5(\init_state_r[1]_i_22_n_0 ),
        .O(\init_state_r[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFF002E0000000000)) 
    \init_state_r[5]_i_2 
       (.I0(\init_state_r[5]_i_8_n_0 ),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(\init_state_r[5]_i_9_n_0 ),
        .I3(init_state_r),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r_reg[5]_0 [13]),
        .O(\init_state_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAFFAAAAAAAA)) 
    \init_state_r[5]_i_20 
       (.I0(mpr_rdlvl_start_i_3_n_0),
        .I1(rdlvl_stg1_done_r1),
        .I2(ddr3_ila_basic[2]),
        .I3(\init_state_r[1]_i_22_n_0 ),
        .I4(\init_state_r_reg[5]_0 [13]),
        .I5(prech_req_posedge_r_i_2_n_0),
        .O(\init_state_r[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00405554FFFFFFFF)) 
    \init_state_r[5]_i_21 
       (.I0(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(\init_state_r_reg[5]_0 [12]),
        .O(\init_state_r[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00CAFFFFFFFFFFFF)) 
    \init_state_r[5]_i_22 
       (.I0(\init_state_r_reg[5]_0 [13]),
        .I1(\one_rank.stg1_wr_done_reg_0 ),
        .I2(\init_state_r[1]_i_22_n_0 ),
        .I3(prech_req_posedge_r_reg_0),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(\init_state_r_reg[5]_0 [8]),
        .O(\init_state_r[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h444F0000FFFFFFFF)) 
    \init_state_r[5]_i_23 
       (.I0(rdlvl_stg1_done_r1),
        .I1(ddr3_ila_basic[2]),
        .I2(\init_state_r[1]_i_22_n_0 ),
        .I3(\init_state_r_reg[5]_0 [13]),
        .I4(\init_state_r[6]_i_3_n_0 ),
        .I5(pi_phaselock_start_i_2_n_0),
        .O(\init_state_r[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FDFD)) 
    \init_state_r[5]_i_24 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(\init_state_r[5]_i_30_n_0 ),
        .I2(wr_victim_inc_i_2_n_0),
        .I3(\init_state_r[1]_i_22_n_0 ),
        .I4(\init_state_r_reg[5]_0 [13]),
        .I5(\init_state_r[1]_i_21_n_0 ),
        .O(\init_state_r[5]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \init_state_r[5]_i_25 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(ddr3_ila_basic[2]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .O(\init_state_r[5]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h00000007)) 
    \init_state_r[5]_i_26 
       (.I0(\init_state_r[5]_i_42_n_0 ),
        .I1(\init_state_r[1]_i_19_n_0 ),
        .I2(\init_state_r[5]_i_43_n_0 ),
        .I3(\init_state_r_reg[5]_0 [10]),
        .I4(\init_state_r_reg[5]_0 [11]),
        .O(\init_state_r[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101011)) 
    \init_state_r[5]_i_27 
       (.I0(\cnt_dllk_zqinit_r[7]_i_3_n_0 ),
        .I1(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I2(\init_state_r[5]_i_44_n_0 ),
        .I3(\init_state_r[5]_i_45_n_0 ),
        .I4(\init_state_r[5]_i_46_n_0 ),
        .I5(\init_state_r[5]_i_47_n_0 ),
        .O(\init_state_r[5]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hFF008A00)) 
    \init_state_r[5]_i_28 
       (.I0(\init_state_r_reg[5]_0 [13]),
        .I1(pi_phase_locked_all_r4),
        .I2(pi_phase_locked_all_r3),
        .I3(\init_state_r_reg[5]_0 [9]),
        .I4(\init_state_r_reg[5]_0 [8]),
        .O(\init_state_r[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
    \init_state_r[5]_i_29 
       (.I0(\wrcal_reads_reg_n_0_[0] ),
        .I1(\init_state_r[5]_i_48_n_0 ),
        .I2(\init_state_r[5]_i_49_n_0 ),
        .I3(\init_state_r[5]_i_45_n_0 ),
        .I4(\init_state_r[5]_i_50_n_0 ),
        .I5(\init_state_r[5]_i_51_n_0 ),
        .O(\init_state_r[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00FD)) 
    \init_state_r[5]_i_3 
       (.I0(\init_state_r[5]_i_10_n_0 ),
        .I1(\init_state_r[5]_i_11_n_0 ),
        .I2(\init_state_r[5]_i_12_n_0 ),
        .I3(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I4(\init_state_r[5]_i_13_n_0 ),
        .I5(\init_state_r[5]_i_14_n_0 ),
        .O(\init_state_r[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \init_state_r[5]_i_30 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .O(\init_state_r[5]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \init_state_r[5]_i_31 
       (.I0(complex_num_writes_dec_reg[1]),
        .I1(complex_row0_wr_done),
        .I2(rdlvl_stg1_done_r1),
        .I3(ddr3_ila_basic[2]),
        .O(\init_state_r[5]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \init_state_r[5]_i_32 
       (.I0(complex_num_writes_dec_reg[4]),
        .I1(complex_num_writes_dec_reg[3]),
        .I2(complex_num_writes_dec_reg[0]),
        .I3(complex_num_writes_dec_reg[2]),
        .O(\init_state_r[5]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \init_state_r[5]_i_34 
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [8]),
        .O(\init_state_r[5]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \init_state_r[5]_i_35 
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .O(\init_state_r[5]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \init_state_r[5]_i_36 
       (.I0(wrlvl_rank_done_r7),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(cnt_dllk_zqinit_done_r),
        .O(\init_state_r[5]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hB8888888)) 
    \init_state_r[5]_i_37 
       (.I0(cnt_txpr_done_r),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(ck_addr_cmd_delay_done),
        .I3(cnt_pwron_cke_done_r),
        .I4(calib_ctl_wren_reg_1),
        .O(\init_state_r[5]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[5]_i_38 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(cnt_cmd_done_r),
        .O(\init_state_r[5]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \init_state_r[5]_i_39 
       (.I0(prech_req_posedge_r_reg_0),
        .I1(rdlvl_stg1_done_r1),
        .I2(ddr3_ila_basic[2]),
        .O(\init_state_r[5]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABBBABBBABB)) 
    \init_state_r[5]_i_4 
       (.I0(ddr3_lm_done_r_i_3_n_0),
        .I1(\init_state_r[5]_i_15_n_0 ),
        .I2(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I3(\init_state_r[5]_i_16_n_0 ),
        .I4(\init_state_r[5]_i_17_n_0 ),
        .I5(\init_state_r[5]_i_18_n_0 ),
        .O(\init_state_r[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \init_state_r[5]_i_40 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\init_state_r[5]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \init_state_r[5]_i_41 
       (.I0(complex_num_reads_dec[0]),
        .I1(complex_num_reads_dec[1]),
        .I2(ddr3_ila_basic[2]),
        .I3(complex_row0_rd_done),
        .I4(complex_num_reads_dec[2]),
        .I5(complex_num_reads_dec[3]),
        .O(\init_state_r[5]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0000EE0EFFFFFF0F)) 
    \init_state_r[5]_i_42 
       (.I0(prech_req_posedge_r_reg_0),
        .I1(ddr3_ila_basic[3]),
        .I2(cnt_cmd_done_r),
        .I3(wrcal_prech_req),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\init_state_r_reg[5]_0 [13]),
        .O(\init_state_r[5]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h00400444)) 
    \init_state_r[5]_i_43 
       (.I0(\init_state_r_reg[5]_0 [13]),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(p_15_in),
        .I4(cnt_cmd_done_r),
        .O(\init_state_r[5]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h00000200AAAAAAAA)) 
    \init_state_r[5]_i_44 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(oclk_wr_cnt_reg[3]),
        .I2(oclk_wr_cnt_reg[2]),
        .I3(oclk_wr_cnt_reg[0]),
        .I4(oclk_wr_cnt_reg[1]),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[5]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[5]_i_45 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(\init_state_r_reg[5]_0 [13]),
        .O(\init_state_r[5]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \init_state_r[5]_i_46 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(cnt_cmd_done_r),
        .O(\init_state_r[5]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFEAAAAAAAA)) 
    \init_state_r[5]_i_47 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(\init_state_r_reg[5]_0 [13]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r_reg[5]_0 [11]),
        .O(\init_state_r[5]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \init_state_r[5]_i_48 
       (.I0(\wrcal_reads_reg_n_0_[5] ),
        .I1(\wrcal_reads_reg_n_0_[6] ),
        .I2(\wrcal_reads_reg_n_0_[3] ),
        .I3(\wrcal_reads_reg_n_0_[1] ),
        .O(\init_state_r[5]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \init_state_r[5]_i_49 
       (.I0(\wrcal_reads_reg_n_0_[4] ),
        .I1(\wrcal_reads_reg_n_0_[2] ),
        .I2(\wrcal_reads_reg_n_0_[7] ),
        .O(\init_state_r[5]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF1011)) 
    \init_state_r[5]_i_5 
       (.I0(prbs_rdlvl_done_pulse0),
        .I1(prech_req_posedge_r_reg_0),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(\init_state_r[5]_i_19_n_0 ),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(\init_state_r[5]_i_20_n_0 ),
        .O(\init_state_r[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \init_state_r[5]_i_50 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(ddr3_ila_basic[3]),
        .I3(prech_req_posedge_r_reg_0),
        .I4(wrlvl_byte_redo),
        .O(\init_state_r[5]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \init_state_r[5]_i_51 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(wrcal_resume_r),
        .I2(\init_state_r_reg[5]_0 [8]),
        .O(\init_state_r[5]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFFFAEFF)) 
    \init_state_r[5]_i_6 
       (.I0(\init_state_r[5]_i_21_n_0 ),
        .I1(\init_state_r[5]_i_22_n_0 ),
        .I2(\init_state_r[5]_i_23_n_0 ),
        .I3(\init_state_r[5]_i_24_n_0 ),
        .I4(\init_state_r[5]_i_25_n_0 ),
        .I5(\oclk_wr_cnt[3]_i_5_n_0 ),
        .O(\init_state_r[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAABABABAB)) 
    \init_state_r[5]_i_7 
       (.I0(\init_state_r[4]_i_5_n_0 ),
        .I1(\init_state_r[5]_i_26_n_0 ),
        .I2(\init_state_r[5]_i_27_n_0 ),
        .I3(\init_state_r[5]_i_28_n_0 ),
        .I4(\init_state_r[5]_i_29_n_0 ),
        .I5(pi_phaselock_start_i_2_n_0),
        .O(\init_state_r[5]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[5]_i_8 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(prech_req_posedge_r_reg_0),
        .O(\init_state_r[5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \init_state_r[5]_i_9 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(ocal_act_wait_cnt_reg[3]),
        .I2(ocal_act_wait_cnt_reg[0]),
        .I3(ocal_act_wait_cnt_reg[1]),
        .I4(ocal_act_wait_cnt_reg[2]),
        .O(\init_state_r[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEAEEEEE)) 
    \init_state_r[6]_i_1 
       (.I0(\init_state_r[6]_i_2_n_0 ),
        .I1(init_state_r),
        .I2(prech_req_posedge_r_reg_0),
        .I3(\init_state_r_reg[5]_0 [10]),
        .I4(\init_state_r[6]_i_3_n_0 ),
        .I5(oclkdelay_calib_start_pre),
        .O(\init_state_r[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555100055555555)) 
    \init_state_r[6]_i_2 
       (.I0(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I1(\init_state_r[6]_i_4_n_0 ),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(init_state_r),
        .I4(\init_state_r[6]_i_5_n_0 ),
        .I5(\init_state_r[6]_i_6_n_0 ),
        .O(\init_state_r[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[6]_i_3 
       (.I0(\init_state_r_reg[5]_0 [8]),
        .I1(\init_state_r_reg[5]_0 [9]),
        .O(\init_state_r[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC0CFF0FFF0F)) 
    \init_state_r[6]_i_4 
       (.I0(wrlvl_rank_done_r7),
        .I1(cnt_dllk_zqinit_done_r),
        .I2(\init_state_r_reg[5]_0 [11]),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(\init_state_r_reg[5]_0 [10]),
        .O(\init_state_r[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0404000404000000)) 
    \init_state_r[6]_i_5 
       (.I0(reset_rd_addr_r1),
        .I1(ddr3_lm_done_r_i_2_n_0),
        .I2(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I3(cnt_cmd_done_r),
        .I4(rdlvl_stg1_done_r1),
        .I5(init_state_r),
        .O(\init_state_r[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFEAFFFAFF)) 
    \init_state_r[6]_i_6 
       (.I0(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(init_state_r),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\init_state_r[5]_i_37_n_0 ),
        .O(\init_state_r[6]_i_6_n_0 ));
  FDRE \init_state_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r[0]_i_1_n_0 ),
        .Q(\init_state_r_reg[5]_0 [8]),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \init_state_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r[1]_i_1_n_0 ),
        .Q(\init_state_r_reg[5]_0 [9]),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \init_state_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r[2]_i_1_n_0 ),
        .Q(\init_state_r_reg[5]_0 [10]),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \init_state_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r[3]_i_1_n_0 ),
        .Q(\init_state_r_reg[5]_0 [11]),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \init_state_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r[4]_i_1_n_0 ),
        .Q(\init_state_r_reg[5]_0 [12]),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \init_state_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r[5]_i_1_n_0 ),
        .Q(\init_state_r_reg[5]_0 [13]),
        .R(\init_state_r_reg[6]_0 ));
  FDRE \init_state_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\init_state_r[6]_i_1_n_0 ),
        .Q(init_state_r),
        .R(\init_state_r_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    mem_init_done_r_i_1
       (.I0(cnt_dllk_zqinit_done_r),
        .I1(cnt_dllk_zqinit_r_reg[7]),
        .I2(mem_init_done_r_i_2_n_0),
        .I3(cnt_dllk_zqinit_r_reg[6]),
        .I4(mem_init_done_r),
        .O(mem_init_done_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_init_done_r_i_2
       (.I0(cnt_dllk_zqinit_r_reg[5]),
        .I1(cnt_dllk_zqinit_r_reg[3]),
        .I2(cnt_dllk_zqinit_r_reg[1]),
        .I3(cnt_dllk_zqinit_r_reg[0]),
        .I4(cnt_dllk_zqinit_r_reg[2]),
        .I5(cnt_dllk_zqinit_r_reg[4]),
        .O(mem_init_done_r_i_2_n_0));
  FDRE mem_init_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mem_init_done_r_i_1_n_0),
        .Q(mem_init_done_r),
        .R(\init_state_r1_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_0_5_i_2
       (.I0(out_fifo[14]),
        .I1(phy_wrdata[14]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_0_5_i_2__0
       (.I0(mc_ras_n),
        .I1(phy_mc_ctl_full_r_reg),
        .I2(phy_ras_n),
        .O(phy_dout[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_0_5_i_3
       (.I0(out_fifo[6]),
        .I1(phy_wrdata[6]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_0_5_i_4
       (.I0(out_fifo[30]),
        .I1(phy_wrdata[30]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_0_5_i_5
       (.I0(out_fifo[22]),
        .I1(phy_wrdata[22]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_12_17_i_1
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [0]),
        .I1(ddr3_reset_n),
        .I2(phy_bank[3]),
        .O(phy_dout[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_1__0
       (.I0(mem_reg_0_15_30_35[8]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_1__1
       (.I0(out_fifo[9]),
        .I1(phy_wrdata[13]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_2
       (.I0(out_fifo[1]),
        .I1(phy_wrdata[5]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_18_23_i_1
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [3]),
        .I1(ddr3_reset_n),
        .I2(phy_bank[3]),
        .O(phy_dout[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_1__0
       (.I0(mem_reg_0_15_30_35[20]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_1__1
       (.I0(out_fifo[25]),
        .I1(phy_wrdata[29]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_2
       (.I0(out_fifo[17]),
        .I1(phy_wrdata[21]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_24_29_i_1
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [1]),
        .I1(ddr3_reset_n),
        .I2(phy_bank[4]),
        .O(phy_dout[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_1__0
       (.I0(mem_reg_0_15_30_35[9]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_1__1
       (.I0(out_fifo[13]),
        .I1(phy_wrdata[13]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_24_29_i_2
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [4]),
        .I1(ddr3_reset_n),
        .I2(phy_bank[4]),
        .O(phy_dout[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_2__0
       (.I0(mem_reg_0_15_30_35[21]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_2__1
       (.I0(out_fifo[5]),
        .I1(phy_wrdata[5]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_3
       (.I0(out_fifo[29]),
        .I1(phy_wrdata[29]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_4
       (.I0(out_fifo[21]),
        .I1(phy_wrdata[21]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_30_35_i_1
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [2]),
        .I1(ddr3_reset_n),
        .I2(phy_bank[5]),
        .O(phy_dout[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_1__0
       (.I0(mem_reg_0_15_30_35[10]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_1__1
       (.I0(out_fifo[10]),
        .I1(phy_wrdata[14]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_30_35_i_1__2
       (.I0(mc_odt),
        .I1(phy_mc_ctl_full_r_reg),
        .I2(calib_odt),
        .O(\cmd_pipe_plus.mc_we_n_reg[1] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_30_35_i_2
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 [5]),
        .I1(phy_mc_ctl_full_r_reg),
        .I2(phy_bank[5]),
        .O(phy_dout[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_2__0
       (.I0(mem_reg_0_15_30_35[22]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_2__1
       (.I0(out_fifo[2]),
        .I1(phy_wrdata[6]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_3
       (.I0(out_fifo[26]),
        .I1(phy_wrdata[30]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_4
       (.I0(out_fifo[18]),
        .I1(phy_wrdata[22]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_1
       (.I0(mem_reg_0_15_30_35[0]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(phy_dout[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_1__1
       (.I0(out_fifo[11]),
        .I1(phy_wrdata[11]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_36_41_i_1__2
       (.I0(mc_cke),
        .I1(phy_mc_ctl_full_r_reg),
        .I2(calib_cke),
        .O(\cmd_pipe_plus.mc_we_n_reg[1] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_2
       (.I0(out_fifo[3]),
        .I1(phy_wrdata[21]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_1
       (.I0(mem_reg_0_15_30_35[12]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(phy_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_1__1
       (.I0(out_fifo[27]),
        .I1(phy_wrdata[31]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_2
       (.I0(mem_reg_0_15_30_35[1]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(phy_dout[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_2__0
       (.I0(out_fifo[19]),
        .I1(phy_wrdata[23]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_42_47_i_2__1
       (.I0(mc_cas_n),
        .I1(phy_mc_ctl_full_r_reg),
        .I2(phy_cs_n),
        .O(\cmd_pipe_plus.mc_we_n_reg[1] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_3
       (.I0(mem_reg_0_15_30_35[13]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(phy_dout[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_1
       (.I0(mem_reg_0_15_30_35[3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(phy_dout[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_1__0
       (.I0(mem_reg_0_15_30_35[11]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1] [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_1__1
       (.I0(out_fifo[12]),
        .I1(phy_wrdata[12]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_2
       (.I0(mem_reg_0_15_30_35[15]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(phy_dout[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_2__0
       (.I0(mc_ras_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1] [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_2__1
       (.I0(out_fifo[4]),
        .I1(phy_wrdata[4]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_3
       (.I0(mem_reg_0_15_30_35[2]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(phy_dout[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_3__0
       (.I0(out_fifo[28]),
        .I1(phy_wrdata[28]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_4
       (.I0(out_fifo[20]),
        .I1(phy_wrdata[20]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_1__0
       (.I0(mem_reg_0_15_30_35[14]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(phy_dout[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_1__1
       (.I0(out_fifo[15]),
        .I1(phy_wrdata[11]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_54_59_i_1__2
       (.I0(\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .I1(phy_mc_ctl_full_r_reg),
        .I2(phy_we_n),
        .O(\cmd_pipe_plus.mc_we_n_reg[1] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_2
       (.I0(mem_reg_0_15_30_35[4]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(phy_dout[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_2__0
       (.I0(out_fifo[7]),
        .I1(phy_wrdata[21]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_3
       (.I0(mem_reg_0_15_30_35[16]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(phy_dout[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_3__0
       (.I0(out_fifo[31]),
        .I1(phy_wrdata[31]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [31]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_4
       (.I0(out_fifo[23]),
        .I1(phy_wrdata[23]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_1
       (.I0(mem_reg_0_15_30_35[5]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(phy_dout[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_1
       (.I0(mem_reg_0_15_30_35[17]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(phy_dout[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_1
       (.I0(mem_reg_0_15_30_35[7]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_1__0
       (.I0(out_fifo[8]),
        .I1(phy_wrdata[12]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_2
       (.I0(mem_reg_0_15_30_35[19]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_2__0
       (.I0(out_fifo[0]),
        .I1(phy_wrdata[4]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_6_11_i_2__1
       (.I0(mc_cas_n),
        .I1(phy_mc_ctl_full_r_reg),
        .I2(phy_cas_n),
        .O(phy_dout[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_3
       (.I0(out_fifo[24]),
        .I1(phy_wrdata[28]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_4
       (.I0(out_fifo[16]),
        .I1(phy_wrdata[20]),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\write_buffer.wr_buf_out_data_reg[31] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_1__0
       (.I0(mem_reg_0_15_30_35[6]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(phy_dout[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_2__0
       (.I0(mem_reg_0_15_30_35[18]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(phy_mc_ctl_full_r_reg),
        .O(phy_dout[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    mpr_rdlvl_start_i_1
       (.I0(ddr3_ila_basic[1]),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(mpr_rdlvl_start_i_2_n_0),
        .I3(mpr_rdlvl_start_i_3_n_0),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\init_state_r_reg[5]_0 [5]),
        .O(mpr_rdlvl_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    mpr_rdlvl_start_i_2
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(init_state_r),
        .O(mpr_rdlvl_start_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'hB)) 
    mpr_rdlvl_start_i_3
       (.I0(\init_state_r_reg[5]_0 [10]),
        .I1(\init_state_r_reg[5]_0 [11]),
        .O(mpr_rdlvl_start_i_3_n_0));
  FDRE mpr_rdlvl_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mpr_rdlvl_start_i_1_n_0),
        .Q(\init_state_r_reg[5]_0 [5]),
        .R(init_complete_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \my_empty[7]_i_2__0 
       (.I0(mc_wrdata_en),
        .I1(ddr3_reset_n),
        .I2(calib_wrdata_en),
        .O(mux_wrdata_en));
  LUT2 #(
    .INIT(4'h2)) 
    new_burst_r_i_1
       (.I0(\calib_cmd[1]_i_2_n_0 ),
        .I1(phy_wrdata_en_r10),
        .O(new_burst_r_i_1_n_0));
  FDRE new_burst_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(new_burst_r_i_1_n_0),
        .Q(new_burst_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \num_refresh[0]_i_1 
       (.I0(num_refresh_reg[0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_refresh[1]_i_1 
       (.I0(num_refresh_reg[1]),
        .I1(num_refresh_reg[0]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \num_refresh[2]_i_1 
       (.I0(num_refresh_reg[2]),
        .I1(num_refresh_reg[0]),
        .I2(num_refresh_reg[1]),
        .O(p_0_in__5[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEFEEEE)) 
    \num_refresh[3]_i_1 
       (.I0(\num_refresh[3]_i_4_n_0 ),
        .I1(\num_refresh_reg[3]_0 ),
        .I2(mpr_rdlvl_start_i_3_n_0),
        .I3(\num_refresh[3]_i_5_n_0 ),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(\num_refresh[3]_i_6_n_0 ),
        .O(\num_refresh[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2A22)) 
    \num_refresh[3]_i_2 
       (.I0(\num_refresh[3]_i_7_n_0 ),
        .I1(ddr3_ila_basic[1]),
        .I2(ddr3_ila_basic[2]),
        .I3(wrlvl_done_r1),
        .O(num_refresh0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \num_refresh[3]_i_3 
       (.I0(num_refresh_reg[3]),
        .I1(num_refresh_reg[1]),
        .I2(num_refresh_reg[0]),
        .I3(num_refresh_reg[2]),
        .O(p_0_in__5[3]));
  LUT6 #(
    .INIT(64'h0000000000008401)) 
    \num_refresh[3]_i_4 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r_reg[5]_0 [12]),
        .I3(\init_state_r_reg[5]_0 [13]),
        .I4(init_state_r),
        .I5(\oclk_wr_cnt[3]_i_5_n_0 ),
        .O(\num_refresh[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \num_refresh[3]_i_5 
       (.I0(\init_state_r_reg[5]_0 [13]),
        .I1(init_state_r),
        .I2(\init_state_r_reg[5]_0 [12]),
        .O(\num_refresh[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \num_refresh[3]_i_6 
       (.I0(\init_state_r_reg[5]_0 [10]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r_reg[5]_0 [11]),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\num_refresh[3]_i_8_n_0 ),
        .I5(init_state_r),
        .O(\num_refresh[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \num_refresh[3]_i_7 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(init_state_r),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(mpr_rdlvl_start_i_3_n_0),
        .I5(\init_state_r_reg[5]_0 [8]),
        .O(\num_refresh[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \num_refresh[3]_i_8 
       (.I0(\init_state_r_reg[5]_0 [13]),
        .I1(\init_state_r_reg[5]_0 [9]),
        .O(\num_refresh[3]_i_8_n_0 ));
  FDRE \num_refresh_reg[0] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__5[0]),
        .Q(num_refresh_reg[0]),
        .R(\num_refresh[3]_i_1_n_0 ));
  FDRE \num_refresh_reg[1] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__5[1]),
        .Q(num_refresh_reg[1]),
        .R(\num_refresh[3]_i_1_n_0 ));
  FDRE \num_refresh_reg[2] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__5[2]),
        .Q(num_refresh_reg[2]),
        .R(\num_refresh[3]_i_1_n_0 ));
  FDRE \num_refresh_reg[3] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__5[3]),
        .Q(num_refresh_reg[3]),
        .R(\num_refresh[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ocal_act_wait_cnt[0]_i_1 
       (.I0(ocal_act_wait_cnt_reg[0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ocal_act_wait_cnt[1]_i_1 
       (.I0(ocal_act_wait_cnt_reg[1]),
        .I1(ocal_act_wait_cnt_reg[0]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \ocal_act_wait_cnt[2]_i_1 
       (.I0(ocal_act_wait_cnt_reg[2]),
        .I1(ocal_act_wait_cnt_reg[1]),
        .I2(ocal_act_wait_cnt_reg[0]),
        .O(p_0_in__8[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \ocal_act_wait_cnt[3]_i_1 
       (.I0(\ocal_act_wait_cnt[3]_i_3_n_0 ),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(\ocal_act_wait_cnt[3]_i_4_n_0 ),
        .I3(init_state_r),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\num_refresh_reg[3]_0 ),
        .O(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \ocal_act_wait_cnt[3]_i_2 
       (.I0(ocal_act_wait_cnt_reg[3]),
        .I1(ocal_act_wait_cnt_reg[0]),
        .I2(ocal_act_wait_cnt_reg[1]),
        .I3(ocal_act_wait_cnt_reg[2]),
        .O(p_0_in__8[3]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ocal_act_wait_cnt[3]_i_3 
       (.I0(ocal_act_wait_cnt_reg[2]),
        .I1(ocal_act_wait_cnt_reg[1]),
        .I2(ocal_act_wait_cnt_reg[0]),
        .I3(ocal_act_wait_cnt_reg[3]),
        .O(\ocal_act_wait_cnt[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ocal_act_wait_cnt[3]_i_4 
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [12]),
        .I2(\init_state_r_reg[5]_0 [10]),
        .I3(\init_state_r_reg[5]_0 [13]),
        .O(\ocal_act_wait_cnt[3]_i_4_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__8[0]),
        .Q(ocal_act_wait_cnt_reg[0]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__8[1]),
        .Q(ocal_act_wait_cnt_reg[1]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__8[2]),
        .Q(ocal_act_wait_cnt_reg[2]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__8[3]),
        .Q(ocal_act_wait_cnt_reg[3]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \oclk_wr_cnt[0]_i_1 
       (.I0(oclk_wr_cnt_reg[0]),
        .O(\oclk_wr_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \oclk_wr_cnt[1]_i_1 
       (.I0(oclk_wr_cnt_reg[0]),
        .I1(oclk_wr_cnt_reg[1]),
        .O(\oclk_wr_cnt[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \oclk_wr_cnt[2]_i_1 
       (.I0(oclk_wr_cnt_reg[2]),
        .I1(oclk_wr_cnt_reg[1]),
        .I2(oclk_wr_cnt_reg[0]),
        .O(oclk_wr_cnt0__0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \oclk_wr_cnt[3]_i_1 
       (.I0(\oclk_wr_cnt[3]_i_4_n_0 ),
        .I1(oclk_wr_cnt_reg[1]),
        .I2(oclk_wr_cnt_reg[0]),
        .I3(oclk_wr_cnt_reg[3]),
        .I4(oclk_wr_cnt_reg[2]),
        .I5(\num_refresh_reg[3]_0 ),
        .O(\oclk_wr_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \oclk_wr_cnt[3]_i_2 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(init_state_r),
        .I3(ddr3_lm_done_r_i_2_n_0),
        .I4(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I5(new_burst_r),
        .O(\oclk_wr_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \oclk_wr_cnt[3]_i_3 
       (.I0(oclk_wr_cnt_reg[3]),
        .I1(oclk_wr_cnt_reg[2]),
        .I2(oclk_wr_cnt_reg[0]),
        .I3(oclk_wr_cnt_reg[1]),
        .O(oclk_wr_cnt0__0[3]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \oclk_wr_cnt[3]_i_4 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(init_state_r),
        .I4(\init_state_r_reg[5]_0 [12]),
        .I5(\cnt_init_mr_r[0]_i_3_n_0 ),
        .O(\oclk_wr_cnt[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \oclk_wr_cnt[3]_i_5 
       (.I0(\init_state_r_reg[5]_0 [10]),
        .I1(\init_state_r_reg[5]_0 [11]),
        .O(\oclk_wr_cnt[3]_i_5_n_0 ));
  FDRE \oclk_wr_cnt_reg[0] 
       (.C(CLK),
        .CE(\oclk_wr_cnt[3]_i_2_n_0 ),
        .D(\oclk_wr_cnt[0]_i_1_n_0 ),
        .Q(oclk_wr_cnt_reg[0]),
        .R(\oclk_wr_cnt[3]_i_1_n_0 ));
  FDRE \oclk_wr_cnt_reg[1] 
       (.C(CLK),
        .CE(\oclk_wr_cnt[3]_i_2_n_0 ),
        .D(\oclk_wr_cnt[1]_i_1_n_0 ),
        .Q(oclk_wr_cnt_reg[1]),
        .R(\oclk_wr_cnt[3]_i_1_n_0 ));
  FDSE \oclk_wr_cnt_reg[2] 
       (.C(CLK),
        .CE(\oclk_wr_cnt[3]_i_2_n_0 ),
        .D(oclk_wr_cnt0__0[2]),
        .Q(oclk_wr_cnt_reg[2]),
        .S(\oclk_wr_cnt[3]_i_1_n_0 ));
  FDRE \oclk_wr_cnt_reg[3] 
       (.C(CLK),
        .CE(\oclk_wr_cnt[3]_i_2_n_0 ),
        .D(oclk_wr_cnt0__0[3]),
        .Q(oclk_wr_cnt_reg[3]),
        .R(\oclk_wr_cnt[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    oclkdelay_calib_start_int_i_1
       (.I0(oclkdelay_start_dly_r),
        .I1(\init_state_r_reg[5]_0 [6]),
        .O(oclkdelay_calib_start_int_i_1_n_0));
  FDRE oclkdelay_calib_start_int_reg
       (.C(CLK),
        .CE(1'b1),
        .D(oclkdelay_calib_start_int_i_1_n_0),
        .Q(\init_state_r_reg[5]_0 [6]),
        .R(\init_state_r1_reg[0]_0 ));
  (* srl_bus_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_start_dly_r_reg " *) 
  (* srl_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_start_dly_r_reg[4]_srl5 " *) 
  SRL16E \oclkdelay_start_dly_r_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(oclkdelay_calib_start_pre),
        .Q(\oclkdelay_start_dly_r_reg[4]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \oclkdelay_start_dly_r_reg[4]_srl5_i_1 
       (.I0(\init_state_r_reg[5]_0 [10]),
        .I1(\init_state_r_reg[5]_0 [11]),
        .I2(ddr3_lm_done_r_i_2_n_0),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(init_state_r),
        .I5(\init_state_r_reg[5]_0 [13]),
        .O(oclkdelay_calib_start_pre));
  FDRE \oclkdelay_start_dly_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\oclkdelay_start_dly_r_reg[4]_srl5_n_0 ),
        .Q(oclkdelay_start_dly_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \odd_cwl.phy_cas_n[1]_i_1 
       (.I0(\odd_cwl.phy_cas_n[1]_i_2_n_0 ),
        .I1(\odd_cwl.phy_ras_n[1]_i_2_n_0 ),
        .I2(new_burst_r_i_1_n_0),
        .I3(\num_refresh[3]_i_7_n_0 ),
        .O(\odd_cwl.phy_cas_n[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFEEEEEEEEE)) 
    \odd_cwl.phy_cas_n[1]_i_2 
       (.I0(\cnt_init_mr_r[1]_i_2_n_0 ),
        .I1(\num_refresh[3]_i_6_n_0 ),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(mpr_rdlvl_start_i_3_n_0),
        .I4(mpr_rdlvl_start_i_2_n_0),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(\odd_cwl.phy_cas_n[1]_i_2_n_0 ));
  FDRE \odd_cwl.phy_cas_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\odd_cwl.phy_cas_n[1]_i_1_n_0 ),
        .Q(phy_cas_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \odd_cwl.phy_ras_n[1]_i_1 
       (.I0(\DDR3_1rank.phy_int_cs_n[1]_i_3_n_0 ),
        .I1(\odd_cwl.phy_ras_n[1]_i_2_n_0 ),
        .O(\odd_cwl.phy_ras_n[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000020300)) 
    \odd_cwl.phy_ras_n[1]_i_2 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(ddr3_lm_done_r_i_3_n_0),
        .I2(\init_state_r_reg[5]_0 [12]),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r_reg[5]_0 [8]),
        .O(\odd_cwl.phy_ras_n[1]_i_2_n_0 ));
  FDRE \odd_cwl.phy_ras_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\odd_cwl.phy_ras_n[1]_i_1_n_0 ),
        .Q(phy_ras_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \odd_cwl.phy_we_n[1]_i_1 
       (.I0(\odd_cwl.phy_cas_n[1]_i_2_n_0 ),
        .I1(\odd_cwl.phy_ras_n[1]_i_2_n_0 ),
        .I2(phy_wrdata_en_r10),
        .I3(address_w175_out),
        .O(\odd_cwl.phy_we_n[1]_i_1_n_0 ));
  FDRE \odd_cwl.phy_we_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\odd_cwl.phy_we_n[1]_i_1_n_0 ),
        .Q(phy_we_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_10 
       (.I0(mem_reg_0_15_30_35[21]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(out_fifo_8),
        .I3(mem_out[11]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[25] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_11 
       (.I0(mem_reg_0_15_30_35[21]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(out_fifo_8),
        .I3(mem_out[10]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[25] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_12 
       (.I0(mem_reg_0_15_30_35[9]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(out_fifo_8),
        .I3(mem_out[9]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[25] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_13 
       (.I0(mem_reg_0_15_30_35[9]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(out_fifo_8),
        .I3(mem_out[8]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[25] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_14 
       (.I0(mem_reg_0_15_30_35[22]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(out_fifo_8),
        .I3(mem_out[15]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[26] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_15 
       (.I0(mem_reg_0_15_30_35[22]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(out_fifo_8),
        .I3(mem_out[14]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[26] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16 
       (.I0(mem_reg_0_15_30_35[10]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(out_fifo_8),
        .I3(mem_out[13]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[26] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17 
       (.I0(mem_reg_0_15_30_35[10]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(out_fifo_8),
        .I3(mem_out[12]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[26] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_2 
       (.I0(mem_reg_0_15_30_35[19]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(out_fifo_8),
        .I3(mem_out[3]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[23] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_22 
       (.I0(mc_ras_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(out_fifo_0),
        .I3(mem_out[19]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1]_1 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_23 
       (.I0(mc_ras_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(out_fifo_0),
        .I3(mem_out[18]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1]_1 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24 
       (.I0(mem_reg_0_15_30_35[11]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(out_fifo_0),
        .I3(mem_out[17]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1]_1 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25 
       (.I0(mem_reg_0_15_30_35[11]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(out_fifo_0),
        .I3(mem_out[16]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_ras_n_reg[1]_1 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_3 
       (.I0(mem_reg_0_15_30_35[19]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(out_fifo_8),
        .I3(mem_out[2]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[23] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_4 
       (.I0(mem_reg_0_15_30_35[7]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(out_fifo_8),
        .I3(mem_out[1]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[23] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_5 
       (.I0(mem_reg_0_15_30_35[7]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(out_fifo_8),
        .I3(mem_out[0]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[23] [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6 
       (.I0(mem_reg_0_15_30_35[20]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(out_fifo_8),
        .I3(mem_out[7]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[24] [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7 
       (.I0(mem_reg_0_15_30_35[20]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(out_fifo_8),
        .I3(mem_out[6]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[24] [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8 
       (.I0(mem_reg_0_15_30_35[8]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(out_fifo_8),
        .I3(mem_out[5]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[24] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9 
       (.I0(mem_reg_0_15_30_35[8]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(out_fifo_8),
        .I3(mem_out[4]),
        .I4(out_fifo_9),
        .O(\cmd_pipe_plus.mc_address_reg[24] [0]));
  LUT6 #(
    .INIT(64'h0000000000000054)) 
    \one_rank.stg1_wr_done_i_1 
       (.I0(rdlvl_last_byte_done),
        .I1(\one_rank.stg1_wr_done_reg_0 ),
        .I2(stg1_wr_done),
        .I3(prbs_rdlvl_done_pulse_reg_0),
        .I4(complex_byte_rd_done),
        .I5(\reg_ctrl_cnt_r[3]_i_1_n_0 ),
        .O(\one_rank.stg1_wr_done_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \one_rank.stg1_wr_done_i_2 
       (.I0(\init_state_r_reg[5]_0 [10]),
        .I1(\init_state_r_reg[5]_0 [11]),
        .I2(ddr3_lm_done_r_i_2_n_0),
        .I3(init_state_r),
        .I4(\init_state_r_reg[5]_0 [13]),
        .I5(\init_state_r_reg[5]_0 [12]),
        .O(stg1_wr_done));
  FDRE \one_rank.stg1_wr_done_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\one_rank.stg1_wr_done_i_1_n_0 ),
        .Q(\one_rank.stg1_wr_done_reg_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_10
       (.I0(out_fifo[25]),
        .I1(phy_wrdata[29]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[11]),
        .I4(out_fifo_2),
        .O(D2[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_11
       (.I0(out_fifo[17]),
        .I1(phy_wrdata[21]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[10]),
        .I4(out_fifo_2),
        .O(D2[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_12
       (.I0(out_fifo[9]),
        .I1(phy_wrdata[13]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[9]),
        .I4(out_fifo_2),
        .O(D2[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_13
       (.I0(out_fifo[1]),
        .I1(phy_wrdata[5]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[8]),
        .I4(out_fifo_2),
        .O(D2[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_14
       (.I0(out_fifo[29]),
        .I1(phy_wrdata[29]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[15]),
        .I4(out_fifo_2),
        .O(D3[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_15
       (.I0(out_fifo[21]),
        .I1(phy_wrdata[21]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[14]),
        .I4(out_fifo_2),
        .O(D3[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_16
       (.I0(out_fifo[13]),
        .I1(phy_wrdata[13]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[13]),
        .I4(out_fifo_2),
        .O(D3[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_17
       (.I0(out_fifo[5]),
        .I1(phy_wrdata[5]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[12]),
        .I4(out_fifo_2),
        .O(D3[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_18
       (.I0(out_fifo[26]),
        .I1(phy_wrdata[30]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[19]),
        .I4(out_fifo_2),
        .O(D4[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_19
       (.I0(out_fifo[18]),
        .I1(phy_wrdata[22]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[18]),
        .I4(out_fifo_2),
        .O(D4[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_2
       (.I0(out_fifo[30]),
        .I1(phy_wrdata[30]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[3]),
        .I4(out_fifo_2),
        .O(D0[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_20
       (.I0(out_fifo[10]),
        .I1(phy_wrdata[14]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[17]),
        .I4(out_fifo_2),
        .O(D4[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_21
       (.I0(out_fifo[2]),
        .I1(phy_wrdata[6]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[16]),
        .I4(out_fifo_2),
        .O(D4[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_22
       (.I0(out_fifo[27]),
        .I1(phy_wrdata[31]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[23]),
        .I4(out_fifo_2),
        .O(D5[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_23
       (.I0(out_fifo[19]),
        .I1(phy_wrdata[23]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[22]),
        .I4(out_fifo_2),
        .O(D5[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_24
       (.I0(out_fifo[11]),
        .I1(phy_wrdata[11]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[21]),
        .I4(out_fifo_2),
        .O(D5[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_25
       (.I0(out_fifo[3]),
        .I1(phy_wrdata[21]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[20]),
        .I4(out_fifo_2),
        .O(D5[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_26
       (.I0(out_fifo[28]),
        .I1(phy_wrdata[28]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[27]),
        .I4(out_fifo_2),
        .O(D6[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_27
       (.I0(out_fifo[20]),
        .I1(phy_wrdata[20]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[26]),
        .I4(out_fifo_2),
        .O(D6[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_28
       (.I0(out_fifo[12]),
        .I1(phy_wrdata[12]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[25]),
        .I4(out_fifo_2),
        .O(D6[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_29
       (.I0(out_fifo[4]),
        .I1(phy_wrdata[4]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[24]),
        .I4(out_fifo_2),
        .O(D6[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_3
       (.I0(out_fifo[22]),
        .I1(phy_wrdata[22]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[2]),
        .I4(out_fifo_2),
        .O(D0[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_30
       (.I0(out_fifo[31]),
        .I1(phy_wrdata[31]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[31]),
        .I4(out_fifo_2),
        .O(D7[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_31
       (.I0(out_fifo[23]),
        .I1(phy_wrdata[23]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[30]),
        .I4(out_fifo_2),
        .O(D7[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_32
       (.I0(out_fifo[15]),
        .I1(phy_wrdata[11]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[29]),
        .I4(out_fifo_2),
        .O(D7[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_33
       (.I0(out_fifo[7]),
        .I1(phy_wrdata[21]),
        .I2(out_fifo_3),
        .I3(out_fifo_1[28]),
        .I4(out_fifo_2),
        .O(D7[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_4
       (.I0(out_fifo[14]),
        .I1(phy_wrdata[14]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[1]),
        .I4(out_fifo_2),
        .O(D0[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_5
       (.I0(out_fifo[6]),
        .I1(phy_wrdata[6]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[0]),
        .I4(out_fifo_2),
        .O(D0[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_6
       (.I0(out_fifo[24]),
        .I1(phy_wrdata[28]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[7]),
        .I4(out_fifo_2),
        .O(D1[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_7
       (.I0(out_fifo[16]),
        .I1(phy_wrdata[20]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[6]),
        .I4(out_fifo_2),
        .O(D1[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_8
       (.I0(out_fifo[8]),
        .I1(phy_wrdata[12]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[5]),
        .I4(out_fifo_2),
        .O(D1[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_9
       (.I0(out_fifo[0]),
        .I1(phy_wrdata[4]),
        .I2(out_fifo_0),
        .I3(out_fifo_1[4]),
        .I4(out_fifo_2),
        .O(D1[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'hE)) 
    phy_control_i_i_1
       (.I0(ddr3_reset_n),
        .I1(calib_ctl_wren_reg_0),
        .O(mux_cmd_wren));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_10
       (.I0(phy_mc_ctl_full_r_reg_0[6]),
        .I1(calib_cmd[1]),
        .I2(phy_mc_ctl_full_r_reg),
        .O(PHYCTLWD[1]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_11
       (.I0(mc_cmd),
        .I1(calib_cmd[0]),
        .I2(phy_mc_ctl_full_r_reg),
        .O(PHYCTLWD[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_3
       (.I0(phy_mc_ctl_full_r_reg_0[5]),
        .I1(calib_data_offset_0[5]),
        .I2(phy_mc_ctl_full_r_reg),
        .O(PHYCTLWD[8]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_4
       (.I0(phy_mc_ctl_full_r_reg_0[4]),
        .I1(calib_data_offset_0[4]),
        .I2(phy_mc_ctl_full_r_reg),
        .O(PHYCTLWD[7]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_5
       (.I0(phy_mc_ctl_full_r_reg_0[3]),
        .I1(calib_data_offset_0[3]),
        .I2(phy_mc_ctl_full_r_reg),
        .O(PHYCTLWD[6]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_6
       (.I0(phy_mc_ctl_full_r_reg_0[2]),
        .I1(calib_data_offset_0[2]),
        .I2(phy_mc_ctl_full_r_reg),
        .O(PHYCTLWD[5]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_7
       (.I0(phy_mc_ctl_full_r_reg_0[1]),
        .I1(calib_data_offset_0[1]),
        .I2(phy_mc_ctl_full_r_reg),
        .O(PHYCTLWD[4]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_8
       (.I0(phy_mc_ctl_full_r_reg_0[0]),
        .I1(calib_data_offset_0[0]),
        .I2(phy_mc_ctl_full_r_reg),
        .O(PHYCTLWD[3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    phy_control_i_i_9
       (.I0(mc_cas_n),
        .I1(calib_cmd[2]),
        .I2(phy_mc_ctl_full_r_reg),
        .O(PHYCTLWD[2]));
  FDCE phy_reset_n_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(\init_state_r_reg[6]_0 ),
        .D(cnt_pwron_reset_done_r),
        .Q(phy_reset_n));
  FDRE pi_calib_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_calib_done_r),
        .Q(pi_calib_done_r1_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    pi_calib_done_r_i_1
       (.I0(pi_calib_rank_done_r),
        .I1(pi_calib_done_r),
        .O(pi_calib_done_r_i_1_n_0));
  FDRE pi_calib_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_calib_done_r_i_1_n_0),
        .Q(pi_calib_done_r),
        .R(\init_state_r_reg[6]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    pi_calib_rank_done_r_i_1
       (.I0(pi_phase_locked_all_r3),
        .I1(pi_phase_locked_all_r4),
        .O(init_next_state196_out));
  FDRE pi_calib_rank_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_next_state196_out),
        .Q(pi_calib_rank_done_r),
        .R(\init_state_r1_reg[0]_0 ));
  FDRE pi_dqs_found_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ddr3_ila_basic[1]),
        .Q(pi_dqs_found_done_r1),
        .R(\init_state_r_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h000000AE)) 
    pi_dqs_found_start_i_1
       (.I0(\init_state_r_reg[5]_0 [3]),
        .I1(pi_dqs_found_start_i_2_n_0),
        .I2(ddr3_ila_basic[1]),
        .I3(wrlvl_byte_redo),
        .I4(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .O(pi_dqs_found_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    pi_dqs_found_start_i_2
       (.I0(\init_state_r[6]_i_3_n_0 ),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [11]),
        .I3(\init_state_r_reg[5]_0 [13]),
        .I4(init_state_r),
        .I5(\init_state_r_reg[5]_0 [12]),
        .O(pi_dqs_found_start_i_2_n_0));
  FDRE pi_dqs_found_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_start_i_1_n_0),
        .Q(\init_state_r_reg[5]_0 [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ddr3_ila_rdpath),
        .Q(pi_phase_locked_all_r1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_phase_locked_all_r1),
        .Q(pi_phase_locked_all_r2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_phase_locked_all_r2),
        .Q(pi_phase_locked_all_r3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_phase_locked_all_r3),
        .Q(pi_phase_locked_all_r4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    pi_phaselock_start_i_1
       (.I0(\init_state_r[4]_i_5_n_0 ),
        .I1(\init_state_r_reg[5]_0 [12]),
        .I2(pi_phaselock_start_i_2_n_0),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(\init_state_r_reg[5]_0 [1]),
        .O(pi_phaselock_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h2)) 
    pi_phaselock_start_i_2
       (.I0(\init_state_r_reg[5]_0 [10]),
        .I1(\init_state_r_reg[5]_0 [11]),
        .O(pi_phaselock_start_i_2_n_0));
  FDRE pi_phaselock_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_phaselock_start_i_1_n_0),
        .Q(\init_state_r_reg[5]_0 [1]),
        .R(init_complete_r_reg_0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \pi_phaselock_timer[0]_i_1 
       (.I0(\init_state_r[4]_i_5_n_0 ),
        .I1(\init_state_r_reg[5]_0 [12]),
        .I2(pi_phaselock_start_i_2_n_0),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(\init_state_r_reg[5]_0 [2]),
        .O(pi_phaselock_timer0));
  LUT1 #(
    .INIT(2'h1)) 
    \pi_phaselock_timer[0]_i_3 
       (.I0(pi_phaselock_timer_reg[0]),
        .O(\pi_phaselock_timer[0]_i_3_n_0 ));
  FDRE \pi_phaselock_timer_reg[0] 
       (.C(CLK),
        .CE(pi_phaselock_timer0),
        .D(\pi_phaselock_timer_reg[0]_i_2_n_7 ),
        .Q(pi_phaselock_timer_reg[0]),
        .R(rstdiv0_sync_r1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \pi_phaselock_timer_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\pi_phaselock_timer_reg[0]_i_2_n_0 ,\pi_phaselock_timer_reg[0]_i_2_n_1 ,\pi_phaselock_timer_reg[0]_i_2_n_2 ,\pi_phaselock_timer_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\pi_phaselock_timer_reg[0]_i_2_n_4 ,\pi_phaselock_timer_reg[0]_i_2_n_5 ,\pi_phaselock_timer_reg[0]_i_2_n_6 ,\pi_phaselock_timer_reg[0]_i_2_n_7 }),
        .S({pi_phaselock_timer_reg[3:1],\pi_phaselock_timer[0]_i_3_n_0 }));
  FDRE \pi_phaselock_timer_reg[10] 
       (.C(CLK),
        .CE(pi_phaselock_timer0),
        .D(\pi_phaselock_timer_reg[8]_i_1_n_5 ),
        .Q(pi_phaselock_timer_reg[10]),
        .R(rstdiv0_sync_r1));
  FDRE \pi_phaselock_timer_reg[11] 
       (.C(CLK),
        .CE(pi_phaselock_timer0),
        .D(\pi_phaselock_timer_reg[8]_i_1_n_4 ),
        .Q(pi_phaselock_timer_reg[11]),
        .R(rstdiv0_sync_r1));
  FDRE \pi_phaselock_timer_reg[12] 
       (.C(CLK),
        .CE(pi_phaselock_timer0),
        .D(\pi_phaselock_timer_reg[12]_i_1_n_7 ),
        .Q(pi_phaselock_timer_reg[12]),
        .R(rstdiv0_sync_r1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \pi_phaselock_timer_reg[12]_i_1 
       (.CI(\pi_phaselock_timer_reg[8]_i_1_n_0 ),
        .CO({\NLW_pi_phaselock_timer_reg[12]_i_1_CO_UNCONNECTED [3:1],\pi_phaselock_timer_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_pi_phaselock_timer_reg[12]_i_1_O_UNCONNECTED [3:2],\pi_phaselock_timer_reg[12]_i_1_n_6 ,\pi_phaselock_timer_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,pi_phaselock_timer_reg[13:12]}));
  FDRE \pi_phaselock_timer_reg[13] 
       (.C(CLK),
        .CE(pi_phaselock_timer0),
        .D(\pi_phaselock_timer_reg[12]_i_1_n_6 ),
        .Q(pi_phaselock_timer_reg[13]),
        .R(rstdiv0_sync_r1));
  FDRE \pi_phaselock_timer_reg[1] 
       (.C(CLK),
        .CE(pi_phaselock_timer0),
        .D(\pi_phaselock_timer_reg[0]_i_2_n_6 ),
        .Q(pi_phaselock_timer_reg[1]),
        .R(rstdiv0_sync_r1));
  FDRE \pi_phaselock_timer_reg[2] 
       (.C(CLK),
        .CE(pi_phaselock_timer0),
        .D(\pi_phaselock_timer_reg[0]_i_2_n_5 ),
        .Q(pi_phaselock_timer_reg[2]),
        .R(rstdiv0_sync_r1));
  FDRE \pi_phaselock_timer_reg[3] 
       (.C(CLK),
        .CE(pi_phaselock_timer0),
        .D(\pi_phaselock_timer_reg[0]_i_2_n_4 ),
        .Q(pi_phaselock_timer_reg[3]),
        .R(rstdiv0_sync_r1));
  FDRE \pi_phaselock_timer_reg[4] 
       (.C(CLK),
        .CE(pi_phaselock_timer0),
        .D(\pi_phaselock_timer_reg[4]_i_1_n_7 ),
        .Q(pi_phaselock_timer_reg[4]),
        .R(rstdiv0_sync_r1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \pi_phaselock_timer_reg[4]_i_1 
       (.CI(\pi_phaselock_timer_reg[0]_i_2_n_0 ),
        .CO({\pi_phaselock_timer_reg[4]_i_1_n_0 ,\pi_phaselock_timer_reg[4]_i_1_n_1 ,\pi_phaselock_timer_reg[4]_i_1_n_2 ,\pi_phaselock_timer_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pi_phaselock_timer_reg[4]_i_1_n_4 ,\pi_phaselock_timer_reg[4]_i_1_n_5 ,\pi_phaselock_timer_reg[4]_i_1_n_6 ,\pi_phaselock_timer_reg[4]_i_1_n_7 }),
        .S(pi_phaselock_timer_reg[7:4]));
  FDRE \pi_phaselock_timer_reg[5] 
       (.C(CLK),
        .CE(pi_phaselock_timer0),
        .D(\pi_phaselock_timer_reg[4]_i_1_n_6 ),
        .Q(pi_phaselock_timer_reg[5]),
        .R(rstdiv0_sync_r1));
  FDRE \pi_phaselock_timer_reg[6] 
       (.C(CLK),
        .CE(pi_phaselock_timer0),
        .D(\pi_phaselock_timer_reg[4]_i_1_n_5 ),
        .Q(pi_phaselock_timer_reg[6]),
        .R(rstdiv0_sync_r1));
  FDRE \pi_phaselock_timer_reg[7] 
       (.C(CLK),
        .CE(pi_phaselock_timer0),
        .D(\pi_phaselock_timer_reg[4]_i_1_n_4 ),
        .Q(pi_phaselock_timer_reg[7]),
        .R(rstdiv0_sync_r1));
  FDRE \pi_phaselock_timer_reg[8] 
       (.C(CLK),
        .CE(pi_phaselock_timer0),
        .D(\pi_phaselock_timer_reg[8]_i_1_n_7 ),
        .Q(pi_phaselock_timer_reg[8]),
        .R(rstdiv0_sync_r1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \pi_phaselock_timer_reg[8]_i_1 
       (.CI(\pi_phaselock_timer_reg[4]_i_1_n_0 ),
        .CO({\pi_phaselock_timer_reg[8]_i_1_n_0 ,\pi_phaselock_timer_reg[8]_i_1_n_1 ,\pi_phaselock_timer_reg[8]_i_1_n_2 ,\pi_phaselock_timer_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pi_phaselock_timer_reg[8]_i_1_n_4 ,\pi_phaselock_timer_reg[8]_i_1_n_5 ,\pi_phaselock_timer_reg[8]_i_1_n_6 ,\pi_phaselock_timer_reg[8]_i_1_n_7 }),
        .S(pi_phaselock_timer_reg[11:8]));
  FDRE \pi_phaselock_timer_reg[9] 
       (.C(CLK),
        .CE(pi_phaselock_timer0),
        .D(\pi_phaselock_timer_reg[8]_i_1_n_6 ),
        .Q(pi_phaselock_timer_reg[9]),
        .R(rstdiv0_sync_r1));
  FDRE prbs_rdlvl_done_pulse_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prbs_rdlvl_done_pulse0),
        .Q(prbs_rdlvl_done_pulse_reg_0),
        .R(1'b0));
  (* srl_bus_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg " *) 
  (* srl_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg[15]_srl16 " *) 
  SRL16E \prech_done_dly_r_reg[15]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(prech_done_pre),
        .Q(\prech_done_dly_r_reg[15]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \prech_done_dly_r_reg[15]_srl16_i_1 
       (.I0(prech_pending_r_i_2_n_0),
        .I1(prech_req_posedge_r_reg_0),
        .O(prech_done_pre));
  FDRE prech_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\prech_done_dly_r_reg[15]_srl16_n_0 ),
        .Q(prech_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    prech_pending_r_i_1
       (.I0(prech_req_posedge_r_reg_0),
        .I1(prech_pending_r_i_2_n_0),
        .I2(prech_pending_r),
        .O(prech_pending_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAA8A8A8AAAAAAAA)) 
    prech_pending_r_i_2
       (.I0(prech_pending_r),
        .I1(prech_pending_r_i_3_n_0),
        .I2(prech_pending_r_i_4_n_0),
        .I3(prech_pending_r_i_5_n_0),
        .I4(rdlvl_stg1_done_r1),
        .I5(prech_pending_r_i_6_n_0),
        .O(prech_pending_r_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEABAAAA)) 
    prech_pending_r_i_3
       (.I0(\calib_cmd[1]_i_5_n_0 ),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(init_state_r),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\stg1_wr_rd_cnt[4]_i_4_n_0 ),
        .I5(\num_refresh[3]_i_6_n_0 ),
        .O(prech_pending_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h88888888FFF88888)) 
    prech_pending_r_i_4
       (.I0(prech_pending_r_i_7_n_0),
        .I1(complex_oclkdelay_calib_start_r1),
        .I2(dqs_found_prech_req),
        .I3(prech_pending_r_i_8_n_0),
        .I4(\init_state_r[6]_i_3_n_0 ),
        .I5(\init_state_r[3]_i_6_n_0 ),
        .O(prech_pending_r_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    prech_pending_r_i_5
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(pi_phaselock_start_i_2_n_0),
        .I3(\init_state_r_reg[5]_0 [13]),
        .I4(init_state_r),
        .I5(\init_state_r_reg[5]_0 [12]),
        .O(prech_pending_r_i_5_n_0));
  LUT6 #(
    .INIT(64'h55555155FFFFFFFF)) 
    prech_pending_r_i_6
       (.I0(prech_pending_r_i_9_n_0),
        .I1(rdlvl_last_byte_done_r),
        .I2(\init_state_r[3]_i_6_n_0 ),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(cnt_cmd_done_r),
        .O(prech_pending_r_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    prech_pending_r_i_7
       (.I0(prech_req_posedge_r_i_2_n_0),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(init_state_r),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r_reg[5]_0 [11]),
        .O(prech_pending_r_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    prech_pending_r_i_8
       (.I0(cnt_cmd_done_r),
        .I1(rdlvl_stg1_done_r1),
        .O(prech_pending_r_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000800000001)) 
    prech_pending_r_i_9
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r[4]_i_5_n_0 ),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(prech_pending_r_i_9_n_0));
  FDRE prech_pending_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prech_pending_r_i_1_n_0),
        .Q(prech_pending_r),
        .R(\init_state_r_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h5454545455545454)) 
    prech_req_posedge_r_i_1
       (.I0(prech_req_r),
        .I1(rdlvl_prech_req),
        .I2(wrcal_prech_req),
        .I3(dqs_found_prech_req),
        .I4(prech_req_posedge_r_i_2_n_0),
        .I5(rdlvl_stg1_start_i_2_n_0),
        .O(prech_req_posedge_r0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    prech_req_posedge_r_i_2
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .O(prech_req_posedge_r_i_2_n_0));
  FDRE prech_req_posedge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prech_req_posedge_r0),
        .Q(prech_req_posedge_r_reg_0),
        .R(\init_state_r1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFEEE)) 
    prech_req_r_i_1
       (.I0(rdlvl_prech_req),
        .I1(wrcal_prech_req),
        .I2(dqs_found_prech_req),
        .I3(\init_state_r_reg[5]_0 [9]),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(rdlvl_stg1_start_i_2_n_0),
        .O(prech_req));
  FDRE prech_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prech_req),
        .Q(prech_req_r),
        .R(\init_state_r1_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    pwron_ce_r_i_1
       (.I0(cnt_pwron_ce_r_reg[9]),
        .I1(cnt_pwron_ce_r_reg[7]),
        .I2(pwron_ce_r_i_2_n_0),
        .I3(cnt_pwron_ce_r_reg[6]),
        .I4(cnt_pwron_ce_r_reg[8]),
        .O(pwron_ce_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    pwron_ce_r_i_2
       (.I0(cnt_pwron_ce_r_reg[5]),
        .I1(cnt_pwron_ce_r_reg[3]),
        .I2(cnt_pwron_ce_r_reg[1]),
        .I3(cnt_pwron_ce_r_reg[0]),
        .I4(cnt_pwron_ce_r_reg[2]),
        .I5(cnt_pwron_ce_r_reg[4]),
        .O(pwron_ce_r_i_2_n_0));
  FDRE pwron_ce_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pwron_ce_r_i_1_n_0),
        .Q(pwron_ce_r),
        .R(\init_state_r1_reg[0]_0 ));
  FDRE rdlvl_last_byte_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_last_byte_done),
        .Q(rdlvl_last_byte_done_r),
        .R(1'b0));
  (* srl_bus_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg " *) 
  (* srl_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[13]_srl14 " *) 
  SRL16E \rdlvl_start_dly0_r_reg[13]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(rdlvl_start_pre),
        .Q(\rdlvl_start_dly0_r_reg[13]_srl14_n_0 ));
  FDRE \rdlvl_start_dly0_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rdlvl_start_dly0_r_reg[13]_srl14_n_0 ),
        .Q(rdlvl_start_dly0_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    rdlvl_start_pre_i_1
       (.I0(ddr3_ila_basic[1]),
        .I1(\cnt_dllk_zqinit_r[7]_i_3_n_0 ),
        .I2(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I3(ddr3_lm_done_r_i_3_n_0),
        .I4(\init_state_r_reg[5]_0 [12]),
        .I5(rdlvl_start_pre),
        .O(rdlvl_start_pre_i_1_n_0));
  FDRE rdlvl_start_pre_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_start_pre_i_1_n_0),
        .Q(rdlvl_start_pre),
        .R(\init_state_r_reg[6]_0 ));
  FDRE rdlvl_stg1_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ddr3_ila_basic[2]),
        .Q(rdlvl_stg1_done_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    rdlvl_stg1_start_i_1
       (.I0(rdlvl_start_dly0_r),
        .I1(rdlvl_stg1_start_i_2_n_0),
        .I2(\init_state_r_reg[5]_0 [8]),
        .I3(\init_state_r_reg[5]_0 [9]),
        .I4(ddr3_ila_basic[1]),
        .I5(\init_state_r_reg[5]_0 [4]),
        .O(rdlvl_stg1_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    rdlvl_stg1_start_i_2
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(init_state_r),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .O(rdlvl_stg1_start_i_2_n_0));
  FDRE rdlvl_stg1_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_stg1_start_i_1_n_0),
        .Q(\init_state_r_reg[5]_0 [4]),
        .R(init_complete_r_reg_0));
  LUT4 #(
    .INIT(16'h0054)) 
    read_calib_i_1
       (.I0(\num_refresh_reg[3]_0 ),
        .I1(read_calib_i_2_n_0),
        .I2(phy_read_calib),
        .I3(pi_calib_done_r1_reg_0),
        .O(read_calib_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    read_calib_i_2
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(pi_phaselock_start_i_2_n_0),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r_reg[5]_0 [13]),
        .I5(init_state_r),
        .O(read_calib_i_2_n_0));
  FDRE read_calib_reg
       (.C(CLK),
        .CE(1'b1),
        .D(read_calib_i_1_n_0),
        .Q(phy_read_calib),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_ctrl_cnt_r[0]_i_1 
       (.I0(reg_ctrl_cnt_r_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_ctrl_cnt_r[1]_i_1 
       (.I0(reg_ctrl_cnt_r_reg[1]),
        .I1(reg_ctrl_cnt_r_reg[0]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \reg_ctrl_cnt_r[2]_i_1 
       (.I0(reg_ctrl_cnt_r_reg[2]),
        .I1(reg_ctrl_cnt_r_reg[0]),
        .I2(reg_ctrl_cnt_r_reg[1]),
        .O(p_0_in__2[2]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \reg_ctrl_cnt_r[3]_i_1 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(init_state_r),
        .I3(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I4(\init_state_r_reg[5]_0 [9]),
        .I5(\init_state_r_reg[5]_0 [8]),
        .O(\reg_ctrl_cnt_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \reg_ctrl_cnt_r[3]_i_2 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(init_state_r),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(mpr_rdlvl_start_i_3_n_0),
        .I5(\init_state_r_reg[5]_0 [8]),
        .O(reg_ctrl_cnt_r));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_ctrl_cnt_r[3]_i_3 
       (.I0(reg_ctrl_cnt_r_reg[3]),
        .I1(reg_ctrl_cnt_r_reg[2]),
        .I2(reg_ctrl_cnt_r_reg[1]),
        .I3(reg_ctrl_cnt_r_reg[0]),
        .O(p_0_in__2[3]));
  FDRE \reg_ctrl_cnt_r_reg[0] 
       (.C(CLK),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__2[0]),
        .Q(reg_ctrl_cnt_r_reg[0]),
        .R(\reg_ctrl_cnt_r[3]_i_1_n_0 ));
  FDRE \reg_ctrl_cnt_r_reg[1] 
       (.C(CLK),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__2[1]),
        .Q(reg_ctrl_cnt_r_reg[1]),
        .R(\reg_ctrl_cnt_r[3]_i_1_n_0 ));
  FDRE \reg_ctrl_cnt_r_reg[2] 
       (.C(CLK),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__2[2]),
        .Q(reg_ctrl_cnt_r_reg[2]),
        .R(\reg_ctrl_cnt_r[3]_i_1_n_0 ));
  FDRE \reg_ctrl_cnt_r_reg[3] 
       (.C(CLK),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__2[3]),
        .Q(reg_ctrl_cnt_r_reg[3]),
        .R(\reg_ctrl_cnt_r[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00005510)) 
    reset_if_i_1
       (.I0(\num_refresh_reg[3]_0 ),
        .I1(rdlvl_stg1_done_r1),
        .I2(ddr3_ila_basic[2]),
        .I3(reset_if),
        .I4(reset_if_r9),
        .O(rstdiv0_sync_r1_reg_rep__16));
  FDRE reset_rd_addr_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(complex_ocal_reset_rd_addr_reg_n_0),
        .Q(reset_rd_addr_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h0455)) 
    \row_cnt_victim_rotate.complex_row_cnt[0]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I2(\one_rank.stg1_wr_done_reg_0 ),
        .I3(complex_sample_cnt_inc_r2),
        .O(\row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h00606666)) 
    \row_cnt_victim_rotate.complex_row_cnt[1]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I3(\one_rank.stg1_wr_done_reg_0 ),
        .I4(complex_sample_cnt_inc_r2),
        .O(\row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000780078787878)) 
    \row_cnt_victim_rotate.complex_row_cnt[2]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I4(\one_rank.stg1_wr_done_reg_0 ),
        .I5(complex_sample_cnt_inc_r2),
        .O(\row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \row_cnt_victim_rotate.complex_row_cnt[3]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \row_cnt_victim_rotate.complex_row_cnt[3]_i_2 
       (.I0(complex_sample_cnt_inc_r2),
        .I1(\one_rank.stg1_wr_done_reg_0 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEFAAAA)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ),
        .I1(reset_rd_addr_r1),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I3(complex_sample_cnt_inc_r2),
        .I4(\one_rank.stg1_wr_done_reg_0 ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_2 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I1(\one_rank.stg1_wr_done_reg_0 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .O(complex_row_cnt));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_3 
       (.I0(complex_sample_cnt_inc_r2),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_4 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .I1(wr_victim_inc),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ),
        .I3(ddr3_ila_basic[2]),
        .I4(rdlvl_stg1_done_r1),
        .I5(\num_refresh_reg[3]_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_5 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0101010101000101)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_6 
       (.I0(complex_sample_cnt_inc_r2),
        .I1(wr_victim_inc),
        .I2(reset_rd_addr_r1),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ),
        .I4(\cnt_dllk_zqinit_r[7]_i_3_n_0 ),
        .I5(\complex_row_cnt_ocal[3]_i_6_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_7 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_8 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I5(\complex_row_cnt_ocal[3]_i_8_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022226AAA)) 
    \row_cnt_victim_rotate.complex_row_cnt[5]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I1(complex_row_cnt),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ),
        .I4(complex_sample_cnt_inc_r2),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \row_cnt_victim_rotate.complex_row_cnt[5]_i_2 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000262A)) 
    \row_cnt_victim_rotate.complex_row_cnt[6]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I1(complex_row_cnt),
        .I2(complex_sample_cnt_inc_r2),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022226AAA)) 
    \row_cnt_victim_rotate.complex_row_cnt[7]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I1(complex_row_cnt),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I4(complex_sample_cnt_inc_r2),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_cnt_victim_rotate.complex_row_cnt[7]_i_2 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FD00)) 
    \row_cnt_victim_rotate.complex_row_cnt[7]_i_3 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I1(reset_rd_addr_r1),
        .I2(complex_sample_cnt_inc_r2),
        .I3(\one_rank.stg1_wr_done_reg_0 ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[0] 
       (.C(CLK),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[1] 
       (.C(CLK),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[2] 
       (.C(CLK),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[3] 
       (.C(CLK),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[4] 
       (.C(CLK),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \stg1_wr_rd_cnt[0]_i_1 
       (.I0(\stg1_wr_rd_cnt[6]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h82AA)) 
    \stg1_wr_rd_cnt[1]_i_1 
       (.I0(\stg1_wr_rd_cnt[4]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hE1FF)) 
    \stg1_wr_rd_cnt[2]_i_1 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I3(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A8AAA8AAA800A8)) 
    \stg1_wr_rd_cnt[3]_i_1 
       (.I0(\stg1_wr_rd_cnt[4]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt[3]_i_2_n_0 ),
        .I2(ddr3_ila_basic[2]),
        .I3(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .I4(\stg1_wr_rd_cnt[5]_i_2_n_0 ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .O(\stg1_wr_rd_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFD0FF)) 
    \stg1_wr_rd_cnt[3]_i_2 
       (.I0(complex_row0_rd_done),
        .I1(complex_row1_rd_done),
        .I2(complex_row1_wr_done),
        .I3(complex_row0_wr_done),
        .I4(wr_victim_inc),
        .O(\stg1_wr_rd_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h8288AAAA)) 
    \stg1_wr_rd_cnt[4]_i_1 
       (.I0(\stg1_wr_rd_cnt[4]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I3(\stg1_wr_rd_cnt[5]_i_2_n_0 ),
        .I4(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555545)) 
    \stg1_wr_rd_cnt[4]_i_2 
       (.I0(\num_refresh_reg[3]_0 ),
        .I1(ddr3_ila_basic[2]),
        .I2(\stg1_wr_rd_cnt[4]_i_4_n_0 ),
        .I3(init_state_r),
        .I4(\init_state_r_reg[5]_0 [13]),
        .I5(\init_state_r_reg[5]_0 [12]),
        .O(\stg1_wr_rd_cnt[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    \stg1_wr_rd_cnt[4]_i_3 
       (.I0(complex_sample_cnt_inc_i_2_n_0),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\stg1_wr_rd_cnt[4]_i_5_n_0 ),
        .I3(rdlvl_last_byte_done),
        .O(\stg1_wr_rd_cnt[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \stg1_wr_rd_cnt[4]_i_4 
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r_reg[5]_0 [11]),
        .I3(\init_state_r_reg[5]_0 [10]),
        .O(\stg1_wr_rd_cnt[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \stg1_wr_rd_cnt[4]_i_5 
       (.I0(init_state_r),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(\init_state_r_reg[5]_0 [9]),
        .I3(\init_state_r_reg[5]_0 [11]),
        .I4(\init_state_r_reg[5]_0 [12]),
        .I5(\init_state_r_reg[5]_0 [10]),
        .O(\stg1_wr_rd_cnt[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEBEAAAAAAAA)) 
    \stg1_wr_rd_cnt[5]_i_1 
       (.I0(\stg1_wr_rd_cnt[6]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I2(\stg1_wr_rd_cnt[5]_i_2_n_0 ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I5(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \stg1_wr_rd_cnt[5]_i_2 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .O(\stg1_wr_rd_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hFF60)) 
    \stg1_wr_rd_cnt[6]_i_1 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I1(\stg1_wr_rd_cnt[8]_i_6_n_0 ),
        .I2(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I3(\stg1_wr_rd_cnt[6]_i_2_n_0 ),
        .O(\stg1_wr_rd_cnt[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \stg1_wr_rd_cnt[6]_i_2 
       (.I0(\stg1_wr_rd_cnt[3]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt[4]_i_2_n_0 ),
        .I2(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    \stg1_wr_rd_cnt[7]_i_1 
       (.I0(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt[8]_i_6_n_0 ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .O(\stg1_wr_rd_cnt[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD5D5D5)) 
    \stg1_wr_rd_cnt[8]_i_1 
       (.I0(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I2(new_burst_r),
        .I3(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I4(ddr3_ila_basic[2]),
        .O(\stg1_wr_rd_cnt[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hA8AA0200)) 
    \stg1_wr_rd_cnt[8]_i_2 
       (.I0(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I3(\stg1_wr_rd_cnt[8]_i_6_n_0 ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .O(\stg1_wr_rd_cnt[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \stg1_wr_rd_cnt[8]_i_3 
       (.I0(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt[4]_i_2_n_0 ),
        .O(\stg1_wr_rd_cnt[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \stg1_wr_rd_cnt[8]_i_4 
       (.I0(prech_req_posedge_r_i_2_n_0),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(\init_state_r_reg[5]_0 [11]),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r_reg[5]_0 [13]),
        .I5(init_state_r),
        .O(\stg1_wr_rd_cnt[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \stg1_wr_rd_cnt[8]_i_5 
       (.I0(\cnt_dllk_zqinit_r[7]_i_3_n_0 ),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(init_state_r),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r_reg[5]_0 [11]),
        .O(\stg1_wr_rd_cnt[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \stg1_wr_rd_cnt[8]_i_6 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\stg1_wr_rd_cnt[8]_i_6_n_0 ));
  FDRE \stg1_wr_rd_cnt_reg[0] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[0]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[1] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[1]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[2] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[2]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[3] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[3]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[4] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[4]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[5] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[5]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[6] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[6]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[7] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[7]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[8] 
       (.C(CLK),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[8]_i_2_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .R(1'b0));
  FDRE wl_sm_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\calib_data_offset_1_reg_n_0_[3] ),
        .Q(wl_sm_start),
        .R(\init_state_r_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \wr_done_victim_rotate.complex_row0_wr_done_i_1 
       (.I0(complex_row0_wr_done),
        .I1(rdlvl_stg1_done_r1),
        .I2(\wr_done_victim_rotate.complex_row0_wr_done_i_2_n_0 ),
        .I3(complex_row0_wr_done0),
        .O(\wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \wr_done_victim_rotate.complex_row0_wr_done_i_2 
       (.I0(wr_victim_inc_i_2_n_0),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\wr_done_victim_rotate.complex_row0_wr_done_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDFDDDDDDDDD)) 
    \wr_done_victim_rotate.complex_row0_wr_done_i_3 
       (.I0(complex_row0_rd_done_reg_0),
        .I1(complex_byte_rd_done),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I3(ddr3_ila_basic[2]),
        .I4(\complex_row_cnt_ocal[3]_i_5_n_0 ),
        .I5(wr_victim_inc),
        .O(complex_row0_wr_done0));
  FDRE \wr_done_victim_rotate.complex_row0_wr_done_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0 ),
        .Q(complex_row0_wr_done),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \wr_done_victim_rotate.complex_row1_wr_done_i_1 
       (.I0(complex_row1_wr_done),
        .I1(complex_row1_wr_done0),
        .I2(complex_row0_wr_done0),
        .O(\wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \wr_done_victim_rotate.complex_row1_wr_done_i_2 
       (.I0(complex_row0_wr_done),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I4(wr_victim_inc_i_2_n_0),
        .O(complex_row1_wr_done0));
  FDRE \wr_done_victim_rotate.complex_row1_wr_done_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0 ),
        .Q(complex_row1_wr_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h54)) 
    wr_en_inferred__0_i_1
       (.I0(wr_en_inferred__0_i_1_0),
        .I1(calib_ctl_wren_reg_0),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(in0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h54)) 
    wr_en_inferred__0_i_1__0
       (.I0(wr_en_inferred__0_i_1__0_0),
        .I1(calib_ctl_wren_reg_0),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\my_empty_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    wr_level_dqs_asrt_i_1
       (.I0(\en_cnt_div2.wrlvl_odt_i_2_n_0 ),
        .I1(wrlvl_active_r1),
        .I2(wr_level_dqs_asrt),
        .I3(\num_refresh_reg[3]_0 ),
        .O(wr_level_dqs_asrt_i_1_n_0));
  FDRE wr_level_dqs_asrt_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_dqs_asrt_i_1_n_0),
        .Q(wr_level_dqs_asrt),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000EA00)) 
    wr_lvl_start_i_1
       (.I0(\init_state_r_reg[5]_0 [0]),
        .I1(dqs_asrt_cnt[0]),
        .I2(dqs_asrt_cnt[1]),
        .I3(wrlvl_active),
        .I4(\num_refresh_reg[3]_0 ),
        .O(wr_lvl_start_i_1_n_0));
  FDRE wr_lvl_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_lvl_start_i_1_n_0),
        .Q(\init_state_r_reg[5]_0 [0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \wr_ptr[2]_i_1__3 
       (.I0(\wr_ptr_timing_reg[0] ),
        .I1(calib_ctl_wren_reg_0),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \wr_ptr[2]_i_1__4 
       (.I0(\wr_ptr_timing_reg[0]_1 ),
        .I1(calib_ctl_wren_reg_0),
        .I2(\wr_ptr_timing_reg[0]_0 ),
        .O(\my_empty_reg[6]_inv ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    wr_victim_inc_i_1
       (.I0(wr_victim_inc_i_2_n_0),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I4(complex_row0_wr_done),
        .I5(\one_rank.stg1_wr_done_reg_0 ),
        .O(wr_victim_inc0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    wr_victim_inc_i_2
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .O(wr_victim_inc_i_2_n_0));
  FDRE wr_victim_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_victim_inc0),
        .Q(wr_victim_inc),
        .R(\init_state_r1_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    wrcal_final_chk_i_1
       (.I0(\init_state_r[4]_i_1_n_0 ),
        .I1(\init_state_r[0]_i_1_n_0 ),
        .I2(\init_state_r[2]_i_1_n_0 ),
        .I3(wrcal_final_chk_i_2_n_0),
        .I4(wrcal_final_chk),
        .O(wrcal_final_chk_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    wrcal_final_chk_i_2
       (.I0(\init_state_r[3]_i_2_n_0 ),
        .I1(ddr3_ila_basic[3]),
        .I2(\init_state_r[6]_i_1_n_0 ),
        .I3(\init_state_r[1]_i_1_n_0 ),
        .I4(\init_state_r[5]_i_1_n_0 ),
        .O(wrcal_final_chk_i_2_n_0));
  FDRE wrcal_final_chk_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_final_chk_i_1_n_0),
        .Q(wrcal_final_chk),
        .R(\init_state_r1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    wrcal_rd_wait_i_1
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(pi_phaselock_start_i_2_n_0),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r_reg[5]_0 [13]),
        .I5(init_state_r),
        .O(wrcal_rd_wait_i_1_n_0));
  FDRE wrcal_rd_wait_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_rd_wait_i_1_n_0),
        .Q(wrcal_rd_wait),
        .R(init_complete_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wrcal_reads[0]_i_1 
       (.I0(wrcal_reads),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .O(\wrcal_reads[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF9)) 
    \wrcal_reads[1]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[0] ),
        .I1(\wrcal_reads_reg_n_0_[1] ),
        .I2(wrcal_reads),
        .O(\wrcal_reads[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hFFE1)) 
    \wrcal_reads[2]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[1] ),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .I2(\wrcal_reads_reg_n_0_[2] ),
        .I3(wrcal_reads),
        .O(\wrcal_reads[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hFFFFFE01)) 
    \wrcal_reads[3]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[0] ),
        .I1(\wrcal_reads_reg_n_0_[1] ),
        .I2(\wrcal_reads_reg_n_0_[2] ),
        .I3(\wrcal_reads_reg_n_0_[3] ),
        .I4(wrcal_reads),
        .O(\wrcal_reads[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
    \wrcal_reads[4]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[2] ),
        .I1(\wrcal_reads_reg_n_0_[1] ),
        .I2(\wrcal_reads_reg_n_0_[0] ),
        .I3(\wrcal_reads_reg_n_0_[3] ),
        .I4(\wrcal_reads_reg_n_0_[4] ),
        .I5(wrcal_reads),
        .O(\wrcal_reads[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \wrcal_reads[5]_i_1 
       (.I0(\wrcal_reads[7]_i_6_n_0 ),
        .I1(\wrcal_reads_reg_n_0_[5] ),
        .I2(wrcal_reads),
        .O(\wrcal_reads[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hFFD2)) 
    \wrcal_reads[6]_i_1 
       (.I0(\wrcal_reads[7]_i_6_n_0 ),
        .I1(\wrcal_reads_reg_n_0_[5] ),
        .I2(\wrcal_reads_reg_n_0_[6] ),
        .I3(wrcal_reads),
        .O(\wrcal_reads[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \wrcal_reads[7]_i_1 
       (.I0(\num_refresh_reg[3]_0 ),
        .I1(\init_state_r[4]_i_5_n_0 ),
        .I2(\init_state_r_reg[5]_0 [12]),
        .I3(pi_phaselock_start_i_2_n_0),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(wrcal_reads02_out));
  LUT3 #(
    .INIT(8'hFE)) 
    \wrcal_reads[7]_i_2 
       (.I0(wrcal_reads),
        .I1(\wrcal_reads[7]_i_5_n_0 ),
        .I2(\wrcal_reads_reg_n_0_[0] ),
        .O(\wrcal_reads[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hFFFFFD02)) 
    \wrcal_reads[7]_i_3 
       (.I0(\wrcal_reads[7]_i_6_n_0 ),
        .I1(\wrcal_reads_reg_n_0_[5] ),
        .I2(\wrcal_reads_reg_n_0_[6] ),
        .I3(\wrcal_reads_reg_n_0_[7] ),
        .I4(wrcal_reads),
        .O(\wrcal_reads[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \wrcal_reads[7]_i_4 
       (.I0(\wrcal_reads[7]_i_5_n_0 ),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .I2(\wrcal_reads[7]_i_7_n_0 ),
        .I3(\init_state_r_reg[5]_0 [9]),
        .I4(\init_state_r_reg[5]_0 [13]),
        .I5(init_state_r),
        .O(wrcal_reads));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \wrcal_reads[7]_i_5 
       (.I0(\wrcal_reads_reg_n_0_[7] ),
        .I1(\wrcal_reads_reg_n_0_[2] ),
        .I2(\wrcal_reads_reg_n_0_[4] ),
        .I3(\wrcal_reads_reg_n_0_[1] ),
        .I4(\wrcal_reads_reg_n_0_[3] ),
        .I5(\wrcal_reads[7]_i_8_n_0 ),
        .O(\wrcal_reads[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \wrcal_reads[7]_i_6 
       (.I0(\wrcal_reads_reg_n_0_[3] ),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .I2(\wrcal_reads_reg_n_0_[1] ),
        .I3(\wrcal_reads_reg_n_0_[2] ),
        .I4(\wrcal_reads_reg_n_0_[4] ),
        .O(\wrcal_reads[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \wrcal_reads[7]_i_7 
       (.I0(\init_state_r_reg[5]_0 [10]),
        .I1(\init_state_r_reg[5]_0 [8]),
        .I2(\init_state_r_reg[5]_0 [11]),
        .I3(\init_state_r_reg[5]_0 [12]),
        .O(\wrcal_reads[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \wrcal_reads[7]_i_8 
       (.I0(\wrcal_reads_reg_n_0_[6] ),
        .I1(\wrcal_reads_reg_n_0_[5] ),
        .O(\wrcal_reads[7]_i_8_n_0 ));
  FDRE \wrcal_reads_reg[0] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[0]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[0] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[1] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[1]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[1] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[2] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[2]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[2] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[3] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[3]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[3] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[4] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[4]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[4] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[5] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[5]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[5] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[6] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[6]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[6] ),
        .R(wrcal_reads02_out));
  FDRE \wrcal_reads_reg[7] 
       (.C(CLK),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[7]_i_3_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[7] ),
        .R(wrcal_reads02_out));
  FDRE wrcal_resume_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_resume_w),
        .Q(wrcal_resume_r),
        .R(1'b0));
  FDRE wrcal_sanity_chk_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_final_chk),
        .Q(wrcal_sanity_chk),
        .R(1'b0));
  (* srl_bus_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg " *) 
  (* srl_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[4]_srl5 " *) 
  SRL16E \wrcal_start_dly_r_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(p_3_out),
        .Q(\wrcal_start_dly_r_reg[4]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h0000010001000000)) 
    \wrcal_start_dly_r_reg[4]_srl5_i_1 
       (.I0(\init_state_r[4]_i_5_n_0 ),
        .I1(\init_state_r_reg[5]_0 [12]),
        .I2(\init_state_r_reg[5]_0 [11]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(p_3_out));
  FDRE \wrcal_start_dly_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrcal_start_dly_r_reg[4]_srl5_n_0 ),
        .Q(wrcal_start_dly_r),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    wrcal_start_i_1
       (.I0(\init_state_r_reg[5]_0 [7]),
        .I1(wrcal_start_dly_r),
        .I2(wrlvl_byte_redo),
        .I3(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .O(wrcal_start_i_1_n_0));
  FDRE wrcal_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_start_i_1_n_0),
        .Q(\init_state_r_reg[5]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrcal_wr_cnt[0]_i_1 
       (.I0(wrcal_wr_cnt_reg[0]),
        .O(\wrcal_wr_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wrcal_wr_cnt[1]_i_1 
       (.I0(wrcal_wr_cnt_reg[0]),
        .I1(wrcal_wr_cnt_reg[1]),
        .O(\wrcal_wr_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \wrcal_wr_cnt[2]_i_1 
       (.I0(wrcal_wr_cnt_reg[2]),
        .I1(wrcal_wr_cnt_reg[1]),
        .I2(wrcal_wr_cnt_reg[0]),
        .O(wrcal_wr_cnt0__0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF444444F4)) 
    \wrcal_wr_cnt[3]_i_1 
       (.I0(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ),
        .I1(prech_req_posedge_r_i_2_n_0),
        .I2(\wrcal_wr_cnt[3]_i_4_n_0 ),
        .I3(wrcal_wr_cnt_reg[3]),
        .I4(wrcal_wr_cnt_reg[2]),
        .I5(\num_refresh_reg[3]_0 ),
        .O(\wrcal_wr_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \wrcal_wr_cnt[3]_i_2 
       (.I0(\cnt_init_mr_r[0]_i_3_n_0 ),
        .I1(init_state_r),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(\init_state_r_reg[5]_0 [12]),
        .I4(\init_state_r[6]_i_3_n_0 ),
        .I5(new_burst_r),
        .O(\wrcal_wr_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hCCC9)) 
    \wrcal_wr_cnt[3]_i_3 
       (.I0(wrcal_wr_cnt_reg[2]),
        .I1(wrcal_wr_cnt_reg[3]),
        .I2(wrcal_wr_cnt_reg[0]),
        .I3(wrcal_wr_cnt_reg[1]),
        .O(wrcal_wr_cnt0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrcal_wr_cnt[3]_i_4 
       (.I0(wrcal_wr_cnt_reg[0]),
        .I1(wrcal_wr_cnt_reg[1]),
        .O(\wrcal_wr_cnt[3]_i_4_n_0 ));
  FDRE \wrcal_wr_cnt_reg[0] 
       (.C(CLK),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(\wrcal_wr_cnt[0]_i_1_n_0 ),
        .Q(wrcal_wr_cnt_reg[0]),
        .R(\wrcal_wr_cnt[3]_i_1_n_0 ));
  FDRE \wrcal_wr_cnt_reg[1] 
       (.C(CLK),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(\wrcal_wr_cnt[1]_i_1_n_0 ),
        .Q(wrcal_wr_cnt_reg[1]),
        .R(\wrcal_wr_cnt[3]_i_1_n_0 ));
  FDSE \wrcal_wr_cnt_reg[2] 
       (.C(CLK),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(wrcal_wr_cnt0__0[2]),
        .Q(wrcal_wr_cnt_reg[2]),
        .S(\wrcal_wr_cnt[3]_i_1_n_0 ));
  FDRE \wrcal_wr_cnt_reg[3] 
       (.C(CLK),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(wrcal_wr_cnt0__0[3]),
        .Q(wrcal_wr_cnt_reg[3]),
        .R(\wrcal_wr_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[11]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(ddr3_ila_basic[2]),
        .I2(wrdata_pat_cnt[0]),
        .O(p_2_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[12]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(wrcal_pat_cnt[1]),
        .I2(ddr3_ila_basic[2]),
        .O(p_2_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h888B)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[13]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(ddr3_ila_basic[2]),
        .I2(wrdata_pat_cnt[1]),
        .I3(wrdata_pat_cnt[0]),
        .O(p_2_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(ddr3_ila_basic[2]),
        .I2(wrcal_pat_cnt[1]),
        .O(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB1)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[20]_i_1 
       (.I0(ddr3_ila_basic[2]),
        .I1(wrdata_pat_cnt[0]),
        .I2(wrcal_pat_cnt[0]),
        .O(p_2_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[21]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(ddr3_ila_basic[2]),
        .O(p_2_out[21]));
  LUT3 #(
    .INIT(8'h8B)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[22]_i_1 
       (.I0(wrcal_pat_cnt[1]),
        .I1(ddr3_ila_basic[2]),
        .I2(wrdata_pat_cnt[0]),
        .O(p_2_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[28]_i_1 
       (.I0(wrcal_pat_cnt[1]),
        .I1(ddr3_ila_basic[2]),
        .I2(wrcal_pat_cnt[0]),
        .O(p_2_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h3505)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[29]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(wrcal_pat_cnt[1]),
        .I2(ddr3_ila_basic[2]),
        .I3(wrcal_pat_cnt[0]),
        .O(p_2_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[30]_i_1 
       (.I0(wrcal_pat_cnt[1]),
        .I1(ddr3_ila_basic[2]),
        .I2(wrcal_pat_cnt[0]),
        .O(p_2_out[30]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h8B03)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_2 
       (.I0(wrcal_pat_cnt[1]),
        .I1(ddr3_ila_basic[2]),
        .I2(wrdata_pat_cnt[0]),
        .I3(wrcal_pat_cnt[0]),
        .O(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h53F3)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[4]_i_1 
       (.I0(wrcal_pat_cnt[1]),
        .I1(wrdata_pat_cnt[0]),
        .I2(ddr3_ila_basic[2]),
        .I3(wrcal_pat_cnt[0]),
        .O(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h02F2)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[5]_i_1 
       (.I0(wrdata_pat_cnt[1]),
        .I1(wrdata_pat_cnt[0]),
        .I2(ddr3_ila_basic[2]),
        .I3(wrcal_pat_cnt[0]),
        .O(p_2_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hCFAA)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[6]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(wrcal_pat_cnt[0]),
        .I2(wrcal_pat_cnt[1]),
        .I3(ddr3_ila_basic[2]),
        .O(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[6]_i_1_n_0 ));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[11] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ),
        .D(p_2_out[11]),
        .Q(phy_wrdata[11]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[12] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ),
        .D(p_2_out[12]),
        .Q(phy_wrdata[12]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[13] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ),
        .D(p_2_out[13]),
        .Q(phy_wrdata[13]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[14] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ),
        .D(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[14]_i_1_n_0 ),
        .Q(phy_wrdata[14]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[20] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ),
        .D(p_2_out[20]),
        .Q(phy_wrdata[20]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[21] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ),
        .D(p_2_out[21]),
        .Q(phy_wrdata[21]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[22] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ),
        .D(p_2_out[22]),
        .Q(phy_wrdata[22]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[23] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ),
        .D(ddr3_ila_basic[2]),
        .Q(phy_wrdata[23]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[28] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ),
        .D(p_2_out[28]),
        .Q(phy_wrdata[28]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[29] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ),
        .D(p_2_out[29]),
        .Q(phy_wrdata[29]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[30] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ),
        .D(p_2_out[30]),
        .Q(phy_wrdata[30]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ),
        .D(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_2_n_0 ),
        .Q(phy_wrdata[31]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[4] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ),
        .D(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[4]_i_1_n_0 ),
        .Q(phy_wrdata[4]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[5] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ),
        .D(p_2_out[5]),
        .Q(phy_wrdata[5]),
        .R(1'b0));
  FDRE \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[6] 
       (.C(CLK),
        .CE(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31]_0 ),
        .D(\wrdq_div2_2to1_rdlvl_first.phy_wrdata[6]_i_1_n_0 ),
        .Q(phy_wrdata[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8AAA8A8)) 
    \wrdqen_div2.phy_wrdata_en_r1_i_1 
       (.I0(new_burst_r),
        .I1(\wrdqen_div2.phy_wrdata_en_r1_i_2_n_0 ),
        .I2(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I3(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ),
        .I4(\init_state_r_reg[5]_0 [8]),
        .I5(\init_state_r_reg[5]_0 [9]),
        .O(phy_wrdata_en_r10));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \wrdqen_div2.phy_wrdata_en_r1_i_2 
       (.I0(\init_state_r_reg[5]_0 [12]),
        .I1(\init_state_r_reg[5]_0 [13]),
        .I2(init_state_r),
        .I3(ddr3_lm_done_r_i_2_n_0),
        .I4(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I5(\DDR3_1rank.phy_int_cs_n[1]_i_2_n_0 ),
        .O(\wrdqen_div2.phy_wrdata_en_r1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \wrdqen_div2.phy_wrdata_en_r1_i_3 
       (.I0(\init_state_r_reg[5]_0 [11]),
        .I1(\init_state_r_reg[5]_0 [10]),
        .I2(init_state_r),
        .I3(\init_state_r_reg[5]_0 [13]),
        .I4(\init_state_r_reg[5]_0 [12]),
        .O(\wrdqen_div2.phy_wrdata_en_r1_i_3_n_0 ));
  FDRE \wrdqen_div2.phy_wrdata_en_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(phy_wrdata_en_r10),
        .Q(phy_wrdata_en_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \wrdqen_div2.wrcal_pat_cnt[0]_i_1 
       (.I0(wrcal_pat_cnt[0]),
        .I1(calib_wrdata_en_i_2_n_0),
        .I2(first_wrcal_pat_r),
        .O(\wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h0EEE)) 
    \wrdqen_div2.wrcal_pat_cnt[1]_i_1 
       (.I0(wrcal_pat_cnt[1]),
        .I1(wrcal_pat_cnt[0]),
        .I2(calib_wrdata_en_i_2_n_0),
        .I3(first_wrcal_pat_r),
        .O(\wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0 ));
  FDRE \wrdqen_div2.wrcal_pat_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrdqen_div2.wrcal_pat_cnt[0]_i_1_n_0 ),
        .Q(wrcal_pat_cnt[0]),
        .R(1'b0));
  FDRE \wrdqen_div2.wrcal_pat_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrdqen_div2.wrcal_pat_cnt[1]_i_1_n_0 ),
        .Q(wrcal_pat_cnt[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \wrdqen_div2.wrdata_pat_cnt[0]_i_1 
       (.I0(wrdata_pat_cnt[0]),
        .I1(calib_wrdata_en_i_2_n_0),
        .I2(first_rdlvl_pat_r),
        .O(\wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h0EEE)) 
    \wrdqen_div2.wrdata_pat_cnt[1]_i_1 
       (.I0(wrdata_pat_cnt[1]),
        .I1(wrdata_pat_cnt[0]),
        .I2(calib_wrdata_en_i_2_n_0),
        .I3(first_rdlvl_pat_r),
        .O(\wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0 ));
  FDRE \wrdqen_div2.wrdata_pat_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrdqen_div2.wrdata_pat_cnt[0]_i_1_n_0 ),
        .Q(wrdata_pat_cnt[0]),
        .R(1'b0));
  FDRE \wrdqen_div2.wrdata_pat_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrdqen_div2.wrdata_pat_cnt[1]_i_1_n_0 ),
        .Q(wrdata_pat_cnt[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000007F7F7F00)) 
    write_calib_i_1
       (.I0(done_dqs_tap_inc),
        .I1(\init_state_r_reg[5]_0 [9]),
        .I2(\DDR3_1rank.phy_int_cs_n[1]_i_4_n_0 ),
        .I3(wrlvl_active_r1),
        .I4(phy_write_calib),
        .I5(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .O(write_calib_i_1_n_0));
  FDRE write_calib_reg
       (.C(CLK),
        .CE(1'b1),
        .D(write_calib_i_1_n_0),
        .Q(phy_write_calib),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000005540)) 
    wrlvl_active_i_1
       (.I0(done_dqs_tap_inc),
        .I1(wrlvl_odt),
        .I2(\en_cnt_div2.wrlvl_odt_i_2_n_0 ),
        .I3(wrlvl_active),
        .I4(wrlvl_rank_done),
        .I5(\num_refresh_reg[3]_0 ),
        .O(wrlvl_active_i_1_n_0));
  FDRE wrlvl_active_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_active),
        .Q(wrlvl_active_r1),
        .R(1'b0));
  FDRE wrlvl_active_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_active_i_1_n_0),
        .Q(wrlvl_active),
        .R(1'b0));
  FDRE wrlvl_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_done_r),
        .Q(wrlvl_done_r1),
        .R(1'b0));
  FDRE wrlvl_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ddr3_ila_basic[0]),
        .Q(wrlvl_done_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000004454)) 
    wrlvl_final_if_rst_i_1
       (.I0(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .I1(wrlvl_final_if_rst),
        .I2(wrlvl_done_r),
        .I3(wrlvl_final_if_rst_i_2_n_0),
        .I4(\num_refresh[3]_i_7_n_0 ),
        .I5(wrlvl_final_if_rst_i_3_n_0),
        .O(wrlvl_final_if_rst_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    wrlvl_final_if_rst_i_2
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(mpr_rdlvl_start_i_3_n_0),
        .I2(\init_state_r_reg[5]_0 [12]),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(init_state_r),
        .I5(\init_state_r_reg[5]_0 [13]),
        .O(wrlvl_final_if_rst_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    wrlvl_final_if_rst_i_3
       (.I0(\init_state_r[6]_i_3_n_0 ),
        .I1(\init_state_r_reg[5]_0 [12]),
        .I2(\init_state_r_reg[5]_0 [13]),
        .I3(init_state_r),
        .I4(\init_state_r_reg[5]_0 [10]),
        .I5(\init_state_r_reg[5]_0 [11]),
        .O(wrlvl_final_if_rst_i_3_n_0));
  FDRE wrlvl_final_if_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_final_if_rst_i_1_n_0),
        .Q(wrlvl_final_if_rst),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AA20)) 
    wrlvl_odt_ctl_i_1
       (.I0(wrlvl_odt_ctl_i_2_n_0),
        .I1(wrlvl_rank_done_r1),
        .I2(wrlvl_rank_done),
        .I3(wrlvl_odt_ctl),
        .I4(\back_to_back_reads_2_1.num_reads_reg[2]_0 ),
        .O(wrlvl_odt_ctl_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFDFFFDFFFDFFFFF)) 
    wrlvl_odt_ctl_i_2
       (.I0(\init_state_r_reg[5]_0 [9]),
        .I1(\cnt_init_mr_r[0]_i_2_n_0 ),
        .I2(pi_phaselock_start_i_2_n_0),
        .I3(\init_state_r_reg[5]_0 [8]),
        .I4(wrlvl_odt_ctl_i_3_n_0),
        .I5(init_state_r1[3]),
        .O(wrlvl_odt_ctl_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    wrlvl_odt_ctl_i_3
       (.I0(init_state_r1[6]),
        .I1(init_state_r1[0]),
        .I2(init_state_r1[5]),
        .I3(init_state_r1[4]),
        .I4(init_state_r1[1]),
        .I5(init_state_r1[2]),
        .O(wrlvl_odt_ctl_i_3_n_0));
  FDRE wrlvl_odt_ctl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_odt_ctl_i_1_n_0),
        .Q(wrlvl_odt_ctl),
        .R(1'b0));
  FDRE wrlvl_rank_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_rank_done),
        .Q(wrlvl_rank_done_r1),
        .R(1'b0));
  (* srl_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r6_reg_srl5 " *) 
  SRL16E wrlvl_rank_done_r6_reg_srl5
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(wrlvl_rank_done_r1),
        .Q(wrlvl_rank_done_r6_reg_srl5_n_0));
  FDRE wrlvl_rank_done_r7_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_rank_done_r6_reg_srl5_n_0),
        .Q(wrlvl_rank_done_r7),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_rdlvl" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_rdlvl
   (idelay_ce_int,
    new_cnt_cpt_r_reg_0,
    rdlvl_stg1_start_r,
    samp_edge_cnt0_en_r,
    idelay_inc_int,
    mpr_rd_rise0_prev_r,
    mpr_rd_fall1_prev_r,
    mpr_rd_rise1_prev_r,
    mpr_rd_fall0_prev_r,
    Q,
    rdlvl_prech_req,
    pi_fine_dly_dec_done,
    pi_cnt_dec_reg_0,
    rdlvl_stg1_done_int_reg_0,
    rdlvl_stg1_rank_done,
    ddr3_ila_basic,
    rdlvl_last_byte_done,
    rdlvl_pi_incdec,
    E,
    \idelay_tap_cnt_r_reg[0][0][4]_0 ,
    rdlvl_stg1_done_int_reg_1,
    rdlvl_stg1_done_int_reg_2,
    rdlvl_last_byte_done_int_reg_0,
    dbg_pi_f_en_r_reg,
    dbg_pi_f_inc_r_reg,
    \calib_sel_reg[1] ,
    prbs_rdlvl_done_pulse0,
    \rnk_cnt_r_reg[0]_0 ,
    pi_calib_done_r1_reg,
    rdlvl_stg1_done_int_reg_3,
    rdlvl_stg1_done_int_reg_4,
    wr_level_done_reg,
    pi_fine_dly_dec_done_reg_0,
    rdlvl_stg1_done_int_reg_5,
    COUNTERLOADVAL,
    found_first_edge_r_reg_0,
    CLK,
    mpr_rdlvl_start_r_reg_0,
    rdlvl_stg1_start_r_reg_0,
    \done_cnt_reg[1]_0 ,
    D,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0 ,
    dqs_po_dec_done,
    idel_adj_inc_reg_0,
    \samp_edge_cnt1_r_reg[0]_0 ,
    found_second_edge_r_reg_0,
    phy_rddata_en,
    ddr3_vio_sync_out,
    idelay_tap_limit_r_reg_0,
    pi_dqs_found_done,
    \init_state_r[0]_i_19 ,
    \init_state_r[4]_i_16 ,
    \pi_dqs_found_lanes_r1_reg[0] ,
    dbg_pi_f_en_r,
    tempmon_pi_f_en_r,
    \pi_dqs_found_lanes_r1_reg[0]_0 ,
    calib_zero_inputs,
    dbg_pi_f_inc_r,
    tempmon_pi_f_inc_r,
    \pi_dqs_found_lanes_r1_reg[0]_1 ,
    \pi_dqs_found_lanes_r1_reg[0]_2 ,
    rdlvl_stg1_done_r1,
    rdlvl_rank_done_r,
    \FSM_onehot_cal1_state_r[34]_i_4_0 ,
    prech_done,
    \mpr_2to1.stable_idel_cnt_reg[0]_0 ,
    \cnt_idel_dec_cpt_r_reg[3]_0 ,
    \pi_rdval_cnt_reg[2]_0 ,
    \pi_rdval_cnt_reg[4]_0 ,
    \cnt_idel_dec_cpt_r_reg[5]_0 ,
    store_sr_req_r_reg_0,
    \pi_rdval_cnt_reg[0]_0 ,
    \pi_rdval_cnt_reg[1]_0 ,
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31] ,
    wrlvl_done_r1,
    \gen_byte_sel_div2.calib_in_common_reg ,
    \gen_byte_sel_div2.calib_in_common_reg_0 ,
    \gen_byte_sel_div2.calib_in_common_reg_1 ,
    tempmon_sel_pi_incdec,
    dbg_sel_pi_incdec_r,
    dbg_sel_po_incdec_r,
    \done_cnt_reg[2]_0 ,
    \idelay_tap_cnt_r_reg[0][0][4]_1 ,
    \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 ,
    \tap_cnt_cpt_r_reg[5]_0 ,
    \wait_cnt_r_reg[0]_0 );
  output idelay_ce_int;
  output new_cnt_cpt_r_reg_0;
  output rdlvl_stg1_start_r;
  output samp_edge_cnt0_en_r;
  output idelay_inc_int;
  output mpr_rd_rise0_prev_r;
  output mpr_rd_fall1_prev_r;
  output mpr_rd_rise1_prev_r;
  output mpr_rd_fall0_prev_r;
  output [0:0]Q;
  output rdlvl_prech_req;
  output pi_fine_dly_dec_done;
  output pi_cnt_dec_reg_0;
  output rdlvl_stg1_done_int_reg_0;
  output rdlvl_stg1_rank_done;
  output [0:0]ddr3_ila_basic;
  output rdlvl_last_byte_done;
  output rdlvl_pi_incdec;
  output [0:0]E;
  output [52:0]\idelay_tap_cnt_r_reg[0][0][4]_0 ;
  output rdlvl_stg1_done_int_reg_1;
  output rdlvl_stg1_done_int_reg_2;
  output rdlvl_last_byte_done_int_reg_0;
  output dbg_pi_f_en_r_reg;
  output dbg_pi_f_inc_r_reg;
  output \calib_sel_reg[1] ;
  output prbs_rdlvl_done_pulse0;
  output \rnk_cnt_r_reg[0]_0 ;
  output pi_calib_done_r1_reg;
  output rdlvl_stg1_done_int_reg_3;
  output rdlvl_stg1_done_int_reg_4;
  output wr_level_done_reg;
  output pi_fine_dly_dec_done_reg_0;
  output rdlvl_stg1_done_int_reg_5;
  output [5:0]COUNTERLOADVAL;
  input [0:0]found_first_edge_r_reg_0;
  input CLK;
  input mpr_rdlvl_start_r_reg_0;
  input rdlvl_stg1_start_r_reg_0;
  input \done_cnt_reg[1]_0 ;
  input [0:0]D;
  input [0:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0 ;
  input [0:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0 ;
  input [0:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0 ;
  input dqs_po_dec_done;
  input [0:0]idel_adj_inc_reg_0;
  input \samp_edge_cnt1_r_reg[0]_0 ;
  input found_second_edge_r_reg_0;
  input phy_rddata_en;
  input [2:0]ddr3_vio_sync_out;
  input idelay_tap_limit_r_reg_0;
  input pi_dqs_found_done;
  input \init_state_r[0]_i_19 ;
  input \init_state_r[4]_i_16 ;
  input \pi_dqs_found_lanes_r1_reg[0] ;
  input dbg_pi_f_en_r;
  input tempmon_pi_f_en_r;
  input \pi_dqs_found_lanes_r1_reg[0]_0 ;
  input calib_zero_inputs;
  input dbg_pi_f_inc_r;
  input tempmon_pi_f_inc_r;
  input \pi_dqs_found_lanes_r1_reg[0]_1 ;
  input \pi_dqs_found_lanes_r1_reg[0]_2 ;
  input rdlvl_stg1_done_r1;
  input rdlvl_rank_done_r;
  input \FSM_onehot_cal1_state_r[34]_i_4_0 ;
  input prech_done;
  input \mpr_2to1.stable_idel_cnt_reg[0]_0 ;
  input \cnt_idel_dec_cpt_r_reg[3]_0 ;
  input \pi_rdval_cnt_reg[2]_0 ;
  input \pi_rdval_cnt_reg[4]_0 ;
  input \cnt_idel_dec_cpt_r_reg[5]_0 ;
  input store_sr_req_r_reg_0;
  input \pi_rdval_cnt_reg[0]_0 ;
  input \pi_rdval_cnt_reg[1]_0 ;
  input \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31] ;
  input wrlvl_done_r1;
  input \gen_byte_sel_div2.calib_in_common_reg ;
  input \gen_byte_sel_div2.calib_in_common_reg_0 ;
  input \gen_byte_sel_div2.calib_in_common_reg_1 ;
  input tempmon_sel_pi_incdec;
  input dbg_sel_pi_incdec_r;
  input dbg_sel_po_incdec_r;
  input \done_cnt_reg[2]_0 ;
  input [0:0]\idelay_tap_cnt_r_reg[0][0][4]_1 ;
  input [27:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 ;
  input [0:0]\tap_cnt_cpt_r_reg[5]_0 ;
  input [0:0]\wait_cnt_r_reg[0]_0 ;

  wire CLK;
  wire [5:0]COUNTERLOADVAL;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_cal1_state_r[10]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[13]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[14]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[14]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[15]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[15]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[16]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[16]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[16]_i_4_n_0 ;
  wire \FSM_onehot_cal1_state_r[1]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[20]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[21]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[21]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[21]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[22]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[29]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[2]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_3_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_4_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_4_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_5_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_6_n_0 ;
  wire \FSM_onehot_cal1_state_r[34]_i_7_n_0 ;
  wire \FSM_onehot_cal1_state_r[4]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[5]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[5]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[6]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[6]_i_2_n_0 ;
  wire \FSM_onehot_cal1_state_r[7]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[8]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r[9]_i_1_n_0 ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[11] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[15] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[16] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[1] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[20] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[22] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[29] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[34] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[3] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[7] ;
  wire \FSM_onehot_cal1_state_r_reg_n_0_[8] ;
  wire [0:0]Q;
  wire cal1_dlyce_cpt_r;
  wire cal1_dlyce_cpt_r_reg_n_0;
  wire cal1_dlyinc_cpt_r;
  wire cal1_dlyinc_cpt_r_reg_n_0;
  wire cal1_dq_idel_ce;
  wire cal1_dq_idel_inc;
  wire cal1_prech_req_r__0;
  wire \cal1_state_r1_reg_n_0_[0] ;
  wire \cal1_state_r1_reg_n_0_[1] ;
  wire \cal1_state_r1_reg_n_0_[2] ;
  wire \cal1_state_r1_reg_n_0_[3] ;
  wire \cal1_state_r1_reg_n_0_[4] ;
  wire \cal1_state_r1_reg_n_0_[5] ;
  wire cal1_wait_cnt_en_r;
  wire cal1_wait_cnt_en_r0;
  wire cal1_wait_cnt_en_r_i_2_n_0;
  wire \cal1_wait_cnt_r[4]_i_1_n_0 ;
  wire [4:0]cal1_wait_cnt_r_reg;
  wire cal1_wait_r;
  wire cal1_wait_r_i_1_n_0;
  wire \calib_sel_reg[1] ;
  wire calib_zero_inputs;
  wire [5:0]cnt_idel_dec_cpt_r;
  wire [4:0]cnt_idel_dec_cpt_r1;
  wire \cnt_idel_dec_cpt_r[0]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[0]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_11_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_12_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_13_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_14_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_15_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_7_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_8_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_9_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_10_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_11_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_12_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_13_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_7_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_9_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_1_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_0 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_1 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_2 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_4 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_5 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_10_n_6 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_2_n_1 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_2_n_2 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_2_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[3]_0 ;
  wire \cnt_idel_dec_cpt_r_reg[4]_i_2_n_1 ;
  wire \cnt_idel_dec_cpt_r_reg[4]_i_2_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[4]_i_8_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[4]_i_8_n_6 ;
  wire \cnt_idel_dec_cpt_r_reg[4]_i_8_n_7 ;
  wire \cnt_idel_dec_cpt_r_reg[5]_0 ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[0] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[1] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[2] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[3] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[4] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[5] ;
  wire \cnt_shift_r[0]_i_1_n_0 ;
  wire \cnt_shift_r[1]_i_1_n_0 ;
  wire \cnt_shift_r[1]_i_2_n_0 ;
  wire \cnt_shift_r[2]_i_1_n_0 ;
  wire \cnt_shift_r[3]_i_1_n_0 ;
  wire \cnt_shift_r[3]_i_2_n_0 ;
  wire [3:0]cnt_shift_r_reg;
  wire [5:5]dbg_cpt_first_edge_taps;
  wire dbg_cpt_first_edge_taps0;
  wire [5:5]dbg_cpt_second_edge_taps;
  wire dbg_pi_f_en_r;
  wire dbg_pi_f_en_r_reg;
  wire dbg_pi_f_inc_r;
  wire dbg_pi_f_inc_r_reg;
  wire dbg_sel_pi_incdec_r;
  wire dbg_sel_po_incdec_r;
  wire [0:0]ddr3_ila_basic;
  wire \ddr3_ila_rdpath[134]_INST_0_i_1_n_0 ;
  wire \ddr3_ila_rdpath[135]_INST_0_i_1_n_0 ;
  wire \ddr3_ila_rdpath[40]_INST_0_i_1_n_0 ;
  wire \ddr3_ila_rdpath[40]_INST_0_i_2_n_0 ;
  wire \ddr3_ila_rdpath[41]_INST_0_i_1_n_0 ;
  wire \ddr3_ila_rdpath[41]_INST_0_i_2_n_0 ;
  wire \ddr3_ila_rdpath[42]_INST_0_i_1_n_0 ;
  wire \ddr3_ila_rdpath[42]_INST_0_i_2_n_0 ;
  wire \ddr3_ila_rdpath[43]_INST_0_i_1_n_0 ;
  wire [2:0]ddr3_vio_sync_out;
  wire detect_edge_done_r;
  wire detect_edge_done_r_i_1_n_0;
  wire detect_edge_done_r_i_2_n_0;
  wire [3:0]done_cnt;
  wire done_cnt1;
  wire \done_cnt[0]_i_1_n_0 ;
  wire \done_cnt[1]_i_1_n_0 ;
  wire \done_cnt[2]_i_1_n_0 ;
  wire \done_cnt[3]_i_1_n_0 ;
  wire \done_cnt_reg[1]_0 ;
  wire \done_cnt_reg[2]_0 ;
  wire dqs_po_dec_done;
  wire dqs_po_dec_done_r1;
  wire dqs_po_dec_done_r2;
  wire fine_dly_dec_done_r1;
  wire fine_dly_dec_done_r1_i_1_n_0;
  wire fine_dly_dec_done_r1_i_2_n_0;
  wire fine_dly_dec_done_r2;
  wire [5:0]first_edge_taps_r;
  wire \first_edge_taps_r[5]_i_1_n_0 ;
  wire \first_edge_taps_r[5]_i_2_n_0 ;
  wire \first_edge_taps_r[5]_i_3_n_0 ;
  wire \first_edge_taps_r_reg_n_0_[0] ;
  wire \first_edge_taps_r_reg_n_0_[1] ;
  wire \first_edge_taps_r_reg_n_0_[2] ;
  wire \first_edge_taps_r_reg_n_0_[3] ;
  wire \first_edge_taps_r_reg_n_0_[4] ;
  wire \first_edge_taps_r_reg_n_0_[5] ;
  wire found_edge_r_i_1_n_0;
  wire found_edge_r_i_2_n_0;
  wire found_edge_r_reg_n_0;
  wire found_first_edge_r_i_1_n_0;
  wire [0:0]found_first_edge_r_reg_0;
  wire found_first_edge_r_reg_n_0;
  wire found_second_edge_r_i_1_n_0;
  wire found_second_edge_r_reg_0;
  wire found_second_edge_r_reg_n_0;
  wire found_stable_eye_last_r;
  wire found_stable_eye_last_r_i_1_n_0;
  wire found_stable_eye_r_i_1_n_0;
  wire found_stable_eye_r_i_2_n_0;
  wire found_stable_eye_r_reg_n_0;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire \gen_byte_sel_div2.calib_in_common_reg_0 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_1 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_93 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_77 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_69 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_85 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_38 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_22 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_6 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_54 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_94 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_78 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_70 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_86 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_40 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_24 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_8 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_56 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_95 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_79 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_71 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_87 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_42 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_26 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_10 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_58 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_96 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_80 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_72 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_88 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_44 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_28 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_12 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_60 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_97 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_81 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_73 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_89 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_46 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_30 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_14 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_62 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_98 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_82 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_74 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_90 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_48 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_32 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_16 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_64 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_99 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_83 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_75 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_91 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_50 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_34 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_18 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_66 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_100 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_84 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_76 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_92 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_52 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_36 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_20 ;
  wire [1:0]\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_68 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.idel_pat_data_match_i_1_n_0 ;
  wire \gen_pat_match_div2.idel_pat_data_match_reg_n_0 ;
  wire \gen_pat_match_div2.pat0_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div2.pat0_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat0_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.pat0_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat0_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.pat0_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat0_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.pat0_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat0_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.pat1_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.pat1_match_rise1_and_r_i_2_n_0 ;
  wire [0:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 ;
  wire [0:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 ;
  wire [0:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 ;
  wire [27:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 ;
  wire [1:0]\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0] ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg0__0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0 ;
  wire \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 ;
  wire \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ;
  wire \gen_track_left_edge[0].pb_found_edge_r[0]_i_3_n_0 ;
  wire \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ;
  wire \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0 ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 ;
  wire \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0 ;
  wire \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ;
  wire \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 ;
  wire \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0 ;
  wire \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ;
  wire \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 ;
  wire \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0 ;
  wire \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ;
  wire \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 ;
  wire \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0 ;
  wire \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ;
  wire \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 ;
  wire \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0 ;
  wire \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ;
  wire \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 ;
  wire \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0 ;
  wire \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ;
  wire \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 ;
  wire \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0 ;
  wire \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ;
  wire \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0 ;
  wire idel_adj_inc_i_1_n_0;
  wire [0:0]idel_adj_inc_reg_0;
  wire idel_adj_inc_reg_n_0;
  wire [4:0]idel_dec_cnt;
  wire \idel_dec_cnt[3]_i_2_n_0 ;
  wire \idel_dec_cnt[4]_i_1_n_0 ;
  wire \idel_dec_cnt[4]_i_3_n_0 ;
  wire \idel_dec_cnt[4]_i_4_n_0 ;
  wire \idel_dec_cnt[4]_i_5_n_0 ;
  wire \idel_dec_cnt[4]_i_6_n_0 ;
  wire \idel_dec_cnt[4]_i_7_n_0 ;
  wire \idel_dec_cnt_reg_n_0_[0] ;
  wire \idel_dec_cnt_reg_n_0_[1] ;
  wire \idel_dec_cnt_reg_n_0_[2] ;
  wire \idel_dec_cnt_reg_n_0_[3] ;
  wire \idel_dec_cnt_reg_n_0_[4] ;
  wire idel_mpr_pat_detect_r;
  wire idel_pat0_data_match_r0__0;
  wire idel_pat0_match_fall0_and_r;
  wire [7:0]idel_pat0_match_fall0_r;
  wire idel_pat0_match_fall1_and_r;
  wire [7:0]idel_pat0_match_fall1_r;
  wire idel_pat0_match_rise0_and_r;
  wire [7:0]idel_pat0_match_rise0_r;
  wire idel_pat0_match_rise1_and_r;
  wire [7:0]idel_pat0_match_rise1_r;
  wire idel_pat1_data_match_r0__0;
  wire idel_pat1_match_fall0_and_r;
  wire idel_pat1_match_fall0_r;
  wire idel_pat1_match_fall1_and_r;
  wire idel_pat1_match_fall1_r;
  wire idel_pat1_match_rise0_and_r;
  wire idel_pat1_match_rise0_r;
  wire idel_pat1_match_rise1_and_r;
  wire idel_pat1_match_rise1_r;
  wire idel_pat_detect_valid_r_i_1_n_0;
  wire idel_pat_detect_valid_r_reg_n_0;
  wire idelay_ce_int;
  wire idelay_inc_int;
  wire \idelay_tap_cnt_r[0][0][0]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][0][1]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][0][2]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][0][3]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][0][3]_i_2_n_0 ;
  wire \idelay_tap_cnt_r[0][0][4]_i_2_n_0 ;
  wire \idelay_tap_cnt_r[0][0][4]_i_4_n_0 ;
  wire [52:0]\idelay_tap_cnt_r_reg[0][0][4]_0 ;
  wire [0:0]\idelay_tap_cnt_r_reg[0][0][4]_1 ;
  wire [4:0]idelay_tap_cnt_slice_r;
  wire idelay_tap_limit_r_i_1_n_0;
  wire idelay_tap_limit_r_i_2_n_0;
  wire idelay_tap_limit_r_reg_0;
  wire idelay_tap_limit_r_reg_n_0;
  wire inhibit_edge_detect_r;
  wire \init_state_r[0]_i_19 ;
  wire \init_state_r[4]_i_16 ;
  wire \mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0 ;
  wire \mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0 ;
  wire \mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0 ;
  wire \mpr_2to1.inhibit_edge_detect_r_i_1_n_0 ;
  wire \mpr_2to1.inhibit_edge_detect_r_i_2_n_0 ;
  wire \mpr_2to1.inhibit_edge_detect_r_i_3_n_0 ;
  wire \mpr_2to1.inhibit_edge_detect_r_i_4_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[0]_i_1_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[1]_i_1_n_0 ;
  wire \mpr_2to1.stable_idel_cnt[2]_i_1_n_0 ;
  wire \mpr_2to1.stable_idel_cnt_reg[0]_0 ;
  wire \mpr_2to1.stable_idel_cnt_reg_n_0_[0] ;
  wire \mpr_2to1.stable_idel_cnt_reg_n_0_[1] ;
  wire \mpr_2to1.stable_idel_cnt_reg_n_0_[2] ;
  wire mpr_dec_cpt_r;
  wire mpr_dec_cpt_r_i_1_n_0;
  wire mpr_dec_cpt_r_reg_n_0;
  wire mpr_rd_fall0_prev_r;
  wire mpr_rd_fall1_prev_r;
  wire mpr_rd_rise0_prev_r;
  wire mpr_rd_rise0_prev_r0;
  wire mpr_rd_rise1_prev_r;
  wire mpr_rdlvl_start_r;
  wire mpr_rdlvl_start_r_reg_0;
  wire new_cnt_cpt_r;
  wire new_cnt_cpt_r_i_2_n_0;
  wire new_cnt_cpt_r_reg_0;
  wire p_0_in;
  wire p_0_in101_in;
  wire p_0_in116_in;
  wire p_0_in123_in;
  wire p_0_in125_in;
  wire p_0_in129_in;
  wire p_0_in133_in;
  wire p_0_in137_in;
  wire p_0_in141_in;
  wire p_0_in145_in;
  wire p_0_in149_in;
  wire p_0_in14_in;
  wire p_0_in153_in;
  wire p_0_in157_in;
  wire p_0_in161_in;
  wire p_0_in165_in;
  wire p_0_in169_in;
  wire p_0_in16_in;
  wire p_0_in173_in;
  wire p_0_in187_in;
  wire p_0_in19_in;
  wire p_0_in22_in;
  wire p_0_in25_in;
  wire p_0_in28_in;
  wire p_0_in31_in;
  wire p_0_in86_in;
  wire p_0_in89_in;
  wire p_0_in92_in;
  wire p_0_in95_in;
  wire p_0_in98_in;
  wire [5:2]p_0_in__0;
  wire [4:0]p_0_in__0__0;
  wire [4:0]p_0_in__1;
  wire [4:0]p_0_in__2;
  wire [4:0]p_0_in__3;
  wire [4:0]p_0_in__4;
  wire [4:0]p_0_in__5;
  wire [4:0]p_0_in__6;
  wire [4:0]p_0_in__7;
  wire [4:0]p_0_in__8;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_1_in124_in;
  wire p_1_in128_in;
  wire p_1_in132_in;
  wire p_1_in136_in;
  wire p_1_in140_in;
  wire p_1_in144_in;
  wire p_1_in148_in;
  wire p_1_in152_in;
  wire p_1_in156_in;
  wire p_1_in15_in;
  wire p_1_in160_in;
  wire p_1_in164_in;
  wire p_1_in168_in;
  wire p_1_in172_in;
  wire p_1_in176_in;
  wire p_1_in17_in;
  wire p_1_in20_in;
  wire p_1_in23_in;
  wire p_1_in26_in;
  wire p_1_in29_in;
  wire p_1_in32_in;
  wire p_2_in;
  wire p_2_in126_in;
  wire p_2_in130_in;
  wire p_2_in134_in;
  wire p_2_in138_in;
  wire p_2_in142_in;
  wire p_2_in146_in;
  wire p_2_in150_in;
  wire p_2_in154_in;
  wire p_2_in158_in;
  wire p_2_in162_in;
  wire p_2_in166_in;
  wire p_2_in170_in;
  wire p_2_in174_in;
  wire p_3_in;
  wire p_3_in127_in;
  wire p_3_in131_in;
  wire p_3_in135_in;
  wire p_3_in139_in;
  wire p_3_in143_in;
  wire p_3_in147_in;
  wire p_3_in151_in;
  wire p_3_in155_in;
  wire p_3_in159_in;
  wire p_3_in163_in;
  wire p_3_in167_in;
  wire p_3_in171_in;
  wire p_3_in175_in;
  wire p_3_in4_in;
  wire p_8_in;
  wire p_9_in;
  wire pat0_data_match_r0__0;
  wire pat0_match_fall0_and_r;
  wire [7:0]pat0_match_fall0_r;
  wire pat0_match_fall1_and_r;
  wire [7:0]pat0_match_fall1_r;
  wire pat0_match_rise0_and_r;
  wire [7:0]pat0_match_rise0_r;
  wire pat0_match_rise1_and_r;
  wire [7:0]pat0_match_rise1_r;
  wire pat1_data_match_r0__0;
  wire pat1_match_fall0_and_r;
  wire pat1_match_fall0_r;
  wire pat1_match_fall1_and_r;
  wire pat1_match_fall1_r;
  wire pat1_match_rise0_and_r;
  wire pat1_match_rise0_r;
  wire pat1_match_rise1_and_r;
  wire pat1_match_rise1_r;
  wire pb_cnt_eye_size_r;
  wire pb_detect_edge;
  wire [7:0]pb_detect_edge_done_r;
  wire [7:0]pb_found_stable_eye_r;
  wire phy_rddata_en;
  wire pi_calib_done_r1_reg;
  wire pi_cnt_dec_i_1_n_0;
  wire pi_cnt_dec_i_2_n_0;
  wire pi_cnt_dec_reg_0;
  wire pi_counter_load_en;
  wire [5:0]pi_counter_load_val;
  wire pi_dqs_found_done;
  wire \pi_dqs_found_lanes_r1_reg[0] ;
  wire \pi_dqs_found_lanes_r1_reg[0]_0 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_1 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_2 ;
  wire pi_en_stg2_f_timing;
  wire pi_en_stg2_f_timing_i_1_n_0;
  wire pi_fine_dly_dec_done;
  wire pi_fine_dly_dec_done_reg_0;
  wire [5:0]pi_rdval_cnt;
  wire \pi_rdval_cnt[0]_i_1_n_0 ;
  wire \pi_rdval_cnt[1]_i_1_n_0 ;
  wire \pi_rdval_cnt[2]_i_1_n_0 ;
  wire \pi_rdval_cnt[3]_i_1_n_0 ;
  wire \pi_rdval_cnt[3]_i_2_n_0 ;
  wire \pi_rdval_cnt[3]_i_3_n_0 ;
  wire \pi_rdval_cnt[4]_i_1_n_0 ;
  wire \pi_rdval_cnt[5]_i_1_n_0 ;
  wire \pi_rdval_cnt[5]_i_2_n_0 ;
  wire \pi_rdval_cnt[5]_i_3_n_0 ;
  wire \pi_rdval_cnt[5]_i_4_n_0 ;
  wire \pi_rdval_cnt_reg[0]_0 ;
  wire \pi_rdval_cnt_reg[1]_0 ;
  wire \pi_rdval_cnt_reg[2]_0 ;
  wire \pi_rdval_cnt_reg[4]_0 ;
  wire pi_stg2_f_incdec_timing;
  wire pi_stg2_f_incdec_timing_i_1_n_0;
  wire pi_stg2_load_timing;
  wire pi_stg2_load_timing0;
  wire pi_stg2_load_timing_i_1_n_0;
  wire [5:0]pi_stg2_reg_l_timing;
  wire \pi_stg2_reg_l_timing[5]_i_1_n_0 ;
  wire prbs_rdlvl_done_pulse0;
  wire prech_done;
  wire \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ;
  wire \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ;
  wire rdlvl_last_byte_done;
  wire rdlvl_last_byte_done_int_i_1_n_0;
  wire rdlvl_last_byte_done_int_reg_0;
  wire rdlvl_pi_incdec;
  wire rdlvl_pi_incdec_i_1_n_0;
  wire rdlvl_pi_incdec_i_2_n_0;
  wire rdlvl_pi_incdec_i_3_n_0;
  wire rdlvl_pi_incdec_i_4_n_0;
  wire rdlvl_pi_stg2_f_en;
  wire rdlvl_pi_stg2_f_incdec;
  wire rdlvl_prech_req;
  wire rdlvl_rank_done_r;
  wire rdlvl_rank_done_r_i_1_n_0;
  wire rdlvl_stg1_done_int;
  wire rdlvl_stg1_done_int_i_1_n_0;
  wire rdlvl_stg1_done_int_reg_0;
  wire rdlvl_stg1_done_int_reg_1;
  wire rdlvl_stg1_done_int_reg_2;
  wire rdlvl_stg1_done_int_reg_3;
  wire rdlvl_stg1_done_int_reg_4;
  wire rdlvl_stg1_done_int_reg_5;
  wire rdlvl_stg1_done_r1;
  wire rdlvl_stg1_err_i_1_n_0;
  wire rdlvl_stg1_rank_done;
  wire rdlvl_stg1_start_r;
  wire rdlvl_stg1_start_r_reg_0;
  wire [1:0]regl_dqs_cnt;
  wire \regl_dqs_cnt[0]_i_1_n_0 ;
  wire \regl_dqs_cnt[1]_i_1_n_0 ;
  wire \regl_dqs_cnt[1]_i_2_n_0 ;
  wire [1:0]regl_rank_cnt;
  wire \regl_rank_cnt[0]_i_1_n_0 ;
  wire \regl_rank_cnt[1]_i_1_n_0 ;
  wire \right_edge_taps_r[5]_i_1_n_0 ;
  wire \right_edge_taps_r_reg_n_0_[0] ;
  wire \right_edge_taps_r_reg_n_0_[1] ;
  wire \right_edge_taps_r_reg_n_0_[2] ;
  wire \right_edge_taps_r_reg_n_0_[3] ;
  wire \right_edge_taps_r_reg_n_0_[4] ;
  wire \right_edge_taps_r_reg_n_0_[5] ;
  wire \rnk_cnt_r[0]_i_1__0_n_0 ;
  wire \rnk_cnt_r[1]_i_1__0_n_0 ;
  wire \rnk_cnt_r_reg[0]_0 ;
  wire \rnk_cnt_r_reg_n_0_[0] ;
  wire \rnk_cnt_r_reg_n_0_[1] ;
  wire samp_cnt_done_r_i_1_n_0;
  wire samp_cnt_done_r_i_2_n_0;
  wire samp_cnt_done_r_i_3_n_0;
  wire samp_cnt_done_r_i_4_n_0;
  wire samp_cnt_done_r_reg_n_0;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt0_r[0]_i_3_n_0 ;
  wire [11:0]samp_edge_cnt0_r_reg;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_0 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_1 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_2 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_3 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_4 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_5 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_6 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_7 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_0 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_1 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_2 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_3 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_4 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_5 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_6 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_7 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_1 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_2 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_3 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_4 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_5 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_6 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_7 ;
  wire samp_edge_cnt1_en_r;
  wire samp_edge_cnt1_en_r0;
  wire samp_edge_cnt1_en_r_i_2_n_0;
  wire samp_edge_cnt1_en_r_i_3_n_0;
  wire \samp_edge_cnt1_r[0]_i_2_n_0 ;
  wire [11:0]samp_edge_cnt1_r_reg;
  wire \samp_edge_cnt1_r_reg[0]_0 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_0 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_1 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_2 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_3 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_4 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_5 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_6 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_7 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_0 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_1 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_2 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_3 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_4 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_5 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_6 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_7 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_1 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_2 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_3 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_4 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_5 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_6 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_7 ;
  wire \second_edge_taps_r[0]_i_1_n_0 ;
  wire \second_edge_taps_r[1]_i_1_n_0 ;
  wire \second_edge_taps_r[2]_i_1_n_0 ;
  wire \second_edge_taps_r[3]_i_1_n_0 ;
  wire \second_edge_taps_r[4]_i_1_n_0 ;
  wire \second_edge_taps_r[5]_i_1_n_0 ;
  wire \second_edge_taps_r[5]_i_2_n_0 ;
  wire \second_edge_taps_r[5]_i_3_n_0 ;
  wire \second_edge_taps_r_reg_n_0_[0] ;
  wire \second_edge_taps_r_reg_n_0_[1] ;
  wire \second_edge_taps_r_reg_n_0_[2] ;
  wire \second_edge_taps_r_reg_n_0_[3] ;
  wire \second_edge_taps_r_reg_n_0_[4] ;
  wire \second_edge_taps_r_reg_n_0_[5] ;
  wire sr_valid_r1;
  wire sr_valid_r2;
  wire sr_valid_r_i_1_n_0;
  wire sr_valid_r_reg_n_0;
  wire stable_idel_cnt;
  wire stable_idel_cnt0;
  wire store_sr_r0;
  wire store_sr_r_i_1_n_0;
  wire store_sr_r_reg_n_0;
  wire store_sr_req_pulsed_r;
  wire store_sr_req_pulsed_r__0;
  wire store_sr_req_r;
  wire store_sr_req_r_reg_0;
  wire store_sr_req_r_reg_n_0;
  wire tap_cnt_cpt_r;
  wire \tap_cnt_cpt_r[1]_i_1_n_0 ;
  wire \tap_cnt_cpt_r[5]_i_4_n_0 ;
  wire \tap_cnt_cpt_r[5]_i_5_n_0 ;
  wire \tap_cnt_cpt_r[5]_i_6_n_0 ;
  wire [0:0]\tap_cnt_cpt_r_reg[5]_0 ;
  wire \tap_cnt_cpt_r_reg_n_0_[0] ;
  wire \tap_cnt_cpt_r_reg_n_0_[1] ;
  wire \tap_cnt_cpt_r_reg_n_0_[2] ;
  wire \tap_cnt_cpt_r_reg_n_0_[3] ;
  wire \tap_cnt_cpt_r_reg_n_0_[4] ;
  wire \tap_cnt_cpt_r_reg_n_0_[5] ;
  wire tap_limit_cpt_r;
  wire tap_limit_cpt_r_i_1_n_0;
  wire tap_limit_cpt_r_i_2_n_0;
  wire tempmon_pi_f_en_r;
  wire tempmon_pi_f_inc_r;
  wire tempmon_sel_pi_incdec;
  wire wait_cnt_r0;
  wire [3:0]wait_cnt_r0__0;
  wire \wait_cnt_r[1]_i_1__0_n_0 ;
  wire [3:0]wait_cnt_r_reg;
  wire [0:0]\wait_cnt_r_reg[0]_0 ;
  wire wr_level_done_reg;
  wire \wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31] ;
  wire wrlvl_done_r1;
  wire [0:0]\NLW_cnt_idel_dec_cpt_r_reg[2]_i_10_O_UNCONNECTED ;
  wire [0:0]\NLW_cnt_idel_dec_cpt_r_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_cnt_idel_dec_cpt_r_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_idel_dec_cpt_r_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \FSM_onehot_cal1_state_r[10]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(found_edge_r_reg_n_0),
        .I2(found_stable_eye_last_r),
        .I3(found_first_edge_r_reg_n_0),
        .I4(tap_limit_cpt_r),
        .O(\FSM_onehot_cal1_state_r[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \FSM_onehot_cal1_state_r[13]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .I1(mpr_rdlvl_start_r),
        .I2(mpr_rdlvl_start_r_reg_0),
        .O(\FSM_onehot_cal1_state_r[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_cal1_state_r[14]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[14]_i_2_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .O(\FSM_onehot_cal1_state_r[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \FSM_onehot_cal1_state_r[14]_i_2 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I5(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .O(\FSM_onehot_cal1_state_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \FSM_onehot_cal1_state_r[15]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[16]_i_4_n_0 ),
        .I1(mpr_dec_cpt_r_reg_n_0),
        .I2(\FSM_onehot_cal1_state_r[16]_i_3_n_0 ),
        .I3(\FSM_onehot_cal1_state_r[15]_i_2_n_0 ),
        .I4(p_12_in),
        .O(\FSM_onehot_cal1_state_r[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_cal1_state_r[15]_i_2 
       (.I0(\idel_dec_cnt_reg_n_0_[4] ),
        .I1(\idel_dec_cnt_reg_n_0_[2] ),
        .I2(\idel_dec_cnt_reg_n_0_[0] ),
        .I3(\idel_dec_cnt_reg_n_0_[1] ),
        .I4(\idel_dec_cnt_reg_n_0_[3] ),
        .I5(\pi_rdval_cnt[5]_i_3_n_0 ),
        .O(\FSM_onehot_cal1_state_r[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF4F4F4F44444444)) 
    \FSM_onehot_cal1_state_r[16]_i_1 
       (.I0(store_sr_req_r_reg_0),
        .I1(p_3_in4_in),
        .I2(\FSM_onehot_cal1_state_r[21]_i_2_n_0 ),
        .I3(\FSM_onehot_cal1_state_r[16]_i_3_n_0 ),
        .I4(\FSM_onehot_cal1_state_r[16]_i_4_n_0 ),
        .I5(mpr_dec_cpt_r_reg_n_0),
        .O(\FSM_onehot_cal1_state_r[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_cal1_state_r[16]_i_3 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(\FSM_onehot_cal1_state_r[14]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_onehot_cal1_state_r[16]_i_4 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [48]),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [52]),
        .I2(\idelay_tap_cnt_r_reg[0][0][4]_0 [51]),
        .I3(\idelay_tap_cnt_r_reg[0][0][4]_0 [50]),
        .I4(\idelay_tap_cnt_r_reg[0][0][4]_0 [49]),
        .O(\FSM_onehot_cal1_state_r[16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_cal1_state_r[1]_i_1 
       (.I0(mpr_dec_cpt_r),
        .I1(p_13_in),
        .I2(p_9_in),
        .O(\FSM_onehot_cal1_state_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_cal1_state_r[1]_i_2 
       (.I0(p_3_in4_in),
        .I1(store_sr_req_r_reg_0),
        .O(mpr_dec_cpt_r));
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_cal1_state_r[20]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(idel_adj_inc_reg_n_0),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .O(\FSM_onehot_cal1_state_r[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF1F1F1F1F1F1F1)) 
    \FSM_onehot_cal1_state_r[21]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[21]_i_2_n_0 ),
        .I1(mpr_dec_cpt_r_reg_n_0),
        .I2(\FSM_onehot_cal1_state_r[21]_i_3_n_0 ),
        .I3(idel_mpr_pat_detect_r),
        .I4(idel_pat_detect_valid_r_reg_n_0),
        .I5(p_0_in187_in),
        .O(\FSM_onehot_cal1_state_r[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_cal1_state_r[21]_i_2 
       (.I0(p_12_in),
        .I1(\FSM_onehot_cal1_state_r[15]_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \FSM_onehot_cal1_state_r[21]_i_3 
       (.I0(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .I3(idel_adj_inc_reg_n_0),
        .I4(p_8_in),
        .O(\FSM_onehot_cal1_state_r[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \FSM_onehot_cal1_state_r[22]_i_1 
       (.I0(idelay_tap_limit_r_reg_n_0),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .I3(idel_mpr_pat_detect_r),
        .I4(idel_pat_detect_valid_r_reg_n_0),
        .I5(p_0_in187_in),
        .O(\FSM_onehot_cal1_state_r[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    \FSM_onehot_cal1_state_r[29]_i_1 
       (.I0(store_sr_req_pulsed_r),
        .I1(found_edge_r_reg_n_0),
        .I2(found_stable_eye_last_r),
        .I3(found_first_edge_r_reg_n_0),
        .I4(tap_limit_cpt_r),
        .O(\FSM_onehot_cal1_state_r[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0455040404040404)) 
    \FSM_onehot_cal1_state_r[2]_i_1 
       (.I0(idelay_tap_limit_r_reg_n_0),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .I3(idel_mpr_pat_detect_r),
        .I4(idel_pat_detect_valid_r_reg_n_0),
        .I5(p_0_in187_in),
        .O(\FSM_onehot_cal1_state_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    \FSM_onehot_cal1_state_r[34]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[11] ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I2(cal1_wait_r),
        .I3(p_0_in116_in),
        .I4(\FSM_onehot_cal1_state_r[34]_i_3_n_0 ),
        .I5(\FSM_onehot_cal1_state_r[34]_i_4_n_0 ),
        .O(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_cal1_state_r[34]_i_2 
       (.I0(p_0_in187_in),
        .I1(idel_pat_detect_valid_r_reg_n_0),
        .O(\FSM_onehot_cal1_state_r[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_cal1_state_r[34]_i_3 
       (.I0(\FSM_onehot_cal1_state_r[34]_i_5_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .I2(p_0_in116_in),
        .I3(p_12_in),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[11] ),
        .I5(\ddr3_ila_rdpath[41]_INST_0_i_2_n_0 ),
        .O(\FSM_onehot_cal1_state_r[34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \FSM_onehot_cal1_state_r[34]_i_4 
       (.I0(mpr_dec_cpt_r),
        .I1(\FSM_onehot_cal1_state_r[34]_i_6_n_0 ),
        .I2(\FSM_onehot_cal1_state_r[34]_i_7_n_0 ),
        .I3(p_3_in4_in),
        .I4(cal1_wait_r),
        .I5(rdlvl_rank_done_r),
        .O(\FSM_onehot_cal1_state_r[34]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_cal1_state_r[34]_i_5 
       (.I0(p_9_in),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .I2(p_13_in),
        .I3(p_14_in),
        .O(\FSM_onehot_cal1_state_r[34]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF22F200F000F0)) 
    \FSM_onehot_cal1_state_r[34]_i_6 
       (.I0(mpr_rdlvl_start_r_reg_0),
        .I1(mpr_rdlvl_start_r),
        .I2(detect_edge_done_r),
        .I3(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I4(\FSM_onehot_cal1_state_r[34]_i_4_0 ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .O(\FSM_onehot_cal1_state_r[34]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_cal1_state_r[34]_i_7 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(cal1_dq_idel_inc),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I3(p_0_in187_in),
        .O(\FSM_onehot_cal1_state_r[34]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_onehot_cal1_state_r[4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[14]_i_2_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I2(mpr_dec_cpt_r_reg_n_0),
        .O(\FSM_onehot_cal1_state_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \FSM_onehot_cal1_state_r[5]_i_1 
       (.I0(regl_dqs_cnt[1]),
        .I1(regl_dqs_cnt[0]),
        .I2(regl_rank_cnt[0]),
        .I3(regl_rank_cnt[1]),
        .I4(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I5(p_0_in116_in),
        .O(\FSM_onehot_cal1_state_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_onehot_cal1_state_r[5]_i_2 
       (.I0(done_cnt[2]),
        .I1(done_cnt[3]),
        .I2(done_cnt[0]),
        .I3(done_cnt[1]),
        .O(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h444F4444)) 
    \FSM_onehot_cal1_state_r[6]_i_1 
       (.I0(\FSM_onehot_cal1_state_r[6]_i_2_n_0 ),
        .I1(p_0_in116_in),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .I3(\rnk_cnt_r_reg_n_0_[1] ),
        .I4(Q),
        .O(\FSM_onehot_cal1_state_r[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_onehot_cal1_state_r[6]_i_2 
       (.I0(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I1(regl_rank_cnt[1]),
        .I2(regl_rank_cnt[0]),
        .I3(regl_dqs_cnt[0]),
        .I4(regl_dqs_cnt[1]),
        .O(\FSM_onehot_cal1_state_r[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_onehot_cal1_state_r[7]_i_1 
       (.I0(Q),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\FSM_onehot_cal1_state_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_cal1_state_r[8]_i_1 
       (.I0(mpr_rdlvl_start_r),
        .I1(mpr_rdlvl_start_r_reg_0),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .O(\FSM_onehot_cal1_state_r[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_cal1_state_r[9]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[8] ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .O(\FSM_onehot_cal1_state_r[9]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[0] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .Q(p_13_in),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[10] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[10]_i_1_n_0 ),
        .Q(p_14_in),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[11] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(p_14_in),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[11] ),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[13] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[13]_i_1_n_0 ),
        .Q(p_3_in4_in),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[14] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[14]_i_1_n_0 ),
        .Q(p_9_in),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[15] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[15]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[16] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[16]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[1] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[1]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[20] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[20]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[21] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[21]_i_1_n_0 ),
        .Q(store_sr_req_pulsed_r),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[22] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[22]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[22] ),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[29] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[29]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[2] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[2]_i_1_n_0 ),
        .Q(cal1_dq_idel_inc),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[31] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r_reg_n_0_[11] ),
        .Q(p_8_in),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[32] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .Q(p_12_in),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[34] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[34]_i_2_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[3] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(cal1_dq_idel_inc),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[4] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[4]_i_1_n_0 ),
        .Q(Q),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[5] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[5]_i_1_n_0 ),
        .Q(rdlvl_stg1_done_int),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[6] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[6]_i_1_n_0 ),
        .Q(p_0_in116_in),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_cal1_state_r_reg[7] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[7]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .S(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[8] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[8]_i_1_n_0 ),
        .Q(\FSM_onehot_cal1_state_r_reg_n_0_[8] ),
        .R(found_first_edge_r_reg_0));
  (* FSM_ENCODED_STATES = "CAL1_STORE_FIRST_WAIT:00000000000000000010000000000000000,CAL1_NEW_DQS_WAIT:00000000000000000000010000000000000,CAL1_IDLE:00000000000000000000000000010000000,CAL1_REGL_LOAD:00000000000000000000000000001000000,CAL1_PB_INC_DQ:00000001000000000000000000000000000,CAL1_PB_DEC_CPT_WAIT:00000000100000000000000000000000000,CAL1_PB_DETECT_EDGE_DQ:00001000000000000000000000000000000,CAL1_CENTER_WAIT:00000000000000000000000000000000001,CAL1_PB_DEC_CPT:00000000001000000000000000000000000,CAL1_PB_DEC_CPT_LEFT_WAIT:01000000000000000000000000000000000,CAL1_PB_INC_DQ_WAIT:00000010000000000000000000000000000,CAL1_RD_STOP_FOR_PI_INC:00000000000000000000000010000000000,CAL1_DONE:00000000000000000000000000000100000,CAL1_NEW_DQS_PREWAIT:00000000000000000000001000000000000,CAL1_PB_DEC_CPT_LEFT:00000000000100000000000000000000000,CAL1_NEXT_DQS:00000000000000000000000000000010000,CAL1_IDEL_DEC_CPT_WAIT:00000000000000000000100000000000000,CAL1_IDEL_DEC_CPT:00000000000000000000000000000000010,CAL1_PB_INC_CPT_WAIT:00000000000000000100000000000000000,CAL1_PB_INC_CPT:00000000000000010000000000000000000,CAL1_CALC_IDEL:00000100000000000000000000000000000,CAL1_PB_DETECT_EDGE:00000000000000001000000000000000000,CAL1_DQ_IDEL_TAP_DEC_WAIT:00100000000000000000000000000000000,CAL1_IDEL_INC_CPT_WAIT:00010000000000000000000000000000000,CAL1_PB_STORE_FIRST_WAIT:00000000010000000000000000000000000,CAL1_DQ_IDEL_TAP_DEC:00000000000000000001000000000000000,CAL1_IDEL_INC_CPT:00000000000000000000000100000000000,CAL1_DQ_IDEL_TAP_INC_WAIT:00000000000000000000000000000001000,CAL1_DETECT_EDGE:00000000000001000000000000000000000,CAL1_DQ_IDEL_TAP_INC:00000000000000000000000000000000100,CAL1_MPR_PAT_DETECT:00000000000000000000000001000000000,CAL1_VALID_WAIT:10000000000000000000000000000000000,CAL1_MPR_NEW_DQS_WAIT:00000000000000000000000000100000000,CAL1_RDLVL_ERR:00000000000010000000000000000000000,CAL1_PAT_DETECT:00000000000000100000000000000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cal1_state_r_reg[9] 
       (.C(CLK),
        .CE(\FSM_onehot_cal1_state_r[34]_i_1_n_0 ),
        .D(\FSM_onehot_cal1_state_r[9]_i_1_n_0 ),
        .Q(p_0_in187_in),
        .R(found_first_edge_r_reg_0));
  LUT3 #(
    .INIT(8'hBA)) 
    cal1_dlyce_cpt_r_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(tap_limit_cpt_r),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[11] ),
        .O(cal1_dlyce_cpt_r));
  FDRE cal1_dlyce_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_dlyce_cpt_r),
        .Q(cal1_dlyce_cpt_r_reg_n_0),
        .R(found_first_edge_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    cal1_dlyinc_cpt_r_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[11] ),
        .I1(tap_limit_cpt_r),
        .O(cal1_dlyinc_cpt_r));
  FDRE cal1_dlyinc_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_dlyinc_cpt_r),
        .Q(cal1_dlyinc_cpt_r_reg_n_0),
        .R(found_first_edge_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hE)) 
    cal1_dq_idel_ce_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I1(cal1_dq_idel_inc),
        .O(cal1_dq_idel_ce));
  FDRE cal1_dq_idel_ce_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_dq_idel_ce),
        .Q(idelay_ce_int),
        .R(found_first_edge_r_reg_0));
  FDRE cal1_dq_idel_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_dq_idel_inc),
        .Q(idelay_inc_int),
        .R(\done_cnt_reg[1]_0 ));
  FDRE cal1_prech_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(Q),
        .Q(cal1_prech_req_r__0),
        .R(idel_adj_inc_reg_0));
  FDRE \cal1_state_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r_reg[0][0][4]_0 [0]),
        .Q(\cal1_state_r1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r_reg[0][0][4]_0 [1]),
        .Q(\cal1_state_r1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r_reg[0][0][4]_0 [2]),
        .Q(\cal1_state_r1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r_reg[0][0][4]_0 [3]),
        .Q(\cal1_state_r1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r_reg[0][0][4]_0 [4]),
        .Q(\cal1_state_r1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r_reg[0][0][4]_0 [5]),
        .Q(\cal1_state_r1_reg_n_0_[5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    cal1_wait_cnt_en_r_i_1
       (.I0(p_14_in),
        .I1(p_13_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .I3(p_9_in),
        .I4(cal1_wait_cnt_en_r_i_2_n_0),
        .O(cal1_wait_cnt_en_r0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    cal1_wait_cnt_en_r_i_2
       (.I0(p_8_in),
        .I1(p_3_in4_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I3(p_12_in),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[8] ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .O(cal1_wait_cnt_en_r_i_2_n_0));
  FDRE cal1_wait_cnt_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_wait_cnt_en_r0),
        .Q(cal1_wait_cnt_en_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \cal1_wait_cnt_r[0]_i_1 
       (.I0(cal1_wait_cnt_r_reg[0]),
        .O(p_0_in__0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cal1_wait_cnt_r[1]_i_1 
       (.I0(cal1_wait_cnt_r_reg[1]),
        .I1(cal1_wait_cnt_r_reg[0]),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cal1_wait_cnt_r[2]_i_1 
       (.I0(cal1_wait_cnt_r_reg[2]),
        .I1(cal1_wait_cnt_r_reg[0]),
        .I2(cal1_wait_cnt_r_reg[1]),
        .O(p_0_in__0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cal1_wait_cnt_r[3]_i_1 
       (.I0(cal1_wait_cnt_r_reg[3]),
        .I1(cal1_wait_cnt_r_reg[0]),
        .I2(cal1_wait_cnt_r_reg[1]),
        .I3(cal1_wait_cnt_r_reg[2]),
        .O(p_0_in__0__0[3]));
  LUT6 #(
    .INIT(64'h20000000FFFFFFFF)) 
    \cal1_wait_cnt_r[4]_i_1 
       (.I0(cal1_wait_cnt_r_reg[4]),
        .I1(cal1_wait_cnt_r_reg[0]),
        .I2(cal1_wait_cnt_r_reg[3]),
        .I3(cal1_wait_cnt_r_reg[1]),
        .I4(cal1_wait_cnt_r_reg[2]),
        .I5(cal1_wait_cnt_en_r),
        .O(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cal1_wait_cnt_r[4]_i_2 
       (.I0(cal1_wait_cnt_r_reg[4]),
        .I1(cal1_wait_cnt_r_reg[2]),
        .I2(cal1_wait_cnt_r_reg[1]),
        .I3(cal1_wait_cnt_r_reg[0]),
        .I4(cal1_wait_cnt_r_reg[3]),
        .O(p_0_in__0__0[4]));
  FDRE \cal1_wait_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(cal1_wait_cnt_r_reg[0]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(cal1_wait_cnt_r_reg[1]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(cal1_wait_cnt_r_reg[2]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(cal1_wait_cnt_r_reg[3]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0__0[4]),
        .Q(cal1_wait_cnt_r_reg[4]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    cal1_wait_r_i_1
       (.I0(cal1_wait_cnt_en_r),
        .I1(cal1_wait_cnt_r_reg[4]),
        .I2(cal1_wait_cnt_r_reg[0]),
        .I3(cal1_wait_cnt_r_reg[3]),
        .I4(cal1_wait_cnt_r_reg[1]),
        .I5(cal1_wait_cnt_r_reg[2]),
        .O(cal1_wait_r_i_1_n_0));
  FDRE cal1_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_wait_r_i_1_n_0),
        .Q(cal1_wait_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBAAAFEAA)) 
    \cnt_idel_dec_cpt_r[0]_i_1 
       (.I0(\cnt_idel_dec_cpt_r[0]_i_2_n_0 ),
        .I1(found_second_edge_r_reg_n_0),
        .I2(\cnt_idel_dec_cpt_r[0]_i_3_n_0 ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I4(cnt_idel_dec_cpt_r1[0]),
        .O(cnt_idel_dec_cpt_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \cnt_idel_dec_cpt_r[0]_i_2 
       (.I0(p_3_in4_in),
        .I1(\pi_rdval_cnt_reg[0]_0 ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    \cnt_idel_dec_cpt_r[0]_i_3 
       (.I0(\cnt_idel_dec_cpt_r_reg[2]_i_10_n_6 ),
        .I1(found_first_edge_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I3(\cnt_idel_dec_cpt_r[4]_i_9_n_0 ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I5(\right_edge_taps_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF606F0000)) 
    \cnt_idel_dec_cpt_r[1]_i_1 
       (.I0(cnt_idel_dec_cpt_r1[1]),
        .I1(cnt_idel_dec_cpt_r1[0]),
        .I2(found_second_edge_r_reg_n_0),
        .I3(\cnt_idel_dec_cpt_r[1]_i_2_n_0 ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I5(\cnt_idel_dec_cpt_r[1]_i_3_n_0 ),
        .O(cnt_idel_dec_cpt_r[1]));
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \cnt_idel_dec_cpt_r[1]_i_2 
       (.I0(\cnt_idel_dec_cpt_r_reg[2]_i_10_n_5 ),
        .I1(found_first_edge_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I3(\cnt_idel_dec_cpt_r[4]_i_9_n_0 ),
        .I4(\cnt_idel_dec_cpt_r[1]_i_4_n_0 ),
        .O(\cnt_idel_dec_cpt_r[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF88F8888)) 
    \cnt_idel_dec_cpt_r[1]_i_3 
       (.I0(p_3_in4_in),
        .I1(\pi_rdval_cnt_reg[1]_0 ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \cnt_idel_dec_cpt_r[1]_i_4 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\right_edge_taps_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I3(\right_edge_taps_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF28AA2800)) 
    \cnt_idel_dec_cpt_r[2]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I1(cnt_idel_dec_cpt_r1[2]),
        .I2(\cnt_idel_dec_cpt_r[2]_i_3_n_0 ),
        .I3(found_second_edge_r_reg_n_0),
        .I4(\cnt_idel_dec_cpt_r[2]_i_4_n_0 ),
        .I5(\cnt_idel_dec_cpt_r[2]_i_5_n_0 ),
        .O(cnt_idel_dec_cpt_r[2]));
  LUT6 #(
    .INIT(64'h2B22D4DDD4DD2B22)) 
    \cnt_idel_dec_cpt_r[2]_i_11 
       (.I0(\right_edge_taps_r_reg_n_0_[2] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\right_edge_taps_r_reg_n_0_[1] ),
        .I4(\right_edge_taps_r_reg_n_0_[3] ),
        .I5(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_12 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(\first_edge_taps_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_13 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I1(\first_edge_taps_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_14 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I1(\first_edge_taps_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_15 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\first_edge_taps_r_reg_n_0_[0] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt_idel_dec_cpt_r[2]_i_3 
       (.I0(cnt_idel_dec_cpt_r1[0]),
        .I1(cnt_idel_dec_cpt_r1[1]),
        .O(\cnt_idel_dec_cpt_r[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \cnt_idel_dec_cpt_r[2]_i_4 
       (.I0(\cnt_idel_dec_cpt_r_reg[2]_i_10_n_4 ),
        .I1(found_first_edge_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I3(\cnt_idel_dec_cpt_r[4]_i_9_n_0 ),
        .I4(\cnt_idel_dec_cpt_r[2]_i_11_n_0 ),
        .O(\cnt_idel_dec_cpt_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888F88888F8)) 
    \cnt_idel_dec_cpt_r[2]_i_5 
       (.I0(p_3_in4_in),
        .I1(\pi_rdval_cnt_reg[2]_0 ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I5(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_6 
       (.I0(\second_edge_taps_r_reg_n_0_[3] ),
        .I1(\first_edge_taps_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_7 
       (.I0(\second_edge_taps_r_reg_n_0_[2] ),
        .I1(\first_edge_taps_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_8 
       (.I0(\second_edge_taps_r_reg_n_0_[1] ),
        .I1(\first_edge_taps_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_9 
       (.I0(\second_edge_taps_r_reg_n_0_[0] ),
        .I1(\first_edge_taps_r_reg_n_0_[0] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEAFFFFEAEAEAEAEA)) 
    \cnt_idel_dec_cpt_r[3]_i_1 
       (.I0(\cnt_idel_dec_cpt_r[3]_i_2_n_0 ),
        .I1(\cnt_idel_dec_cpt_r_reg[3]_0 ),
        .I2(p_3_in4_in),
        .I3(\cnt_idel_dec_cpt_r[3]_i_3_n_0 ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .O(cnt_idel_dec_cpt_r[3]));
  LUT6 #(
    .INIT(64'h2EEEE22200000000)) 
    \cnt_idel_dec_cpt_r[3]_i_2 
       (.I0(\cnt_idel_dec_cpt_r[3]_i_4_n_0 ),
        .I1(found_second_edge_r_reg_n_0),
        .I2(cnt_idel_dec_cpt_r1[2]),
        .I3(\cnt_idel_dec_cpt_r[2]_i_3_n_0 ),
        .I4(cnt_idel_dec_cpt_r1[3]),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_idel_dec_cpt_r[3]_i_3 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \cnt_idel_dec_cpt_r[3]_i_4 
       (.I0(\cnt_idel_dec_cpt_r_reg[4]_i_8_n_7 ),
        .I1(found_first_edge_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I3(\cnt_idel_dec_cpt_r[4]_i_9_n_0 ),
        .I4(\cnt_idel_dec_cpt_r[3]_i_5_n_0 ),
        .O(\cnt_idel_dec_cpt_r[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \cnt_idel_dec_cpt_r[3]_i_5 
       (.I0(\cnt_idel_dec_cpt_r[4]_i_13_n_0 ),
        .I1(\right_edge_taps_r_reg_n_0_[4] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF28AA2800)) 
    \cnt_idel_dec_cpt_r[4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I1(cnt_idel_dec_cpt_r1[4]),
        .I2(\cnt_idel_dec_cpt_r[4]_i_3_n_0 ),
        .I3(found_second_edge_r_reg_n_0),
        .I4(\cnt_idel_dec_cpt_r[4]_i_4_n_0 ),
        .I5(\cnt_idel_dec_cpt_r[4]_i_5_n_0 ),
        .O(cnt_idel_dec_cpt_r[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \cnt_idel_dec_cpt_r[4]_i_10 
       (.I0(\cnt_idel_dec_cpt_r[4]_i_13_n_0 ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I2(\right_edge_taps_r_reg_n_0_[4] ),
        .I3(\right_edge_taps_r_reg_n_0_[5] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[4]_i_11 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I1(\first_edge_taps_r_reg_n_0_[5] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[4]_i_12 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I1(\first_edge_taps_r_reg_n_0_[4] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hDD4D4444DDDDDD4D)) 
    \cnt_idel_dec_cpt_r[4]_i_13 
       (.I0(\right_edge_taps_r_reg_n_0_[3] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I2(\right_edge_taps_r_reg_n_0_[1] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I5(\right_edge_taps_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cnt_idel_dec_cpt_r[4]_i_3 
       (.I0(cnt_idel_dec_cpt_r1[3]),
        .I1(cnt_idel_dec_cpt_r1[0]),
        .I2(cnt_idel_dec_cpt_r1[1]),
        .I3(cnt_idel_dec_cpt_r1[2]),
        .O(\cnt_idel_dec_cpt_r[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \cnt_idel_dec_cpt_r[4]_i_4 
       (.I0(\cnt_idel_dec_cpt_r_reg[4]_i_8_n_6 ),
        .I1(found_first_edge_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I3(\cnt_idel_dec_cpt_r[4]_i_9_n_0 ),
        .I4(\cnt_idel_dec_cpt_r[4]_i_10_n_0 ),
        .O(\cnt_idel_dec_cpt_r[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF828882888288)) 
    \cnt_idel_dec_cpt_r[4]_i_5 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I3(\cnt_idel_dec_cpt_r[3]_i_3_n_0 ),
        .I4(p_3_in4_in),
        .I5(\pi_rdval_cnt_reg[4]_0 ),
        .O(\cnt_idel_dec_cpt_r[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[4]_i_6 
       (.I0(\second_edge_taps_r_reg_n_0_[5] ),
        .I1(\first_edge_taps_r_reg_n_0_[5] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[4]_i_7 
       (.I0(\second_edge_taps_r_reg_n_0_[4] ),
        .I1(\first_edge_taps_r_reg_n_0_[4] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cnt_idel_dec_cpt_r[4]_i_9 
       (.I0(\right_edge_taps_r_reg_n_0_[0] ),
        .I1(\right_edge_taps_r_reg_n_0_[5] ),
        .I2(\right_edge_taps_r_reg_n_0_[2] ),
        .I3(\right_edge_taps_r_reg_n_0_[4] ),
        .I4(\right_edge_taps_r_reg_n_0_[1] ),
        .I5(\right_edge_taps_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cnt_idel_dec_cpt_r[5]_i_1 
       (.I0(mpr_dec_cpt_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .O(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \cnt_idel_dec_cpt_r[5]_i_2 
       (.I0(\cnt_idel_dec_cpt_r[5]_i_3_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I2(\cnt_idel_dec_cpt_r[5]_i_4_n_0 ),
        .I3(\cnt_idel_dec_cpt_r_reg[5]_0 ),
        .I4(p_3_in4_in),
        .O(cnt_idel_dec_cpt_r[5]));
  LUT6 #(
    .INIT(64'h8808080808888888)) 
    \cnt_idel_dec_cpt_r[5]_i_3 
       (.I0(\cnt_idel_dec_cpt_r[5]_i_5_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I2(found_second_edge_r_reg_n_0),
        .I3(cnt_idel_dec_cpt_r1[4]),
        .I4(\cnt_idel_dec_cpt_r[4]_i_3_n_0 ),
        .I5(\cnt_idel_dec_cpt_r_reg[4]_i_2_n_1 ),
        .O(\cnt_idel_dec_cpt_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \cnt_idel_dec_cpt_r[5]_i_4 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .I5(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEBBBEEEB)) 
    \cnt_idel_dec_cpt_r[5]_i_5 
       (.I0(found_second_edge_r_reg_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I2(\cnt_idel_dec_cpt_r[5]_i_6_n_0 ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I4(\right_edge_taps_r_reg_n_0_[5] ),
        .I5(\cnt_idel_dec_cpt_r[4]_i_9_n_0 ),
        .O(\cnt_idel_dec_cpt_r[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \cnt_idel_dec_cpt_r[5]_i_6 
       (.I0(\right_edge_taps_r_reg_n_0_[4] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I2(\cnt_idel_dec_cpt_r[4]_i_13_n_0 ),
        .O(\cnt_idel_dec_cpt_r[5]_i_6_n_0 ));
  FDRE \cnt_idel_dec_cpt_r_reg[0] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[0]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \cnt_idel_dec_cpt_r_reg[1] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[1]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \cnt_idel_dec_cpt_r_reg[2] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[2]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cnt_idel_dec_cpt_r_reg[2]_i_10 
       (.CI(1'b0),
        .CO({\cnt_idel_dec_cpt_r_reg[2]_i_10_n_0 ,\cnt_idel_dec_cpt_r_reg[2]_i_10_n_1 ,\cnt_idel_dec_cpt_r_reg[2]_i_10_n_2 ,\cnt_idel_dec_cpt_r_reg[2]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({\tap_cnt_cpt_r_reg_n_0_[3] ,\tap_cnt_cpt_r_reg_n_0_[2] ,\tap_cnt_cpt_r_reg_n_0_[1] ,\tap_cnt_cpt_r_reg_n_0_[0] }),
        .O({\cnt_idel_dec_cpt_r_reg[2]_i_10_n_4 ,\cnt_idel_dec_cpt_r_reg[2]_i_10_n_5 ,\cnt_idel_dec_cpt_r_reg[2]_i_10_n_6 ,\NLW_cnt_idel_dec_cpt_r_reg[2]_i_10_O_UNCONNECTED [0]}),
        .S({\cnt_idel_dec_cpt_r[2]_i_12_n_0 ,\cnt_idel_dec_cpt_r[2]_i_13_n_0 ,\cnt_idel_dec_cpt_r[2]_i_14_n_0 ,\cnt_idel_dec_cpt_r[2]_i_15_n_0 }));
  CARRY4 \cnt_idel_dec_cpt_r_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\cnt_idel_dec_cpt_r_reg[2]_i_2_n_0 ,\cnt_idel_dec_cpt_r_reg[2]_i_2_n_1 ,\cnt_idel_dec_cpt_r_reg[2]_i_2_n_2 ,\cnt_idel_dec_cpt_r_reg[2]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\second_edge_taps_r_reg_n_0_[3] ,\second_edge_taps_r_reg_n_0_[2] ,\second_edge_taps_r_reg_n_0_[1] ,\second_edge_taps_r_reg_n_0_[0] }),
        .O({cnt_idel_dec_cpt_r1[2:0],\NLW_cnt_idel_dec_cpt_r_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\cnt_idel_dec_cpt_r[2]_i_6_n_0 ,\cnt_idel_dec_cpt_r[2]_i_7_n_0 ,\cnt_idel_dec_cpt_r[2]_i_8_n_0 ,\cnt_idel_dec_cpt_r[2]_i_9_n_0 }));
  FDRE \cnt_idel_dec_cpt_r_reg[3] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[3]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \cnt_idel_dec_cpt_r_reg[4] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[4]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \cnt_idel_dec_cpt_r_reg[4]_i_2 
       (.CI(\cnt_idel_dec_cpt_r_reg[2]_i_2_n_0 ),
        .CO({\NLW_cnt_idel_dec_cpt_r_reg[4]_i_2_CO_UNCONNECTED [3],\cnt_idel_dec_cpt_r_reg[4]_i_2_n_1 ,\NLW_cnt_idel_dec_cpt_r_reg[4]_i_2_CO_UNCONNECTED [1],\cnt_idel_dec_cpt_r_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\second_edge_taps_r_reg_n_0_[5] ,\second_edge_taps_r_reg_n_0_[4] }),
        .O({\NLW_cnt_idel_dec_cpt_r_reg[4]_i_2_O_UNCONNECTED [3:2],cnt_idel_dec_cpt_r1[4:3]}),
        .S({1'b0,1'b1,\cnt_idel_dec_cpt_r[4]_i_6_n_0 ,\cnt_idel_dec_cpt_r[4]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cnt_idel_dec_cpt_r_reg[4]_i_8 
       (.CI(\cnt_idel_dec_cpt_r_reg[2]_i_10_n_0 ),
        .CO({\NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_CO_UNCONNECTED [3:1],\cnt_idel_dec_cpt_r_reg[4]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tap_cnt_cpt_r_reg_n_0_[4] }),
        .O({\NLW_cnt_idel_dec_cpt_r_reg[4]_i_8_O_UNCONNECTED [3:2],\cnt_idel_dec_cpt_r_reg[4]_i_8_n_6 ,\cnt_idel_dec_cpt_r_reg[4]_i_8_n_7 }),
        .S({1'b0,1'b0,\cnt_idel_dec_cpt_r[4]_i_11_n_0 ,\cnt_idel_dec_cpt_r[4]_i_12_n_0 }));
  FDRE \cnt_idel_dec_cpt_r_reg[5] 
       (.C(CLK),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[5]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hF6FF)) 
    \cnt_shift_r[0]_i_1 
       (.I0(E),
        .I1(cnt_shift_r_reg[0]),
        .I2(idelay_tap_limit_r_reg_0),
        .I3(rdlvl_stg1_start_r_reg_0),
        .O(\cnt_shift_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000E00000)) 
    \cnt_shift_r[1]_i_1 
       (.I0(cnt_shift_r_reg[2]),
        .I1(cnt_shift_r_reg[3]),
        .I2(rdlvl_stg1_start_r_reg_0),
        .I3(idelay_tap_limit_r_reg_0),
        .I4(\cnt_shift_r[1]_i_2_n_0 ),
        .I5(cnt_shift_r_reg[1]),
        .O(\cnt_shift_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cnt_shift_r[1]_i_2 
       (.I0(cnt_shift_r_reg[0]),
        .I1(E),
        .I2(rdlvl_stg1_start_r_reg_0),
        .O(\cnt_shift_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00007F8000000000)) 
    \cnt_shift_r[2]_i_1 
       (.I0(E),
        .I1(cnt_shift_r_reg[0]),
        .I2(cnt_shift_r_reg[1]),
        .I3(cnt_shift_r_reg[2]),
        .I4(idelay_tap_limit_r_reg_0),
        .I5(rdlvl_stg1_start_r_reg_0),
        .O(\cnt_shift_r[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04444000)) 
    \cnt_shift_r[3]_i_1 
       (.I0(idelay_tap_limit_r_reg_0),
        .I1(rdlvl_stg1_start_r_reg_0),
        .I2(cnt_shift_r_reg[2]),
        .I3(\cnt_shift_r[3]_i_2_n_0 ),
        .I4(cnt_shift_r_reg[3]),
        .O(\cnt_shift_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cnt_shift_r[3]_i_2 
       (.I0(rdlvl_stg1_start_r_reg_0),
        .I1(E),
        .I2(cnt_shift_r_reg[0]),
        .I3(cnt_shift_r_reg[1]),
        .O(\cnt_shift_r[3]_i_2_n_0 ));
  FDRE \cnt_shift_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_shift_r[0]_i_1_n_0 ),
        .Q(cnt_shift_r_reg[0]),
        .R(1'b0));
  FDRE \cnt_shift_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_shift_r[1]_i_1_n_0 ),
        .Q(cnt_shift_r_reg[1]),
        .R(1'b0));
  FDRE \cnt_shift_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_shift_r[2]_i_1_n_0 ),
        .Q(cnt_shift_r_reg[2]),
        .R(1'b0));
  FDRE \cnt_shift_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cnt_shift_r[3]_i_1_n_0 ),
        .Q(cnt_shift_r_reg[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \ctl_lane_cnt[1]_i_3 
       (.I0(pi_fine_dly_dec_done),
        .I1(dqs_po_dec_done),
        .O(pi_fine_dly_dec_done_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \dbg_cpt_first_edge_taps[5]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I1(found_first_edge_r_reg_n_0),
        .O(dbg_cpt_first_edge_taps));
  FDRE \dbg_cpt_first_edge_taps_reg[0] 
       (.C(CLK),
        .CE(dbg_cpt_first_edge_taps),
        .D(\first_edge_taps_r_reg_n_0_[0] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [30]),
        .R(dbg_cpt_first_edge_taps0));
  FDRE \dbg_cpt_first_edge_taps_reg[1] 
       (.C(CLK),
        .CE(dbg_cpt_first_edge_taps),
        .D(\first_edge_taps_r_reg_n_0_[1] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [31]),
        .R(dbg_cpt_first_edge_taps0));
  FDRE \dbg_cpt_first_edge_taps_reg[2] 
       (.C(CLK),
        .CE(dbg_cpt_first_edge_taps),
        .D(\first_edge_taps_r_reg_n_0_[2] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [32]),
        .R(dbg_cpt_first_edge_taps0));
  FDRE \dbg_cpt_first_edge_taps_reg[3] 
       (.C(CLK),
        .CE(dbg_cpt_first_edge_taps),
        .D(\first_edge_taps_r_reg_n_0_[3] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [33]),
        .R(dbg_cpt_first_edge_taps0));
  FDRE \dbg_cpt_first_edge_taps_reg[4] 
       (.C(CLK),
        .CE(dbg_cpt_first_edge_taps),
        .D(\first_edge_taps_r_reg_n_0_[4] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [34]),
        .R(dbg_cpt_first_edge_taps0));
  FDRE \dbg_cpt_first_edge_taps_reg[5] 
       (.C(CLK),
        .CE(dbg_cpt_first_edge_taps),
        .D(\first_edge_taps_r_reg_n_0_[5] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [35]),
        .R(dbg_cpt_first_edge_taps0));
  LUT3 #(
    .INIT(8'hBA)) 
    \dbg_cpt_second_edge_taps[5]_i_1 
       (.I0(idelay_tap_limit_r_reg_0),
        .I1(rdlvl_stg1_start_r),
        .I2(rdlvl_stg1_start_r_reg_0),
        .O(dbg_cpt_first_edge_taps0));
  LUT2 #(
    .INIT(4'h8)) 
    \dbg_cpt_second_edge_taps[5]_i_2 
       (.I0(found_second_edge_r_reg_n_0),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .O(dbg_cpt_second_edge_taps));
  FDRE \dbg_cpt_second_edge_taps_reg[0] 
       (.C(CLK),
        .CE(dbg_cpt_second_edge_taps),
        .D(\second_edge_taps_r_reg_n_0_[0] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [36]),
        .R(dbg_cpt_first_edge_taps0));
  FDRE \dbg_cpt_second_edge_taps_reg[1] 
       (.C(CLK),
        .CE(dbg_cpt_second_edge_taps),
        .D(\second_edge_taps_r_reg_n_0_[1] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [37]),
        .R(dbg_cpt_first_edge_taps0));
  FDRE \dbg_cpt_second_edge_taps_reg[2] 
       (.C(CLK),
        .CE(dbg_cpt_second_edge_taps),
        .D(\second_edge_taps_r_reg_n_0_[2] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [38]),
        .R(dbg_cpt_first_edge_taps0));
  FDRE \dbg_cpt_second_edge_taps_reg[3] 
       (.C(CLK),
        .CE(dbg_cpt_second_edge_taps),
        .D(\second_edge_taps_r_reg_n_0_[3] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [39]),
        .R(dbg_cpt_first_edge_taps0));
  FDRE \dbg_cpt_second_edge_taps_reg[4] 
       (.C(CLK),
        .CE(dbg_cpt_second_edge_taps),
        .D(\second_edge_taps_r_reg_n_0_[4] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [40]),
        .R(dbg_cpt_first_edge_taps0));
  FDRE \dbg_cpt_second_edge_taps_reg[5] 
       (.C(CLK),
        .CE(dbg_cpt_second_edge_taps),
        .D(\second_edge_taps_r_reg_n_0_[5] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [41]),
        .R(dbg_cpt_first_edge_taps0));
  LUT2 #(
    .INIT(4'hE)) 
    \ddr3_ila_rdpath[114]_INST_0 
       (.I0(\gen_pat_match_div2.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div2.pat0_data_match_r_reg_n_0 ),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hA0FCA00C)) 
    \ddr3_ila_rdpath[116]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [32]),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [30]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(ddr3_vio_sync_out[0]),
        .I4(\idelay_tap_cnt_r_reg[0][0][4]_0 [34]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    \ddr3_ila_rdpath[117]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [31]),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [35]),
        .I2(ddr3_vio_sync_out[0]),
        .I3(ddr3_vio_sync_out[1]),
        .I4(\idelay_tap_cnt_r_reg[0][0][4]_0 [33]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hC00A)) 
    \ddr3_ila_rdpath[118]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [32]),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [34]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(ddr3_vio_sync_out[0]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hC00A)) 
    \ddr3_ila_rdpath[119]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [33]),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [35]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(ddr3_vio_sync_out[0]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ddr3_ila_rdpath[120]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [34]),
        .I1(ddr3_vio_sync_out[1]),
        .I2(ddr3_vio_sync_out[0]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ddr3_ila_rdpath[121]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [35]),
        .I1(ddr3_vio_sync_out[1]),
        .I2(ddr3_vio_sync_out[0]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    \ddr3_ila_rdpath[122]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [36]),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [40]),
        .I2(ddr3_vio_sync_out[0]),
        .I3(ddr3_vio_sync_out[1]),
        .I4(\idelay_tap_cnt_r_reg[0][0][4]_0 [38]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hC0AFC0A0)) 
    \ddr3_ila_rdpath[123]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [41]),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [39]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(ddr3_vio_sync_out[0]),
        .I4(\idelay_tap_cnt_r_reg[0][0][4]_0 [37]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hC00A)) 
    \ddr3_ila_rdpath[124]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [38]),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [40]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(ddr3_vio_sync_out[0]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hC00A)) 
    \ddr3_ila_rdpath[125]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [39]),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [41]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(ddr3_vio_sync_out[0]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ddr3_ila_rdpath[126]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [40]),
        .I1(ddr3_vio_sync_out[1]),
        .I2(ddr3_vio_sync_out[0]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ddr3_ila_rdpath[127]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [41]),
        .I1(ddr3_vio_sync_out[1]),
        .I2(ddr3_vio_sync_out[0]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hA0FCA00C)) 
    \ddr3_ila_rdpath[128]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [44]),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [42]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(ddr3_vio_sync_out[0]),
        .I4(\idelay_tap_cnt_r_reg[0][0][4]_0 [46]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    \ddr3_ila_rdpath[129]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [43]),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [47]),
        .I2(ddr3_vio_sync_out[0]),
        .I3(ddr3_vio_sync_out[1]),
        .I4(\idelay_tap_cnt_r_reg[0][0][4]_0 [45]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hC00A)) 
    \ddr3_ila_rdpath[130]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [44]),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [46]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(ddr3_vio_sync_out[0]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hC00A)) 
    \ddr3_ila_rdpath[131]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [45]),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [47]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(ddr3_vio_sync_out[0]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ddr3_ila_rdpath[132]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [46]),
        .I1(ddr3_vio_sync_out[1]),
        .I2(ddr3_vio_sync_out[0]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ddr3_ila_rdpath[133]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [47]),
        .I1(ddr3_vio_sync_out[1]),
        .I2(ddr3_vio_sync_out[0]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [24]));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \ddr3_ila_rdpath[134]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [49]),
        .I1(ddr3_vio_sync_out[1]),
        .I2(\idelay_tap_cnt_r_reg[0][0][4]_0 [51]),
        .I3(ddr3_vio_sync_out[2]),
        .I4(ddr3_vio_sync_out[0]),
        .I5(\ddr3_ila_rdpath[134]_INST_0_i_1_n_0 ),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [25]));
  LUT6 #(
    .INIT(64'hBB3030BB88303088)) 
    \ddr3_ila_rdpath[134]_INST_0_i_1 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [50]),
        .I1(ddr3_vio_sync_out[1]),
        .I2(\idelay_tap_cnt_r_reg[0][0][4]_0 [52]),
        .I3(ddr3_vio_sync_out[0]),
        .I4(ddr3_vio_sync_out[2]),
        .I5(\idelay_tap_cnt_r_reg[0][0][4]_0 [48]),
        .O(\ddr3_ila_rdpath[134]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFC0C00000000AAAA)) 
    \ddr3_ila_rdpath[135]_INST_0 
       (.I0(\ddr3_ila_rdpath[135]_INST_0_i_1_n_0 ),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [50]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(\idelay_tap_cnt_r_reg[0][0][4]_0 [52]),
        .I4(ddr3_vio_sync_out[2]),
        .I5(ddr3_vio_sync_out[0]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \ddr3_ila_rdpath[135]_INST_0_i_1 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [51]),
        .I1(ddr3_vio_sync_out[1]),
        .I2(\idelay_tap_cnt_r_reg[0][0][4]_0 [49]),
        .O(\ddr3_ila_rdpath[135]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h330000000000E2E2)) 
    \ddr3_ila_rdpath[136]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [50]),
        .I1(ddr3_vio_sync_out[1]),
        .I2(\idelay_tap_cnt_r_reg[0][0][4]_0 [52]),
        .I3(\idelay_tap_cnt_r_reg[0][0][4]_0 [51]),
        .I4(ddr3_vio_sync_out[2]),
        .I5(ddr3_vio_sync_out[0]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h0000C00A)) 
    \ddr3_ila_rdpath[137]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [51]),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [52]),
        .I2(ddr3_vio_sync_out[0]),
        .I3(ddr3_vio_sync_out[2]),
        .I4(ddr3_vio_sync_out[1]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ddr3_ila_rdpath[138]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [52]),
        .I1(ddr3_vio_sync_out[0]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(ddr3_vio_sync_out[2]),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [29]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ddr3_ila_rdpath[40]_INST_0 
       (.I0(\ddr3_ila_rdpath[40]_INST_0_i_1_n_0 ),
        .I1(\ddr3_ila_rdpath[40]_INST_0_i_2_n_0 ),
        .I2(p_9_in),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .I4(p_3_in4_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[8] ),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ddr3_ila_rdpath[40]_INST_0_i_1 
       (.I0(p_0_in187_in),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I2(p_14_in),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .O(\ddr3_ila_rdpath[40]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ddr3_ila_rdpath[40]_INST_0_i_2 
       (.I0(rdlvl_stg1_done_int),
        .I1(p_0_in116_in),
        .I2(p_12_in),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[11] ),
        .O(\ddr3_ila_rdpath[40]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ddr3_ila_rdpath[41]_INST_0 
       (.I0(\ddr3_ila_rdpath[41]_INST_0_i_1_n_0 ),
        .I1(\ddr3_ila_rdpath[41]_INST_0_i_2_n_0 ),
        .I2(p_12_in),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .I4(Q),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ddr3_ila_rdpath[41]_INST_0_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I1(p_0_in187_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I3(p_13_in),
        .I4(p_0_in116_in),
        .I5(rdlvl_stg1_done_int),
        .O(\ddr3_ila_rdpath[41]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ddr3_ila_rdpath[41]_INST_0_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I1(p_8_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\ddr3_ila_rdpath[41]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ddr3_ila_rdpath[42]_INST_0 
       (.I0(rdlvl_stg1_done_int),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .I4(Q),
        .I5(\ddr3_ila_rdpath[42]_INST_0_i_1_n_0 ),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ddr3_ila_rdpath[42]_INST_0_i_1 
       (.I0(p_0_in187_in),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[8] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[22] ),
        .I3(\ddr3_ila_rdpath[42]_INST_0_i_2_n_0 ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I5(cal1_dq_idel_inc),
        .O(\ddr3_ila_rdpath[42]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ddr3_ila_rdpath[42]_INST_0_i_2 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .I1(p_9_in),
        .O(\ddr3_ila_rdpath[42]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ddr3_ila_rdpath[43]_INST_0 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [4]),
        .I1(\ddr3_ila_rdpath[43]_INST_0_i_1_n_0 ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I3(p_8_in),
        .I4(Q),
        .I5(store_sr_req_pulsed_r),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ddr3_ila_rdpath[43]_INST_0_i_1 
       (.I0(p_9_in),
        .I1(rdlvl_stg1_done_int),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[11] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .O(\ddr3_ila_rdpath[43]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ddr3_ila_rdpath[44]_INST_0 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[34] ),
        .I1(p_0_in116_in),
        .I2(p_0_in187_in),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[8] ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[22] ),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ddr3_ila_rdpath[45]_INST_0 
       (.I0(p_14_in),
        .I1(p_13_in),
        .O(\idelay_tap_cnt_r_reg[0][0][4]_0 [5]));
  LUT5 #(
    .INIT(32'h00008000)) 
    detect_edge_done_r_i_1
       (.I0(pb_detect_edge_done_r[0]),
        .I1(pb_detect_edge_done_r[1]),
        .I2(pb_detect_edge_done_r[6]),
        .I3(pb_detect_edge_done_r[7]),
        .I4(detect_edge_done_r_i_2_n_0),
        .O(detect_edge_done_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    detect_edge_done_r_i_2
       (.I0(pb_detect_edge_done_r[3]),
        .I1(pb_detect_edge_done_r[2]),
        .I2(pb_detect_edge_done_r[5]),
        .I3(pb_detect_edge_done_r[4]),
        .O(detect_edge_done_r_i_2_n_0));
  FDRE detect_edge_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(detect_edge_done_r_i_1_n_0),
        .Q(detect_edge_done_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000005554)) 
    \done_cnt[0]_i_1 
       (.I0(done_cnt[0]),
        .I1(done_cnt[3]),
        .I2(done_cnt[2]),
        .I3(done_cnt[1]),
        .I4(done_cnt1),
        .I5(\done_cnt_reg[2]_0 ),
        .O(\done_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFFAAAAFE)) 
    \done_cnt[1]_i_1 
       (.I0(done_cnt1),
        .I1(done_cnt[3]),
        .I2(done_cnt[2]),
        .I3(done_cnt[0]),
        .I4(done_cnt[1]),
        .O(\done_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E1E0)) 
    \done_cnt[2]_i_1 
       (.I0(done_cnt[1]),
        .I1(done_cnt[0]),
        .I2(done_cnt[2]),
        .I3(done_cnt[3]),
        .I4(done_cnt1),
        .I5(\done_cnt_reg[2]_0 ),
        .O(\done_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEA)) 
    \done_cnt[3]_i_1 
       (.I0(done_cnt1),
        .I1(done_cnt[3]),
        .I2(done_cnt[2]),
        .I3(done_cnt[0]),
        .I4(done_cnt[1]),
        .O(\done_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h888F)) 
    \done_cnt[3]_i_2 
       (.I0(p_0_in116_in),
        .I1(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ),
        .I2(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I3(rdlvl_stg1_done_int),
        .O(done_cnt1));
  FDRE \done_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\done_cnt[0]_i_1_n_0 ),
        .Q(done_cnt[0]),
        .R(1'b0));
  FDRE \done_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\done_cnt[1]_i_1_n_0 ),
        .Q(done_cnt[1]),
        .R(\done_cnt_reg[1]_0 ));
  FDRE \done_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\done_cnt[2]_i_1_n_0 ),
        .Q(done_cnt[2]),
        .R(1'b0));
  FDRE \done_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\done_cnt[3]_i_1_n_0 ),
        .Q(done_cnt[3]),
        .R(\done_cnt_reg[1]_0 ));
  FDRE dqs_po_dec_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_po_dec_done),
        .Q(dqs_po_dec_done_r1),
        .R(1'b0));
  FDRE dqs_po_dec_done_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_po_dec_done_r1),
        .Q(dqs_po_dec_done_r2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF000E0002)) 
    fine_dly_dec_done_r1_i_1
       (.I0(dqs_po_dec_done_r2),
        .I1(pi_rdval_cnt[0]),
        .I2(pi_rdval_cnt[1]),
        .I3(fine_dly_dec_done_r1_i_2_n_0),
        .I4(pi_cnt_dec_reg_0),
        .I5(fine_dly_dec_done_r1),
        .O(fine_dly_dec_done_r1_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    fine_dly_dec_done_r1_i_2
       (.I0(pi_rdval_cnt[2]),
        .I1(pi_rdval_cnt[3]),
        .I2(pi_rdval_cnt[5]),
        .I3(pi_rdval_cnt[4]),
        .O(fine_dly_dec_done_r1_i_2_n_0));
  FDRE fine_dly_dec_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fine_dly_dec_done_r1_i_1_n_0),
        .Q(fine_dly_dec_done_r1),
        .R(\done_cnt_reg[1]_0 ));
  FDRE fine_dly_dec_done_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fine_dly_dec_done_r1),
        .Q(fine_dly_dec_done_r2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000BFAA)) 
    \first_edge_taps_r[5]_i_1 
       (.I0(Q),
        .I1(found_first_edge_r_reg_n_0),
        .I2(found_stable_eye_last_r),
        .I3(\first_edge_taps_r[5]_i_3_n_0 ),
        .I4(store_sr_req_pulsed_r),
        .O(\first_edge_taps_r[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFAA)) 
    \first_edge_taps_r[5]_i_2 
       (.I0(Q),
        .I1(found_first_edge_r_reg_n_0),
        .I2(found_stable_eye_last_r),
        .I3(\first_edge_taps_r[5]_i_3_n_0 ),
        .O(\first_edge_taps_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \first_edge_taps_r[5]_i_3 
       (.I0(found_edge_r_reg_n_0),
        .I1(store_sr_req_pulsed_r),
        .I2(detect_edge_done_r),
        .I3(tap_limit_cpt_r),
        .O(\first_edge_taps_r[5]_i_3_n_0 ));
  FDRE \first_edge_taps_r_reg[0] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .Q(\first_edge_taps_r_reg_n_0_[0] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[1] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .Q(\first_edge_taps_r_reg_n_0_[1] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[2] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .Q(\first_edge_taps_r_reg_n_0_[2] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[3] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .Q(\first_edge_taps_r_reg_n_0_[3] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[4] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .Q(\first_edge_taps_r_reg_n_0_[4] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[5] 
       (.C(CLK),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .Q(\first_edge_taps_r_reg_n_0_[5] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    found_edge_r_i_1
       (.I0(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .I1(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .I2(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .I3(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .I4(found_edge_r_i_2_n_0),
        .O(found_edge_r_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    found_edge_r_i_2
       (.I0(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .I1(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .I2(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .I3(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .O(found_edge_r_i_2_n_0));
  FDRE found_edge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(found_edge_r_i_1_n_0),
        .Q(found_edge_r_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF555555BA000000)) 
    found_first_edge_r_i_1
       (.I0(Q),
        .I1(tap_limit_cpt_r),
        .I2(detect_edge_done_r),
        .I3(store_sr_req_pulsed_r),
        .I4(found_edge_r_reg_n_0),
        .I5(found_first_edge_r_reg_n_0),
        .O(found_first_edge_r_i_1_n_0));
  FDRE found_first_edge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(found_first_edge_r_i_1_n_0),
        .Q(found_first_edge_r_reg_n_0),
        .R(found_first_edge_r_reg_0));
  LUT6 #(
    .INIT(64'hF5551555E0000000)) 
    found_second_edge_r_i_1
       (.I0(Q),
        .I1(\first_edge_taps_r[5]_i_3_n_0 ),
        .I2(found_first_edge_r_reg_n_0),
        .I3(found_stable_eye_last_r),
        .I4(store_sr_req_pulsed_r),
        .I5(found_second_edge_r_reg_n_0),
        .O(found_second_edge_r_i_1_n_0));
  FDRE found_second_edge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(found_second_edge_r_i_1_n_0),
        .Q(found_second_edge_r_reg_n_0),
        .R(found_second_edge_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    found_stable_eye_last_r_i_1
       (.I0(found_stable_eye_r_reg_n_0),
        .I1(detect_edge_done_r),
        .I2(found_stable_eye_last_r),
        .O(found_stable_eye_last_r_i_1_n_0));
  FDRE found_stable_eye_last_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(found_stable_eye_last_r_i_1_n_0),
        .Q(found_stable_eye_last_r),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT5 #(
    .INIT(32'h00008000)) 
    found_stable_eye_r_i_1
       (.I0(pb_found_stable_eye_r[2]),
        .I1(pb_found_stable_eye_r[3]),
        .I2(pb_found_stable_eye_r[0]),
        .I3(pb_found_stable_eye_r[1]),
        .I4(found_stable_eye_r_i_2_n_0),
        .O(found_stable_eye_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    found_stable_eye_r_i_2
       (.I0(pb_found_stable_eye_r[5]),
        .I1(pb_found_stable_eye_r[4]),
        .I2(pb_found_stable_eye_r[7]),
        .I3(pb_found_stable_eye_r[6]),
        .O(found_stable_eye_r_i_2_n_0));
  FDRE found_stable_eye_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(found_stable_eye_r_i_1_n_0),
        .Q(found_stable_eye_r_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \gen_byte_sel_div2.calib_in_common_i_3 
       (.I0(pi_fine_dly_dec_done_reg_0),
        .I1(\gen_byte_sel_div2.calib_in_common_reg ),
        .I2(\gen_byte_sel_div2.calib_in_common_reg_0 ),
        .I3(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31] ),
        .I4(rdlvl_stg1_done_int_reg_0),
        .I5(\gen_byte_sel_div2.calib_in_common_reg_1 ),
        .O(wr_level_done_reg));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \gen_byte_sel_div2.calib_in_common_i_6 
       (.I0(rdlvl_stg1_done_int_reg_0),
        .I1(\gen_byte_sel_div2.calib_in_common_reg ),
        .I2(tempmon_sel_pi_incdec),
        .I3(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31] ),
        .I4(dbg_sel_pi_incdec_r),
        .I5(dbg_sel_po_incdec_r),
        .O(rdlvl_stg1_done_int_reg_5));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_93 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_93 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_77 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_77 [1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r[0][1]_i_1 
       (.I0(store_sr_r_reg_n_0),
        .I1(sr_valid_r_reg_n_0),
        .O(store_sr_r0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_69 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_69 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_85 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_85 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_38 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_38 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_22 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_22 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_6 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_6 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_54 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_54 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_94 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_94 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_78 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_78 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_70 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_70 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_86 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_86 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_40 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_40 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_24 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_24 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_8 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_8 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_56 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_56 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_95 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_95 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_79 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_79 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_71 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_71 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_87 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_87 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_42 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_42 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_26 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_26 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_10 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_10 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_58 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_58 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_96 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_96 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_80 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_80 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_72 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_72 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_88 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_88 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_44 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_44 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_28 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_28 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_12 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_12 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_60 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_60 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_97 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_97 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_81 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_81 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_73 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_73 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_89 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_89 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_46 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_46 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_30 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_30 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_14 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_14 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_62 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_62 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_98 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_98 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_82 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_82 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_74 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_74 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_90 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_90 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_48 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_48 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_32 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_32 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_16 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_16 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_64 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_64 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_99 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_99 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_83 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_83 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_75 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_75 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_91 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_91 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_50 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_50 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_34 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_34 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_18 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_18 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_66 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_66 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_100 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_100 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_84 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_84 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_76 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_76 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][0] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_92 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7][1] 
       (.C(CLK),
        .CE(store_sr_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_92 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_52 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_52 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_36 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_36 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_20 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_20 [1]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][0] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [0]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_68 [0]),
        .R(1'b0));
  FDRE \gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7][1] 
       (.C(CLK),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [1]),
        .Q(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_68 [1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 [0]),
        .O(idel_pat1_match_fall0_r));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat1_match_fall0_r),
        .Q(idel_pat0_match_fall0_r[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise0_r[0]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat0_match_fall0_r[0]_i_1_n_0 ),
        .Q(pat0_match_fall0_r[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat0_match_fall1_r[0]_i_1_n_0 ),
        .Q(pat0_match_fall1_r[0]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat0_match_rise0_r[0]_i_1_n_0 ),
        .Q(pat0_match_rise0_r[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat0_match_rise1_r[0]_i_1_n_0 ),
        .Q(pat0_match_rise1_r[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1__0_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall0_r[1]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 [0]),
        .O(pat1_match_rise0_r));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_match_rise0_r),
        .Q(idel_pat0_match_rise0_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 [0]),
        .O(idel_pat1_match_rise1_r));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat1_match_rise1_r),
        .Q(idel_pat0_match_rise1_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 [0]),
        .O(pat1_match_fall0_r));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_match_fall0_r),
        .Q(pat0_match_fall0_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat0_match_fall1_r[1]_i_1_n_0 ),
        .Q(pat0_match_fall1_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat0_match_rise0_r[1]_i_1_n_0 ),
        .Q(pat0_match_rise0_r[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat0_match_rise1_r[1]_i_1_n_0 ),
        .Q(pat0_match_rise1_r[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall0_r[2]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 [0]),
        .O(idel_pat1_match_fall1_r));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat1_match_fall1_r),
        .Q(idel_pat0_match_fall1_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat0_match_rise1_r[2]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].pat0_match_fall0_r[2]_i_1_n_0 ),
        .Q(pat0_match_fall0_r[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].pat0_match_fall1_r[2]_i_1_n_0 ),
        .Q(pat0_match_fall1_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].pat0_match_rise0_r[2]_i_1_n_0 ),
        .Q(pat0_match_rise0_r[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 [0]),
        .O(pat1_match_rise1_r));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat0_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_match_rise1_r),
        .Q(pat0_match_rise1_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_fall1_r[3]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 [1]),
        .O(idel_pat1_match_rise0_r));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat1_match_rise0_r),
        .Q(idel_pat0_match_rise0_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat0_match_rise1_r[3]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat0_match_fall0_r[3]_i_1_n_0 ),
        .Q(pat0_match_fall0_r[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 [0]),
        .O(pat1_match_fall1_r));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat0_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_match_fall1_r),
        .Q(pat0_match_fall1_r[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat0_match_rise0_r[3]_i_1_n_0 ),
        .Q(pat0_match_rise0_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat0_match_rise1_r[3]_i_1_n_0 ),
        .Q(pat0_match_rise1_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall0_r[4]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise0_r[4]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat0_match_fall0_r[4]_i_1_n_0 ),
        .Q(pat0_match_fall0_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat0_match_fall1_r[4]_i_1_n_0 ),
        .Q(pat0_match_fall1_r[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat0_match_rise0_r[4]_i_1_n_0 ),
        .Q(pat0_match_rise0_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat0_match_rise1_r[4]_i_1_n_0 ),
        .Q(pat0_match_rise1_r[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1__0_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall0_r[5]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat0_match_rise1_r[5]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat0_match_fall0_r[5]_i_1_n_0 ),
        .Q(pat0_match_fall0_r[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat0_match_fall1_r[5]_i_1_n_0 ),
        .Q(pat0_match_fall1_r[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat0_match_rise0_r[5]_i_1_n_0 ),
        .Q(pat0_match_rise0_r[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat0_match_rise1_r[5]_i_1_n_0 ),
        .Q(pat0_match_rise1_r[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall0_r[6]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_fall1_r[6]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat0_match_rise1_r[6]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].pat0_match_fall0_r[6]_i_1_n_0 ),
        .Q(pat0_match_fall0_r[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].pat0_match_fall1_r[6]_i_1_n_0 ),
        .Q(pat0_match_fall1_r[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].pat0_match_rise0_r[6]_i_1_n_0 ),
        .Q(pat0_match_rise0_r[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].pat0_match_rise1_r[6]_i_1_n_0 ),
        .Q(pat0_match_rise1_r[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_fall1_r[7]_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat0_match_rise1_r[7]_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat0_match_fall0_r[7]_i_1_n_0 ),
        .Q(pat0_match_fall0_r[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat0_match_fall1_r[7]_i_1_n_0 ),
        .Q(pat0_match_fall1_r[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat0_match_rise0_r[7]_i_1_n_0 ),
        .Q(pat0_match_rise0_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat0_match_rise1_r[7]_i_1_n_0 ),
        .Q(pat0_match_rise1_r[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 [0]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 [1]),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [0]),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.idel_pat0_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat0_data_match_r0__0),
        .Q(\gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1 
       (.I0(idel_pat0_match_fall0_r[2]),
        .I1(idel_pat0_match_fall0_r[3]),
        .I2(idel_pat0_match_fall0_r[0]),
        .I3(idel_pat0_match_fall0_r[1]),
        .I4(\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2 
       (.I0(idel_pat0_match_fall0_r[5]),
        .I1(idel_pat0_match_fall0_r[4]),
        .I2(idel_pat0_match_fall0_r[7]),
        .I3(idel_pat0_match_fall0_r[6]),
        .O(\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat0_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat0_match_fall0_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1 
       (.I0(idel_pat0_match_fall1_r[2]),
        .I1(idel_pat0_match_fall1_r[3]),
        .I2(idel_pat0_match_fall1_r[0]),
        .I3(idel_pat0_match_fall1_r[1]),
        .I4(\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2 
       (.I0(idel_pat0_match_fall1_r[5]),
        .I1(idel_pat0_match_fall1_r[4]),
        .I2(idel_pat0_match_fall1_r[7]),
        .I3(idel_pat0_match_fall1_r[6]),
        .O(\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat0_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat0_match_fall1_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1 
       (.I0(idel_pat0_match_rise0_r[2]),
        .I1(idel_pat0_match_rise0_r[3]),
        .I2(idel_pat0_match_rise0_r[0]),
        .I3(idel_pat0_match_rise0_r[1]),
        .I4(\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2 
       (.I0(idel_pat0_match_rise0_r[5]),
        .I1(idel_pat0_match_rise0_r[4]),
        .I2(idel_pat0_match_rise0_r[7]),
        .I3(idel_pat0_match_rise0_r[6]),
        .O(\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat0_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat0_match_rise0_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1 
       (.I0(idel_pat0_match_rise1_r[2]),
        .I1(idel_pat0_match_rise1_r[3]),
        .I2(idel_pat0_match_rise1_r[0]),
        .I3(idel_pat0_match_rise1_r[1]),
        .I4(\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2 
       (.I0(idel_pat0_match_rise1_r[5]),
        .I1(idel_pat0_match_rise1_r[4]),
        .I2(idel_pat0_match_rise1_r[7]),
        .I3(idel_pat0_match_rise1_r[6]),
        .O(\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat0_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat0_match_rise1_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_and_r),
        .R(1'b0));
  FDRE \gen_pat_match_div2.idel_pat1_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat1_data_match_r0__0),
        .Q(\gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_fall0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall0_r_reg ),
        .I2(idel_pat0_match_fall0_r[0]),
        .I3(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall0_r_reg ),
        .I4(\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall0_r_reg ),
        .I1(idel_pat0_match_fall0_r[4]),
        .I2(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_fall0_r_reg ),
        .O(\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat1_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat1_match_fall0_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_fall0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1 
       (.I0(idel_pat0_match_fall1_r[2]),
        .I1(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_fall1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_fall1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_fall1_r_reg ),
        .I4(\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_fall1_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_fall1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_fall1_r_reg ),
        .I3(idel_pat0_match_fall1_r[6]),
        .O(\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat1_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat1_match_fall1_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise0_r_reg ),
        .I1(idel_pat0_match_rise0_r[3]),
        .I2(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[1].idel_pat1_match_rise0_r_reg ),
        .I4(\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[5].idel_pat1_match_rise0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise0_r_reg ),
        .I2(idel_pat0_match_rise0_r[7]),
        .I3(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise0_r_reg ),
        .O(\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat1_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat1_match_rise0_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[2].idel_pat1_match_rise1_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[3].idel_pat1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[0].idel_pat1_match_rise1_r_reg ),
        .I3(idel_pat0_match_rise1_r[1]),
        .I4(\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2 
       (.I0(idel_pat0_match_rise1_r[5]),
        .I1(\gen_pat_match_div2.gen_pat_match[4].idel_pat1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[7].idel_pat1_match_rise1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].idel_pat1_match_rise1_r_reg ),
        .O(\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat1_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat1_match_rise1_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_rise1_and_r),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \gen_pat_match_div2.idel_pat_data_match_i_1 
       (.I0(\gen_pat_match_div2.idel_pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div2.idel_pat0_data_match_r_reg_n_0 ),
        .I2(sr_valid_r2),
        .I3(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .O(\gen_pat_match_div2.idel_pat_data_match_i_1_n_0 ));
  FDRE \gen_pat_match_div2.idel_pat_data_match_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.idel_pat_data_match_i_1_n_0 ),
        .Q(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.pat0_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat0_data_match_r0__0),
        .Q(\gen_pat_match_div2.pat0_data_match_r_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.pat0_match_fall0_and_r_i_1 
       (.I0(pat0_match_fall0_r[2]),
        .I1(pat0_match_fall0_r[3]),
        .I2(pat0_match_fall0_r[0]),
        .I3(pat0_match_fall0_r[1]),
        .I4(\gen_pat_match_div2.pat0_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat0_match_fall0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.pat0_match_fall0_and_r_i_2 
       (.I0(pat0_match_fall0_r[5]),
        .I1(pat0_match_fall0_r[4]),
        .I2(pat0_match_fall0_r[7]),
        .I3(pat0_match_fall0_r[6]),
        .O(\gen_pat_match_div2.pat0_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.pat0_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat0_match_fall0_and_r_i_1_n_0 ),
        .Q(pat0_match_fall0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.pat0_match_fall1_and_r_i_1 
       (.I0(pat0_match_fall1_r[2]),
        .I1(pat0_match_fall1_r[3]),
        .I2(pat0_match_fall1_r[0]),
        .I3(pat0_match_fall1_r[1]),
        .I4(\gen_pat_match_div2.pat0_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat0_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.pat0_match_fall1_and_r_i_2 
       (.I0(pat0_match_fall1_r[5]),
        .I1(pat0_match_fall1_r[4]),
        .I2(pat0_match_fall1_r[7]),
        .I3(pat0_match_fall1_r[6]),
        .O(\gen_pat_match_div2.pat0_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.pat0_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat0_match_fall1_and_r_i_1_n_0 ),
        .Q(pat0_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.pat0_match_rise0_and_r_i_1 
       (.I0(pat0_match_rise0_r[2]),
        .I1(pat0_match_rise0_r[3]),
        .I2(pat0_match_rise0_r[0]),
        .I3(pat0_match_rise0_r[1]),
        .I4(\gen_pat_match_div2.pat0_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat0_match_rise0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.pat0_match_rise0_and_r_i_2 
       (.I0(pat0_match_rise0_r[5]),
        .I1(pat0_match_rise0_r[4]),
        .I2(pat0_match_rise0_r[7]),
        .I3(pat0_match_rise0_r[6]),
        .O(\gen_pat_match_div2.pat0_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.pat0_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat0_match_rise0_and_r_i_1_n_0 ),
        .Q(pat0_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.pat0_match_rise1_and_r_i_1 
       (.I0(pat0_match_rise1_r[2]),
        .I1(pat0_match_rise1_r[3]),
        .I2(pat0_match_rise1_r[0]),
        .I3(pat0_match_rise1_r[1]),
        .I4(\gen_pat_match_div2.pat0_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat0_match_rise1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.pat0_match_rise1_and_r_i_2 
       (.I0(pat0_match_rise1_r[5]),
        .I1(pat0_match_rise1_r[4]),
        .I2(pat0_match_rise1_r[7]),
        .I3(pat0_match_rise1_r[6]),
        .O(\gen_pat_match_div2.pat0_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.pat0_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat0_match_rise1_and_r_i_1_n_0 ),
        .Q(pat0_match_rise1_and_r),
        .R(1'b0));
  FDRE \gen_pat_match_div2.pat1_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_data_match_r0__0),
        .Q(\gen_pat_match_div2.pat1_data_match_r_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.pat1_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg ),
        .I3(pat0_match_fall0_r[1]),
        .I4(\gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.pat1_match_fall0_and_r_i_2 
       (.I0(pat0_match_fall0_r[5]),
        .I1(\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg ),
        .O(\gen_pat_match_div2.pat1_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_fall0_and_r_i_1_n_0 ),
        .Q(pat1_match_fall0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.pat1_match_fall1_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg ),
        .I1(pat0_match_fall1_r[3]),
        .I2(\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg ),
        .I4(\gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.pat1_match_fall1_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg ),
        .I2(pat0_match_fall1_r[7]),
        .I3(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg ),
        .O(\gen_pat_match_div2.pat1_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_fall1_and_r_i_1_n_0 ),
        .Q(pat1_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.pat1_match_rise0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg ),
        .I2(pat0_match_rise0_r[0]),
        .I3(idel_pat0_match_rise0_r[1]),
        .I4(\gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.pat1_match_rise0_and_r_i_2 
       (.I0(idel_pat0_match_rise0_r[5]),
        .I1(pat0_match_rise0_r[4]),
        .I2(\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg ),
        .O(\gen_pat_match_div2.pat1_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_rise0_and_r_i_1_n_0 ),
        .Q(pat1_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.pat1_match_rise1_and_r_i_1 
       (.I0(pat0_match_rise1_r[2]),
        .I1(\gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg ),
        .I4(\gen_pat_match_div2.pat1_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.pat1_match_rise1_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg ),
        .I3(pat0_match_rise1_r[6]),
        .O(\gen_pat_match_div2.pat1_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_rise1_and_r_i_1_n_0 ),
        .Q(pat1_match_rise1_and_r),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0 ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0 ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][0] 
       (.C(CLK),
        .CE(E),
        .D(D),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0 ),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [7]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [21]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [14]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [8]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [22]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [1]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [15]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [9]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [23]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [2]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [16]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [10]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [24]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [3]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [17]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [11]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [25]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [4]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [18]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [12]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [26]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [5]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [19]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [13]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [27]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [6]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 [1]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][0] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7][0]_0 [20]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [0]),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7][1] 
       (.C(CLK),
        .CE(E),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [0]),
        .Q(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [1]),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg0 
       (.I0(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0] ),
        .I1(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0] ),
        .I2(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0] ),
        .I3(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0] ),
        .O(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_93 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall0_r_reg[0]_93 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_77 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].old_sr_fall1_r_reg[0]_77 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_69 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise0_r_reg[0]_69 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_85 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].old_sr_rise1_r_reg[0]_85 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1 
       (.I0(sr_valid_r2),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg0 
       (.I0(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0] ),
        .I1(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0] ),
        .I2(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0] ),
        .I3(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0] ),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_38 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall0_r_reg[0]_38 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0]_37 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_22 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].prev_sr_fall1_r_reg[0]_22 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0]_21 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_6 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise0_r_reg[0]_6 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise0_r_reg[0]_5 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_54 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[0].prev_sr_rise1_r_reg[0]_54 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0]_53 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1_n_0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_diff_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in32_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in172_in),
        .I1(p_0_in169_in),
        .I2(p_2_in170_in),
        .I3(p_3_in171_in),
        .O(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_94 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall0_r_reg[1]_94 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1_n_0 ),
        .Q(p_0_in169_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_78 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].old_sr_fall1_r_reg[1]_78 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1_n_0 ),
        .Q(p_3_in171_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_70 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise0_r_reg[1]_70 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1_n_0 ),
        .Q(p_1_in172_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_86 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].old_sr_rise1_r_reg[1]_86 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1_n_0 ),
        .Q(p_2_in170_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_diff_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in101_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg0 
       (.I0(p_3_in175_in),
        .I1(p_0_in173_in),
        .I2(p_2_in174_in),
        .I3(p_1_in176_in),
        .O(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_40 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall0_r_reg[1]_40 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall0_r_reg[1]_39 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1_n_0 ),
        .Q(p_0_in173_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_24 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].prev_sr_fall1_r_reg[1]_24 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_fall1_r_reg[1]_23 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1_n_0 ),
        .Q(p_3_in175_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_8 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise0_r_reg[1]_8 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise0_r_reg[1]_7 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1_n_0 ),
        .Q(p_1_in176_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_56 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[1].prev_sr_rise1_r_reg[1]_56 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[1].sr_rise1_r_reg[1]_55 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1_n_0 ),
        .Q(p_2_in174_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_diff_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in29_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg0 
       (.I0(p_3_in163_in),
        .I1(p_0_in161_in),
        .I2(p_1_in164_in),
        .I3(p_2_in162_in),
        .O(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_95 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall0_r_reg[2]_95 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1_n_0 ),
        .Q(p_0_in161_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_79 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].old_sr_fall1_r_reg[2]_79 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1_n_0 ),
        .Q(p_3_in163_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_71 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise0_r_reg[2]_71 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1_n_0 ),
        .Q(p_1_in164_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_87 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].old_sr_rise1_r_reg[2]_87 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1_n_0 ),
        .Q(p_2_in162_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_diff_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in98_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg0 
       (.I0(p_1_in168_in),
        .I1(p_2_in166_in),
        .I2(p_0_in165_in),
        .I3(p_3_in167_in),
        .O(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_42 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall0_r_reg[2]_42 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall0_r_reg[2]_41 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1_n_0 ),
        .Q(p_0_in165_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_26 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].prev_sr_fall1_r_reg[2]_26 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_fall1_r_reg[2]_25 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1_n_0 ),
        .Q(p_3_in167_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_10 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise0_r_reg[2]_10 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise0_r_reg[2]_9 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1_n_0 ),
        .Q(p_1_in168_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_58 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[2].prev_sr_rise1_r_reg[2]_58 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[2].sr_rise1_r_reg[2]_57 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1_n_0 ),
        .Q(p_2_in166_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_diff_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in26_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in156_in),
        .I1(p_2_in154_in),
        .I2(p_0_in153_in),
        .I3(p_3_in155_in),
        .O(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_96 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall0_r_reg[3]_96 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1_n_0 ),
        .Q(p_0_in153_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_80 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].old_sr_fall1_r_reg[3]_80 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1_n_0 ),
        .Q(p_3_in155_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_72 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise0_r_reg[3]_72 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1_n_0 ),
        .Q(p_1_in156_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_88 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].old_sr_rise1_r_reg[3]_88 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1_n_0 ),
        .Q(p_2_in154_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_diff_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in95_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg0 
       (.I0(p_1_in160_in),
        .I1(p_3_in159_in),
        .I2(p_0_in157_in),
        .I3(p_2_in158_in),
        .O(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_44 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall0_r_reg[3]_44 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall0_r_reg[3]_43 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1_n_0 ),
        .Q(p_0_in157_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_28 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].prev_sr_fall1_r_reg[3]_28 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_fall1_r_reg[3]_27 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1_n_0 ),
        .Q(p_3_in159_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_12 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise0_r_reg[3]_12 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise0_r_reg[3]_11 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1_n_0 ),
        .Q(p_1_in160_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_60 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[3].prev_sr_rise1_r_reg[3]_60 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[3].sr_rise1_r_reg[3]_59 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1_n_0 ),
        .Q(p_2_in158_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_diff_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in23_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in148_in),
        .I1(p_3_in147_in),
        .I2(p_2_in146_in),
        .I3(p_0_in145_in),
        .O(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_97 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall0_r_reg[4]_97 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1_n_0 ),
        .Q(p_0_in145_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_81 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].old_sr_fall1_r_reg[4]_81 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1_n_0 ),
        .Q(p_3_in147_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_73 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise0_r_reg[4]_73 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1_n_0 ),
        .Q(p_1_in148_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_89 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].old_sr_rise1_r_reg[4]_89 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1_n_0 ),
        .Q(p_2_in146_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_diff_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in92_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg0 
       (.I0(p_1_in152_in),
        .I1(p_0_in149_in),
        .I2(p_2_in150_in),
        .I3(p_3_in151_in),
        .O(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_46 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall0_r_reg[4]_46 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall0_r_reg[4]_45 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1_n_0 ),
        .Q(p_0_in149_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_30 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].prev_sr_fall1_r_reg[4]_30 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_fall1_r_reg[4]_29 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1_n_0 ),
        .Q(p_3_in151_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_14 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise0_r_reg[4]_14 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise0_r_reg[4]_13 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1_n_0 ),
        .Q(p_1_in152_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_62 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[4].prev_sr_rise1_r_reg[4]_62 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[4].sr_rise1_r_reg[4]_61 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1_n_0 ),
        .Q(p_2_in150_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_diff_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in20_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in140_in),
        .I1(p_3_in139_in),
        .I2(p_0_in137_in),
        .I3(p_2_in138_in),
        .O(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_98 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall0_r_reg[5]_98 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1_n_0 ),
        .Q(p_0_in137_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_82 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].old_sr_fall1_r_reg[5]_82 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1_n_0 ),
        .Q(p_3_in139_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_74 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise0_r_reg[5]_74 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1_n_0 ),
        .Q(p_1_in140_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1 
       (.I0(sr_valid_r_reg_n_0),
        .I1(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_90 [1]),
        .I2(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 [1]),
        .I3(\gen_old_sr_div2.gen_old_sr[5].old_sr_rise1_r_reg[5]_90 [0]),
        .I4(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 [0]),
        .O(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1_n_0 ),
        .Q(p_2_in138_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_diff_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in89_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg0 
       (.I0(p_2_in142_in),
        .I1(p_3_in143_in),
        .I2(p_1_in144_in),
        .I3(p_0_in141_in),
        .O(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_48 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall0_r_reg[5]_48 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall0_r_reg[5]_47 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1_n_0 ),
        .Q(p_0_in141_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_32 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].prev_sr_fall1_r_reg[5]_32 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_fall1_r_reg[5]_31 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1_n_0 ),
        .Q(p_3_in143_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_16 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise0_r_reg[5]_16 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise0_r_reg[5]_15 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1_n_0 ),
        .Q(p_1_in144_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_64 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[5].prev_sr_rise1_r_reg[5]_64 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[5].sr_rise1_r_reg[5]_63 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1_n_0 ),
        .Q(p_2_in142_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_diff_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in17_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in132_in),
        .I1(p_0_in129_in),
        .I2(p_2_in130_in),
        .I3(p_3_in131_in),
        .O(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_99 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall0_r_reg[6]_99 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1_n_0 ),
        .Q(p_0_in129_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_83 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].old_sr_fall1_r_reg[6]_83 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1_n_0 ),
        .Q(p_3_in131_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_75 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise0_r_reg[6]_75 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1_n_0 ),
        .Q(p_1_in132_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_91 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].old_sr_rise1_r_reg[6]_91 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1_n_0 ),
        .Q(p_2_in130_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_diff_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in86_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg0 
       (.I0(p_1_in136_in),
        .I1(p_0_in133_in),
        .I2(p_2_in134_in),
        .I3(p_3_in135_in),
        .O(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_50 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall0_r_reg[6]_50 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall0_r_reg[6]_49 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1_n_0 ),
        .Q(p_0_in133_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_34 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].prev_sr_fall1_r_reg[6]_34 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_fall1_r_reg[6]_33 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1_n_0 ),
        .Q(p_3_in135_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_18 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise0_r_reg[6]_18 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise0_r_reg[6]_17 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1_n_0 ),
        .Q(p_1_in136_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_66 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[6].prev_sr_rise1_r_reg[6]_66 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[6].sr_rise1_r_reg[6]_65 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1_n_0 ),
        .Q(p_2_in134_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_diff_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg ),
        .Q(p_1_in15_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg0 
       (.I0(p_1_in124_in),
        .I1(p_0_in123_in),
        .I2(p_2_in),
        .I3(p_3_in),
        .O(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_100 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall0_r_reg[7]_100 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1_n_0 ),
        .Q(p_0_in123_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_84 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].old_sr_fall1_r_reg[7]_84 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1_n_0 ),
        .Q(p_3_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_76 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise0_r_reg[7]_76 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1_n_0 ),
        .Q(p_1_in124_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_92 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].old_sr_rise1_r_reg[7]_92 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1_n_0 ),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_diff_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg ),
        .Q(p_0_in),
        .R(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg0 
       (.I0(p_1_in128_in),
        .I1(p_0_in125_in),
        .I2(p_2_in126_in),
        .I3(p_3_in127_in),
        .O(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg0__0 ));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg0__0 ),
        .Q(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_cyc2_r_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_52 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall0_r_reg[7]_52 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall0_r_reg[7]_51 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1_n_0 ),
        .Q(p_0_in125_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_36 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].prev_sr_fall1_r_reg[7]_36 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_fall1_r_reg[7]_35 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1_n_0 ),
        .Q(p_3_in127_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_20 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise0_r_reg[7]_20 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise0_r_reg[7]_19 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1_n_0 ),
        .Q(p_1_in128_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1 
       (.I0(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_68 [1]),
        .I1(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [1]),
        .I2(\gen_old_sr_div2.gen_old_sr[7].prev_sr_rise1_r_reg[7]_68 [0]),
        .I3(\gen_sr_div2.gen_sr_len_gt1.gen_sr[7].sr_rise1_r_reg[7]_67 [0]),
        .I4(sr_valid_r_reg_n_0),
        .O(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_match_div2.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1_n_0 ),
        .Q(p_2_in126_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [0]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [2]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [1]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [3]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [0]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [1]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [2]),
        .O(p_0_in__1[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[0]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I3(store_sr_req_pulsed_r),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(pb_cnt_eye_size_r));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [4]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [2]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [1]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [0]),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[0]),
        .I2(\gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ),
        .I3(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I4(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [2]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [1]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [0]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [3]),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [4]),
        .O(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0] 
       (.C(CLK),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[0]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [0]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][1] 
       (.C(CLK),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[1]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [1]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][2] 
       (.C(CLK),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[2]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [2]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][3] 
       (.C(CLK),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[3]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [3]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4] 
       (.C(CLK),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__1[4]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]_101 [4]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I1(store_sr_req_pulsed_r),
        .I2(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[0]),
        .O(\gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_detect_edge_done_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[0]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5501550155005501)) 
    \gen_track_left_edge[0].pb_found_edge_r[0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(\gen_track_left_edge[0].pb_found_edge_r[0]_i_3_n_0 ),
        .I2(pb_detect_edge_done_r[0]),
        .I3(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .O(\gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_track_left_edge[0].pb_found_edge_r[0]_i_2 
       (.I0(store_sr_req_pulsed_r),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .O(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[0].pb_found_edge_r[0]_i_3 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .I2(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I3(\gen_sr_match_div2.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ),
        .O(\gen_track_left_edge[0].pb_found_edge_r[0]_i_3_n_0 ));
  FDRE \gen_track_left_edge[0].pb_found_edge_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0 ),
        .Q(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .I5(pb_found_stable_eye_r[0]),
        .O(\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_found_stable_eye_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[0]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[0]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(\gen_sr_match_div2.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .I4(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0 ),
        .Q(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [0]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [2]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [1]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [3]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [0]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [1]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [2]),
        .O(p_0_in__2[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in31_in),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[1]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I3(store_sr_req_pulsed_r),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [4]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [2]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [1]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [0]),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[1]),
        .I2(p_1_in32_in),
        .I3(p_0_in31_in),
        .I4(p_0_in101_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [2]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [1]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [0]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [3]),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [4]),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[0]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [0]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[1]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [1]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[2]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [2]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[3]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [3]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__2[4]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]_102 [4]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I1(store_sr_req_pulsed_r),
        .I2(p_0_in101_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[1]),
        .O(\gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_detect_edge_done_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[1]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5555555501000101)) 
    \gen_track_left_edge[1].pb_found_edge_r[1]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(\gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0 ),
        .I2(pb_detect_edge_done_r[1]),
        .I3(p_0_in31_in),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .O(\gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[1].pb_found_edge_r[1]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in101_in),
        .I2(p_0_in31_in),
        .I3(p_1_in32_in),
        .O(\gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0 ));
  FDRE \gen_track_left_edge[1].pb_found_edge_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0 ),
        .Q(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in31_in),
        .I5(pb_found_stable_eye_r[1]),
        .O(\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_found_stable_eye_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[1]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[1]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in101_in),
        .I4(p_0_in31_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0 ),
        .Q(p_0_in31_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [0]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [2]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [1]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [0]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [3]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [0]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [1]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [2]),
        .O(p_0_in__3[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in28_in),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[2]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I3(store_sr_req_pulsed_r),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [4]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [2]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [1]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [0]),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[2]),
        .I2(p_1_in29_in),
        .I3(p_0_in28_in),
        .I4(p_0_in98_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [2]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [1]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [0]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [3]),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [4]),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[0]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [0]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[1]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [1]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[2]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [2]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[3]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [3]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__3[4]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]_103 [4]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I1(store_sr_req_pulsed_r),
        .I2(p_0_in98_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[2]),
        .O(\gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_detect_edge_done_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[2]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5555555501000101)) 
    \gen_track_left_edge[2].pb_found_edge_r[2]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(\gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0 ),
        .I2(pb_detect_edge_done_r[2]),
        .I3(p_0_in28_in),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .O(\gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[2].pb_found_edge_r[2]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in98_in),
        .I2(p_0_in28_in),
        .I3(p_1_in29_in),
        .O(\gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0 ));
  FDRE \gen_track_left_edge[2].pb_found_edge_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0 ),
        .Q(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in28_in),
        .I5(pb_found_stable_eye_r[2]),
        .O(\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_found_stable_eye_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[2]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[2]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in98_in),
        .I4(p_0_in28_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0 ),
        .Q(p_0_in28_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [0]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [2]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [1]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [0]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [3]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [0]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [1]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [2]),
        .O(p_0_in__4[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in25_in),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[3]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I3(store_sr_req_pulsed_r),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [4]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [2]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [1]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [0]),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [3]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[3]),
        .I2(p_1_in26_in),
        .I3(p_0_in25_in),
        .I4(p_0_in95_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [2]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [1]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [0]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [3]),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [4]),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[0]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [0]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[1]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [1]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[2]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [2]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[3]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [3]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__4[4]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]_104 [4]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I1(store_sr_req_pulsed_r),
        .I2(p_0_in95_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[3]),
        .O(\gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_detect_edge_done_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[3]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5555555501000101)) 
    \gen_track_left_edge[3].pb_found_edge_r[3]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(\gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0 ),
        .I2(pb_detect_edge_done_r[3]),
        .I3(p_0_in25_in),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .O(\gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[3].pb_found_edge_r[3]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in95_in),
        .I2(p_0_in25_in),
        .I3(p_1_in26_in),
        .O(\gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0 ));
  FDRE \gen_track_left_edge[3].pb_found_edge_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0 ),
        .Q(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in25_in),
        .I5(pb_found_stable_eye_r[3]),
        .O(\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_found_stable_eye_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[3]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[3]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in95_in),
        .I4(p_0_in25_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0 ),
        .Q(p_0_in25_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [0]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [1]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [2]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [1]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [0]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [3]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [0]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [1]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [2]),
        .O(p_0_in__5[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in22_in),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[4]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I3(store_sr_req_pulsed_r),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [4]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [2]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [1]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [0]),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [3]),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[4]),
        .I2(p_1_in23_in),
        .I3(p_0_in22_in),
        .I4(p_0_in92_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [2]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [1]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [0]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [3]),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [4]),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[0]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [0]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[1]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [1]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[2]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [2]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[3]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [3]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__5[4]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]_105 [4]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I1(store_sr_req_pulsed_r),
        .I2(p_0_in92_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[4]),
        .O(\gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_detect_edge_done_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[4]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5555555501000101)) 
    \gen_track_left_edge[4].pb_found_edge_r[4]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(\gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0 ),
        .I2(pb_detect_edge_done_r[4]),
        .I3(p_0_in22_in),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .O(\gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[4].pb_found_edge_r[4]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in92_in),
        .I2(p_0_in22_in),
        .I3(p_1_in23_in),
        .O(\gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0 ));
  FDRE \gen_track_left_edge[4].pb_found_edge_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0 ),
        .Q(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in22_in),
        .I5(pb_found_stable_eye_r[4]),
        .O(\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_found_stable_eye_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[4]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[4]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in92_in),
        .I4(p_0_in22_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0 ),
        .Q(p_0_in22_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [0]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [2]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [1]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [0]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [3]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [0]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [1]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [2]),
        .O(p_0_in__6[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in19_in),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[5]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I3(store_sr_req_pulsed_r),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [4]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [2]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [1]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [0]),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [3]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[5]),
        .I2(p_1_in20_in),
        .I3(p_0_in19_in),
        .I4(p_0_in89_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [2]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [1]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [0]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [3]),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [4]),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[0]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [0]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[1]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [1]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[2]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [2]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[3]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [3]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__6[4]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]_106 [4]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I1(store_sr_req_pulsed_r),
        .I2(p_0_in89_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[5]),
        .O(\gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_detect_edge_done_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[5]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5555555501000101)) 
    \gen_track_left_edge[5].pb_found_edge_r[5]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(\gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0 ),
        .I2(pb_detect_edge_done_r[5]),
        .I3(p_0_in19_in),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .O(\gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[5].pb_found_edge_r[5]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in89_in),
        .I2(p_0_in19_in),
        .I3(p_1_in20_in),
        .O(\gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0 ));
  FDRE \gen_track_left_edge[5].pb_found_edge_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0 ),
        .Q(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in19_in),
        .I5(pb_found_stable_eye_r[5]),
        .O(\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_found_stable_eye_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[5]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[5]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in89_in),
        .I4(p_0_in19_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0 ),
        .Q(p_0_in19_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [0]),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [0]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [1]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [2]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [1]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [0]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [3]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [0]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [1]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [2]),
        .O(p_0_in__7[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in16_in),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[6]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I3(store_sr_req_pulsed_r),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [4]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [2]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [1]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [0]),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [3]),
        .O(p_0_in__7[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[6]),
        .I2(p_1_in17_in),
        .I3(p_0_in16_in),
        .I4(p_0_in86_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [2]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [1]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [0]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [3]),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [4]),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[0]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [0]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[1]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [1]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[2]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [2]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[3]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [3]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__7[4]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]_107 [4]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I1(store_sr_req_pulsed_r),
        .I2(p_0_in86_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[6]),
        .O(\gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_detect_edge_done_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[6]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5555555501000101)) 
    \gen_track_left_edge[6].pb_found_edge_r[6]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(\gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0 ),
        .I2(pb_detect_edge_done_r[6]),
        .I3(p_0_in16_in),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .O(\gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[6].pb_found_edge_r[6]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in86_in),
        .I2(p_0_in16_in),
        .I3(p_1_in17_in),
        .O(\gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0 ));
  FDRE \gen_track_left_edge[6].pb_found_edge_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0 ),
        .Q(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in16_in),
        .I5(pb_found_stable_eye_r[6]),
        .O(\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_found_stable_eye_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[6]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[6]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in86_in),
        .I4(p_0_in16_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0 ),
        .Q(p_0_in16_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [0]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [1]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [2]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [1]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [0]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [3]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [0]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [1]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [2]),
        .O(p_0_in__8[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in14_in),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100000)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0 ),
        .I1(pb_detect_edge_done_r[7]),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I3(store_sr_req_pulsed_r),
        .I4(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [4]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [2]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [1]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [0]),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [3]),
        .O(p_0_in__8[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(pb_detect_edge_done_r[7]),
        .I2(p_1_in15_in),
        .I3(p_0_in14_in),
        .I4(p_0_in),
        .I5(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [2]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [1]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [0]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [3]),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [4]),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][0] 
       (.C(CLK),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[0]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [0]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][1] 
       (.C(CLK),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[1]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [1]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][2] 
       (.C(CLK),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[2]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [2]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][3] 
       (.C(CLK),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[3]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [3]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4] 
       (.C(CLK),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__8[4]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]_108 [4]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I1(store_sr_req_pulsed_r),
        .I2(p_0_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[7]),
        .O(\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_detect_edge_done_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[7]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h5555555501000101)) 
    \gen_track_left_edge[7].pb_found_edge_r[7]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I1(\gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0 ),
        .I2(pb_detect_edge_done_r[7]),
        .I3(p_0_in14_in),
        .I4(samp_cnt_done_r_reg_n_0),
        .I5(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .O(\gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[7].pb_found_edge_r[7]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(p_0_in),
        .I2(p_0_in14_in),
        .I3(p_1_in15_in),
        .O(\gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0 ));
  FDRE \gen_track_left_edge[7].pb_found_edge_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0 ),
        .Q(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h55555F5500000800)) 
    \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0 ),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0 ),
        .I2(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(p_0_in14_in),
        .I5(pb_found_stable_eye_r[7]),
        .O(\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_found_stable_eye_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0 ),
        .Q(pb_found_stable_eye_r[7]),
        .R(\FSM_onehot_cal1_state_r_reg_n_0_[16] ));
  LUT6 #(
    .INIT(64'h00000000FDFD0100)) 
    \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(pb_detect_edge_done_r[7]),
        .I2(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I3(p_0_in),
        .I4(p_0_in14_in),
        .I5(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .O(\gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0 ),
        .Q(p_0_in14_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF007F7F80000000)) 
    idel_adj_inc_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I1(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .I2(detect_edge_done_r),
        .I3(cal1_wait_r),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[3] ),
        .I5(idel_adj_inc_reg_n_0),
        .O(idel_adj_inc_i_1_n_0));
  FDRE idel_adj_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idel_adj_inc_i_1_n_0),
        .Q(idel_adj_inc_reg_n_0),
        .R(idel_adj_inc_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \idel_dec_cnt[0]_i_1 
       (.I0(\idel_dec_cnt_reg_n_0_[0] ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I3(\idelay_tap_cnt_r_reg[0][0][4]_0 [48]),
        .O(idel_dec_cnt[0]));
  LUT5 #(
    .INIT(32'hFF909090)) 
    \idel_dec_cnt[1]_i_1 
       (.I0(\idel_dec_cnt_reg_n_0_[0] ),
        .I1(\idel_dec_cnt_reg_n_0_[1] ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I4(\idelay_tap_cnt_r_reg[0][0][4]_0 [49]),
        .O(idel_dec_cnt[1]));
  LUT6 #(
    .INIT(64'hFFFFA900A900A900)) 
    \idel_dec_cnt[2]_i_1 
       (.I0(\idel_dec_cnt_reg_n_0_[2] ),
        .I1(\idel_dec_cnt_reg_n_0_[1] ),
        .I2(\idel_dec_cnt_reg_n_0_[0] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I4(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I5(\idelay_tap_cnt_r_reg[0][0][4]_0 [50]),
        .O(idel_dec_cnt[2]));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \idel_dec_cnt[3]_i_1 
       (.I0(\idel_dec_cnt_reg_n_0_[3] ),
        .I1(\idel_dec_cnt[3]_i_2_n_0 ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I4(\idelay_tap_cnt_r_reg[0][0][4]_0 [51]),
        .O(idel_dec_cnt[3]));
  LUT3 #(
    .INIT(8'h01)) 
    \idel_dec_cnt[3]_i_2 
       (.I0(\idel_dec_cnt_reg_n_0_[1] ),
        .I1(\idel_dec_cnt_reg_n_0_[0] ),
        .I2(\idel_dec_cnt_reg_n_0_[2] ),
        .O(\idel_dec_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8FFF8)) 
    \idel_dec_cnt[4]_i_1 
       (.I0(\idel_dec_cnt[4]_i_3_n_0 ),
        .I1(idel_mpr_pat_detect_r),
        .I2(\idel_dec_cnt[4]_i_4_n_0 ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I4(\idel_dec_cnt[4]_i_5_n_0 ),
        .I5(\idel_dec_cnt[4]_i_6_n_0 ),
        .O(\idel_dec_cnt[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \idel_dec_cnt[4]_i_2 
       (.I0(\idel_dec_cnt_reg_n_0_[4] ),
        .I1(\idel_dec_cnt[4]_i_7_n_0 ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[15] ),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I4(\idelay_tap_cnt_r_reg[0][0][4]_0 [52]),
        .O(idel_dec_cnt[4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \idel_dec_cnt[4]_i_3 
       (.I0(p_0_in187_in),
        .I1(idel_pat_detect_valid_r_reg_n_0),
        .O(\idel_dec_cnt[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \idel_dec_cnt[4]_i_4 
       (.I0(detect_edge_done_r),
        .I1(\gen_pat_match_div2.idel_pat_data_match_reg_n_0 ),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .O(\idel_dec_cnt[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \idel_dec_cnt[4]_i_5 
       (.I0(\idel_dec_cnt_reg_n_0_[3] ),
        .I1(\idel_dec_cnt_reg_n_0_[1] ),
        .I2(\idel_dec_cnt_reg_n_0_[0] ),
        .I3(\idel_dec_cnt_reg_n_0_[2] ),
        .I4(\idel_dec_cnt_reg_n_0_[4] ),
        .O(\idel_dec_cnt[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \idel_dec_cnt[4]_i_6 
       (.I0(\FSM_onehot_cal1_state_r[14]_i_2_n_0 ),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[1] ),
        .I2(mpr_dec_cpt_r_reg_n_0),
        .I3(\FSM_onehot_cal1_state_r[16]_i_4_n_0 ),
        .O(\idel_dec_cnt[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \idel_dec_cnt[4]_i_7 
       (.I0(\idel_dec_cnt_reg_n_0_[2] ),
        .I1(\idel_dec_cnt_reg_n_0_[0] ),
        .I2(\idel_dec_cnt_reg_n_0_[1] ),
        .I3(\idel_dec_cnt_reg_n_0_[3] ),
        .O(\idel_dec_cnt[4]_i_7_n_0 ));
  FDRE \idel_dec_cnt_reg[0] 
       (.C(CLK),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[0]),
        .Q(\idel_dec_cnt_reg_n_0_[0] ),
        .R(found_first_edge_r_reg_0));
  FDRE \idel_dec_cnt_reg[1] 
       (.C(CLK),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[1]),
        .Q(\idel_dec_cnt_reg_n_0_[1] ),
        .R(found_first_edge_r_reg_0));
  FDRE \idel_dec_cnt_reg[2] 
       (.C(CLK),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[2]),
        .Q(\idel_dec_cnt_reg_n_0_[2] ),
        .R(found_first_edge_r_reg_0));
  FDRE \idel_dec_cnt_reg[3] 
       (.C(CLK),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[3]),
        .Q(\idel_dec_cnt_reg_n_0_[3] ),
        .R(found_first_edge_r_reg_0));
  FDRE \idel_dec_cnt_reg[4] 
       (.C(CLK),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[4]),
        .Q(\idel_dec_cnt_reg_n_0_[4] ),
        .R(found_first_edge_r_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    idel_pat0_data_match_r0
       (.I0(idel_pat0_match_fall0_and_r),
        .I1(idel_pat0_match_rise1_and_r),
        .I2(idel_pat0_match_rise0_and_r),
        .I3(idel_pat0_match_fall1_and_r),
        .O(idel_pat0_data_match_r0__0));
  LUT4 #(
    .INIT(16'h8000)) 
    idel_pat1_data_match_r0
       (.I0(idel_pat1_match_fall0_and_r),
        .I1(idel_pat1_match_rise1_and_r),
        .I2(idel_pat1_match_rise0_and_r),
        .I3(idel_pat1_match_fall1_and_r),
        .O(idel_pat1_data_match_r0__0));
  LUT4 #(
    .INIT(16'hCCCE)) 
    idel_pat_detect_valid_r_i_1
       (.I0(idel_pat_detect_valid_r_reg_n_0),
        .I1(p_0_in187_in),
        .I2(cal1_dq_idel_inc),
        .I3(store_sr_req_pulsed_r),
        .O(idel_pat_detect_valid_r_i_1_n_0));
  FDRE idel_pat_detect_valid_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idel_pat_detect_valid_r_i_1_n_0),
        .Q(idel_pat_detect_valid_r_reg_n_0),
        .R(\done_cnt_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \idelay_tap_cnt_r[0][0][0]_i_1 
       (.I0(idelay_tap_limit_r_reg_0),
        .I1(idelay_ce_int),
        .I2(idelay_tap_cnt_slice_r[0]),
        .O(\idelay_tap_cnt_r[0][0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h04404004)) 
    \idelay_tap_cnt_r[0][0][1]_i_1 
       (.I0(idelay_tap_limit_r_reg_0),
        .I1(idelay_ce_int),
        .I2(idelay_tap_cnt_slice_r[0]),
        .I3(idelay_tap_cnt_slice_r[1]),
        .I4(idelay_inc_int),
        .O(\idelay_tap_cnt_r[0][0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0444400044400004)) 
    \idelay_tap_cnt_r[0][0][2]_i_1 
       (.I0(idelay_tap_limit_r_reg_0),
        .I1(idelay_ce_int),
        .I2(idelay_inc_int),
        .I3(idelay_tap_cnt_slice_r[0]),
        .I4(idelay_tap_cnt_slice_r[2]),
        .I5(idelay_tap_cnt_slice_r[1]),
        .O(\idelay_tap_cnt_r[0][0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAA880000002)) 
    \idelay_tap_cnt_r[0][0][3]_i_1 
       (.I0(\idelay_tap_cnt_r[0][0][3]_i_2_n_0 ),
        .I1(idelay_tap_cnt_slice_r[0]),
        .I2(idelay_inc_int),
        .I3(idelay_tap_cnt_slice_r[1]),
        .I4(idelay_tap_cnt_slice_r[2]),
        .I5(idelay_tap_cnt_slice_r[3]),
        .O(\idelay_tap_cnt_r[0][0][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idelay_tap_cnt_r[0][0][3]_i_2 
       (.I0(idelay_ce_int),
        .I1(idelay_tap_limit_r_reg_0),
        .O(\idelay_tap_cnt_r[0][0][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \idelay_tap_cnt_r[0][0][4]_i_2 
       (.I0(idelay_tap_limit_r_reg_0),
        .I1(idelay_ce_int),
        .I2(\idelay_tap_cnt_r[0][0][4]_i_4_n_0 ),
        .O(\idelay_tap_cnt_r[0][0][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \idelay_tap_cnt_r[0][0][4]_i_3 
       (.I0(\rnk_cnt_r_reg_n_0_[0] ),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\rnk_cnt_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9555555555555556)) 
    \idelay_tap_cnt_r[0][0][4]_i_4 
       (.I0(idelay_tap_cnt_slice_r[4]),
        .I1(idelay_tap_cnt_slice_r[0]),
        .I2(idelay_inc_int),
        .I3(idelay_tap_cnt_slice_r[1]),
        .I4(idelay_tap_cnt_slice_r[2]),
        .I5(idelay_tap_cnt_slice_r[3]),
        .O(\idelay_tap_cnt_r[0][0][4]_i_4_n_0 ));
  FDRE \idelay_tap_cnt_r_reg[0][0][0] 
       (.C(CLK),
        .CE(\idelay_tap_cnt_r_reg[0][0][4]_1 ),
        .D(\idelay_tap_cnt_r[0][0][0]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [48]),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][1] 
       (.C(CLK),
        .CE(\idelay_tap_cnt_r_reg[0][0][4]_1 ),
        .D(\idelay_tap_cnt_r[0][0][1]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [49]),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][2] 
       (.C(CLK),
        .CE(\idelay_tap_cnt_r_reg[0][0][4]_1 ),
        .D(\idelay_tap_cnt_r[0][0][2]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [50]),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][3] 
       (.C(CLK),
        .CE(\idelay_tap_cnt_r_reg[0][0][4]_1 ),
        .D(\idelay_tap_cnt_r[0][0][3]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [51]),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][4] 
       (.C(CLK),
        .CE(\idelay_tap_cnt_r_reg[0][0][4]_1 ),
        .D(\idelay_tap_cnt_r[0][0][4]_i_2_n_0 ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [52]),
        .R(1'b0));
  FDRE \idelay_tap_cnt_slice_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r_reg[0][0][4]_0 [48]),
        .Q(idelay_tap_cnt_slice_r[0]),
        .R(found_first_edge_r_reg_0));
  FDRE \idelay_tap_cnt_slice_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r_reg[0][0][4]_0 [49]),
        .Q(idelay_tap_cnt_slice_r[1]),
        .R(found_first_edge_r_reg_0));
  FDRE \idelay_tap_cnt_slice_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r_reg[0][0][4]_0 [50]),
        .Q(idelay_tap_cnt_slice_r[2]),
        .R(found_first_edge_r_reg_0));
  FDRE \idelay_tap_cnt_slice_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r_reg[0][0][4]_0 [51]),
        .Q(idelay_tap_cnt_slice_r[3]),
        .R(found_first_edge_r_reg_0));
  FDRE \idelay_tap_cnt_slice_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r_reg[0][0][4]_0 [52]),
        .Q(idelay_tap_cnt_slice_r[4]),
        .R(found_first_edge_r_reg_0));
  LUT3 #(
    .INIT(8'h02)) 
    idelay_tap_limit_r_i_1
       (.I0(idelay_tap_limit_r_i_2_n_0),
        .I1(new_cnt_cpt_r_reg_0),
        .I2(idelay_tap_limit_r_reg_0),
        .O(idelay_tap_limit_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    idelay_tap_limit_r_i_2
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [52]),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [50]),
        .I2(\idelay_tap_cnt_r_reg[0][0][4]_0 [48]),
        .I3(\idelay_tap_cnt_r_reg[0][0][4]_0 [51]),
        .I4(\idelay_tap_cnt_r_reg[0][0][4]_0 [49]),
        .I5(idelay_tap_limit_r_reg_n_0),
        .O(idelay_tap_limit_r_i_2_n_0));
  FDRE idelay_tap_limit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_tap_limit_r_i_1_n_0),
        .Q(idelay_tap_limit_r_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h20AA)) 
    \init_state_r[0]_i_29 
       (.I0(\init_state_r[0]_i_19 ),
        .I1(rdlvl_stg1_done_int_reg_0),
        .I2(rdlvl_last_byte_done),
        .I3(pi_dqs_found_done),
        .O(pi_calib_done_r1_reg));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    \init_state_r[2]_i_32 
       (.I0(rdlvl_stg1_done_int_reg_0),
        .I1(pi_dqs_found_done),
        .I2(\init_state_r[4]_i_16 ),
        .I3(rdlvl_last_byte_done),
        .O(rdlvl_stg1_done_int_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \init_state_r[4]_i_26 
       (.I0(rdlvl_last_byte_done),
        .I1(\init_state_r[4]_i_16 ),
        .I2(pi_dqs_found_done),
        .O(rdlvl_last_byte_done_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \init_state_r[4]_i_27 
       (.I0(rdlvl_stg1_done_int_reg_0),
        .I1(pi_dqs_found_done),
        .I2(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31] ),
        .I3(wrlvl_done_r1),
        .O(rdlvl_stg1_done_int_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \init_state_r[5]_i_33 
       (.I0(rdlvl_stg1_done_int_reg_0),
        .I1(pi_dqs_found_done),
        .I2(\init_state_r[0]_i_19 ),
        .O(rdlvl_stg1_done_int_reg_1));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \mpr_2to1.idel_mpr_pat_detect_r_i_1 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[8] ),
        .I1(idelay_tap_limit_r_reg_0),
        .I2(\mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0 ),
        .I3(inhibit_edge_detect_r),
        .I4(\mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0 ),
        .I5(\mpr_2to1.inhibit_edge_detect_r_i_2_n_0 ),
        .O(\mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    \mpr_2to1.idel_mpr_pat_detect_r_i_2 
       (.I0(\mpr_2to1.stable_idel_cnt_reg[0]_0 ),
        .I1(\mpr_2to1.inhibit_edge_detect_r_i_3_n_0 ),
        .I2(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .I3(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I4(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .I5(idel_mpr_pat_detect_r),
        .O(\mpr_2to1.idel_mpr_pat_detect_r_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \mpr_2to1.idel_mpr_pat_detect_r_i_3 
       (.I0(idel_pat_detect_valid_r_reg_n_0),
        .I1(p_0_in187_in),
        .I2(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .I3(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .O(\mpr_2to1.idel_mpr_pat_detect_r_i_3_n_0 ));
  FDRE \mpr_2to1.idel_mpr_pat_detect_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\mpr_2to1.idel_mpr_pat_detect_r_i_1_n_0 ),
        .Q(idel_mpr_pat_detect_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEEEEEE)) 
    \mpr_2to1.inhibit_edge_detect_r_i_1 
       (.I0(\mpr_2to1.inhibit_edge_detect_r_i_2_n_0 ),
        .I1(inhibit_edge_detect_r),
        .I2(\mpr_2to1.inhibit_edge_detect_r_i_3_n_0 ),
        .I3(p_0_in187_in),
        .I4(\mpr_2to1.inhibit_edge_detect_r_i_4_n_0 ),
        .I5(idelay_tap_limit_r_reg_0),
        .O(\mpr_2to1.inhibit_edge_detect_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mpr_2to1.inhibit_edge_detect_r_i_2 
       (.I0(mpr_rd_fall0_prev_r),
        .I1(mpr_rd_rise0_prev_r),
        .I2(mpr_rd_rise1_prev_r),
        .I3(mpr_rd_fall1_prev_r),
        .O(\mpr_2to1.inhibit_edge_detect_r_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mpr_2to1.inhibit_edge_detect_r_i_3 
       (.I0(mpr_rd_fall1_prev_r),
        .I1(mpr_rd_rise1_prev_r),
        .I2(mpr_rd_fall0_prev_r),
        .I3(mpr_rd_rise0_prev_r),
        .O(\mpr_2to1.inhibit_edge_detect_r_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mpr_2to1.inhibit_edge_detect_r_i_4 
       (.I0(\idelay_tap_cnt_r_reg[0][0][4]_0 [49]),
        .I1(\idelay_tap_cnt_r_reg[0][0][4]_0 [50]),
        .I2(\idelay_tap_cnt_r_reg[0][0][4]_0 [51]),
        .I3(\idelay_tap_cnt_r_reg[0][0][4]_0 [52]),
        .O(\mpr_2to1.inhibit_edge_detect_r_i_4_n_0 ));
  FDRE \mpr_2to1.inhibit_edge_detect_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\mpr_2to1.inhibit_edge_detect_r_i_1_n_0 ),
        .Q(inhibit_edge_detect_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \mpr_2to1.stable_idel_cnt[0]_i_1 
       (.I0(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .I1(stable_idel_cnt),
        .I2(stable_idel_cnt0),
        .O(\mpr_2to1.stable_idel_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \mpr_2to1.stable_idel_cnt[1]_i_1 
       (.I0(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I1(stable_idel_cnt),
        .I2(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .I3(stable_idel_cnt0),
        .O(\mpr_2to1.stable_idel_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \mpr_2to1.stable_idel_cnt[2]_i_1 
       (.I0(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .I1(stable_idel_cnt),
        .I2(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I3(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .I4(stable_idel_cnt0),
        .O(\mpr_2to1.stable_idel_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \mpr_2to1.stable_idel_cnt[2]_i_2 
       (.I0(\mpr_2to1.stable_idel_cnt_reg[0]_0 ),
        .I1(idel_pat_detect_valid_r_reg_n_0),
        .I2(p_0_in187_in),
        .I3(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .I4(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .I5(\FSM_onehot_cal1_state_r[16]_i_4_n_0 ),
        .O(stable_idel_cnt));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \mpr_2to1.stable_idel_cnt[2]_i_3 
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[8] ),
        .I1(idelay_tap_limit_r_reg_0),
        .I2(\mpr_2to1.stable_idel_cnt_reg[0]_0 ),
        .O(stable_idel_cnt0));
  FDRE \mpr_2to1.stable_idel_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mpr_2to1.stable_idel_cnt[0]_i_1_n_0 ),
        .Q(\mpr_2to1.stable_idel_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \mpr_2to1.stable_idel_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mpr_2to1.stable_idel_cnt[1]_i_1_n_0 ),
        .Q(\mpr_2to1.stable_idel_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \mpr_2to1.stable_idel_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\mpr_2to1.stable_idel_cnt[2]_i_1_n_0 ),
        .Q(\mpr_2to1.stable_idel_cnt_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    mpr_dec_cpt_r_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[16] ),
        .I1(mpr_dec_cpt_r),
        .I2(mpr_dec_cpt_r_reg_n_0),
        .O(mpr_dec_cpt_r_i_1_n_0));
  FDRE mpr_dec_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mpr_dec_cpt_r_i_1_n_0),
        .Q(mpr_dec_cpt_r_reg_n_0),
        .R(found_first_edge_r_reg_0));
  FDRE mpr_rd_fall0_prev_r_reg
       (.C(CLK),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall0_r_reg[0][0]_0 ),
        .Q(mpr_rd_fall0_prev_r),
        .R(1'b0));
  FDRE mpr_rd_fall1_prev_r_reg
       (.C(CLK),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_fall1_r_reg[0][0]_0 ),
        .Q(mpr_rd_fall1_prev_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEA)) 
    mpr_rd_rise0_prev_r_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[8] ),
        .I1(idel_pat_detect_valid_r_reg_n_0),
        .I2(p_0_in187_in),
        .O(mpr_rd_rise0_prev_r0));
  FDRE mpr_rd_rise0_prev_r_reg
       (.C(CLK),
        .CE(mpr_rd_rise0_prev_r0),
        .D(D),
        .Q(mpr_rd_rise0_prev_r),
        .R(1'b0));
  FDRE mpr_rd_rise1_prev_r_reg
       (.C(CLK),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_sr_div2.gen_sr_len_gt1.gen_sr[0].sr_rise1_r_reg[0][0]_0 ),
        .Q(mpr_rd_rise1_prev_r),
        .R(1'b0));
  FDRE mpr_rdlvl_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mpr_rdlvl_start_r_reg_0),
        .Q(mpr_rdlvl_start_r),
        .R(1'b0));
  FDRE mux_rd_valid_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_rddata_en),
        .Q(E),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAEEAAAA)) 
    new_cnt_cpt_r_i_1
       (.I0(new_cnt_cpt_r_i_2_n_0),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .I2(mpr_rdlvl_start_r),
        .I3(mpr_rdlvl_start_r_reg_0),
        .I4(rdlvl_stg1_start_r_reg_0),
        .I5(rdlvl_stg1_start_r),
        .O(new_cnt_cpt_r));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    new_cnt_cpt_r_i_2
       (.I0(Q),
        .I1(prech_done),
        .I2(\rnk_cnt_r_reg_n_0_[1] ),
        .I3(\rnk_cnt_r_reg_n_0_[0] ),
        .O(new_cnt_cpt_r_i_2_n_0));
  FDRE new_cnt_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(new_cnt_cpt_r),
        .Q(new_cnt_cpt_r_reg_0),
        .R(found_first_edge_r_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    pat0_data_match_r0
       (.I0(pat0_match_rise1_and_r),
        .I1(pat0_match_fall1_and_r),
        .I2(pat0_match_rise0_and_r),
        .I3(pat0_match_fall0_and_r),
        .O(pat0_data_match_r0__0));
  LUT4 #(
    .INIT(16'h8000)) 
    pat1_data_match_r0
       (.I0(pat1_match_fall0_and_r),
        .I1(pat1_match_rise1_and_r),
        .I2(pat1_match_rise0_and_r),
        .I3(pat1_match_fall1_and_r),
        .O(pat1_data_match_r0__0));
  LUT5 #(
    .INIT(32'h0000F010)) 
    \phaser_in_gen.phaser_in_i_1 
       (.I0(\pi_dqs_found_lanes_r1_reg[0]_1 ),
        .I1(\pi_dqs_found_lanes_r1_reg[0]_2 ),
        .I2(pi_counter_load_en),
        .I3(\pi_dqs_found_lanes_r1_reg[0]_0 ),
        .I4(calib_zero_inputs),
        .O(\calib_sel_reg[1] ));
  LUT5 #(
    .INIT(32'h0000F010)) 
    \phaser_in_gen.phaser_in_i_10 
       (.I0(\pi_dqs_found_lanes_r1_reg[0]_1 ),
        .I1(\pi_dqs_found_lanes_r1_reg[0]_2 ),
        .I2(pi_counter_load_val[1]),
        .I3(\pi_dqs_found_lanes_r1_reg[0]_0 ),
        .I4(calib_zero_inputs),
        .O(COUNTERLOADVAL[1]));
  LUT5 #(
    .INIT(32'h0000F010)) 
    \phaser_in_gen.phaser_in_i_11 
       (.I0(\pi_dqs_found_lanes_r1_reg[0]_1 ),
        .I1(\pi_dqs_found_lanes_r1_reg[0]_2 ),
        .I2(pi_counter_load_val[0]),
        .I3(\pi_dqs_found_lanes_r1_reg[0]_0 ),
        .I4(calib_zero_inputs),
        .O(COUNTERLOADVAL[0]));
  LUT6 #(
    .INIT(64'h00000000FFFCAAA8)) 
    \phaser_in_gen.phaser_in_i_3 
       (.I0(\pi_dqs_found_lanes_r1_reg[0] ),
        .I1(dbg_pi_f_en_r),
        .I2(rdlvl_pi_stg2_f_en),
        .I3(tempmon_pi_f_en_r),
        .I4(\pi_dqs_found_lanes_r1_reg[0]_0 ),
        .I5(calib_zero_inputs),
        .O(dbg_pi_f_en_r_reg));
  LUT6 #(
    .INIT(64'h00000000FFFCAAA8)) 
    \phaser_in_gen.phaser_in_i_4 
       (.I0(\pi_dqs_found_lanes_r1_reg[0] ),
        .I1(dbg_pi_f_inc_r),
        .I2(rdlvl_pi_stg2_f_incdec),
        .I3(tempmon_pi_f_inc_r),
        .I4(\pi_dqs_found_lanes_r1_reg[0]_0 ),
        .I5(calib_zero_inputs),
        .O(dbg_pi_f_inc_r_reg));
  LUT5 #(
    .INIT(32'h0000F010)) 
    \phaser_in_gen.phaser_in_i_6 
       (.I0(\pi_dqs_found_lanes_r1_reg[0]_1 ),
        .I1(\pi_dqs_found_lanes_r1_reg[0]_2 ),
        .I2(pi_counter_load_val[5]),
        .I3(\pi_dqs_found_lanes_r1_reg[0]_0 ),
        .I4(calib_zero_inputs),
        .O(COUNTERLOADVAL[5]));
  LUT5 #(
    .INIT(32'h0000F010)) 
    \phaser_in_gen.phaser_in_i_7 
       (.I0(\pi_dqs_found_lanes_r1_reg[0]_1 ),
        .I1(\pi_dqs_found_lanes_r1_reg[0]_2 ),
        .I2(pi_counter_load_val[4]),
        .I3(\pi_dqs_found_lanes_r1_reg[0]_0 ),
        .I4(calib_zero_inputs),
        .O(COUNTERLOADVAL[4]));
  LUT5 #(
    .INIT(32'h0000F010)) 
    \phaser_in_gen.phaser_in_i_8 
       (.I0(\pi_dqs_found_lanes_r1_reg[0]_1 ),
        .I1(\pi_dqs_found_lanes_r1_reg[0]_2 ),
        .I2(pi_counter_load_val[3]),
        .I3(\pi_dqs_found_lanes_r1_reg[0]_0 ),
        .I4(calib_zero_inputs),
        .O(COUNTERLOADVAL[3]));
  LUT5 #(
    .INIT(32'h0000F010)) 
    \phaser_in_gen.phaser_in_i_9 
       (.I0(\pi_dqs_found_lanes_r1_reg[0]_1 ),
        .I1(\pi_dqs_found_lanes_r1_reg[0]_2 ),
        .I2(pi_counter_load_val[2]),
        .I3(\pi_dqs_found_lanes_r1_reg[0]_0 ),
        .I4(calib_zero_inputs),
        .O(COUNTERLOADVAL[2]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    pi_cnt_dec_i_1
       (.I0(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I1(dqs_po_dec_done_r2),
        .I2(wait_cnt_r_reg[0]),
        .I3(wait_cnt_r_reg[1]),
        .I4(idelay_tap_limit_r_reg_0),
        .I5(pi_cnt_dec_i_2_n_0),
        .O(pi_cnt_dec_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hE)) 
    pi_cnt_dec_i_2
       (.I0(wait_cnt_r_reg[2]),
        .I1(wait_cnt_r_reg[3]),
        .O(pi_cnt_dec_i_2_n_0));
  FDRE pi_cnt_dec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_cnt_dec_i_1_n_0),
        .Q(pi_cnt_dec_reg_0),
        .R(1'b0));
  FDRE pi_en_stg2_f_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_en_stg2_f_timing),
        .Q(rdlvl_pi_stg2_f_en),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    pi_en_stg2_f_timing_i_1
       (.I0(cal1_dlyce_cpt_r_reg_n_0),
        .I1(pi_cnt_dec_reg_0),
        .O(pi_en_stg2_f_timing_i_1_n_0));
  FDRE pi_en_stg2_f_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_en_stg2_f_timing_i_1_n_0),
        .Q(pi_en_stg2_f_timing),
        .R(idel_adj_inc_reg_0));
  FDRE pi_fine_dly_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(fine_dly_dec_done_r2),
        .Q(pi_fine_dly_dec_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \pi_rdval_cnt[0]_i_1 
       (.I0(\pi_rdval_cnt_reg[0]_0 ),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I4(pi_rdval_cnt[0]),
        .O(\pi_rdval_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0808080808FB08)) 
    \pi_rdval_cnt[1]_i_1 
       (.I0(\pi_rdval_cnt_reg[1]_0 ),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I4(pi_rdval_cnt[1]),
        .I5(pi_rdval_cnt[0]),
        .O(\pi_rdval_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B888888888B8)) 
    \pi_rdval_cnt[2]_i_1 
       (.I0(\pi_rdval_cnt_reg[2]_0 ),
        .I1(\pi_rdval_cnt[3]_i_2_n_0 ),
        .I2(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I3(pi_rdval_cnt[0]),
        .I4(pi_rdval_cnt[1]),
        .I5(pi_rdval_cnt[2]),
        .O(\pi_rdval_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B8B888B88888)) 
    \pi_rdval_cnt[3]_i_1 
       (.I0(\cnt_idel_dec_cpt_r_reg[3]_0 ),
        .I1(\pi_rdval_cnt[3]_i_2_n_0 ),
        .I2(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I3(pi_rdval_cnt[2]),
        .I4(\pi_rdval_cnt[3]_i_3_n_0 ),
        .I5(pi_rdval_cnt[3]),
        .O(\pi_rdval_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pi_rdval_cnt[3]_i_2 
       (.I0(dqs_po_dec_done_r1),
        .I1(dqs_po_dec_done_r2),
        .O(\pi_rdval_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \pi_rdval_cnt[3]_i_3 
       (.I0(pi_rdval_cnt[0]),
        .I1(pi_rdval_cnt[1]),
        .O(\pi_rdval_cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0808FB08FB080808)) 
    \pi_rdval_cnt[4]_i_1 
       (.I0(\pi_rdval_cnt_reg[4]_0 ),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I4(\pi_rdval_cnt[5]_i_4_n_0 ),
        .I5(pi_rdval_cnt[4]),
        .O(\pi_rdval_cnt[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \pi_rdval_cnt[5]_i_1 
       (.I0(pi_cnt_dec_reg_0),
        .I1(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I2(dqs_po_dec_done_r1),
        .I3(dqs_po_dec_done_r2),
        .O(\pi_rdval_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB080808FB08FB08)) 
    \pi_rdval_cnt[5]_i_2 
       (.I0(\cnt_idel_dec_cpt_r_reg[5]_0 ),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(pi_rdval_cnt[5]),
        .I4(pi_rdval_cnt[4]),
        .I5(\pi_rdval_cnt[5]_i_4_n_0 ),
        .O(\pi_rdval_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pi_rdval_cnt[5]_i_3 
       (.I0(pi_rdval_cnt[4]),
        .I1(pi_rdval_cnt[5]),
        .I2(pi_rdval_cnt[3]),
        .I3(pi_rdval_cnt[2]),
        .I4(pi_rdval_cnt[1]),
        .I5(pi_rdval_cnt[0]),
        .O(\pi_rdval_cnt[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pi_rdval_cnt[5]_i_4 
       (.I0(pi_rdval_cnt[1]),
        .I1(pi_rdval_cnt[0]),
        .I2(pi_rdval_cnt[2]),
        .I3(pi_rdval_cnt[3]),
        .O(\pi_rdval_cnt[5]_i_4_n_0 ));
  FDRE \pi_rdval_cnt_reg[0] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[0]_i_1_n_0 ),
        .Q(pi_rdval_cnt[0]),
        .R(\done_cnt_reg[1]_0 ));
  FDRE \pi_rdval_cnt_reg[1] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[1]_i_1_n_0 ),
        .Q(pi_rdval_cnt[1]),
        .R(\done_cnt_reg[1]_0 ));
  FDRE \pi_rdval_cnt_reg[2] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[2]_i_1_n_0 ),
        .Q(pi_rdval_cnt[2]),
        .R(\done_cnt_reg[1]_0 ));
  FDRE \pi_rdval_cnt_reg[3] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[3]_i_1_n_0 ),
        .Q(pi_rdval_cnt[3]),
        .R(\done_cnt_reg[1]_0 ));
  FDRE \pi_rdval_cnt_reg[4] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[4]_i_1_n_0 ),
        .Q(pi_rdval_cnt[4]),
        .R(\done_cnt_reg[1]_0 ));
  FDRE \pi_rdval_cnt_reg[5] 
       (.C(CLK),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[5]_i_2_n_0 ),
        .Q(pi_rdval_cnt[5]),
        .R(\done_cnt_reg[1]_0 ));
  FDRE pi_stg2_f_incdec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_f_incdec_timing),
        .Q(rdlvl_pi_stg2_f_incdec),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    pi_stg2_f_incdec_timing_i_1
       (.I0(cal1_dlyce_cpt_r_reg_n_0),
        .I1(cal1_dlyinc_cpt_r_reg_n_0),
        .I2(pi_cnt_dec_reg_0),
        .I3(idelay_tap_limit_r_reg_0),
        .O(pi_stg2_f_incdec_timing_i_1_n_0));
  FDRE pi_stg2_f_incdec_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_f_incdec_timing_i_1_n_0),
        .Q(pi_stg2_f_incdec_timing),
        .R(1'b0));
  FDRE pi_stg2_load_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_load_timing),
        .Q(pi_counter_load_en),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    pi_stg2_load_timing_i_1
       (.I0(pi_stg2_load_timing0),
        .I1(done_cnt[1]),
        .I2(done_cnt[0]),
        .I3(done_cnt[2]),
        .I4(done_cnt[3]),
        .I5(idelay_tap_limit_r_reg_0),
        .O(pi_stg2_load_timing_i_1_n_0));
  FDRE pi_stg2_load_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_load_timing_i_1_n_0),
        .Q(pi_stg2_load_timing),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[0]),
        .Q(pi_counter_load_val[0]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[1]),
        .Q(pi_counter_load_val[1]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[2]),
        .Q(pi_counter_load_val[2]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[3]),
        .Q(pi_counter_load_val[3]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[4]),
        .Q(pi_counter_load_val[4]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[5]),
        .Q(pi_counter_load_val[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAABFFFFFFFF)) 
    \pi_stg2_reg_l_timing[5]_i_1 
       (.I0(idelay_tap_limit_r_reg_0),
        .I1(done_cnt[3]),
        .I2(done_cnt[2]),
        .I3(done_cnt[0]),
        .I4(done_cnt[1]),
        .I5(pi_stg2_load_timing0),
        .O(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r_reg[0][0][4]_0 [42]),
        .Q(pi_stg2_reg_l_timing[0]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r_reg[0][0][4]_0 [43]),
        .Q(pi_stg2_reg_l_timing[1]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r_reg[0][0][4]_0 [44]),
        .Q(pi_stg2_reg_l_timing[2]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r_reg[0][0][4]_0 [45]),
        .Q(pi_stg2_reg_l_timing[3]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r_reg[0][0][4]_0 [46]),
        .Q(pi_stg2_reg_l_timing[4]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r_reg[0][0][4]_0 [47]),
        .Q(pi_stg2_reg_l_timing[5]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    prbs_rdlvl_done_pulse_i_1
       (.I0(rdlvl_stg1_done_int_reg_0),
        .I1(rdlvl_stg1_done_r1),
        .O(prbs_rdlvl_done_pulse0));
  LUT3 #(
    .INIT(8'h02)) 
    \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2 
       (.I0(\cal1_state_r1_reg_n_0_[5] ),
        .I1(\cal1_state_r1_reg_n_0_[4] ),
        .I2(\cal1_state_r1_reg_n_0_[0] ),
        .I3(\cal1_state_r1_reg_n_0_[2] ),
        .I4(\cal1_state_r1_reg_n_0_[1] ),
        .I5(\cal1_state_r1_reg_n_0_[3] ),
        .O(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][0] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [42]),
        .R(\done_cnt_reg[1]_0 ));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][1] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [43]),
        .R(\done_cnt_reg[1]_0 ));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][2] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [44]),
        .R(\done_cnt_reg[1]_0 ));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][3] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [45]),
        .R(\done_cnt_reg[1]_0 ));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][4] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [46]),
        .R(\done_cnt_reg[1]_0 ));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][5] 
       (.C(CLK),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .Q(\idelay_tap_cnt_r_reg[0][0][4]_0 [47]),
        .R(\done_cnt_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFF01FF00)) 
    rdlvl_last_byte_done_int_i_1
       (.I0(\FSM_onehot_cal1_state_r[5]_i_1_n_0 ),
        .I1(p_3_in4_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .I3(Q),
        .I4(rdlvl_last_byte_done),
        .O(rdlvl_last_byte_done_int_i_1_n_0));
  FDRE rdlvl_last_byte_done_int_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_last_byte_done_int_i_1_n_0),
        .Q(rdlvl_last_byte_done),
        .R(idel_adj_inc_reg_0));
  LUT6 #(
    .INIT(64'hAAAABBABAAAA88A8)) 
    rdlvl_pi_incdec_i_1
       (.I0(rdlvl_pi_incdec_i_2_n_0),
        .I1(\ddr3_ila_rdpath[40]_INST_0_i_1_n_0 ),
        .I2(p_8_in),
        .I3(cal1_wait_r),
        .I4(rdlvl_pi_incdec_i_3_n_0),
        .I5(rdlvl_pi_incdec),
        .O(rdlvl_pi_incdec_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    rdlvl_pi_incdec_i_2
       (.I0(mpr_dec_cpt_r),
        .I1(p_14_in),
        .I2(\FSM_onehot_cal1_state_r_reg_n_0_[29] ),
        .I3(rdlvl_pi_incdec_i_4_n_0),
        .I4(cal1_wait_r),
        .I5(\FSM_onehot_cal1_state_r[13]_i_1_n_0 ),
        .O(rdlvl_pi_incdec_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rdlvl_pi_incdec_i_3
       (.I0(p_3_in4_in),
        .I1(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .O(rdlvl_pi_incdec_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h1)) 
    rdlvl_pi_incdec_i_4
       (.I0(p_3_in4_in),
        .I1(p_8_in),
        .O(rdlvl_pi_incdec_i_4_n_0));
  FDRE rdlvl_pi_incdec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_pi_incdec_i_1_n_0),
        .Q(rdlvl_pi_incdec),
        .R(idel_adj_inc_reg_0));
  FDRE rdlvl_prech_req_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal1_prech_req_r__0),
        .Q(rdlvl_prech_req),
        .R(\done_cnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h8888888F88888888)) 
    rdlvl_rank_done_r_i_1
       (.I0(Q),
        .I1(prech_done),
        .I2(p_3_in4_in),
        .I3(\FSM_onehot_cal1_state_r_reg_n_0_[7] ),
        .I4(p_0_in116_in),
        .I5(rdlvl_stg1_rank_done),
        .O(rdlvl_rank_done_r_i_1_n_0));
  FDRE rdlvl_rank_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_rank_done_r_i_1_n_0),
        .Q(rdlvl_stg1_rank_done),
        .R(idel_adj_inc_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rdlvl_stg1_done_int_i_1
       (.I0(rdlvl_stg1_done_int),
        .I1(rdlvl_stg1_done_int_reg_0),
        .O(rdlvl_stg1_done_int_i_1_n_0));
  (* syn_maxfan = "30" *) 
  FDRE rdlvl_stg1_done_int_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_stg1_done_int_i_1_n_0),
        .Q(rdlvl_stg1_done_int_reg_0),
        .R(\done_cnt_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    rdlvl_stg1_err_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[22] ),
        .I1(ddr3_ila_basic),
        .O(rdlvl_stg1_err_i_1_n_0));
  FDRE rdlvl_stg1_err_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_stg1_err_i_1_n_0),
        .Q(ddr3_ila_basic),
        .R(\done_cnt_reg[1]_0 ));
  FDRE rdlvl_stg1_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_stg1_start_r_reg_0),
        .Q(rdlvl_stg1_start_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h0000CC2C)) 
    \regl_dqs_cnt[0]_i_1 
       (.I0(regl_dqs_cnt[1]),
        .I1(regl_dqs_cnt[0]),
        .I2(p_0_in116_in),
        .I3(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I4(\regl_dqs_cnt[1]_i_2_n_0 ),
        .O(\regl_dqs_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h0000AA6A)) 
    \regl_dqs_cnt[1]_i_1 
       (.I0(regl_dqs_cnt[1]),
        .I1(regl_dqs_cnt[0]),
        .I2(p_0_in116_in),
        .I3(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .I4(\regl_dqs_cnt[1]_i_2_n_0 ),
        .O(\regl_dqs_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \regl_dqs_cnt[1]_i_2 
       (.I0(idelay_tap_limit_r_reg_0),
        .I1(done_cnt[3]),
        .I2(done_cnt[2]),
        .I3(done_cnt[0]),
        .I4(done_cnt[1]),
        .O(\regl_dqs_cnt[1]_i_2_n_0 ));
  FDRE \regl_dqs_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\regl_dqs_cnt[0]_i_1_n_0 ),
        .Q(regl_dqs_cnt[0]),
        .R(1'b0));
  FDRE \regl_dqs_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\regl_dqs_cnt[1]_i_1_n_0 ),
        .Q(regl_dqs_cnt[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0062)) 
    \regl_rank_cnt[0]_i_1 
       (.I0(regl_rank_cnt[0]),
        .I1(pi_stg2_load_timing0),
        .I2(regl_rank_cnt[1]),
        .I3(\regl_dqs_cnt[1]_i_2_n_0 ),
        .O(\regl_rank_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \regl_rank_cnt[1]_i_1 
       (.I0(regl_rank_cnt[1]),
        .I1(pi_stg2_load_timing0),
        .I2(regl_rank_cnt[0]),
        .I3(\regl_dqs_cnt[1]_i_2_n_0 ),
        .O(\regl_rank_cnt[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \regl_rank_cnt[1]_i_2 
       (.I0(regl_dqs_cnt[1]),
        .I1(regl_dqs_cnt[0]),
        .I2(p_0_in116_in),
        .I3(\FSM_onehot_cal1_state_r[5]_i_2_n_0 ),
        .O(pi_stg2_load_timing0));
  FDRE \regl_rank_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\regl_rank_cnt[0]_i_1_n_0 ),
        .Q(regl_rank_cnt[0]),
        .R(1'b0));
  FDRE \regl_rank_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\regl_rank_cnt[1]_i_1_n_0 ),
        .Q(regl_rank_cnt[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[0]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(store_sr_req_pulsed_r),
        .O(first_edge_taps_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[1]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I1(store_sr_req_pulsed_r),
        .O(first_edge_taps_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[2]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I1(store_sr_req_pulsed_r),
        .O(first_edge_taps_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[3]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(store_sr_req_pulsed_r),
        .O(first_edge_taps_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[4]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I1(store_sr_req_pulsed_r),
        .O(first_edge_taps_r[4]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \right_edge_taps_r[5]_i_1 
       (.I0(Q),
        .I1(found_first_edge_r_reg_n_0),
        .I2(found_stable_eye_last_r),
        .I3(\first_edge_taps_r[5]_i_3_n_0 ),
        .O(\right_edge_taps_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \right_edge_taps_r[5]_i_2 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I1(store_sr_req_pulsed_r),
        .O(first_edge_taps_r[5]));
  FDRE \right_edge_taps_r_reg[0] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(first_edge_taps_r[0]),
        .Q(\right_edge_taps_r_reg_n_0_[0] ),
        .R(found_first_edge_r_reg_0));
  FDRE \right_edge_taps_r_reg[1] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(first_edge_taps_r[1]),
        .Q(\right_edge_taps_r_reg_n_0_[1] ),
        .R(found_first_edge_r_reg_0));
  FDRE \right_edge_taps_r_reg[2] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(first_edge_taps_r[2]),
        .Q(\right_edge_taps_r_reg_n_0_[2] ),
        .R(found_first_edge_r_reg_0));
  FDRE \right_edge_taps_r_reg[3] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(first_edge_taps_r[3]),
        .Q(\right_edge_taps_r_reg_n_0_[3] ),
        .R(found_first_edge_r_reg_0));
  FDRE \right_edge_taps_r_reg[4] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(first_edge_taps_r[4]),
        .Q(\right_edge_taps_r_reg_n_0_[4] ),
        .R(found_first_edge_r_reg_0));
  FDRE \right_edge_taps_r_reg[5] 
       (.C(CLK),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(first_edge_taps_r[5]),
        .Q(\right_edge_taps_r_reg_n_0_[5] ),
        .R(found_first_edge_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h32664444)) 
    \rnk_cnt_r[0]_i_1__0 
       (.I0(p_0_in116_in),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .I2(\rnk_cnt_r_reg_n_0_[1] ),
        .I3(prech_done),
        .I4(Q),
        .O(\rnk_cnt_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h3C785050)) 
    \rnk_cnt_r[1]_i_1__0 
       (.I0(p_0_in116_in),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .I2(\rnk_cnt_r_reg_n_0_[1] ),
        .I3(prech_done),
        .I4(Q),
        .O(\rnk_cnt_r[1]_i_1__0_n_0 ));
  FDRE \rnk_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rnk_cnt_r[0]_i_1__0_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[0] ),
        .R(found_first_edge_r_reg_0));
  FDRE \rnk_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rnk_cnt_r[1]_i_1__0_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[1] ),
        .R(found_first_edge_r_reg_0));
  LUT6 #(
    .INIT(64'h00000000AAAE0000)) 
    samp_cnt_done_r_i_1
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(samp_cnt_done_r_i_2_n_0),
        .I2(samp_cnt_done_r_i_3_n_0),
        .I3(samp_cnt_done_r_i_4_n_0),
        .I4(samp_edge_cnt0_en_r),
        .I5(idelay_tap_limit_r_reg_0),
        .O(samp_cnt_done_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    samp_cnt_done_r_i_2
       (.I0(samp_edge_cnt1_r_reg[11]),
        .I1(samp_edge_cnt1_r_reg[1]),
        .I2(samp_edge_cnt1_r_reg[2]),
        .I3(samp_edge_cnt1_r_reg[3]),
        .O(samp_cnt_done_r_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    samp_cnt_done_r_i_3
       (.I0(samp_edge_cnt1_r_reg[0]),
        .I1(samp_edge_cnt1_r_reg[9]),
        .I2(samp_edge_cnt1_r_reg[6]),
        .I3(samp_edge_cnt1_r_reg[4]),
        .O(samp_cnt_done_r_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    samp_cnt_done_r_i_4
       (.I0(samp_edge_cnt1_r_reg[7]),
        .I1(samp_edge_cnt1_r_reg[8]),
        .I2(samp_edge_cnt1_r_reg[5]),
        .I3(samp_edge_cnt1_r_reg[10]),
        .O(samp_cnt_done_r_i_4_n_0));
  FDRE samp_cnt_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(samp_cnt_done_r_i_1_n_0),
        .Q(samp_cnt_done_r_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'hE)) 
    samp_edge_cnt0_en_r_i_1
       (.I0(\FSM_onehot_cal1_state_r_reg_n_0_[20] ),
        .I1(store_sr_req_pulsed_r),
        .O(pb_detect_edge));
  FDRE samp_edge_cnt0_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pb_detect_edge),
        .Q(samp_edge_cnt0_en_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \samp_edge_cnt0_r[0]_i_3 
       (.I0(samp_edge_cnt0_r_reg[0]),
        .O(\samp_edge_cnt0_r[0]_i_3_n_0 ));
  FDRE \samp_edge_cnt0_r_reg[0] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_7 ),
        .Q(samp_edge_cnt0_r_reg[0]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt0_r_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\samp_edge_cnt0_r_reg[0]_i_2_n_0 ,\samp_edge_cnt0_r_reg[0]_i_2_n_1 ,\samp_edge_cnt0_r_reg[0]_i_2_n_2 ,\samp_edge_cnt0_r_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\samp_edge_cnt0_r_reg[0]_i_2_n_4 ,\samp_edge_cnt0_r_reg[0]_i_2_n_5 ,\samp_edge_cnt0_r_reg[0]_i_2_n_6 ,\samp_edge_cnt0_r_reg[0]_i_2_n_7 }),
        .S({samp_edge_cnt0_r_reg[3:1],\samp_edge_cnt0_r[0]_i_3_n_0 }));
  FDRE \samp_edge_cnt0_r_reg[10] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_5 ),
        .Q(samp_edge_cnt0_r_reg[10]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[11] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_4 ),
        .Q(samp_edge_cnt0_r_reg[11]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[1] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_6 ),
        .Q(samp_edge_cnt0_r_reg[1]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[2] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_5 ),
        .Q(samp_edge_cnt0_r_reg[2]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[3] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_4 ),
        .Q(samp_edge_cnt0_r_reg[3]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[4] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_7 ),
        .Q(samp_edge_cnt0_r_reg[4]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt0_r_reg[4]_i_1 
       (.CI(\samp_edge_cnt0_r_reg[0]_i_2_n_0 ),
        .CO({\samp_edge_cnt0_r_reg[4]_i_1_n_0 ,\samp_edge_cnt0_r_reg[4]_i_1_n_1 ,\samp_edge_cnt0_r_reg[4]_i_1_n_2 ,\samp_edge_cnt0_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt0_r_reg[4]_i_1_n_4 ,\samp_edge_cnt0_r_reg[4]_i_1_n_5 ,\samp_edge_cnt0_r_reg[4]_i_1_n_6 ,\samp_edge_cnt0_r_reg[4]_i_1_n_7 }),
        .S(samp_edge_cnt0_r_reg[7:4]));
  FDRE \samp_edge_cnt0_r_reg[5] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_6 ),
        .Q(samp_edge_cnt0_r_reg[5]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[6] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_5 ),
        .Q(samp_edge_cnt0_r_reg[6]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[7] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_4 ),
        .Q(samp_edge_cnt0_r_reg[7]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt0_r_reg[8] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_7 ),
        .Q(samp_edge_cnt0_r_reg[8]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt0_r_reg[8]_i_1 
       (.CI(\samp_edge_cnt0_r_reg[4]_i_1_n_0 ),
        .CO({\NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED [3],\samp_edge_cnt0_r_reg[8]_i_1_n_1 ,\samp_edge_cnt0_r_reg[8]_i_1_n_2 ,\samp_edge_cnt0_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt0_r_reg[8]_i_1_n_4 ,\samp_edge_cnt0_r_reg[8]_i_1_n_5 ,\samp_edge_cnt0_r_reg[8]_i_1_n_6 ,\samp_edge_cnt0_r_reg[8]_i_1_n_7 }),
        .S(samp_edge_cnt0_r_reg[11:8]));
  FDRE \samp_edge_cnt0_r_reg[9] 
       (.C(CLK),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_6 ),
        .Q(samp_edge_cnt0_r_reg[9]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    samp_edge_cnt1_en_r_i_1
       (.I0(samp_edge_cnt1_en_r_i_2_n_0),
        .I1(samp_edge_cnt1_en_r_i_3_n_0),
        .I2(samp_edge_cnt0_r_reg[1]),
        .I3(samp_edge_cnt0_r_reg[0]),
        .I4(samp_edge_cnt0_r_reg[4]),
        .O(samp_edge_cnt1_en_r0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    samp_edge_cnt1_en_r_i_2
       (.I0(samp_edge_cnt0_r_reg[5]),
        .I1(samp_edge_cnt0_r_reg[3]),
        .I2(samp_edge_cnt0_r_reg[8]),
        .I3(samp_edge_cnt0_r_reg[9]),
        .I4(samp_edge_cnt0_r_reg[6]),
        .I5(samp_edge_cnt0_r_reg[10]),
        .O(samp_edge_cnt1_en_r_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    samp_edge_cnt1_en_r_i_3
       (.I0(samp_edge_cnt0_r_reg[11]),
        .I1(samp_edge_cnt0_r_reg[2]),
        .I2(sr_valid_r2),
        .I3(samp_edge_cnt0_r_reg[7]),
        .O(samp_edge_cnt1_en_r_i_3_n_0));
  FDRE samp_edge_cnt1_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(samp_edge_cnt1_en_r0),
        .Q(samp_edge_cnt1_en_r),
        .R(\done_cnt_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \samp_edge_cnt1_r[0]_i_2 
       (.I0(samp_edge_cnt1_r_reg[0]),
        .O(\samp_edge_cnt1_r[0]_i_2_n_0 ));
  FDRE \samp_edge_cnt1_r_reg[0] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_7 ),
        .Q(samp_edge_cnt1_r_reg[0]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt1_r_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\samp_edge_cnt1_r_reg[0]_i_1_n_0 ,\samp_edge_cnt1_r_reg[0]_i_1_n_1 ,\samp_edge_cnt1_r_reg[0]_i_1_n_2 ,\samp_edge_cnt1_r_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\samp_edge_cnt1_r_reg[0]_i_1_n_4 ,\samp_edge_cnt1_r_reg[0]_i_1_n_5 ,\samp_edge_cnt1_r_reg[0]_i_1_n_6 ,\samp_edge_cnt1_r_reg[0]_i_1_n_7 }),
        .S({samp_edge_cnt1_r_reg[3:1],\samp_edge_cnt1_r[0]_i_2_n_0 }));
  FDRE \samp_edge_cnt1_r_reg[10] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_5 ),
        .Q(samp_edge_cnt1_r_reg[10]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[11] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_4 ),
        .Q(samp_edge_cnt1_r_reg[11]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[1] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_6 ),
        .Q(samp_edge_cnt1_r_reg[1]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[2] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_5 ),
        .Q(samp_edge_cnt1_r_reg[2]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[3] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_4 ),
        .Q(samp_edge_cnt1_r_reg[3]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[4] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_7 ),
        .Q(samp_edge_cnt1_r_reg[4]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt1_r_reg[4]_i_1 
       (.CI(\samp_edge_cnt1_r_reg[0]_i_1_n_0 ),
        .CO({\samp_edge_cnt1_r_reg[4]_i_1_n_0 ,\samp_edge_cnt1_r_reg[4]_i_1_n_1 ,\samp_edge_cnt1_r_reg[4]_i_1_n_2 ,\samp_edge_cnt1_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt1_r_reg[4]_i_1_n_4 ,\samp_edge_cnt1_r_reg[4]_i_1_n_5 ,\samp_edge_cnt1_r_reg[4]_i_1_n_6 ,\samp_edge_cnt1_r_reg[4]_i_1_n_7 }),
        .S(samp_edge_cnt1_r_reg[7:4]));
  FDRE \samp_edge_cnt1_r_reg[5] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_6 ),
        .Q(samp_edge_cnt1_r_reg[5]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[6] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_5 ),
        .Q(samp_edge_cnt1_r_reg[6]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[7] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_4 ),
        .Q(samp_edge_cnt1_r_reg[7]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  FDRE \samp_edge_cnt1_r_reg[8] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_7 ),
        .Q(samp_edge_cnt1_r_reg[8]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \samp_edge_cnt1_r_reg[8]_i_1 
       (.CI(\samp_edge_cnt1_r_reg[4]_i_1_n_0 ),
        .CO({\NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED [3],\samp_edge_cnt1_r_reg[8]_i_1_n_1 ,\samp_edge_cnt1_r_reg[8]_i_1_n_2 ,\samp_edge_cnt1_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt1_r_reg[8]_i_1_n_4 ,\samp_edge_cnt1_r_reg[8]_i_1_n_5 ,\samp_edge_cnt1_r_reg[8]_i_1_n_6 ,\samp_edge_cnt1_r_reg[8]_i_1_n_7 }),
        .S(samp_edge_cnt1_r_reg[11:8]));
  FDRE \samp_edge_cnt1_r_reg[9] 
       (.C(CLK),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_6 ),
        .Q(samp_edge_cnt1_r_reg[9]),
        .R(\samp_edge_cnt1_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \second_edge_taps_r[0]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .O(\second_edge_taps_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \second_edge_taps_r[1]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .O(\second_edge_taps_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \second_edge_taps_r[2]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .O(\second_edge_taps_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \second_edge_taps_r[3]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .O(\second_edge_taps_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \second_edge_taps_r[4]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(\second_edge_taps_r[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000EAAA)) 
    \second_edge_taps_r[5]_i_1 
       (.I0(Q),
        .I1(\first_edge_taps_r[5]_i_3_n_0 ),
        .I2(found_first_edge_r_reg_n_0),
        .I3(found_stable_eye_last_r),
        .I4(store_sr_req_pulsed_r),
        .O(\second_edge_taps_r[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \second_edge_taps_r[5]_i_2 
       (.I0(Q),
        .I1(\first_edge_taps_r[5]_i_3_n_0 ),
        .I2(found_first_edge_r_reg_n_0),
        .I3(found_stable_eye_last_r),
        .O(\second_edge_taps_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \second_edge_taps_r[5]_i_3 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I5(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .O(\second_edge_taps_r[5]_i_3_n_0 ));
  FDRE \second_edge_taps_r_reg[0] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[0]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[0] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[1] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[1]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[1] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[2] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[2]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[2] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[3] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[3]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[3] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[4] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[4]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[4] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[5] 
       (.C(CLK),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[5]_i_3_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[5] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE sr_valid_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sr_valid_r_reg_n_0),
        .Q(sr_valid_r1),
        .R(1'b0));
  FDRE sr_valid_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sr_valid_r1),
        .Q(sr_valid_r2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    sr_valid_r_i_1
       (.I0(cnt_shift_r_reg[1]),
        .I1(cnt_shift_r_reg[2]),
        .I2(cnt_shift_r_reg[3]),
        .I3(\cnt_shift_r[1]_i_2_n_0 ),
        .I4(rdlvl_stg1_start_r_reg_0),
        .I5(idelay_tap_limit_r_reg_0),
        .O(sr_valid_r_i_1_n_0));
  FDRE sr_valid_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sr_valid_r_i_1_n_0),
        .Q(sr_valid_r_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    store_sr_r_i_1
       (.I0(store_sr_req_r_reg_n_0),
        .I1(sr_valid_r_reg_n_0),
        .I2(store_sr_r_reg_n_0),
        .O(store_sr_r_i_1_n_0));
  FDRE store_sr_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(store_sr_r_i_1_n_0),
        .Q(store_sr_r_reg_n_0),
        .R(found_first_edge_r_reg_0));
  FDRE store_sr_req_pulsed_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(store_sr_req_pulsed_r),
        .Q(store_sr_req_pulsed_r__0),
        .R(\done_cnt_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h44444F44)) 
    store_sr_req_r_i_1
       (.I0(store_sr_req_pulsed_r__0),
        .I1(store_sr_req_pulsed_r),
        .I2(cal1_wait_r),
        .I3(p_3_in4_in),
        .I4(store_sr_req_r_reg_0),
        .O(store_sr_req_r));
  FDRE store_sr_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(store_sr_req_r),
        .Q(store_sr_req_r_reg_n_0),
        .R(found_first_edge_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tap_cnt_cpt_r[1]_i_1 
       (.I0(cal1_dlyinc_cpt_r_reg_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .O(\tap_cnt_cpt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \tap_cnt_cpt_r[2]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I3(cal1_dlyinc_cpt_r_reg_n_0),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h6CCCCCC9)) 
    \tap_cnt_cpt_r[3]_i_1 
       (.I0(cal1_dlyinc_cpt_r_reg_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCCCC9)) 
    \tap_cnt_cpt_r[4]_i_1 
       (.I0(cal1_dlyinc_cpt_r_reg_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I5(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .O(p_0_in__0[4]));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \tap_cnt_cpt_r[5]_i_2 
       (.I0(cal1_dlyce_cpt_r_reg_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I2(\tap_cnt_cpt_r[5]_i_4_n_0 ),
        .I3(cal1_dlyinc_cpt_r_reg_n_0),
        .O(tap_cnt_cpt_r));
  LUT4 #(
    .INIT(16'h1DD1)) 
    \tap_cnt_cpt_r[5]_i_3 
       (.I0(\tap_cnt_cpt_r[5]_i_5_n_0 ),
        .I1(cal1_dlyinc_cpt_r_reg_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I3(\tap_cnt_cpt_r[5]_i_6_n_0 ),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \tap_cnt_cpt_r[5]_i_4 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(\tap_cnt_cpt_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \tap_cnt_cpt_r[5]_i_5 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I5(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .O(\tap_cnt_cpt_r[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tap_cnt_cpt_r[5]_i_6 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(\tap_cnt_cpt_r[5]_i_6_n_0 ));
  FDRE \tap_cnt_cpt_r_reg[0] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(\second_edge_taps_r[0]_i_1_n_0 ),
        .Q(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  FDRE \tap_cnt_cpt_r_reg[1] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(\tap_cnt_cpt_r[1]_i_1_n_0 ),
        .Q(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  FDRE \tap_cnt_cpt_r_reg[2] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in__0[2]),
        .Q(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  FDRE \tap_cnt_cpt_r_reg[3] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in__0[3]),
        .Q(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  FDRE \tap_cnt_cpt_r_reg[4] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in__0[4]),
        .Q(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  FDRE \tap_cnt_cpt_r_reg[5] 
       (.C(CLK),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in__0[5]),
        .Q(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .R(\tap_cnt_cpt_r_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h000000000000AA80)) 
    tap_limit_cpt_r_i_1
       (.I0(tap_limit_cpt_r_i_2_n_0),
        .I1(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I2(\tap_cnt_cpt_r[5]_i_6_n_0 ),
        .I3(tap_limit_cpt_r),
        .I4(idelay_tap_limit_r_reg_0),
        .I5(new_cnt_cpt_r_reg_0),
        .O(tap_limit_cpt_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    tap_limit_cpt_r_i_2
       (.I0(\cal1_state_r1_reg_n_0_[5] ),
        .I1(\cal1_state_r1_reg_n_0_[4] ),
        .I2(\cal1_state_r1_reg_n_0_[0] ),
        .I3(\cal1_state_r1_reg_n_0_[1] ),
        .I4(\cal1_state_r1_reg_n_0_[2] ),
        .I5(\cal1_state_r1_reg_n_0_[3] ),
        .O(tap_limit_cpt_r_i_2_n_0));
  FDRE tap_limit_cpt_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tap_limit_cpt_r_i_1_n_0),
        .Q(tap_limit_cpt_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt_r[0]_i_1__0 
       (.I0(wait_cnt_r_reg[0]),
        .O(wait_cnt_r0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wait_cnt_r[1]_i_1__0 
       (.I0(wait_cnt_r_reg[0]),
        .I1(wait_cnt_r_reg[1]),
        .O(\wait_cnt_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \wait_cnt_r[2]_i_1 
       (.I0(wait_cnt_r_reg[2]),
        .I1(wait_cnt_r_reg[1]),
        .I2(wait_cnt_r_reg[0]),
        .O(wait_cnt_r0__0[2]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \wait_cnt_r[3]_i_2__0 
       (.I0(dqs_po_dec_done_r2),
        .I1(wait_cnt_r_reg[2]),
        .I2(wait_cnt_r_reg[3]),
        .I3(wait_cnt_r_reg[0]),
        .I4(wait_cnt_r_reg[1]),
        .O(wait_cnt_r0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \wait_cnt_r[3]_i_3 
       (.I0(wait_cnt_r_reg[3]),
        .I1(wait_cnt_r_reg[2]),
        .I2(wait_cnt_r_reg[0]),
        .I3(wait_cnt_r_reg[1]),
        .O(wait_cnt_r0__0[3]));
  FDRE \wait_cnt_r_reg[0] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[0]),
        .Q(wait_cnt_r_reg[0]),
        .R(\wait_cnt_r_reg[0]_0 ));
  FDRE \wait_cnt_r_reg[1] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(\wait_cnt_r[1]_i_1__0_n_0 ),
        .Q(wait_cnt_r_reg[1]),
        .R(\wait_cnt_r_reg[0]_0 ));
  FDRE \wait_cnt_r_reg[2] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[2]),
        .Q(wait_cnt_r_reg[2]),
        .R(\wait_cnt_r_reg[0]_0 ));
  FDSE \wait_cnt_r_reg[3] 
       (.C(CLK),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[3]),
        .Q(wait_cnt_r_reg[3]),
        .S(\wait_cnt_r_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \wrdq_div2_2to1_rdlvl_first.phy_wrdata[31]_i_1 
       (.I0(rdlvl_stg1_done_int_reg_0),
        .I1(\wrdq_div2_2to1_rdlvl_first.phy_wrdata_reg[31] ),
        .O(rdlvl_stg1_done_int_reg_4));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_tempmon" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_tempmon
   (pi_f_inc_reg_0,
    tempmon_pi_f_dec,
    calib_sel0,
    pi_f_inc_reg_1,
    CLK,
    \two_dec_max_limit_reg[0]_0 ,
    tempmon_sample_en,
    rstdiv0_sync_r1,
    \three_dec_min_limit_reg[0]_0 ,
    \one_inc_max_limit_reg[11]_0 ,
    dbg_sel_po_incdec_r,
    dbg_sel_pi_incdec_r,
    calib_complete,
    \calib_sel_reg[1] ,
    \tempmon_state_reg[0]_0 ,
    \device_temp_101_reg[11]_0 ,
    \neutral_min_limit_reg[11]_0 );
  output pi_f_inc_reg_0;
  output tempmon_pi_f_dec;
  output calib_sel0;
  output pi_f_inc_reg_1;
  input CLK;
  input \two_dec_max_limit_reg[0]_0 ;
  input tempmon_sample_en;
  input rstdiv0_sync_r1;
  input [0:0]\three_dec_min_limit_reg[0]_0 ;
  input \one_inc_max_limit_reg[11]_0 ;
  input dbg_sel_po_incdec_r;
  input dbg_sel_pi_incdec_r;
  input calib_complete;
  input \calib_sel_reg[1] ;
  input \tempmon_state_reg[0]_0 ;
  input [11:0]\device_temp_101_reg[11]_0 ;
  input \neutral_min_limit_reg[11]_0 ;

  wire CLK;
  wire calib_complete;
  wire calib_sel0;
  wire \calib_sel_reg[1] ;
  wire dbg_sel_pi_incdec_r;
  wire dbg_sel_po_incdec_r;
  wire [11:0]device_temp_101;
  wire [11:0]\device_temp_101_reg[11]_0 ;
  wire [11:0]device_temp_init;
  wire \device_temp_init[11]_i_2_n_0 ;
  wire \device_temp_init[11]_i_3_n_0 ;
  wire [11:0]four_dec_min_limit;
  wire \four_dec_min_limit[11]_i_2_n_0 ;
  wire \four_dec_min_limit[11]_i_3_n_0 ;
  wire \four_dec_min_limit[5]_i_2_n_0 ;
  wire \four_dec_min_limit[5]_i_3_n_0 ;
  wire \four_dec_min_limit[5]_i_4_n_0 ;
  wire \four_dec_min_limit[9]_i_2_n_0 ;
  wire \four_dec_min_limit[9]_i_3_n_0 ;
  wire \four_dec_min_limit[9]_i_4_n_0 ;
  wire \four_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]four_dec_min_limit_nxt;
  wire \four_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:2]four_inc_max_limit;
  wire \four_inc_max_limit[11]_i_2_n_0 ;
  wire \four_inc_max_limit[11]_i_3_n_0 ;
  wire \four_inc_max_limit[4]_i_2_n_0 ;
  wire \four_inc_max_limit[4]_i_3_n_0 ;
  wire \four_inc_max_limit[4]_i_4_n_0 ;
  wire \four_inc_max_limit[4]_i_5_n_0 ;
  wire \four_inc_max_limit[8]_i_2_n_0 ;
  wire \four_inc_max_limit[8]_i_3_n_0 ;
  wire [11:2]four_inc_max_limit_nxt;
  wire \four_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \four_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]neutral_max_limit;
  wire \neutral_max_limit[1]_i_1_n_0 ;
  wire \neutral_max_limit[4]_i_2_n_0 ;
  wire \neutral_max_limit[4]_i_3_n_0 ;
  wire \neutral_max_limit[4]_i_4_n_0 ;
  wire \neutral_max_limit[8]_i_2_n_0 ;
  wire \neutral_max_limit[8]_i_3_n_0 ;
  wire [11:2]neutral_max_limit_nxt;
  wire \neutral_max_limit_reg[11]_i_1_n_2 ;
  wire \neutral_max_limit_reg[11]_i_1_n_3 ;
  wire \neutral_max_limit_reg[4]_i_1_n_0 ;
  wire \neutral_max_limit_reg[4]_i_1_n_1 ;
  wire \neutral_max_limit_reg[4]_i_1_n_2 ;
  wire \neutral_max_limit_reg[4]_i_1_n_3 ;
  wire \neutral_max_limit_reg[8]_i_1_n_0 ;
  wire \neutral_max_limit_reg[8]_i_1_n_1 ;
  wire \neutral_max_limit_reg[8]_i_1_n_2 ;
  wire \neutral_max_limit_reg[8]_i_1_n_3 ;
  wire [11:2]neutral_min_limit;
  wire \neutral_min_limit[11]_i_2_n_0 ;
  wire \neutral_min_limit[11]_i_3_n_0 ;
  wire \neutral_min_limit[5]_i_2_n_0 ;
  wire \neutral_min_limit[5]_i_3_n_0 ;
  wire \neutral_min_limit[5]_i_4_n_0 ;
  wire \neutral_min_limit[9]_i_2_n_0 ;
  wire \neutral_min_limit[9]_i_3_n_0 ;
  wire \neutral_min_limit[9]_i_4_n_0 ;
  wire \neutral_min_limit[9]_i_5_n_0 ;
  wire [11:2]neutral_min_limit_nxt;
  wire \neutral_min_limit_reg[11]_0 ;
  wire \neutral_min_limit_reg[11]_i_1_n_3 ;
  wire \neutral_min_limit_reg[5]_i_1_n_0 ;
  wire \neutral_min_limit_reg[5]_i_1_n_1 ;
  wire \neutral_min_limit_reg[5]_i_1_n_2 ;
  wire \neutral_min_limit_reg[5]_i_1_n_3 ;
  wire \neutral_min_limit_reg[9]_i_1_n_0 ;
  wire \neutral_min_limit_reg[9]_i_1_n_1 ;
  wire \neutral_min_limit_reg[9]_i_1_n_2 ;
  wire \neutral_min_limit_reg[9]_i_1_n_3 ;
  wire [11:1]one_dec_max_limit;
  wire \one_dec_max_limit[1]_i_1_n_0 ;
  wire \one_dec_max_limit[4]_i_2_n_0 ;
  wire \one_dec_max_limit[8]_i_2_n_0 ;
  wire \one_dec_max_limit[8]_i_3_n_0 ;
  wire \one_dec_max_limit[8]_i_4_n_0 ;
  wire [11:2]one_dec_max_limit_nxt;
  wire \one_dec_max_limit_reg[11]_i_1_n_2 ;
  wire \one_dec_max_limit_reg[11]_i_1_n_3 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_0 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_1 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_2 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_3 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_0 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_1 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_2 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_3 ;
  wire [11:2]one_dec_min_limit;
  wire \one_dec_min_limit[11]_i_2_n_0 ;
  wire \one_dec_min_limit[11]_i_3_n_0 ;
  wire \one_dec_min_limit[5]_i_2_n_0 ;
  wire \one_dec_min_limit[5]_i_3_n_0 ;
  wire \one_dec_min_limit[5]_i_4_n_0 ;
  wire \one_dec_min_limit[9]_i_2_n_0 ;
  wire \one_dec_min_limit[9]_i_3_n_0 ;
  wire \one_dec_min_limit[9]_i_4_n_0 ;
  wire \one_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]one_dec_min_limit_nxt;
  wire \one_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:2]one_inc_max_limit;
  wire \one_inc_max_limit[11]_i_2_n_0 ;
  wire \one_inc_max_limit[11]_i_3_n_0 ;
  wire \one_inc_max_limit[11]_i_4_n_0 ;
  wire \one_inc_max_limit[4]_i_2_n_0 ;
  wire \one_inc_max_limit[8]_i_2_n_0 ;
  wire \one_inc_max_limit[8]_i_3_n_0 ;
  wire [11:2]one_inc_max_limit_nxt;
  wire \one_inc_max_limit_reg[11]_0 ;
  wire \one_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \one_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_3 ;
  wire [11:2]one_inc_min_limit;
  wire \one_inc_min_limit[11]_i_2_n_0 ;
  wire \one_inc_min_limit[11]_i_3_n_0 ;
  wire \one_inc_min_limit[5]_i_2_n_0 ;
  wire \one_inc_min_limit[5]_i_3_n_0 ;
  wire \one_inc_min_limit[5]_i_4_n_0 ;
  wire \one_inc_min_limit[9]_i_2_n_0 ;
  wire \one_inc_min_limit[9]_i_3_n_0 ;
  wire \one_inc_min_limit[9]_i_4_n_0 ;
  wire \one_inc_min_limit[9]_i_5_n_0 ;
  wire [11:2]one_inc_min_limit_nxt;
  wire \one_inc_min_limit_reg[11]_i_1_n_3 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_0 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_1 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_2 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_3 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_0 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_1 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_2 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_3 ;
  wire p_0_in;
  wire pi_f_dec_i_2_n_0;
  wire pi_f_dec_nxt;
  wire pi_f_inc_i_2_n_0;
  wire pi_f_inc_i_3_n_0;
  wire pi_f_inc_i_4_n_0;
  wire pi_f_inc_i_5_n_0;
  wire pi_f_inc_i_6_n_0;
  wire pi_f_inc_i_7_n_0;
  wire pi_f_inc_nxt;
  wire pi_f_inc_reg_0;
  wire pi_f_inc_reg_1;
  wire rstdiv0_sync_r1;
  wire temp_cmp_four_dec_min_101;
  wire temp_cmp_four_dec_min_102;
  wire temp_cmp_four_dec_min_102_i_10_n_0;
  wire temp_cmp_four_dec_min_102_i_11_n_0;
  wire temp_cmp_four_dec_min_102_i_12_n_0;
  wire temp_cmp_four_dec_min_102_i_13_n_0;
  wire temp_cmp_four_dec_min_102_i_14_n_0;
  wire temp_cmp_four_dec_min_102_i_3_n_0;
  wire temp_cmp_four_dec_min_102_i_4_n_0;
  wire temp_cmp_four_dec_min_102_i_5_n_0;
  wire temp_cmp_four_dec_min_102_i_6_n_0;
  wire temp_cmp_four_dec_min_102_i_7_n_0;
  wire temp_cmp_four_dec_min_102_i_8_n_0;
  wire temp_cmp_four_dec_min_102_i_9_n_0;
  wire temp_cmp_four_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_four_inc_max_101;
  wire temp_cmp_four_inc_max_102;
  wire temp_cmp_four_inc_max_102_i_10_n_0;
  wire temp_cmp_four_inc_max_102_i_11_n_0;
  wire temp_cmp_four_inc_max_102_i_12_n_0;
  wire temp_cmp_four_inc_max_102_i_13_n_0;
  wire temp_cmp_four_inc_max_102_i_14_n_0;
  wire temp_cmp_four_inc_max_102_i_3_n_0;
  wire temp_cmp_four_inc_max_102_i_4_n_0;
  wire temp_cmp_four_inc_max_102_i_5_n_0;
  wire temp_cmp_four_inc_max_102_i_6_n_0;
  wire temp_cmp_four_inc_max_102_i_7_n_0;
  wire temp_cmp_four_inc_max_102_i_8_n_0;
  wire temp_cmp_four_inc_max_102_i_9_n_0;
  wire temp_cmp_four_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_neutral_max_101;
  wire temp_cmp_neutral_max_102;
  wire temp_cmp_neutral_max_102_i_10_n_0;
  wire temp_cmp_neutral_max_102_i_11_n_0;
  wire temp_cmp_neutral_max_102_i_12_n_0;
  wire temp_cmp_neutral_max_102_i_13_n_0;
  wire temp_cmp_neutral_max_102_i_14_n_0;
  wire temp_cmp_neutral_max_102_i_3_n_0;
  wire temp_cmp_neutral_max_102_i_4_n_0;
  wire temp_cmp_neutral_max_102_i_5_n_0;
  wire temp_cmp_neutral_max_102_i_6_n_0;
  wire temp_cmp_neutral_max_102_i_7_n_0;
  wire temp_cmp_neutral_max_102_i_8_n_0;
  wire temp_cmp_neutral_max_102_i_9_n_0;
  wire temp_cmp_neutral_max_102_reg_i_1_n_3;
  wire temp_cmp_neutral_max_102_reg_i_2_n_0;
  wire temp_cmp_neutral_max_102_reg_i_2_n_1;
  wire temp_cmp_neutral_max_102_reg_i_2_n_2;
  wire temp_cmp_neutral_max_102_reg_i_2_n_3;
  wire temp_cmp_neutral_min_101;
  wire temp_cmp_neutral_min_102;
  wire temp_cmp_neutral_min_102_i_10_n_0;
  wire temp_cmp_neutral_min_102_i_11_n_0;
  wire temp_cmp_neutral_min_102_i_12_n_0;
  wire temp_cmp_neutral_min_102_i_13_n_0;
  wire temp_cmp_neutral_min_102_i_14_n_0;
  wire temp_cmp_neutral_min_102_i_3_n_0;
  wire temp_cmp_neutral_min_102_i_4_n_0;
  wire temp_cmp_neutral_min_102_i_5_n_0;
  wire temp_cmp_neutral_min_102_i_6_n_0;
  wire temp_cmp_neutral_min_102_i_7_n_0;
  wire temp_cmp_neutral_min_102_i_8_n_0;
  wire temp_cmp_neutral_min_102_i_9_n_0;
  wire temp_cmp_neutral_min_102_reg_i_1_n_3;
  wire temp_cmp_neutral_min_102_reg_i_2_n_0;
  wire temp_cmp_neutral_min_102_reg_i_2_n_1;
  wire temp_cmp_neutral_min_102_reg_i_2_n_2;
  wire temp_cmp_neutral_min_102_reg_i_2_n_3;
  wire temp_cmp_one_dec_max_101;
  wire temp_cmp_one_dec_max_102;
  wire temp_cmp_one_dec_max_102_i_10_n_0;
  wire temp_cmp_one_dec_max_102_i_11_n_0;
  wire temp_cmp_one_dec_max_102_i_12_n_0;
  wire temp_cmp_one_dec_max_102_i_13_n_0;
  wire temp_cmp_one_dec_max_102_i_14_n_0;
  wire temp_cmp_one_dec_max_102_i_3_n_0;
  wire temp_cmp_one_dec_max_102_i_4_n_0;
  wire temp_cmp_one_dec_max_102_i_5_n_0;
  wire temp_cmp_one_dec_max_102_i_6_n_0;
  wire temp_cmp_one_dec_max_102_i_7_n_0;
  wire temp_cmp_one_dec_max_102_i_8_n_0;
  wire temp_cmp_one_dec_max_102_i_9_n_0;
  wire temp_cmp_one_dec_max_102_reg_i_1_n_3;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_0;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_1;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_2;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_3;
  wire temp_cmp_one_dec_min_101;
  wire temp_cmp_one_dec_min_102;
  wire temp_cmp_one_dec_min_102_i_10_n_0;
  wire temp_cmp_one_dec_min_102_i_11_n_0;
  wire temp_cmp_one_dec_min_102_i_12_n_0;
  wire temp_cmp_one_dec_min_102_i_13_n_0;
  wire temp_cmp_one_dec_min_102_i_14_n_0;
  wire temp_cmp_one_dec_min_102_i_3_n_0;
  wire temp_cmp_one_dec_min_102_i_4_n_0;
  wire temp_cmp_one_dec_min_102_i_5_n_0;
  wire temp_cmp_one_dec_min_102_i_6_n_0;
  wire temp_cmp_one_dec_min_102_i_7_n_0;
  wire temp_cmp_one_dec_min_102_i_8_n_0;
  wire temp_cmp_one_dec_min_102_i_9_n_0;
  wire temp_cmp_one_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_one_inc_max_101;
  wire temp_cmp_one_inc_max_102;
  wire temp_cmp_one_inc_max_102_i_10_n_0;
  wire temp_cmp_one_inc_max_102_i_11_n_0;
  wire temp_cmp_one_inc_max_102_i_12_n_0;
  wire temp_cmp_one_inc_max_102_i_13_n_0;
  wire temp_cmp_one_inc_max_102_i_14_n_0;
  wire temp_cmp_one_inc_max_102_i_3_n_0;
  wire temp_cmp_one_inc_max_102_i_4_n_0;
  wire temp_cmp_one_inc_max_102_i_5_n_0;
  wire temp_cmp_one_inc_max_102_i_6_n_0;
  wire temp_cmp_one_inc_max_102_i_7_n_0;
  wire temp_cmp_one_inc_max_102_i_8_n_0;
  wire temp_cmp_one_inc_max_102_i_9_n_0;
  wire temp_cmp_one_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_one_inc_min_101;
  wire temp_cmp_one_inc_min_102;
  wire temp_cmp_one_inc_min_102_i_10_n_0;
  wire temp_cmp_one_inc_min_102_i_11_n_0;
  wire temp_cmp_one_inc_min_102_i_12_n_0;
  wire temp_cmp_one_inc_min_102_i_13_n_0;
  wire temp_cmp_one_inc_min_102_i_14_n_0;
  wire temp_cmp_one_inc_min_102_i_3_n_0;
  wire temp_cmp_one_inc_min_102_i_4_n_0;
  wire temp_cmp_one_inc_min_102_i_5_n_0;
  wire temp_cmp_one_inc_min_102_i_6_n_0;
  wire temp_cmp_one_inc_min_102_i_7_n_0;
  wire temp_cmp_one_inc_min_102_i_8_n_0;
  wire temp_cmp_one_inc_min_102_i_9_n_0;
  wire temp_cmp_one_inc_min_102_reg_i_1_n_3;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_0;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_1;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_2;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_3;
  wire temp_cmp_three_dec_max_101;
  wire temp_cmp_three_dec_max_102;
  wire temp_cmp_three_dec_max_102_i_10_n_0;
  wire temp_cmp_three_dec_max_102_i_11_n_0;
  wire temp_cmp_three_dec_max_102_i_12_n_0;
  wire temp_cmp_three_dec_max_102_i_13_n_0;
  wire temp_cmp_three_dec_max_102_i_14_n_0;
  wire temp_cmp_three_dec_max_102_i_3_n_0;
  wire temp_cmp_three_dec_max_102_i_4_n_0;
  wire temp_cmp_three_dec_max_102_i_5_n_0;
  wire temp_cmp_three_dec_max_102_i_6_n_0;
  wire temp_cmp_three_dec_max_102_i_7_n_0;
  wire temp_cmp_three_dec_max_102_i_8_n_0;
  wire temp_cmp_three_dec_max_102_i_9_n_0;
  wire temp_cmp_three_dec_max_102_reg_i_1_n_3;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_0;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_1;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_2;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_3;
  wire temp_cmp_three_dec_min_101;
  wire temp_cmp_three_dec_min_102;
  wire temp_cmp_three_dec_min_102_i_10_n_0;
  wire temp_cmp_three_dec_min_102_i_11_n_0;
  wire temp_cmp_three_dec_min_102_i_12_n_0;
  wire temp_cmp_three_dec_min_102_i_13_n_0;
  wire temp_cmp_three_dec_min_102_i_14_n_0;
  wire temp_cmp_three_dec_min_102_i_3_n_0;
  wire temp_cmp_three_dec_min_102_i_4_n_0;
  wire temp_cmp_three_dec_min_102_i_5_n_0;
  wire temp_cmp_three_dec_min_102_i_6_n_0;
  wire temp_cmp_three_dec_min_102_i_7_n_0;
  wire temp_cmp_three_dec_min_102_i_8_n_0;
  wire temp_cmp_three_dec_min_102_i_9_n_0;
  wire temp_cmp_three_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_three_inc_max_101;
  wire temp_cmp_three_inc_max_102;
  wire temp_cmp_three_inc_max_102_i_10_n_0;
  wire temp_cmp_three_inc_max_102_i_11_n_0;
  wire temp_cmp_three_inc_max_102_i_12_n_0;
  wire temp_cmp_three_inc_max_102_i_13_n_0;
  wire temp_cmp_three_inc_max_102_i_14_n_0;
  wire temp_cmp_three_inc_max_102_i_3_n_0;
  wire temp_cmp_three_inc_max_102_i_4_n_0;
  wire temp_cmp_three_inc_max_102_i_5_n_0;
  wire temp_cmp_three_inc_max_102_i_6_n_0;
  wire temp_cmp_three_inc_max_102_i_7_n_0;
  wire temp_cmp_three_inc_max_102_i_8_n_0;
  wire temp_cmp_three_inc_max_102_i_9_n_0;
  wire temp_cmp_three_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_three_inc_min_101;
  wire temp_cmp_three_inc_min_102;
  wire temp_cmp_three_inc_min_102_i_10_n_0;
  wire temp_cmp_three_inc_min_102_i_11_n_0;
  wire temp_cmp_three_inc_min_102_i_12_n_0;
  wire temp_cmp_three_inc_min_102_i_13_n_0;
  wire temp_cmp_three_inc_min_102_i_14_n_0;
  wire temp_cmp_three_inc_min_102_i_3_n_0;
  wire temp_cmp_three_inc_min_102_i_4_n_0;
  wire temp_cmp_three_inc_min_102_i_5_n_0;
  wire temp_cmp_three_inc_min_102_i_6_n_0;
  wire temp_cmp_three_inc_min_102_i_7_n_0;
  wire temp_cmp_three_inc_min_102_i_8_n_0;
  wire temp_cmp_three_inc_min_102_i_9_n_0;
  wire temp_cmp_three_inc_min_102_reg_i_1_n_3;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_0;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_1;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_2;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_3;
  wire temp_cmp_two_dec_max_101;
  wire temp_cmp_two_dec_max_102;
  wire temp_cmp_two_dec_max_102_i_10_n_0;
  wire temp_cmp_two_dec_max_102_i_11_n_0;
  wire temp_cmp_two_dec_max_102_i_12_n_0;
  wire temp_cmp_two_dec_max_102_i_13_n_0;
  wire temp_cmp_two_dec_max_102_i_14_n_0;
  wire temp_cmp_two_dec_max_102_i_3_n_0;
  wire temp_cmp_two_dec_max_102_i_4_n_0;
  wire temp_cmp_two_dec_max_102_i_5_n_0;
  wire temp_cmp_two_dec_max_102_i_6_n_0;
  wire temp_cmp_two_dec_max_102_i_7_n_0;
  wire temp_cmp_two_dec_max_102_i_8_n_0;
  wire temp_cmp_two_dec_max_102_i_9_n_0;
  wire temp_cmp_two_dec_max_102_reg_i_1_n_3;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_0;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_1;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_2;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_3;
  wire temp_cmp_two_dec_min_101;
  wire temp_cmp_two_dec_min_102;
  wire temp_cmp_two_dec_min_102_i_10_n_0;
  wire temp_cmp_two_dec_min_102_i_11_n_0;
  wire temp_cmp_two_dec_min_102_i_12_n_0;
  wire temp_cmp_two_dec_min_102_i_13_n_0;
  wire temp_cmp_two_dec_min_102_i_14_n_0;
  wire temp_cmp_two_dec_min_102_i_3_n_0;
  wire temp_cmp_two_dec_min_102_i_4_n_0;
  wire temp_cmp_two_dec_min_102_i_5_n_0;
  wire temp_cmp_two_dec_min_102_i_6_n_0;
  wire temp_cmp_two_dec_min_102_i_7_n_0;
  wire temp_cmp_two_dec_min_102_i_8_n_0;
  wire temp_cmp_two_dec_min_102_i_9_n_0;
  wire temp_cmp_two_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_two_inc_max_101;
  wire temp_cmp_two_inc_max_102;
  wire temp_cmp_two_inc_max_102_i_10_n_0;
  wire temp_cmp_two_inc_max_102_i_11_n_0;
  wire temp_cmp_two_inc_max_102_i_12_n_0;
  wire temp_cmp_two_inc_max_102_i_13_n_0;
  wire temp_cmp_two_inc_max_102_i_14_n_0;
  wire temp_cmp_two_inc_max_102_i_3_n_0;
  wire temp_cmp_two_inc_max_102_i_4_n_0;
  wire temp_cmp_two_inc_max_102_i_5_n_0;
  wire temp_cmp_two_inc_max_102_i_6_n_0;
  wire temp_cmp_two_inc_max_102_i_7_n_0;
  wire temp_cmp_two_inc_max_102_i_8_n_0;
  wire temp_cmp_two_inc_max_102_i_9_n_0;
  wire temp_cmp_two_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_two_inc_min_101;
  wire temp_cmp_two_inc_min_102;
  wire temp_cmp_two_inc_min_102_i_10_n_0;
  wire temp_cmp_two_inc_min_102_i_11_n_0;
  wire temp_cmp_two_inc_min_102_i_12_n_0;
  wire temp_cmp_two_inc_min_102_i_13_n_0;
  wire temp_cmp_two_inc_min_102_i_14_n_0;
  wire temp_cmp_two_inc_min_102_i_3_n_0;
  wire temp_cmp_two_inc_min_102_i_4_n_0;
  wire temp_cmp_two_inc_min_102_i_5_n_0;
  wire temp_cmp_two_inc_min_102_i_6_n_0;
  wire temp_cmp_two_inc_min_102_i_7_n_0;
  wire temp_cmp_two_inc_min_102_i_8_n_0;
  wire temp_cmp_two_inc_min_102_i_9_n_0;
  wire temp_cmp_two_inc_min_102_reg_i_1_n_3;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_0;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_1;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_2;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_3;
  wire tempmon_init_complete;
  wire tempmon_pi_f_dec;
  wire tempmon_sample_en;
  wire tempmon_sample_en_101;
  wire tempmon_sample_en_102;
  wire [10:0]tempmon_state;
  wire \tempmon_state[10]_i_10_n_0 ;
  wire \tempmon_state[10]_i_11_n_0 ;
  wire \tempmon_state[10]_i_12_n_0 ;
  wire \tempmon_state[10]_i_13_n_0 ;
  wire \tempmon_state[10]_i_14_n_0 ;
  wire \tempmon_state[10]_i_15_n_0 ;
  wire \tempmon_state[10]_i_1_n_0 ;
  wire \tempmon_state[10]_i_3_n_0 ;
  wire \tempmon_state[10]_i_4_n_0 ;
  wire \tempmon_state[10]_i_5_n_0 ;
  wire \tempmon_state[10]_i_6_n_0 ;
  wire \tempmon_state[10]_i_7_n_0 ;
  wire \tempmon_state[10]_i_8_n_0 ;
  wire \tempmon_state[10]_i_9_n_0 ;
  wire \tempmon_state[6]_i_2_n_0 ;
  wire tempmon_state_init;
  wire [10:0]tempmon_state_nxt;
  wire \tempmon_state_reg[0]_0 ;
  wire [11:0]three_dec_max_limit;
  wire \three_dec_max_limit[0]_i_1_n_0 ;
  wire \three_dec_max_limit[10]_i_1_n_0 ;
  wire \three_dec_max_limit[11]_i_1_n_0 ;
  wire \three_dec_max_limit[11]_i_3_n_0 ;
  wire \three_dec_max_limit[1]_i_1_n_0 ;
  wire \three_dec_max_limit[2]_i_1_n_0 ;
  wire \three_dec_max_limit[3]_i_1_n_0 ;
  wire \three_dec_max_limit[4]_i_1_n_0 ;
  wire \three_dec_max_limit[5]_i_1_n_0 ;
  wire \three_dec_max_limit[6]_i_1_n_0 ;
  wire \three_dec_max_limit[7]_i_1_n_0 ;
  wire \three_dec_max_limit[8]_i_1_n_0 ;
  wire \three_dec_max_limit[8]_i_3_n_0 ;
  wire \three_dec_max_limit[8]_i_4_n_0 ;
  wire \three_dec_max_limit[9]_i_1_n_0 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_2 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_3 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_5 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_6 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_7 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_0 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_1 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_2 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_3 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_4 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_5 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_6 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_0 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_1 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_2 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_3 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_4 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_5 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_6 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_7 ;
  wire [11:0]three_dec_min_limit;
  wire \three_dec_min_limit[11]_i_2_n_0 ;
  wire \three_dec_min_limit[11]_i_3_n_0 ;
  wire \three_dec_min_limit[5]_i_2_n_0 ;
  wire \three_dec_min_limit[5]_i_3_n_0 ;
  wire \three_dec_min_limit[5]_i_4_n_0 ;
  wire \three_dec_min_limit[9]_i_2_n_0 ;
  wire \three_dec_min_limit[9]_i_3_n_0 ;
  wire \three_dec_min_limit[9]_i_4_n_0 ;
  wire \three_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]three_dec_min_limit_nxt;
  wire [0:0]\three_dec_min_limit_reg[0]_0 ;
  wire \three_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:2]three_inc_max_limit;
  wire \three_inc_max_limit[11]_i_2_n_0 ;
  wire \three_inc_max_limit[11]_i_3_n_0 ;
  wire \three_inc_max_limit[4]_i_2_n_0 ;
  wire \three_inc_max_limit[4]_i_3_n_0 ;
  wire \three_inc_max_limit[8]_i_2_n_0 ;
  wire \three_inc_max_limit[8]_i_3_n_0 ;
  wire \three_inc_max_limit[8]_i_4_n_0 ;
  wire [11:2]three_inc_max_limit_nxt;
  wire \three_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \three_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_7 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]three_inc_min_limit;
  wire \three_inc_min_limit[11]_i_2_n_0 ;
  wire \three_inc_min_limit[11]_i_3_n_0 ;
  wire \three_inc_min_limit[5]_i_2_n_0 ;
  wire \three_inc_min_limit[5]_i_3_n_0 ;
  wire \three_inc_min_limit[5]_i_4_n_0 ;
  wire \three_inc_min_limit[9]_i_2_n_0 ;
  wire \three_inc_min_limit[9]_i_3_n_0 ;
  wire \three_inc_min_limit[9]_i_4_n_0 ;
  wire \three_inc_min_limit[9]_i_5_n_0 ;
  wire [11:2]three_inc_min_limit_nxt;
  wire \three_inc_min_limit_reg[11]_i_1_n_3 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_0 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_1 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_2 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_3 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_0 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_1 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_2 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_3 ;
  wire [11:0]two_dec_max_limit;
  wire \two_dec_max_limit[0]_i_1_n_0 ;
  wire \two_dec_max_limit[11]_i_2_n_0 ;
  wire \two_dec_max_limit[4]_i_2_n_0 ;
  wire \two_dec_max_limit[4]_i_3_n_0 ;
  wire \two_dec_max_limit[8]_i_2_n_0 ;
  wire [11:1]two_dec_max_limit_nxt;
  wire \two_dec_max_limit_reg[0]_0 ;
  wire \two_dec_max_limit_reg[11]_i_1_n_2 ;
  wire \two_dec_max_limit_reg[11]_i_1_n_3 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_0 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_1 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_2 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_3 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_0 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_1 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_2 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_3 ;
  wire [11:2]two_dec_min_limit;
  wire \two_dec_min_limit[11]_i_2_n_0 ;
  wire \two_dec_min_limit[11]_i_3_n_0 ;
  wire \two_dec_min_limit[5]_i_2_n_0 ;
  wire \two_dec_min_limit[5]_i_3_n_0 ;
  wire \two_dec_min_limit[5]_i_4_n_0 ;
  wire \two_dec_min_limit[9]_i_2_n_0 ;
  wire \two_dec_min_limit[9]_i_3_n_0 ;
  wire \two_dec_min_limit[9]_i_4_n_0 ;
  wire \two_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]two_dec_min_limit_nxt;
  wire \two_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:2]two_inc_max_limit;
  wire \two_inc_max_limit[11]_i_2_n_0 ;
  wire \two_inc_max_limit[11]_i_3_n_0 ;
  wire \two_inc_max_limit[11]_i_4_n_0 ;
  wire \two_inc_max_limit[4]_i_2_n_0 ;
  wire \two_inc_max_limit[4]_i_3_n_0 ;
  wire \two_inc_max_limit[4]_i_4_n_0 ;
  wire \two_inc_max_limit[8]_i_2_n_0 ;
  wire [11:2]two_inc_max_limit_nxt;
  wire \two_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \two_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]two_inc_min_limit;
  wire \two_inc_min_limit[11]_i_2_n_0 ;
  wire \two_inc_min_limit[11]_i_3_n_0 ;
  wire \two_inc_min_limit[5]_i_2_n_0 ;
  wire \two_inc_min_limit[5]_i_3_n_0 ;
  wire \two_inc_min_limit[5]_i_4_n_0 ;
  wire \two_inc_min_limit[9]_i_2_n_0 ;
  wire \two_inc_min_limit[9]_i_3_n_0 ;
  wire \two_inc_min_limit[9]_i_4_n_0 ;
  wire \two_inc_min_limit[9]_i_5_n_0 ;
  wire [11:2]two_inc_min_limit_nxt;
  wire \two_inc_min_limit_reg[11]_i_1_n_3 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_0 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_1 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_2 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_3 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_0 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_1 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_2 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_3 ;
  wire update_temp_101__0;
  wire update_temp_102;
  wire [3:1]\NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_neutral_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_one_dec_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_one_inc_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [2:2]\NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_three_dec_max_limit_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_two_dec_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_two_inc_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \calib_sel[1]_i_3 
       (.I0(dbg_sel_po_incdec_r),
        .I1(dbg_sel_pi_incdec_r),
        .I2(calib_complete),
        .I3(tempmon_pi_f_dec),
        .I4(pi_f_inc_reg_0),
        .I5(\calib_sel_reg[1] ),
        .O(calib_sel0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \calib_zero_inputs[0]_i_1 
       (.I0(pi_f_inc_reg_0),
        .I1(tempmon_pi_f_dec),
        .I2(calib_complete),
        .I3(dbg_sel_pi_incdec_r),
        .I4(dbg_sel_po_incdec_r),
        .O(pi_f_inc_reg_1));
  FDRE \device_temp_101_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_101_reg[11]_0 [0]),
        .Q(device_temp_101[0]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \device_temp_101_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_101_reg[11]_0 [10]),
        .Q(device_temp_101[10]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \device_temp_101_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_101_reg[11]_0 [11]),
        .Q(device_temp_101[11]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \device_temp_101_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_101_reg[11]_0 [1]),
        .Q(device_temp_101[1]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \device_temp_101_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_101_reg[11]_0 [2]),
        .Q(device_temp_101[2]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \device_temp_101_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_101_reg[11]_0 [3]),
        .Q(device_temp_101[3]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \device_temp_101_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_101_reg[11]_0 [4]),
        .Q(device_temp_101[4]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \device_temp_101_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_101_reg[11]_0 [5]),
        .Q(device_temp_101[5]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \device_temp_101_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_101_reg[11]_0 [6]),
        .Q(device_temp_101[6]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \device_temp_101_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_101_reg[11]_0 [7]),
        .Q(device_temp_101[7]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \device_temp_101_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_101_reg[11]_0 [8]),
        .Q(device_temp_101[8]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \device_temp_101_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\device_temp_101_reg[11]_0 [9]),
        .Q(device_temp_101[9]),
        .R(\tempmon_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \device_temp_init[11]_i_1 
       (.I0(tempmon_state[9]),
        .I1(tempmon_state[7]),
        .I2(tempmon_state[8]),
        .I3(\device_temp_init[11]_i_2_n_0 ),
        .I4(\device_temp_init[11]_i_3_n_0 ),
        .O(tempmon_state_init));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \device_temp_init[11]_i_2 
       (.I0(tempmon_state[1]),
        .I1(tempmon_state[2]),
        .I2(tempmon_state[3]),
        .I3(tempmon_state[10]),
        .O(\device_temp_init[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \device_temp_init[11]_i_3 
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[4]),
        .I2(tempmon_state[5]),
        .I3(tempmon_state[6]),
        .O(\device_temp_init[11]_i_3_n_0 ));
  FDRE \device_temp_init_reg[0] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[0]),
        .Q(device_temp_init[0]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \device_temp_init_reg[10] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[10]),
        .Q(device_temp_init[10]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \device_temp_init_reg[11] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[11]),
        .Q(device_temp_init[11]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \device_temp_init_reg[1] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[1]),
        .Q(device_temp_init[1]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \device_temp_init_reg[2] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[2]),
        .Q(device_temp_init[2]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \device_temp_init_reg[3] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[3]),
        .Q(device_temp_init[3]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \device_temp_init_reg[4] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[4]),
        .Q(device_temp_init[4]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \device_temp_init_reg[5] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[5]),
        .Q(device_temp_init[5]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \device_temp_init_reg[6] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[6]),
        .Q(device_temp_init[6]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \device_temp_init_reg[7] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[7]),
        .Q(device_temp_init[7]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \device_temp_init_reg[8] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[8]),
        .Q(device_temp_init[8]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \device_temp_init_reg[9] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[9]),
        .Q(device_temp_init[9]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[11]_i_2 
       (.I0(three_dec_max_limit[11]),
        .O(\four_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[11]_i_3 
       (.I0(three_dec_max_limit[10]),
        .O(\four_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[5]_i_2 
       (.I0(three_dec_max_limit[5]),
        .O(\four_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[5]_i_3 
       (.I0(three_dec_max_limit[4]),
        .O(\four_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[5]_i_4 
       (.I0(three_dec_max_limit[3]),
        .O(\four_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_2 
       (.I0(three_dec_max_limit[9]),
        .O(\four_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_3 
       (.I0(three_dec_max_limit[8]),
        .O(\four_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_4 
       (.I0(three_dec_max_limit[7]),
        .O(\four_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_5 
       (.I0(three_dec_max_limit[6]),
        .O(\four_dec_min_limit[9]_i_5_n_0 ));
  FDRE \four_dec_min_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_max_limit[0]),
        .Q(four_dec_min_limit[0]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[10]),
        .Q(four_dec_min_limit[10]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[11]),
        .Q(four_dec_min_limit[11]),
        .R(\neutral_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_dec_min_limit_reg[11]_i_1 
       (.CI(\four_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\four_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,three_dec_max_limit[10]}),
        .O({\NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],four_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\four_dec_min_limit[11]_i_2_n_0 ,\four_dec_min_limit[11]_i_3_n_0 }));
  FDRE \four_dec_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_max_limit[1]),
        .Q(four_dec_min_limit[1]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[2]),
        .Q(four_dec_min_limit[2]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[3]),
        .Q(four_dec_min_limit[3]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[4]),
        .Q(four_dec_min_limit[4]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[5]),
        .Q(four_dec_min_limit[5]),
        .R(\neutral_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\four_dec_min_limit_reg[5]_i_1_n_0 ,\four_dec_min_limit_reg[5]_i_1_n_1 ,\four_dec_min_limit_reg[5]_i_1_n_2 ,\four_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({three_dec_max_limit[5:3],1'b0}),
        .O(four_dec_min_limit_nxt[5:2]),
        .S({\four_dec_min_limit[5]_i_2_n_0 ,\four_dec_min_limit[5]_i_3_n_0 ,\four_dec_min_limit[5]_i_4_n_0 ,three_dec_max_limit[2]}));
  FDRE \four_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[6]),
        .Q(four_dec_min_limit[6]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[7]),
        .Q(four_dec_min_limit[7]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[8]),
        .Q(four_dec_min_limit[8]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \four_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[9]),
        .Q(four_dec_min_limit[9]),
        .R(\neutral_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_dec_min_limit_reg[9]_i_1 
       (.CI(\four_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\four_dec_min_limit_reg[9]_i_1_n_0 ,\four_dec_min_limit_reg[9]_i_1_n_1 ,\four_dec_min_limit_reg[9]_i_1_n_2 ,\four_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(three_dec_max_limit[9:6]),
        .O(four_dec_min_limit_nxt[9:6]),
        .S({\four_dec_min_limit[9]_i_2_n_0 ,\four_dec_min_limit[9]_i_3_n_0 ,\four_dec_min_limit[9]_i_4_n_0 ,\four_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\four_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\four_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\four_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\four_inc_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\four_inc_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\four_inc_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[7]),
        .O(\four_inc_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[5]),
        .O(\four_inc_max_limit[8]_i_3_n_0 ));
  FDRE \four_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[10]),
        .Q(four_inc_max_limit[10]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \four_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[11]),
        .Q(four_inc_max_limit[11]),
        .R(\tempmon_state_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_inc_max_limit_reg[11]_i_1 
       (.CI(\four_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\four_inc_max_limit_reg[11]_i_1_n_2 ,\four_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10],1'b0}),
        .O({\NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],four_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\four_inc_max_limit[11]_i_2_n_0 ,\four_inc_max_limit[11]_i_3_n_0 ,device_temp_init[9]}));
  FDRE \four_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[2]),
        .Q(four_inc_max_limit[2]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \four_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[3]),
        .Q(four_inc_max_limit[3]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \four_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[4]),
        .Q(four_inc_max_limit[4]),
        .R(\tempmon_state_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\four_inc_max_limit_reg[4]_i_1_n_0 ,\four_inc_max_limit_reg[4]_i_1_n_1 ,\four_inc_max_limit_reg[4]_i_1_n_2 ,\four_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI(device_temp_init[4:1]),
        .O({four_inc_max_limit_nxt[4:2],two_dec_max_limit_nxt[1]}),
        .S({\four_inc_max_limit[4]_i_2_n_0 ,\four_inc_max_limit[4]_i_3_n_0 ,\four_inc_max_limit[4]_i_4_n_0 ,\four_inc_max_limit[4]_i_5_n_0 }));
  FDRE \four_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[5]),
        .Q(four_inc_max_limit[5]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \four_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[6]),
        .Q(four_inc_max_limit[6]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \four_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[7]),
        .Q(four_inc_max_limit[7]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \four_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[8]),
        .Q(four_inc_max_limit[8]),
        .R(\tempmon_state_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \four_inc_max_limit_reg[8]_i_1 
       (.CI(\four_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\four_inc_max_limit_reg[8]_i_1_n_0 ,\four_inc_max_limit_reg[8]_i_1_n_1 ,\four_inc_max_limit_reg[8]_i_1_n_2 ,\four_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[7],1'b0,device_temp_init[5]}),
        .O(four_inc_max_limit_nxt[8:5]),
        .S({device_temp_init[8],\four_inc_max_limit[8]_i_2_n_0 ,device_temp_init[6],\four_inc_max_limit[8]_i_3_n_0 }));
  FDRE \four_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[9]),
        .Q(four_inc_max_limit[9]),
        .R(\tempmon_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \neutral_max_limit[1]_i_1 
       (.I0(device_temp_init[0]),
        .I1(device_temp_init[1]),
        .O(\neutral_max_limit[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\neutral_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[4]_i_3 
       (.I0(device_temp_init[2]),
        .O(\neutral_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[4]_i_4 
       (.I0(device_temp_init[1]),
        .O(\neutral_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[8]_i_2 
       (.I0(device_temp_init[6]),
        .O(\neutral_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[8]_i_3 
       (.I0(device_temp_init[5]),
        .O(\neutral_max_limit[8]_i_3_n_0 ));
  FDRE \neutral_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[10]),
        .Q(neutral_max_limit[10]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \neutral_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[11]),
        .Q(neutral_max_limit[11]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_max_limit_reg[11]_i_1 
       (.CI(\neutral_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\neutral_max_limit_reg[11]_i_1_n_2 ,\neutral_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED [3],neutral_max_limit_nxt[11:9]}),
        .S({1'b0,device_temp_init[11:9]}));
  FDRE \neutral_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\neutral_max_limit[1]_i_1_n_0 ),
        .Q(neutral_max_limit[1]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \neutral_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[2]),
        .Q(neutral_max_limit[2]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \neutral_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[3]),
        .Q(neutral_max_limit[3]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \neutral_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[4]),
        .Q(neutral_max_limit[4]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\neutral_max_limit_reg[4]_i_1_n_0 ,\neutral_max_limit_reg[4]_i_1_n_1 ,\neutral_max_limit_reg[4]_i_1_n_2 ,\neutral_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4],1'b0,device_temp_init[2:1]}),
        .O({neutral_max_limit_nxt[4:2],\NLW_neutral_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\neutral_max_limit[4]_i_2_n_0 ,device_temp_init[3],\neutral_max_limit[4]_i_3_n_0 ,\neutral_max_limit[4]_i_4_n_0 }));
  FDRE \neutral_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[5]),
        .Q(neutral_max_limit[5]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \neutral_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[6]),
        .Q(neutral_max_limit[6]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \neutral_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[7]),
        .Q(neutral_max_limit[7]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \neutral_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[8]),
        .Q(neutral_max_limit[8]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_max_limit_reg[8]_i_1 
       (.CI(\neutral_max_limit_reg[4]_i_1_n_0 ),
        .CO({\neutral_max_limit_reg[8]_i_1_n_0 ,\neutral_max_limit_reg[8]_i_1_n_1 ,\neutral_max_limit_reg[8]_i_1_n_2 ,\neutral_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[6:5]}),
        .O(neutral_max_limit_nxt[8:5]),
        .S({device_temp_init[8:7],\neutral_max_limit[8]_i_2_n_0 ,\neutral_max_limit[8]_i_3_n_0 }));
  FDRE \neutral_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[9]),
        .Q(neutral_max_limit[9]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[11]_i_2 
       (.I0(one_inc_max_limit[11]),
        .O(\neutral_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[11]_i_3 
       (.I0(one_inc_max_limit[10]),
        .O(\neutral_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[5]_i_2 
       (.I0(one_inc_max_limit[5]),
        .O(\neutral_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[5]_i_3 
       (.I0(one_inc_max_limit[4]),
        .O(\neutral_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[5]_i_4 
       (.I0(one_inc_max_limit[3]),
        .O(\neutral_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_2 
       (.I0(one_inc_max_limit[9]),
        .O(\neutral_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_3 
       (.I0(one_inc_max_limit[8]),
        .O(\neutral_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_4 
       (.I0(one_inc_max_limit[7]),
        .O(\neutral_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_5 
       (.I0(one_inc_max_limit[6]),
        .O(\neutral_min_limit[9]_i_5_n_0 ));
  FDRE \neutral_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[10]),
        .Q(neutral_min_limit[10]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \neutral_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[11]),
        .Q(neutral_min_limit[11]),
        .R(\neutral_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_min_limit_reg[11]_i_1 
       (.CI(\neutral_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\neutral_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,one_inc_max_limit[10]}),
        .O({\NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],neutral_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\neutral_min_limit[11]_i_2_n_0 ,\neutral_min_limit[11]_i_3_n_0 }));
  FDRE \neutral_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[2]),
        .Q(neutral_min_limit[2]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \neutral_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[3]),
        .Q(neutral_min_limit[3]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \neutral_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[4]),
        .Q(neutral_min_limit[4]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \neutral_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[5]),
        .Q(neutral_min_limit[5]),
        .R(\neutral_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\neutral_min_limit_reg[5]_i_1_n_0 ,\neutral_min_limit_reg[5]_i_1_n_1 ,\neutral_min_limit_reg[5]_i_1_n_2 ,\neutral_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({one_inc_max_limit[5:3],1'b0}),
        .O(neutral_min_limit_nxt[5:2]),
        .S({\neutral_min_limit[5]_i_2_n_0 ,\neutral_min_limit[5]_i_3_n_0 ,\neutral_min_limit[5]_i_4_n_0 ,one_inc_max_limit[2]}));
  FDRE \neutral_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[6]),
        .Q(neutral_min_limit[6]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \neutral_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[7]),
        .Q(neutral_min_limit[7]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \neutral_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[8]),
        .Q(neutral_min_limit[8]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \neutral_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[9]),
        .Q(neutral_min_limit[9]),
        .R(\neutral_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \neutral_min_limit_reg[9]_i_1 
       (.CI(\neutral_min_limit_reg[5]_i_1_n_0 ),
        .CO({\neutral_min_limit_reg[9]_i_1_n_0 ,\neutral_min_limit_reg[9]_i_1_n_1 ,\neutral_min_limit_reg[9]_i_1_n_2 ,\neutral_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(one_inc_max_limit[9:6]),
        .O(neutral_min_limit_nxt[9:6]),
        .S({\neutral_min_limit[9]_i_2_n_0 ,\neutral_min_limit[9]_i_3_n_0 ,\neutral_min_limit[9]_i_4_n_0 ,\neutral_min_limit[9]_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \one_dec_max_limit[1]_i_1 
       (.I0(device_temp_init[1]),
        .I1(device_temp_init[0]),
        .O(\one_dec_max_limit[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[4]_i_2 
       (.I0(device_temp_init[2]),
        .O(\one_dec_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\one_dec_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[8]_i_3 
       (.I0(device_temp_init[6]),
        .O(\one_dec_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[8]_i_4 
       (.I0(device_temp_init[5]),
        .O(\one_dec_max_limit[8]_i_4_n_0 ));
  FDRE \one_dec_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[10]),
        .Q(one_dec_max_limit[10]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \one_dec_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[11]),
        .Q(one_dec_max_limit[11]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_max_limit_reg[11]_i_1 
       (.CI(\one_dec_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\one_dec_max_limit_reg[11]_i_1_n_2 ,\one_dec_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED [3],one_dec_max_limit_nxt[11:9]}),
        .S({1'b0,device_temp_init[11:9]}));
  FDRE \one_dec_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\one_dec_max_limit[1]_i_1_n_0 ),
        .Q(one_dec_max_limit[1]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \one_dec_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[2]),
        .Q(one_dec_max_limit[2]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \one_dec_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[3]),
        .Q(one_dec_max_limit[3]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \one_dec_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[4]),
        .Q(one_dec_max_limit[4]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\one_dec_max_limit_reg[4]_i_1_n_0 ,\one_dec_max_limit_reg[4]_i_1_n_1 ,\one_dec_max_limit_reg[4]_i_1_n_2 ,\one_dec_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,1'b0,device_temp_init[2],1'b0}),
        .O({one_dec_max_limit_nxt[4:2],\NLW_one_dec_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({device_temp_init[4:3],\one_dec_max_limit[4]_i_2_n_0 ,device_temp_init[1]}));
  FDRE \one_dec_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[5]),
        .Q(one_dec_max_limit[5]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \one_dec_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[6]),
        .Q(one_dec_max_limit[6]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \one_dec_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[7]),
        .Q(one_dec_max_limit[7]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \one_dec_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[8]),
        .Q(one_dec_max_limit[8]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_max_limit_reg[8]_i_1 
       (.CI(\one_dec_max_limit_reg[4]_i_1_n_0 ),
        .CO({\one_dec_max_limit_reg[8]_i_1_n_0 ,\one_dec_max_limit_reg[8]_i_1_n_1 ,\one_dec_max_limit_reg[8]_i_1_n_2 ,\one_dec_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8],1'b0,device_temp_init[6:5]}),
        .O(one_dec_max_limit_nxt[8:5]),
        .S({\one_dec_max_limit[8]_i_2_n_0 ,device_temp_init[7],\one_dec_max_limit[8]_i_3_n_0 ,\one_dec_max_limit[8]_i_4_n_0 }));
  FDRE \one_dec_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[9]),
        .Q(one_dec_max_limit[9]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[11]_i_2 
       (.I0(neutral_max_limit[11]),
        .O(\one_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[11]_i_3 
       (.I0(neutral_max_limit[10]),
        .O(\one_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[5]_i_2 
       (.I0(neutral_max_limit[5]),
        .O(\one_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[5]_i_3 
       (.I0(neutral_max_limit[4]),
        .O(\one_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[5]_i_4 
       (.I0(neutral_max_limit[3]),
        .O(\one_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_2 
       (.I0(neutral_max_limit[9]),
        .O(\one_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_3 
       (.I0(neutral_max_limit[8]),
        .O(\one_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_4 
       (.I0(neutral_max_limit[7]),
        .O(\one_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_5 
       (.I0(neutral_max_limit[6]),
        .O(\one_dec_min_limit[9]_i_5_n_0 ));
  FDRE \one_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[10]),
        .Q(one_dec_min_limit[10]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \one_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[11]),
        .Q(one_dec_min_limit[11]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_min_limit_reg[11]_i_1 
       (.CI(\one_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\one_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,neutral_max_limit[10]}),
        .O({\NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],one_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\one_dec_min_limit[11]_i_2_n_0 ,\one_dec_min_limit[11]_i_3_n_0 }));
  FDRE \one_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[2]),
        .Q(one_dec_min_limit[2]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \one_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[3]),
        .Q(one_dec_min_limit[3]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \one_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[4]),
        .Q(one_dec_min_limit[4]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \one_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[5]),
        .Q(one_dec_min_limit[5]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\one_dec_min_limit_reg[5]_i_1_n_0 ,\one_dec_min_limit_reg[5]_i_1_n_1 ,\one_dec_min_limit_reg[5]_i_1_n_2 ,\one_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({neutral_max_limit[5:3],1'b0}),
        .O(one_dec_min_limit_nxt[5:2]),
        .S({\one_dec_min_limit[5]_i_2_n_0 ,\one_dec_min_limit[5]_i_3_n_0 ,\one_dec_min_limit[5]_i_4_n_0 ,neutral_max_limit[2]}));
  FDRE \one_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[6]),
        .Q(one_dec_min_limit[6]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \one_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[7]),
        .Q(one_dec_min_limit[7]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \one_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[8]),
        .Q(one_dec_min_limit[8]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \one_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[9]),
        .Q(one_dec_min_limit[9]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_dec_min_limit_reg[9]_i_1 
       (.CI(\one_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\one_dec_min_limit_reg[9]_i_1_n_0 ,\one_dec_min_limit_reg[9]_i_1_n_1 ,\one_dec_min_limit_reg[9]_i_1_n_2 ,\one_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(neutral_max_limit[9:6]),
        .O(one_dec_min_limit_nxt[9:6]),
        .S({\one_dec_min_limit[9]_i_2_n_0 ,\one_dec_min_limit[9]_i_3_n_0 ,\one_dec_min_limit[9]_i_4_n_0 ,\one_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\one_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\one_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\one_inc_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[3]),
        .O(\one_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\one_inc_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\one_inc_max_limit[8]_i_3_n_0 ));
  FDRE \one_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[10]),
        .Q(one_inc_max_limit[10]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \one_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[11]),
        .Q(one_inc_max_limit[11]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_max_limit_reg[11]_i_1 
       (.CI(\one_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\one_inc_max_limit_reg[11]_i_1_n_2 ,\one_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10:9]}),
        .O({\NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],one_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\one_inc_max_limit[11]_i_2_n_0 ,\one_inc_max_limit[11]_i_3_n_0 ,\one_inc_max_limit[11]_i_4_n_0 }));
  FDRE \one_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[2]),
        .Q(one_inc_max_limit[2]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \one_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[3]),
        .Q(one_inc_max_limit[3]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \one_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[4]),
        .Q(one_inc_max_limit[4]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\one_inc_max_limit_reg[4]_i_1_n_0 ,\one_inc_max_limit_reg[4]_i_1_n_1 ,\one_inc_max_limit_reg[4]_i_1_n_2 ,\one_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,device_temp_init[3],1'b0,1'b0}),
        .O({one_inc_max_limit_nxt[4:2],\NLW_one_inc_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({device_temp_init[4],\one_inc_max_limit[4]_i_2_n_0 ,device_temp_init[2:1]}));
  FDRE \one_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[5]),
        .Q(one_inc_max_limit[5]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \one_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[6]),
        .Q(one_inc_max_limit[6]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \one_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[7]),
        .Q(one_inc_max_limit[7]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \one_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[8]),
        .Q(one_inc_max_limit[8]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_max_limit_reg[8]_i_1 
       (.CI(\one_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\one_inc_max_limit_reg[8]_i_1_n_0 ,\one_inc_max_limit_reg[8]_i_1_n_1 ,\one_inc_max_limit_reg[8]_i_1_n_2 ,\one_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8:7],1'b0,1'b0}),
        .O(one_inc_max_limit_nxt[8:5]),
        .S({\one_inc_max_limit[8]_i_2_n_0 ,\one_inc_max_limit[8]_i_3_n_0 ,device_temp_init[6:5]}));
  FDRE \one_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[9]),
        .Q(one_inc_max_limit[9]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[11]_i_2 
       (.I0(two_inc_max_limit[11]),
        .O(\one_inc_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[11]_i_3 
       (.I0(two_inc_max_limit[10]),
        .O(\one_inc_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[5]_i_2 
       (.I0(two_inc_max_limit[5]),
        .O(\one_inc_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[5]_i_3 
       (.I0(two_inc_max_limit[4]),
        .O(\one_inc_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[5]_i_4 
       (.I0(two_inc_max_limit[3]),
        .O(\one_inc_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_2 
       (.I0(two_inc_max_limit[9]),
        .O(\one_inc_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_3 
       (.I0(two_inc_max_limit[8]),
        .O(\one_inc_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_4 
       (.I0(two_inc_max_limit[7]),
        .O(\one_inc_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_5 
       (.I0(two_inc_max_limit[6]),
        .O(\one_inc_min_limit[9]_i_5_n_0 ));
  FDRE \one_inc_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[10]),
        .Q(one_inc_min_limit[10]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \one_inc_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[11]),
        .Q(one_inc_min_limit[11]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_min_limit_reg[11]_i_1 
       (.CI(\one_inc_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\one_inc_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,two_inc_max_limit[10]}),
        .O({\NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],one_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\one_inc_min_limit[11]_i_2_n_0 ,\one_inc_min_limit[11]_i_3_n_0 }));
  FDRE \one_inc_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[2]),
        .Q(one_inc_min_limit[2]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \one_inc_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[3]),
        .Q(one_inc_min_limit[3]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \one_inc_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[4]),
        .Q(one_inc_min_limit[4]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \one_inc_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[5]),
        .Q(one_inc_min_limit[5]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\one_inc_min_limit_reg[5]_i_1_n_0 ,\one_inc_min_limit_reg[5]_i_1_n_1 ,\one_inc_min_limit_reg[5]_i_1_n_2 ,\one_inc_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({two_inc_max_limit[5:3],1'b0}),
        .O(one_inc_min_limit_nxt[5:2]),
        .S({\one_inc_min_limit[5]_i_2_n_0 ,\one_inc_min_limit[5]_i_3_n_0 ,\one_inc_min_limit[5]_i_4_n_0 ,two_inc_max_limit[2]}));
  FDRE \one_inc_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[6]),
        .Q(one_inc_min_limit[6]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \one_inc_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[7]),
        .Q(one_inc_min_limit[7]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \one_inc_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[8]),
        .Q(one_inc_min_limit[8]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \one_inc_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[9]),
        .Q(one_inc_min_limit[9]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \one_inc_min_limit_reg[9]_i_1 
       (.CI(\one_inc_min_limit_reg[5]_i_1_n_0 ),
        .CO({\one_inc_min_limit_reg[9]_i_1_n_0 ,\one_inc_min_limit_reg[9]_i_1_n_1 ,\one_inc_min_limit_reg[9]_i_1_n_2 ,\one_inc_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(two_inc_max_limit[9:6]),
        .O(one_inc_min_limit_nxt[9:6]),
        .S({\one_inc_min_limit[9]_i_2_n_0 ,\one_inc_min_limit[9]_i_3_n_0 ,\one_inc_min_limit[9]_i_4_n_0 ,\one_inc_min_limit[9]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h8A88)) 
    pi_f_dec_i_1
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .I1(\tempmon_state[10]_i_5_n_0 ),
        .I2(pi_f_dec_i_2_n_0),
        .I3(update_temp_102),
        .O(pi_f_dec_nxt));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    pi_f_dec_i_2
       (.I0(tempmon_state[3]),
        .I1(temp_cmp_three_inc_max_102),
        .I2(temp_cmp_two_inc_max_102),
        .I3(tempmon_state[4]),
        .I4(temp_cmp_one_inc_max_102),
        .I5(tempmon_state[5]),
        .O(pi_f_dec_i_2_n_0));
  FDRE pi_f_dec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_f_dec_nxt),
        .Q(tempmon_pi_f_dec),
        .R(\two_dec_max_limit_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFF7555500000000)) 
    pi_f_inc_i_1
       (.I0(pi_f_inc_i_2_n_0),
        .I1(pi_f_inc_i_3_n_0),
        .I2(pi_f_inc_i_4_n_0),
        .I3(pi_f_inc_i_5_n_0),
        .I4(update_temp_102),
        .I5(\tempmon_state[10]_i_6_n_0 ),
        .O(pi_f_inc_nxt));
  LUT6 #(
    .INIT(64'h00FFF7FFF7FFF7FF)) 
    pi_f_inc_i_2
       (.I0(temp_cmp_one_inc_min_102),
        .I1(tempmon_state[5]),
        .I2(temp_cmp_one_inc_max_102),
        .I3(update_temp_102),
        .I4(temp_cmp_four_dec_min_102),
        .I5(tempmon_state[10]),
        .O(pi_f_inc_i_2_n_0));
  LUT6 #(
    .INIT(64'hF7000000F777F777)) 
    pi_f_inc_i_3
       (.I0(tempmon_state[8]),
        .I1(temp_cmp_two_dec_min_102),
        .I2(temp_cmp_two_dec_max_102),
        .I3(update_temp_102),
        .I4(temp_cmp_one_dec_max_102),
        .I5(pi_f_inc_i_6_n_0),
        .O(pi_f_inc_i_3_n_0));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    pi_f_inc_i_4
       (.I0(temp_cmp_three_inc_max_102),
        .I1(tempmon_state[3]),
        .I2(temp_cmp_three_inc_min_102),
        .I3(temp_cmp_two_inc_max_102),
        .I4(tempmon_state[4]),
        .I5(temp_cmp_two_inc_min_102),
        .O(pi_f_inc_i_4_n_0));
  LUT6 #(
    .INIT(64'h0808FF88FF08FF88)) 
    pi_f_inc_i_5
       (.I0(tempmon_state[9]),
        .I1(temp_cmp_three_dec_min_102),
        .I2(temp_cmp_three_dec_max_102),
        .I3(pi_f_inc_i_7_n_0),
        .I4(update_temp_102),
        .I5(temp_cmp_neutral_max_102),
        .O(pi_f_inc_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    pi_f_inc_i_6
       (.I0(tempmon_state[7]),
        .I1(temp_cmp_one_dec_min_102),
        .O(pi_f_inc_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pi_f_inc_i_7
       (.I0(tempmon_state[6]),
        .I1(temp_cmp_neutral_min_102),
        .O(pi_f_inc_i_7_n_0));
  FDRE pi_f_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_f_inc_nxt),
        .Q(pi_f_inc_reg_0),
        .R(rstdiv0_sync_r1));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_10
       (.I0(four_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(four_dec_min_limit[1]),
        .O(temp_cmp_four_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_11
       (.I0(four_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(four_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_four_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_12
       (.I0(four_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(four_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_four_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_13
       (.I0(four_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(four_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_four_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_14
       (.I0(four_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(four_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_four_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_3
       (.I0(four_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(four_dec_min_limit[11]),
        .O(temp_cmp_four_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_4
       (.I0(four_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(four_dec_min_limit[9]),
        .O(temp_cmp_four_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_5
       (.I0(four_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(four_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_four_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_6
       (.I0(four_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(four_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_four_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_7
       (.I0(four_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(four_dec_min_limit[7]),
        .O(temp_cmp_four_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_8
       (.I0(four_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(four_dec_min_limit[5]),
        .O(temp_cmp_four_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_9
       (.I0(four_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(four_dec_min_limit[3]),
        .O(temp_cmp_four_dec_min_102_i_9_n_0));
  FDRE temp_cmp_four_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_four_dec_min_101),
        .Q(temp_cmp_four_dec_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_four_dec_min_102_reg_i_1
       (.CI(temp_cmp_four_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_four_dec_min_101,temp_cmp_four_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_four_dec_min_102_i_3_n_0,temp_cmp_four_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_four_dec_min_102_i_5_n_0,temp_cmp_four_dec_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_four_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_four_dec_min_102_reg_i_2_n_0,temp_cmp_four_dec_min_102_reg_i_2_n_1,temp_cmp_four_dec_min_102_reg_i_2_n_2,temp_cmp_four_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_four_dec_min_102_i_7_n_0,temp_cmp_four_dec_min_102_i_8_n_0,temp_cmp_four_dec_min_102_i_9_n_0,temp_cmp_four_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_four_dec_min_102_i_11_n_0,temp_cmp_four_dec_min_102_i_12_n_0,temp_cmp_four_dec_min_102_i_13_n_0,temp_cmp_four_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(neutral_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_four_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(four_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(four_inc_max_limit[7]),
        .O(temp_cmp_four_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(four_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(four_inc_max_limit[5]),
        .O(temp_cmp_four_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(four_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(four_inc_max_limit[3]),
        .O(temp_cmp_four_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(neutral_max_limit[1]),
        .O(temp_cmp_four_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(four_inc_max_limit[10]),
        .I2(four_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_four_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(four_inc_max_limit[8]),
        .I2(four_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_four_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(four_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(four_inc_max_limit[11]),
        .O(temp_cmp_four_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(four_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(four_inc_max_limit[9]),
        .O(temp_cmp_four_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(four_inc_max_limit[6]),
        .I2(four_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_four_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(four_inc_max_limit[4]),
        .I2(four_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_four_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(four_inc_max_limit[2]),
        .I2(four_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_four_inc_max_102_i_9_n_0));
  FDRE temp_cmp_four_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_four_inc_max_101),
        .Q(temp_cmp_four_inc_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_four_inc_max_102_reg_i_1
       (.CI(temp_cmp_four_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_four_inc_max_101,temp_cmp_four_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_four_inc_max_102_i_3_n_0,temp_cmp_four_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_four_inc_max_102_i_5_n_0,temp_cmp_four_inc_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_four_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_four_inc_max_102_reg_i_2_n_0,temp_cmp_four_inc_max_102_reg_i_2_n_1,temp_cmp_four_inc_max_102_reg_i_2_n_2,temp_cmp_four_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_four_inc_max_102_i_7_n_0,temp_cmp_four_inc_max_102_i_8_n_0,temp_cmp_four_inc_max_102_i_9_n_0,temp_cmp_four_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_four_inc_max_102_i_11_n_0,temp_cmp_four_inc_max_102_i_12_n_0,temp_cmp_four_inc_max_102_i_13_n_0,temp_cmp_four_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(neutral_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_neutral_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(neutral_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(neutral_max_limit[7]),
        .O(temp_cmp_neutral_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(neutral_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(neutral_max_limit[5]),
        .O(temp_cmp_neutral_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(neutral_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(neutral_max_limit[3]),
        .O(temp_cmp_neutral_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(neutral_max_limit[1]),
        .O(temp_cmp_neutral_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(neutral_max_limit[10]),
        .I2(neutral_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_neutral_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(neutral_max_limit[8]),
        .I2(neutral_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_neutral_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(neutral_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(neutral_max_limit[11]),
        .O(temp_cmp_neutral_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(neutral_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(neutral_max_limit[9]),
        .O(temp_cmp_neutral_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(neutral_max_limit[6]),
        .I2(neutral_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_neutral_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(neutral_max_limit[4]),
        .I2(neutral_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_neutral_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(neutral_max_limit[2]),
        .I2(neutral_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_neutral_max_102_i_9_n_0));
  FDRE temp_cmp_neutral_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_neutral_max_101),
        .Q(temp_cmp_neutral_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_neutral_max_102_reg_i_1
       (.CI(temp_cmp_neutral_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_neutral_max_101,temp_cmp_neutral_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_neutral_max_102_i_3_n_0,temp_cmp_neutral_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_neutral_max_102_i_5_n_0,temp_cmp_neutral_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_neutral_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_neutral_max_102_reg_i_2_n_0,temp_cmp_neutral_max_102_reg_i_2_n_1,temp_cmp_neutral_max_102_reg_i_2_n_2,temp_cmp_neutral_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_neutral_max_102_i_7_n_0,temp_cmp_neutral_max_102_i_8_n_0,temp_cmp_neutral_max_102_i_9_n_0,temp_cmp_neutral_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_neutral_max_102_i_11_n_0,temp_cmp_neutral_max_102_i_12_n_0,temp_cmp_neutral_max_102_i_13_n_0,temp_cmp_neutral_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(two_inc_min_limit[1]),
        .O(temp_cmp_neutral_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_11
       (.I0(neutral_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(neutral_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_neutral_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_12
       (.I0(neutral_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(neutral_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_neutral_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_13
       (.I0(neutral_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(neutral_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_neutral_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(two_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_neutral_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_3
       (.I0(neutral_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(neutral_min_limit[11]),
        .O(temp_cmp_neutral_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_4
       (.I0(neutral_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(neutral_min_limit[9]),
        .O(temp_cmp_neutral_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_5
       (.I0(neutral_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(neutral_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_neutral_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_6
       (.I0(neutral_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(neutral_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_neutral_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_7
       (.I0(neutral_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(neutral_min_limit[7]),
        .O(temp_cmp_neutral_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_8
       (.I0(neutral_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(neutral_min_limit[5]),
        .O(temp_cmp_neutral_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_9
       (.I0(neutral_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(neutral_min_limit[3]),
        .O(temp_cmp_neutral_min_102_i_9_n_0));
  FDRE temp_cmp_neutral_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_neutral_min_101),
        .Q(temp_cmp_neutral_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_neutral_min_102_reg_i_1
       (.CI(temp_cmp_neutral_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_neutral_min_101,temp_cmp_neutral_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_neutral_min_102_i_3_n_0,temp_cmp_neutral_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_neutral_min_102_i_5_n_0,temp_cmp_neutral_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_neutral_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_neutral_min_102_reg_i_2_n_0,temp_cmp_neutral_min_102_reg_i_2_n_1,temp_cmp_neutral_min_102_reg_i_2_n_2,temp_cmp_neutral_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_neutral_min_102_i_7_n_0,temp_cmp_neutral_min_102_i_8_n_0,temp_cmp_neutral_min_102_i_9_n_0,temp_cmp_neutral_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_neutral_min_102_i_11_n_0,temp_cmp_neutral_min_102_i_12_n_0,temp_cmp_neutral_min_102_i_13_n_0,temp_cmp_neutral_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(one_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_dec_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(one_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(one_dec_max_limit[7]),
        .O(temp_cmp_one_dec_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(one_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(one_dec_max_limit[5]),
        .O(temp_cmp_one_dec_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(one_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(one_dec_max_limit[3]),
        .O(temp_cmp_one_dec_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(one_dec_max_limit[1]),
        .O(temp_cmp_one_dec_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(one_dec_max_limit[10]),
        .I2(one_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_dec_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(one_dec_max_limit[8]),
        .I2(one_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_dec_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(one_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(one_dec_max_limit[11]),
        .O(temp_cmp_one_dec_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(one_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(one_dec_max_limit[9]),
        .O(temp_cmp_one_dec_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(one_dec_max_limit[6]),
        .I2(one_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_dec_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(one_dec_max_limit[4]),
        .I2(one_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_dec_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(one_dec_max_limit[2]),
        .I2(one_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_dec_max_102_i_9_n_0));
  FDRE temp_cmp_one_dec_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_dec_max_101),
        .Q(temp_cmp_one_dec_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_dec_max_102_reg_i_1
       (.CI(temp_cmp_one_dec_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_dec_max_101,temp_cmp_one_dec_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_dec_max_102_i_3_n_0,temp_cmp_one_dec_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_dec_max_102_i_5_n_0,temp_cmp_one_dec_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_dec_max_102_reg_i_2_n_0,temp_cmp_one_dec_max_102_reg_i_2_n_1,temp_cmp_one_dec_max_102_reg_i_2_n_2,temp_cmp_one_dec_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_one_dec_max_102_i_7_n_0,temp_cmp_one_dec_max_102_i_8_n_0,temp_cmp_one_dec_max_102_i_9_n_0,temp_cmp_one_dec_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_dec_max_102_i_11_n_0,temp_cmp_one_dec_max_102_i_12_n_0,temp_cmp_one_dec_max_102_i_13_n_0,temp_cmp_one_dec_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_inc_min_limit[1]),
        .O(temp_cmp_one_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_11
       (.I0(one_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(one_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_12
       (.I0(one_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(one_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_13
       (.I0(one_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(one_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_3
       (.I0(one_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(one_dec_min_limit[11]),
        .O(temp_cmp_one_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_4
       (.I0(one_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(one_dec_min_limit[9]),
        .O(temp_cmp_one_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_5
       (.I0(one_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(one_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_6
       (.I0(one_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(one_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_7
       (.I0(one_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(one_dec_min_limit[7]),
        .O(temp_cmp_one_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_8
       (.I0(one_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(one_dec_min_limit[5]),
        .O(temp_cmp_one_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_9
       (.I0(one_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(one_dec_min_limit[3]),
        .O(temp_cmp_one_dec_min_102_i_9_n_0));
  FDRE temp_cmp_one_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_dec_min_101),
        .Q(temp_cmp_one_dec_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_dec_min_102_reg_i_1
       (.CI(temp_cmp_one_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_dec_min_101,temp_cmp_one_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_dec_min_102_i_3_n_0,temp_cmp_one_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_dec_min_102_i_5_n_0,temp_cmp_one_dec_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_dec_min_102_reg_i_2_n_0,temp_cmp_one_dec_min_102_reg_i_2_n_1,temp_cmp_one_dec_min_102_reg_i_2_n_2,temp_cmp_one_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_one_dec_min_102_i_7_n_0,temp_cmp_one_dec_min_102_i_8_n_0,temp_cmp_one_dec_min_102_i_9_n_0,temp_cmp_one_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_dec_min_102_i_11_n_0,temp_cmp_one_dec_min_102_i_12_n_0,temp_cmp_one_dec_min_102_i_13_n_0,temp_cmp_one_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(one_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(one_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(one_inc_max_limit[7]),
        .O(temp_cmp_one_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(one_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(one_inc_max_limit[5]),
        .O(temp_cmp_one_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(one_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(one_inc_max_limit[3]),
        .O(temp_cmp_one_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(one_dec_max_limit[1]),
        .O(temp_cmp_one_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(one_inc_max_limit[10]),
        .I2(one_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(one_inc_max_limit[8]),
        .I2(one_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(one_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(one_inc_max_limit[11]),
        .O(temp_cmp_one_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(one_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(one_inc_max_limit[9]),
        .O(temp_cmp_one_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(one_inc_max_limit[6]),
        .I2(one_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(one_inc_max_limit[4]),
        .I2(one_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(one_inc_max_limit[2]),
        .I2(one_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_inc_max_102_i_9_n_0));
  FDRE temp_cmp_one_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_inc_max_101),
        .Q(temp_cmp_one_inc_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_inc_max_102_reg_i_1
       (.CI(temp_cmp_one_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_inc_max_101,temp_cmp_one_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_inc_max_102_i_3_n_0,temp_cmp_one_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_inc_max_102_i_5_n_0,temp_cmp_one_inc_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_inc_max_102_reg_i_2_n_0,temp_cmp_one_inc_max_102_reg_i_2_n_1,temp_cmp_one_inc_max_102_reg_i_2_n_2,temp_cmp_one_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_one_inc_max_102_i_7_n_0,temp_cmp_one_inc_max_102_i_8_n_0,temp_cmp_one_inc_max_102_i_9_n_0,temp_cmp_one_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_inc_max_102_i_11_n_0,temp_cmp_one_inc_max_102_i_12_n_0,temp_cmp_one_inc_max_102_i_13_n_0,temp_cmp_one_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_inc_min_limit[1]),
        .O(temp_cmp_one_inc_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_11
       (.I0(one_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(one_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_inc_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_12
       (.I0(one_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(one_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_inc_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_13
       (.I0(one_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(one_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_inc_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_inc_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_3
       (.I0(one_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(one_inc_min_limit[11]),
        .O(temp_cmp_one_inc_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_4
       (.I0(one_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(one_inc_min_limit[9]),
        .O(temp_cmp_one_inc_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_5
       (.I0(one_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(one_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_inc_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_6
       (.I0(one_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(one_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_inc_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_7
       (.I0(one_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(one_inc_min_limit[7]),
        .O(temp_cmp_one_inc_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_8
       (.I0(one_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(one_inc_min_limit[5]),
        .O(temp_cmp_one_inc_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_9
       (.I0(one_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(one_inc_min_limit[3]),
        .O(temp_cmp_one_inc_min_102_i_9_n_0));
  FDRE temp_cmp_one_inc_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_inc_min_101),
        .Q(temp_cmp_one_inc_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_inc_min_102_reg_i_1
       (.CI(temp_cmp_one_inc_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_inc_min_101,temp_cmp_one_inc_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_inc_min_102_i_3_n_0,temp_cmp_one_inc_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_inc_min_102_i_5_n_0,temp_cmp_one_inc_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_one_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_inc_min_102_reg_i_2_n_0,temp_cmp_one_inc_min_102_reg_i_2_n_1,temp_cmp_one_inc_min_102_reg_i_2_n_2,temp_cmp_one_inc_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_one_inc_min_102_i_7_n_0,temp_cmp_one_inc_min_102_i_8_n_0,temp_cmp_one_inc_min_102_i_9_n_0,temp_cmp_one_inc_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_inc_min_102_i_11_n_0,temp_cmp_one_inc_min_102_i_12_n_0,temp_cmp_one_inc_min_102_i_13_n_0,temp_cmp_one_inc_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(three_dec_max_limit[0]),
        .I2(three_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_dec_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(three_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(three_dec_max_limit[7]),
        .O(temp_cmp_three_dec_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(three_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(three_dec_max_limit[5]),
        .O(temp_cmp_three_dec_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(three_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(three_dec_max_limit[3]),
        .O(temp_cmp_three_dec_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(three_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(three_dec_max_limit[1]),
        .O(temp_cmp_three_dec_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(three_dec_max_limit[10]),
        .I2(three_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_dec_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(three_dec_max_limit[8]),
        .I2(three_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_dec_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(three_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(three_dec_max_limit[11]),
        .O(temp_cmp_three_dec_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(three_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(three_dec_max_limit[9]),
        .O(temp_cmp_three_dec_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(three_dec_max_limit[6]),
        .I2(three_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_dec_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(three_dec_max_limit[4]),
        .I2(three_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_dec_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(three_dec_max_limit[2]),
        .I2(three_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_dec_max_102_i_9_n_0));
  FDRE temp_cmp_three_dec_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_dec_max_101),
        .Q(temp_cmp_three_dec_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_dec_max_102_reg_i_1
       (.CI(temp_cmp_three_dec_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_dec_max_101,temp_cmp_three_dec_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_dec_max_102_i_3_n_0,temp_cmp_three_dec_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_dec_max_102_i_5_n_0,temp_cmp_three_dec_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_dec_max_102_reg_i_2_n_0,temp_cmp_three_dec_max_102_reg_i_2_n_1,temp_cmp_three_dec_max_102_reg_i_2_n_2,temp_cmp_three_dec_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_three_dec_max_102_i_7_n_0,temp_cmp_three_dec_max_102_i_8_n_0,temp_cmp_three_dec_max_102_i_9_n_0,temp_cmp_three_dec_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_dec_max_102_i_11_n_0,temp_cmp_three_dec_max_102_i_12_n_0,temp_cmp_three_dec_max_102_i_13_n_0,temp_cmp_three_dec_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_dec_min_limit[1]),
        .O(temp_cmp_three_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_11
       (.I0(three_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(three_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_12
       (.I0(three_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(three_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_13
       (.I0(three_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(three_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_3
       (.I0(three_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(three_dec_min_limit[11]),
        .O(temp_cmp_three_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_4
       (.I0(three_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(three_dec_min_limit[9]),
        .O(temp_cmp_three_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_5
       (.I0(three_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(three_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_6
       (.I0(three_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(three_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_7
       (.I0(three_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(three_dec_min_limit[7]),
        .O(temp_cmp_three_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_8
       (.I0(three_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(three_dec_min_limit[5]),
        .O(temp_cmp_three_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_9
       (.I0(three_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(three_dec_min_limit[3]),
        .O(temp_cmp_three_dec_min_102_i_9_n_0));
  FDRE temp_cmp_three_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_dec_min_101),
        .Q(temp_cmp_three_dec_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_dec_min_102_reg_i_1
       (.CI(temp_cmp_three_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_dec_min_101,temp_cmp_three_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_dec_min_102_i_3_n_0,temp_cmp_three_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_dec_min_102_i_5_n_0,temp_cmp_three_dec_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_dec_min_102_reg_i_2_n_0,temp_cmp_three_dec_min_102_reg_i_2_n_1,temp_cmp_three_dec_min_102_reg_i_2_n_2,temp_cmp_three_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_three_dec_min_102_i_7_n_0,temp_cmp_three_dec_min_102_i_8_n_0,temp_cmp_three_dec_min_102_i_9_n_0,temp_cmp_three_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_dec_min_102_i_11_n_0,temp_cmp_three_dec_min_102_i_12_n_0,temp_cmp_three_dec_min_102_i_13_n_0,temp_cmp_three_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(one_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(three_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(three_inc_max_limit[7]),
        .O(temp_cmp_three_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(three_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(three_inc_max_limit[5]),
        .O(temp_cmp_three_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(three_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(three_inc_max_limit[3]),
        .O(temp_cmp_three_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(one_dec_max_limit[1]),
        .O(temp_cmp_three_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(three_inc_max_limit[10]),
        .I2(three_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(three_inc_max_limit[8]),
        .I2(three_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(three_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(three_inc_max_limit[11]),
        .O(temp_cmp_three_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(three_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(three_inc_max_limit[9]),
        .O(temp_cmp_three_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(three_inc_max_limit[6]),
        .I2(three_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(three_inc_max_limit[4]),
        .I2(three_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(three_inc_max_limit[2]),
        .I2(three_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_inc_max_102_i_9_n_0));
  FDRE temp_cmp_three_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_inc_max_101),
        .Q(temp_cmp_three_inc_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_inc_max_102_reg_i_1
       (.CI(temp_cmp_three_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_inc_max_101,temp_cmp_three_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_inc_max_102_i_3_n_0,temp_cmp_three_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_inc_max_102_i_5_n_0,temp_cmp_three_inc_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_inc_max_102_reg_i_2_n_0,temp_cmp_three_inc_max_102_reg_i_2_n_1,temp_cmp_three_inc_max_102_reg_i_2_n_2,temp_cmp_three_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_three_inc_max_102_i_7_n_0,temp_cmp_three_inc_max_102_i_8_n_0,temp_cmp_three_inc_max_102_i_9_n_0,temp_cmp_three_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_inc_max_102_i_11_n_0,temp_cmp_three_inc_max_102_i_12_n_0,temp_cmp_three_inc_max_102_i_13_n_0,temp_cmp_three_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_inc_min_limit[1]),
        .O(temp_cmp_three_inc_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_11
       (.I0(three_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(three_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_inc_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_12
       (.I0(three_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(three_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_inc_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_13
       (.I0(three_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(three_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_inc_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_inc_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_3
       (.I0(three_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(three_inc_min_limit[11]),
        .O(temp_cmp_three_inc_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_4
       (.I0(three_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(three_inc_min_limit[9]),
        .O(temp_cmp_three_inc_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_5
       (.I0(three_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(three_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_inc_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_6
       (.I0(three_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(three_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_inc_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_7
       (.I0(three_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(three_inc_min_limit[7]),
        .O(temp_cmp_three_inc_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_8
       (.I0(three_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(three_inc_min_limit[5]),
        .O(temp_cmp_three_inc_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_9
       (.I0(three_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(three_inc_min_limit[3]),
        .O(temp_cmp_three_inc_min_102_i_9_n_0));
  FDRE temp_cmp_three_inc_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_inc_min_101),
        .Q(temp_cmp_three_inc_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_inc_min_102_reg_i_1
       (.CI(temp_cmp_three_inc_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_inc_min_101,temp_cmp_three_inc_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_inc_min_102_i_3_n_0,temp_cmp_three_inc_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_inc_min_102_i_5_n_0,temp_cmp_three_inc_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_three_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_inc_min_102_reg_i_2_n_0,temp_cmp_three_inc_min_102_reg_i_2_n_1,temp_cmp_three_inc_min_102_reg_i_2_n_2,temp_cmp_three_inc_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_three_inc_min_102_i_7_n_0,temp_cmp_three_inc_min_102_i_8_n_0,temp_cmp_three_inc_min_102_i_9_n_0,temp_cmp_three_inc_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_inc_min_102_i_11_n_0,temp_cmp_three_inc_min_102_i_12_n_0,temp_cmp_three_inc_min_102_i_13_n_0,temp_cmp_three_inc_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(two_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_dec_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(two_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(two_dec_max_limit[7]),
        .O(temp_cmp_two_dec_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(two_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(two_dec_max_limit[5]),
        .O(temp_cmp_two_dec_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(two_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(two_dec_max_limit[3]),
        .O(temp_cmp_two_dec_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(two_dec_max_limit[1]),
        .O(temp_cmp_two_dec_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(two_dec_max_limit[10]),
        .I2(two_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_dec_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(two_dec_max_limit[8]),
        .I2(two_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_dec_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(two_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(two_dec_max_limit[11]),
        .O(temp_cmp_two_dec_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(two_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(two_dec_max_limit[9]),
        .O(temp_cmp_two_dec_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(two_dec_max_limit[6]),
        .I2(two_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_dec_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(two_dec_max_limit[4]),
        .I2(two_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_dec_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(two_dec_max_limit[2]),
        .I2(two_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_dec_max_102_i_9_n_0));
  FDRE temp_cmp_two_dec_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_dec_max_101),
        .Q(temp_cmp_two_dec_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_dec_max_102_reg_i_1
       (.CI(temp_cmp_two_dec_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_dec_max_101,temp_cmp_two_dec_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_dec_max_102_i_3_n_0,temp_cmp_two_dec_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_dec_max_102_i_5_n_0,temp_cmp_two_dec_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_dec_max_102_reg_i_2_n_0,temp_cmp_two_dec_max_102_reg_i_2_n_1,temp_cmp_two_dec_max_102_reg_i_2_n_2,temp_cmp_two_dec_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_two_dec_max_102_i_7_n_0,temp_cmp_two_dec_max_102_i_8_n_0,temp_cmp_two_dec_max_102_i_9_n_0,temp_cmp_two_dec_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_dec_max_102_i_11_n_0,temp_cmp_two_dec_max_102_i_12_n_0,temp_cmp_two_dec_max_102_i_13_n_0,temp_cmp_two_dec_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(two_inc_min_limit[1]),
        .O(temp_cmp_two_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_11
       (.I0(two_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(two_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_12
       (.I0(two_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(two_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_13
       (.I0(two_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(two_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(two_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_3
       (.I0(two_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(two_dec_min_limit[11]),
        .O(temp_cmp_two_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_4
       (.I0(two_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(two_dec_min_limit[9]),
        .O(temp_cmp_two_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_5
       (.I0(two_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(two_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_6
       (.I0(two_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(two_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_7
       (.I0(two_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(two_dec_min_limit[7]),
        .O(temp_cmp_two_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_8
       (.I0(two_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(two_dec_min_limit[5]),
        .O(temp_cmp_two_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_9
       (.I0(two_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(two_dec_min_limit[3]),
        .O(temp_cmp_two_dec_min_102_i_9_n_0));
  FDRE temp_cmp_two_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_dec_min_101),
        .Q(temp_cmp_two_dec_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_dec_min_102_reg_i_1
       (.CI(temp_cmp_two_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_dec_min_101,temp_cmp_two_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_dec_min_102_i_3_n_0,temp_cmp_two_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_dec_min_102_i_5_n_0,temp_cmp_two_dec_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_dec_min_102_reg_i_2_n_0,temp_cmp_two_dec_min_102_reg_i_2_n_1,temp_cmp_two_dec_min_102_reg_i_2_n_2,temp_cmp_two_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_two_dec_min_102_i_7_n_0,temp_cmp_two_dec_min_102_i_8_n_0,temp_cmp_two_dec_min_102_i_9_n_0,temp_cmp_two_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_dec_min_102_i_11_n_0,temp_cmp_two_dec_min_102_i_12_n_0,temp_cmp_two_dec_min_102_i_13_n_0,temp_cmp_two_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(neutral_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(two_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(two_inc_max_limit[7]),
        .O(temp_cmp_two_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(two_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(two_inc_max_limit[5]),
        .O(temp_cmp_two_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(two_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(two_inc_max_limit[3]),
        .O(temp_cmp_two_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(neutral_max_limit[1]),
        .O(temp_cmp_two_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(two_inc_max_limit[10]),
        .I2(two_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(two_inc_max_limit[8]),
        .I2(two_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(two_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(two_inc_max_limit[11]),
        .O(temp_cmp_two_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(two_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(two_inc_max_limit[9]),
        .O(temp_cmp_two_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(two_inc_max_limit[6]),
        .I2(two_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(two_inc_max_limit[4]),
        .I2(two_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(two_inc_max_limit[2]),
        .I2(two_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_inc_max_102_i_9_n_0));
  FDRE temp_cmp_two_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_inc_max_101),
        .Q(temp_cmp_two_inc_max_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_inc_max_102_reg_i_1
       (.CI(temp_cmp_two_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_inc_max_101,temp_cmp_two_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_inc_max_102_i_3_n_0,temp_cmp_two_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_inc_max_102_i_5_n_0,temp_cmp_two_inc_max_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_inc_max_102_reg_i_2_n_0,temp_cmp_two_inc_max_102_reg_i_2_n_1,temp_cmp_two_inc_max_102_reg_i_2_n_2,temp_cmp_two_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_two_inc_max_102_i_7_n_0,temp_cmp_two_inc_max_102_i_8_n_0,temp_cmp_two_inc_max_102_i_9_n_0,temp_cmp_two_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_inc_max_102_i_11_n_0,temp_cmp_two_inc_max_102_i_12_n_0,temp_cmp_two_inc_max_102_i_13_n_0,temp_cmp_two_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(two_inc_min_limit[1]),
        .O(temp_cmp_two_inc_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_11
       (.I0(two_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(two_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_inc_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_12
       (.I0(two_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(two_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_inc_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_13
       (.I0(two_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(two_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_inc_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(two_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_inc_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_3
       (.I0(two_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(two_inc_min_limit[11]),
        .O(temp_cmp_two_inc_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_4
       (.I0(two_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(two_inc_min_limit[9]),
        .O(temp_cmp_two_inc_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_5
       (.I0(two_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(two_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_inc_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_6
       (.I0(two_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(two_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_inc_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_7
       (.I0(two_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(two_inc_min_limit[7]),
        .O(temp_cmp_two_inc_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_8
       (.I0(two_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(two_inc_min_limit[5]),
        .O(temp_cmp_two_inc_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_9
       (.I0(two_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(two_inc_min_limit[3]),
        .O(temp_cmp_two_inc_min_102_i_9_n_0));
  FDRE temp_cmp_two_inc_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_inc_min_101),
        .Q(temp_cmp_two_inc_min_102),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_inc_min_102_reg_i_1
       (.CI(temp_cmp_two_inc_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_inc_min_101,temp_cmp_two_inc_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_inc_min_102_i_3_n_0,temp_cmp_two_inc_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_inc_min_102_i_5_n_0,temp_cmp_two_inc_min_102_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 temp_cmp_two_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_inc_min_102_reg_i_2_n_0,temp_cmp_two_inc_min_102_reg_i_2_n_1,temp_cmp_two_inc_min_102_reg_i_2_n_2,temp_cmp_two_inc_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_two_inc_min_102_i_7_n_0,temp_cmp_two_inc_min_102_i_8_n_0,temp_cmp_two_inc_min_102_i_9_n_0,temp_cmp_two_inc_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_inc_min_102_i_11_n_0,temp_cmp_two_inc_min_102_i_12_n_0,temp_cmp_two_inc_min_102_i_13_n_0,temp_cmp_two_inc_min_102_i_14_n_0}));
  FDRE tempmon_init_complete_reg
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(tempmon_state_init),
        .Q(tempmon_init_complete),
        .R(rstdiv0_sync_r1));
  FDRE tempmon_sample_en_101_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_sample_en),
        .Q(tempmon_sample_en_101),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE tempmon_sample_en_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_sample_en_101),
        .Q(tempmon_sample_en_102),
        .R(\two_dec_max_limit_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tempmon_state[0]_i_1 
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .O(tempmon_state_nxt[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC444)) 
    \tempmon_state[10]_i_1 
       (.I0(\tempmon_state[10]_i_3_n_0 ),
        .I1(update_temp_102),
        .I2(temp_cmp_four_dec_min_102),
        .I3(tempmon_state[10]),
        .I4(\tempmon_state[10]_i_4_n_0 ),
        .I5(\tempmon_state[10]_i_5_n_0 ),
        .O(\tempmon_state[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \tempmon_state[10]_i_10 
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[1]),
        .I2(tempmon_state[2]),
        .I3(tempmon_state[3]),
        .I4(tempmon_state[4]),
        .O(\tempmon_state[10]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \tempmon_state[10]_i_11 
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[1]),
        .I2(tempmon_state[2]),
        .I3(tempmon_state[3]),
        .I4(tempmon_state[4]),
        .O(\tempmon_state[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \tempmon_state[10]_i_12 
       (.I0(tempmon_state[5]),
        .I1(tempmon_state[6]),
        .I2(tempmon_state[7]),
        .I3(tempmon_state[8]),
        .I4(tempmon_state[9]),
        .I5(tempmon_state[10]),
        .O(\tempmon_state[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \tempmon_state[10]_i_13 
       (.I0(tempmon_state[5]),
        .I1(tempmon_state[6]),
        .I2(tempmon_state[7]),
        .I3(tempmon_state[8]),
        .I4(tempmon_state[9]),
        .I5(tempmon_state[10]),
        .O(\tempmon_state[10]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \tempmon_state[10]_i_14 
       (.I0(temp_cmp_two_dec_min_102),
        .I1(tempmon_state[8]),
        .I2(temp_cmp_three_inc_min_102),
        .I3(tempmon_state[3]),
        .O(\tempmon_state[10]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tempmon_state[10]_i_15 
       (.I0(temp_cmp_two_dec_max_102),
        .I1(update_temp_102),
        .I2(tempmon_state[8]),
        .O(\tempmon_state[10]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \tempmon_state[10]_i_2 
       (.I0(update_temp_102),
        .I1(temp_cmp_three_dec_max_102),
        .I2(tempmon_state[9]),
        .I3(\tempmon_state[10]_i_6_n_0 ),
        .O(tempmon_state_nxt[10]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \tempmon_state[10]_i_3 
       (.I0(pi_f_dec_i_2_n_0),
        .I1(\tempmon_state[10]_i_7_n_0 ),
        .I2(temp_cmp_one_dec_min_102),
        .I3(tempmon_state[7]),
        .I4(temp_cmp_three_dec_min_102),
        .I5(tempmon_state[9]),
        .O(\tempmon_state[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hFFEFEFEF)) 
    \tempmon_state[10]_i_4 
       (.I0(\tempmon_state[10]_i_8_n_0 ),
        .I1(tempmon_state[1]),
        .I2(\tempmon_state[10]_i_6_n_0 ),
        .I3(tempmon_state[0]),
        .I4(calib_complete),
        .O(\tempmon_state[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEAAAEAAAEAAA)) 
    \tempmon_state[10]_i_5 
       (.I0(\tempmon_state[10]_i_9_n_0 ),
        .I1(tempmon_state[6]),
        .I2(temp_cmp_neutral_max_102),
        .I3(update_temp_102),
        .I4(tempmon_state[7]),
        .I5(temp_cmp_one_dec_max_102),
        .O(\tempmon_state[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0012)) 
    \tempmon_state[10]_i_6 
       (.I0(\tempmon_state[10]_i_10_n_0 ),
        .I1(\tempmon_state[10]_i_11_n_0 ),
        .I2(\tempmon_state[10]_i_12_n_0 ),
        .I3(\tempmon_state[10]_i_13_n_0 ),
        .O(\tempmon_state[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \tempmon_state[10]_i_7 
       (.I0(tempmon_state[4]),
        .I1(temp_cmp_two_inc_min_102),
        .I2(tempmon_state[6]),
        .I3(temp_cmp_neutral_min_102),
        .I4(\tempmon_state[10]_i_14_n_0 ),
        .O(\tempmon_state[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \tempmon_state[10]_i_8 
       (.I0(temp_cmp_one_inc_min_102),
        .I1(tempmon_state[5]),
        .I2(update_temp_102),
        .O(\tempmon_state[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F0F0F8F8F0F0)) 
    \tempmon_state[10]_i_9 
       (.I0(tempmon_state[2]),
        .I1(temp_cmp_four_inc_max_102),
        .I2(\tempmon_state[10]_i_15_n_0 ),
        .I3(tempmon_state[9]),
        .I4(update_temp_102),
        .I5(temp_cmp_three_dec_max_102),
        .O(\tempmon_state[10]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tempmon_state[1]_i_1 
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .I1(tempmon_state[0]),
        .O(tempmon_state_nxt[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    \tempmon_state[2]_i_1 
       (.I0(temp_cmp_three_inc_max_102),
        .I1(update_temp_102),
        .I2(tempmon_state[3]),
        .I3(\tempmon_state[10]_i_6_n_0 ),
        .O(tempmon_state_nxt[2]));
  LUT5 #(
    .INIT(32'h8AAA8888)) 
    \tempmon_state[3]_i_1 
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .I1(tempmon_state[2]),
        .I2(temp_cmp_two_inc_max_102),
        .I3(update_temp_102),
        .I4(tempmon_state[4]),
        .O(tempmon_state_nxt[3]));
  LUT6 #(
    .INIT(64'h8080F000F080F000)) 
    \tempmon_state[4]_i_1 
       (.I0(temp_cmp_three_inc_max_102),
        .I1(tempmon_state[3]),
        .I2(\tempmon_state[10]_i_6_n_0 ),
        .I3(tempmon_state[5]),
        .I4(update_temp_102),
        .I5(temp_cmp_one_inc_max_102),
        .O(tempmon_state_nxt[4]));
  LUT6 #(
    .INIT(64'h8080F000F080F000)) 
    \tempmon_state[5]_i_1 
       (.I0(temp_cmp_two_inc_max_102),
        .I1(tempmon_state[4]),
        .I2(\tempmon_state[10]_i_6_n_0 ),
        .I3(tempmon_state[6]),
        .I4(update_temp_102),
        .I5(temp_cmp_neutral_max_102),
        .O(tempmon_state_nxt[5]));
  LUT6 #(
    .INIT(64'hFFFF0000BFA00000)) 
    \tempmon_state[6]_i_1 
       (.I0(\tempmon_state[6]_i_2_n_0 ),
        .I1(temp_cmp_one_dec_max_102),
        .I2(update_temp_102),
        .I3(tempmon_state[7]),
        .I4(\tempmon_state[10]_i_6_n_0 ),
        .I5(tempmon_state[1]),
        .O(tempmon_state_nxt[6]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tempmon_state[6]_i_2 
       (.I0(temp_cmp_one_inc_max_102),
        .I1(tempmon_state[5]),
        .O(\tempmon_state[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80AAAAAA80008000)) 
    \tempmon_state[7]_i_1 
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .I1(tempmon_state[6]),
        .I2(temp_cmp_neutral_max_102),
        .I3(update_temp_102),
        .I4(temp_cmp_two_dec_max_102),
        .I5(tempmon_state[8]),
        .O(tempmon_state_nxt[7]));
  LUT6 #(
    .INIT(64'h8080F080F000F000)) 
    \tempmon_state[8]_i_1 
       (.I0(tempmon_state[7]),
        .I1(temp_cmp_one_dec_max_102),
        .I2(\tempmon_state[10]_i_6_n_0 ),
        .I3(tempmon_state[9]),
        .I4(temp_cmp_three_dec_max_102),
        .I5(update_temp_102),
        .O(tempmon_state_nxt[8]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    \tempmon_state[9]_i_1 
       (.I0(\tempmon_state[10]_i_6_n_0 ),
        .I1(temp_cmp_two_dec_max_102),
        .I2(update_temp_102),
        .I3(tempmon_state[8]),
        .I4(tempmon_state[10]),
        .O(tempmon_state_nxt[9]));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDSE \tempmon_state_reg[0] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[0]),
        .Q(tempmon_state[0]),
        .S(\tempmon_state_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[10] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[10]),
        .Q(tempmon_state[10]),
        .R(\tempmon_state_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[1] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[1]),
        .Q(tempmon_state[1]),
        .R(\tempmon_state_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[2] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[2]),
        .Q(tempmon_state[2]),
        .R(\tempmon_state_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[3] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[3]),
        .Q(tempmon_state[3]),
        .R(\tempmon_state_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[4] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[4]),
        .Q(tempmon_state[4]),
        .R(\tempmon_state_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[5] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[5]),
        .Q(tempmon_state[5]),
        .R(\tempmon_state_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[6] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[6]),
        .Q(tempmon_state[6]),
        .R(\tempmon_state_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[7] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[7]),
        .Q(tempmon_state[7]),
        .R(\tempmon_state_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[8] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[8]),
        .Q(tempmon_state[8]),
        .R(\tempmon_state_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "IDLE:00000000001,ONE_INC:00000100000,FOUR_DEC:10000000000,THREE_INC:00000001000,TWO_DEC:00100000000,FOUR_INC:00000000100,ONE_DEC:00010000000,INIT:00000000010,NEUTRAL:00001000000,TWO_INC:00000010000,THREE_DEC:01000000000" *) 
  FDRE \tempmon_state_reg[9] 
       (.C(CLK),
        .CE(\tempmon_state[10]_i_1_n_0 ),
        .D(tempmon_state_nxt[9]),
        .Q(tempmon_state[9]),
        .R(\tempmon_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \three_dec_max_limit[0]_i_1 
       (.I0(p_0_in),
        .I1(device_temp_init[0]),
        .O(\three_dec_max_limit[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[10]_i_1 
       (.I0(\three_dec_max_limit_reg[11]_i_2_n_6 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[11]_i_1 
       (.I0(\three_dec_max_limit_reg[11]_i_2_n_5 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_max_limit[11]_i_3 
       (.I0(device_temp_init[9]),
        .O(\three_dec_max_limit[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[1]_i_1 
       (.I0(\three_inc_max_limit_reg[4]_i_1_n_7 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[2]_i_1 
       (.I0(\three_dec_max_limit_reg[4]_i_2_n_6 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[3]_i_1 
       (.I0(\three_dec_max_limit_reg[4]_i_2_n_5 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[4]_i_1 
       (.I0(\three_dec_max_limit_reg[4]_i_2_n_4 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[5]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_7 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[6]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_6 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[7]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_5 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[8]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_4 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_max_limit[8]_i_3 
       (.I0(device_temp_init[8]),
        .O(\three_dec_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\three_dec_max_limit[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[9]_i_1 
       (.I0(\three_dec_max_limit_reg[11]_i_2_n_7 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[9]_i_1_n_0 ));
  FDRE \three_dec_max_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[0]_i_1_n_0 ),
        .Q(three_dec_max_limit[0]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \three_dec_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[10]_i_1_n_0 ),
        .Q(three_dec_max_limit[10]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \three_dec_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[11]_i_1_n_0 ),
        .Q(three_dec_max_limit[11]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  CARRY4 \three_dec_max_limit_reg[11]_i_2 
       (.CI(\three_dec_max_limit_reg[8]_i_2_n_0 ),
        .CO({p_0_in,\NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED [2],\three_dec_max_limit_reg[11]_i_2_n_2 ,\three_dec_max_limit_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,device_temp_init[9]}),
        .O({\NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED [3],\three_dec_max_limit_reg[11]_i_2_n_5 ,\three_dec_max_limit_reg[11]_i_2_n_6 ,\three_dec_max_limit_reg[11]_i_2_n_7 }),
        .S({1'b1,device_temp_init[11:10],\three_dec_max_limit[11]_i_3_n_0 }));
  FDRE \three_dec_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[1]_i_1_n_0 ),
        .Q(three_dec_max_limit[1]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \three_dec_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[2]_i_1_n_0 ),
        .Q(three_dec_max_limit[2]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \three_dec_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[3]_i_1_n_0 ),
        .Q(three_dec_max_limit[3]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \three_dec_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[4]_i_1_n_0 ),
        .Q(three_dec_max_limit[4]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  CARRY4 \three_dec_max_limit_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\three_dec_max_limit_reg[4]_i_2_n_0 ,\three_dec_max_limit_reg[4]_i_2_n_1 ,\three_dec_max_limit_reg[4]_i_2_n_2 ,\three_dec_max_limit_reg[4]_i_2_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\three_dec_max_limit_reg[4]_i_2_n_4 ,\three_dec_max_limit_reg[4]_i_2_n_5 ,\three_dec_max_limit_reg[4]_i_2_n_6 ,\NLW_three_dec_max_limit_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S(device_temp_init[4:1]));
  FDRE \three_dec_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[5]_i_1_n_0 ),
        .Q(three_dec_max_limit[5]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \three_dec_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[6]_i_1_n_0 ),
        .Q(three_dec_max_limit[6]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \three_dec_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[7]_i_1_n_0 ),
        .Q(three_dec_max_limit[7]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \three_dec_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[8]_i_1_n_0 ),
        .Q(three_dec_max_limit[8]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  CARRY4 \three_dec_max_limit_reg[8]_i_2 
       (.CI(\three_dec_max_limit_reg[4]_i_2_n_0 ),
        .CO({\three_dec_max_limit_reg[8]_i_2_n_0 ,\three_dec_max_limit_reg[8]_i_2_n_1 ,\three_dec_max_limit_reg[8]_i_2_n_2 ,\three_dec_max_limit_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8],1'b0,device_temp_init[6],1'b0}),
        .O({\three_dec_max_limit_reg[8]_i_2_n_4 ,\three_dec_max_limit_reg[8]_i_2_n_5 ,\three_dec_max_limit_reg[8]_i_2_n_6 ,\three_dec_max_limit_reg[8]_i_2_n_7 }),
        .S({\three_dec_max_limit[8]_i_3_n_0 ,device_temp_init[7],\three_dec_max_limit[8]_i_4_n_0 ,device_temp_init[5]}));
  FDRE \three_dec_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\three_dec_max_limit[9]_i_1_n_0 ),
        .Q(three_dec_max_limit[9]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[11]_i_2 
       (.I0(two_dec_max_limit[11]),
        .O(\three_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[11]_i_3 
       (.I0(two_dec_max_limit[10]),
        .O(\three_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[5]_i_2 
       (.I0(two_dec_max_limit[5]),
        .O(\three_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[5]_i_3 
       (.I0(two_dec_max_limit[4]),
        .O(\three_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[5]_i_4 
       (.I0(two_dec_max_limit[3]),
        .O(\three_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_2 
       (.I0(two_dec_max_limit[9]),
        .O(\three_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_3 
       (.I0(two_dec_max_limit[8]),
        .O(\three_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_4 
       (.I0(two_dec_max_limit[7]),
        .O(\three_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_5 
       (.I0(two_dec_max_limit[6]),
        .O(\three_dec_min_limit[9]_i_5_n_0 ));
  FDRE \three_dec_min_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit[0]),
        .Q(three_dec_min_limit[0]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \three_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[10]),
        .Q(three_dec_min_limit[10]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \three_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[11]),
        .Q(three_dec_min_limit[11]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_dec_min_limit_reg[11]_i_1 
       (.CI(\three_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\three_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,two_dec_max_limit[10]}),
        .O({\NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],three_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\three_dec_min_limit[11]_i_2_n_0 ,\three_dec_min_limit[11]_i_3_n_0 }));
  FDRE \three_dec_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit[1]),
        .Q(three_dec_min_limit[1]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \three_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[2]),
        .Q(three_dec_min_limit[2]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \three_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[3]),
        .Q(three_dec_min_limit[3]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \three_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[4]),
        .Q(three_dec_min_limit[4]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \three_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[5]),
        .Q(three_dec_min_limit[5]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\three_dec_min_limit_reg[5]_i_1_n_0 ,\three_dec_min_limit_reg[5]_i_1_n_1 ,\three_dec_min_limit_reg[5]_i_1_n_2 ,\three_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({two_dec_max_limit[5:3],1'b0}),
        .O(three_dec_min_limit_nxt[5:2]),
        .S({\three_dec_min_limit[5]_i_2_n_0 ,\three_dec_min_limit[5]_i_3_n_0 ,\three_dec_min_limit[5]_i_4_n_0 ,two_dec_max_limit[2]}));
  FDRE \three_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[6]),
        .Q(three_dec_min_limit[6]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \three_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[7]),
        .Q(three_dec_min_limit[7]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \three_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[8]),
        .Q(three_dec_min_limit[8]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \three_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[9]),
        .Q(three_dec_min_limit[9]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_dec_min_limit_reg[9]_i_1 
       (.CI(\three_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\three_dec_min_limit_reg[9]_i_1_n_0 ,\three_dec_min_limit_reg[9]_i_1_n_1 ,\three_dec_min_limit_reg[9]_i_1_n_2 ,\three_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(two_dec_max_limit[9:6]),
        .O(three_dec_min_limit_nxt[9:6]),
        .S({\three_dec_min_limit[9]_i_2_n_0 ,\three_dec_min_limit[9]_i_3_n_0 ,\three_dec_min_limit[9]_i_4_n_0 ,\three_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\three_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\three_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[3]),
        .O(\three_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[2]),
        .O(\three_inc_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\three_inc_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\three_inc_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[8]_i_4 
       (.I0(device_temp_init[5]),
        .O(\three_inc_max_limit[8]_i_4_n_0 ));
  FDRE \three_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[10]),
        .Q(three_inc_max_limit[10]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \three_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[11]),
        .Q(three_inc_max_limit[11]),
        .R(\tempmon_state_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_max_limit_reg[11]_i_1 
       (.CI(\three_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\three_inc_max_limit_reg[11]_i_1_n_2 ,\three_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10],1'b0}),
        .O({\NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],three_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\three_inc_max_limit[11]_i_2_n_0 ,\three_inc_max_limit[11]_i_3_n_0 ,device_temp_init[9]}));
  FDRE \three_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[2]),
        .Q(three_inc_max_limit[2]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \three_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[3]),
        .Q(three_inc_max_limit[3]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \three_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[4]),
        .Q(three_inc_max_limit[4]),
        .R(\tempmon_state_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\three_inc_max_limit_reg[4]_i_1_n_0 ,\three_inc_max_limit_reg[4]_i_1_n_1 ,\three_inc_max_limit_reg[4]_i_1_n_2 ,\three_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,device_temp_init[3:2],1'b0}),
        .O({three_inc_max_limit_nxt[4:2],\three_inc_max_limit_reg[4]_i_1_n_7 }),
        .S({device_temp_init[4],\three_inc_max_limit[4]_i_2_n_0 ,\three_inc_max_limit[4]_i_3_n_0 ,device_temp_init[1]}));
  FDRE \three_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[5]),
        .Q(three_inc_max_limit[5]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \three_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[6]),
        .Q(three_inc_max_limit[6]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \three_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[7]),
        .Q(three_inc_max_limit[7]),
        .R(\tempmon_state_reg[0]_0 ));
  FDRE \three_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[8]),
        .Q(three_inc_max_limit[8]),
        .R(\tempmon_state_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_max_limit_reg[8]_i_1 
       (.CI(\three_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\three_inc_max_limit_reg[8]_i_1_n_0 ,\three_inc_max_limit_reg[8]_i_1_n_1 ,\three_inc_max_limit_reg[8]_i_1_n_2 ,\three_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8:7],1'b0,device_temp_init[5]}),
        .O(three_inc_max_limit_nxt[8:5]),
        .S({\three_inc_max_limit[8]_i_2_n_0 ,\three_inc_max_limit[8]_i_3_n_0 ,device_temp_init[6],\three_inc_max_limit[8]_i_4_n_0 }));
  FDRE \three_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[9]),
        .Q(three_inc_max_limit[9]),
        .R(\tempmon_state_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[11]_i_2 
       (.I0(four_inc_max_limit[11]),
        .O(\three_inc_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[11]_i_3 
       (.I0(four_inc_max_limit[10]),
        .O(\three_inc_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[5]_i_2 
       (.I0(four_inc_max_limit[5]),
        .O(\three_inc_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[5]_i_3 
       (.I0(four_inc_max_limit[4]),
        .O(\three_inc_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[5]_i_4 
       (.I0(four_inc_max_limit[3]),
        .O(\three_inc_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_2 
       (.I0(four_inc_max_limit[9]),
        .O(\three_inc_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_3 
       (.I0(four_inc_max_limit[8]),
        .O(\three_inc_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_4 
       (.I0(four_inc_max_limit[7]),
        .O(\three_inc_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_5 
       (.I0(four_inc_max_limit[6]),
        .O(\three_inc_min_limit[9]_i_5_n_0 ));
  FDRE \three_inc_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[10]),
        .Q(three_inc_min_limit[10]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \three_inc_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[11]),
        .Q(three_inc_min_limit[11]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_min_limit_reg[11]_i_1 
       (.CI(\three_inc_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\three_inc_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,four_inc_max_limit[10]}),
        .O({\NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],three_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\three_inc_min_limit[11]_i_2_n_0 ,\three_inc_min_limit[11]_i_3_n_0 }));
  FDRE \three_inc_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit[1]),
        .Q(three_inc_min_limit[1]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \three_inc_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[2]),
        .Q(three_inc_min_limit[2]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \three_inc_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[3]),
        .Q(three_inc_min_limit[3]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \three_inc_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[4]),
        .Q(three_inc_min_limit[4]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \three_inc_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[5]),
        .Q(three_inc_min_limit[5]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\three_inc_min_limit_reg[5]_i_1_n_0 ,\three_inc_min_limit_reg[5]_i_1_n_1 ,\three_inc_min_limit_reg[5]_i_1_n_2 ,\three_inc_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({four_inc_max_limit[5:3],1'b0}),
        .O(three_inc_min_limit_nxt[5:2]),
        .S({\three_inc_min_limit[5]_i_2_n_0 ,\three_inc_min_limit[5]_i_3_n_0 ,\three_inc_min_limit[5]_i_4_n_0 ,four_inc_max_limit[2]}));
  FDRE \three_inc_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[6]),
        .Q(three_inc_min_limit[6]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \three_inc_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[7]),
        .Q(three_inc_min_limit[7]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \three_inc_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[8]),
        .Q(three_inc_min_limit[8]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  FDRE \three_inc_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[9]),
        .Q(three_inc_min_limit[9]),
        .R(\three_dec_min_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \three_inc_min_limit_reg[9]_i_1 
       (.CI(\three_inc_min_limit_reg[5]_i_1_n_0 ),
        .CO({\three_inc_min_limit_reg[9]_i_1_n_0 ,\three_inc_min_limit_reg[9]_i_1_n_1 ,\three_inc_min_limit_reg[9]_i_1_n_2 ,\three_inc_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(four_inc_max_limit[9:6]),
        .O(three_inc_min_limit_nxt[9:6]),
        .S({\three_inc_min_limit[9]_i_2_n_0 ,\three_inc_min_limit[9]_i_3_n_0 ,\three_inc_min_limit[9]_i_4_n_0 ,\three_inc_min_limit[9]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[0]_i_1 
       (.I0(device_temp_init[0]),
        .O(\two_dec_max_limit[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[11]_i_2 
       (.I0(device_temp_init[9]),
        .O(\two_dec_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\two_dec_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[4]_i_3 
       (.I0(device_temp_init[1]),
        .O(\two_dec_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[8]_i_2 
       (.I0(device_temp_init[6]),
        .O(\two_dec_max_limit[8]_i_2_n_0 ));
  FDRE \two_dec_max_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\two_dec_max_limit[0]_i_1_n_0 ),
        .Q(two_dec_max_limit[0]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \two_dec_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[10]),
        .Q(two_dec_max_limit[10]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \two_dec_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[11]),
        .Q(two_dec_max_limit[11]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_max_limit_reg[11]_i_1 
       (.CI(\two_dec_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\two_dec_max_limit_reg[11]_i_1_n_2 ,\two_dec_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,device_temp_init[9]}),
        .O({\NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED [3],two_dec_max_limit_nxt[11:9]}),
        .S({1'b0,device_temp_init[11:10],\two_dec_max_limit[11]_i_2_n_0 }));
  FDRE \two_dec_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[1]),
        .Q(two_dec_max_limit[1]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \two_dec_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[2]),
        .Q(two_dec_max_limit[2]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \two_dec_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[3]),
        .Q(two_dec_max_limit[3]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \two_dec_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[4]),
        .Q(two_dec_max_limit[4]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\two_dec_max_limit_reg[4]_i_1_n_0 ,\two_dec_max_limit_reg[4]_i_1_n_1 ,\two_dec_max_limit_reg[4]_i_1_n_2 ,\two_dec_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4],1'b0,1'b0,device_temp_init[1]}),
        .O({two_dec_max_limit_nxt[4:2],\NLW_two_dec_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\two_dec_max_limit[4]_i_2_n_0 ,device_temp_init[3:2],\two_dec_max_limit[4]_i_3_n_0 }));
  FDRE \two_dec_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[5]),
        .Q(two_dec_max_limit[5]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \two_dec_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[6]),
        .Q(two_dec_max_limit[6]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \two_dec_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[7]),
        .Q(two_dec_max_limit[7]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \two_dec_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[8]),
        .Q(two_dec_max_limit[8]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_max_limit_reg[8]_i_1 
       (.CI(\two_dec_max_limit_reg[4]_i_1_n_0 ),
        .CO({\two_dec_max_limit_reg[8]_i_1_n_0 ,\two_dec_max_limit_reg[8]_i_1_n_1 ,\two_dec_max_limit_reg[8]_i_1_n_2 ,\two_dec_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[6],1'b0}),
        .O(two_dec_max_limit_nxt[8:5]),
        .S({device_temp_init[8:7],\two_dec_max_limit[8]_i_2_n_0 ,device_temp_init[5]}));
  FDRE \two_dec_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[9]),
        .Q(two_dec_max_limit[9]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[11]_i_2 
       (.I0(one_dec_max_limit[11]),
        .O(\two_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[11]_i_3 
       (.I0(one_dec_max_limit[10]),
        .O(\two_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[5]_i_2 
       (.I0(one_dec_max_limit[5]),
        .O(\two_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[5]_i_3 
       (.I0(one_dec_max_limit[4]),
        .O(\two_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[5]_i_4 
       (.I0(one_dec_max_limit[3]),
        .O(\two_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_2 
       (.I0(one_dec_max_limit[9]),
        .O(\two_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_3 
       (.I0(one_dec_max_limit[8]),
        .O(\two_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_4 
       (.I0(one_dec_max_limit[7]),
        .O(\two_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_5 
       (.I0(one_dec_max_limit[6]),
        .O(\two_dec_min_limit[9]_i_5_n_0 ));
  FDRE \two_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[10]),
        .Q(two_dec_min_limit[10]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \two_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[11]),
        .Q(two_dec_min_limit[11]),
        .R(\neutral_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_min_limit_reg[11]_i_1 
       (.CI(\two_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\two_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,one_dec_max_limit[10]}),
        .O({\NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],two_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\two_dec_min_limit[11]_i_2_n_0 ,\two_dec_min_limit[11]_i_3_n_0 }));
  FDRE \two_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[2]),
        .Q(two_dec_min_limit[2]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \two_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[3]),
        .Q(two_dec_min_limit[3]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \two_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[4]),
        .Q(two_dec_min_limit[4]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \two_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[5]),
        .Q(two_dec_min_limit[5]),
        .R(\neutral_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\two_dec_min_limit_reg[5]_i_1_n_0 ,\two_dec_min_limit_reg[5]_i_1_n_1 ,\two_dec_min_limit_reg[5]_i_1_n_2 ,\two_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({one_dec_max_limit[5:3],1'b0}),
        .O(two_dec_min_limit_nxt[5:2]),
        .S({\two_dec_min_limit[5]_i_2_n_0 ,\two_dec_min_limit[5]_i_3_n_0 ,\two_dec_min_limit[5]_i_4_n_0 ,one_dec_max_limit[2]}));
  FDRE \two_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[6]),
        .Q(two_dec_min_limit[6]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \two_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[7]),
        .Q(two_dec_min_limit[7]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \two_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[8]),
        .Q(two_dec_min_limit[8]),
        .R(\neutral_min_limit_reg[11]_0 ));
  FDRE \two_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[9]),
        .Q(two_dec_min_limit[9]),
        .R(\neutral_min_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_dec_min_limit_reg[9]_i_1 
       (.CI(\two_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\two_dec_min_limit_reg[9]_i_1_n_0 ,\two_dec_min_limit_reg[9]_i_1_n_1 ,\two_dec_min_limit_reg[9]_i_1_n_2 ,\two_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(one_dec_max_limit[9:6]),
        .O(two_dec_min_limit_nxt[9:6]),
        .S({\two_dec_min_limit[9]_i_2_n_0 ,\two_dec_min_limit[9]_i_3_n_0 ,\two_dec_min_limit[9]_i_4_n_0 ,\two_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\two_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\two_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\two_inc_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\two_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\two_inc_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[1]),
        .O(\two_inc_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[7]),
        .O(\two_inc_max_limit[8]_i_2_n_0 ));
  FDRE \two_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[10]),
        .Q(two_inc_max_limit[10]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \two_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[11]),
        .Q(two_inc_max_limit[11]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_max_limit_reg[11]_i_1 
       (.CI(\two_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\two_inc_max_limit_reg[11]_i_1_n_2 ,\two_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10:9]}),
        .O({\NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],two_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\two_inc_max_limit[11]_i_2_n_0 ,\two_inc_max_limit[11]_i_3_n_0 ,\two_inc_max_limit[11]_i_4_n_0 }));
  FDRE \two_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[2]),
        .Q(two_inc_max_limit[2]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \two_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[3]),
        .Q(two_inc_max_limit[3]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \two_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[4]),
        .Q(two_inc_max_limit[4]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\two_inc_max_limit_reg[4]_i_1_n_0 ,\two_inc_max_limit_reg[4]_i_1_n_1 ,\two_inc_max_limit_reg[4]_i_1_n_2 ,\two_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4:3],1'b0,device_temp_init[1]}),
        .O({two_inc_max_limit_nxt[4:2],\NLW_two_inc_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\two_inc_max_limit[4]_i_2_n_0 ,\two_inc_max_limit[4]_i_3_n_0 ,device_temp_init[2],\two_inc_max_limit[4]_i_4_n_0 }));
  FDRE \two_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[5]),
        .Q(two_inc_max_limit[5]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \two_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[6]),
        .Q(two_inc_max_limit[6]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \two_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[7]),
        .Q(two_inc_max_limit[7]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  FDRE \two_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[8]),
        .Q(two_inc_max_limit[8]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_max_limit_reg[8]_i_1 
       (.CI(\two_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\two_inc_max_limit_reg[8]_i_1_n_0 ,\two_inc_max_limit_reg[8]_i_1_n_1 ,\two_inc_max_limit_reg[8]_i_1_n_2 ,\two_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[7],1'b0,1'b0}),
        .O(two_inc_max_limit_nxt[8:5]),
        .S({device_temp_init[8],\two_inc_max_limit[8]_i_2_n_0 ,device_temp_init[6:5]}));
  FDRE \two_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[9]),
        .Q(two_inc_max_limit[9]),
        .R(\two_dec_max_limit_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[11]_i_2 
       (.I0(three_inc_max_limit[11]),
        .O(\two_inc_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[11]_i_3 
       (.I0(three_inc_max_limit[10]),
        .O(\two_inc_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[5]_i_2 
       (.I0(three_inc_max_limit[5]),
        .O(\two_inc_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[5]_i_3 
       (.I0(three_inc_max_limit[4]),
        .O(\two_inc_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[5]_i_4 
       (.I0(three_inc_max_limit[3]),
        .O(\two_inc_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_2 
       (.I0(three_inc_max_limit[9]),
        .O(\two_inc_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_3 
       (.I0(three_inc_max_limit[8]),
        .O(\two_inc_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_4 
       (.I0(three_inc_max_limit[7]),
        .O(\two_inc_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_5 
       (.I0(three_inc_max_limit[6]),
        .O(\two_inc_min_limit[9]_i_5_n_0 ));
  FDRE \two_inc_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[10]),
        .Q(two_inc_min_limit[10]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \two_inc_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[11]),
        .Q(two_inc_min_limit[11]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_min_limit_reg[11]_i_1 
       (.CI(\two_inc_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\two_inc_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,three_inc_max_limit[10]}),
        .O({\NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],two_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\two_inc_min_limit[11]_i_2_n_0 ,\two_inc_min_limit[11]_i_3_n_0 }));
  FDRE \two_inc_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit[1]),
        .Q(two_inc_min_limit[1]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \two_inc_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[2]),
        .Q(two_inc_min_limit[2]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \two_inc_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[3]),
        .Q(two_inc_min_limit[3]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \two_inc_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[4]),
        .Q(two_inc_min_limit[4]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \two_inc_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[5]),
        .Q(two_inc_min_limit[5]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\two_inc_min_limit_reg[5]_i_1_n_0 ,\two_inc_min_limit_reg[5]_i_1_n_1 ,\two_inc_min_limit_reg[5]_i_1_n_2 ,\two_inc_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({three_inc_max_limit[5:3],1'b0}),
        .O(two_inc_min_limit_nxt[5:2]),
        .S({\two_inc_min_limit[5]_i_2_n_0 ,\two_inc_min_limit[5]_i_3_n_0 ,\two_inc_min_limit[5]_i_4_n_0 ,three_inc_max_limit[2]}));
  FDRE \two_inc_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[6]),
        .Q(two_inc_min_limit[6]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \two_inc_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[7]),
        .Q(two_inc_min_limit[7]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \two_inc_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[8]),
        .Q(two_inc_min_limit[8]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  FDRE \two_inc_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[9]),
        .Q(two_inc_min_limit[9]),
        .R(\one_inc_max_limit_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \two_inc_min_limit_reg[9]_i_1 
       (.CI(\two_inc_min_limit_reg[5]_i_1_n_0 ),
        .CO({\two_inc_min_limit_reg[9]_i_1_n_0 ,\two_inc_min_limit_reg[9]_i_1_n_1 ,\two_inc_min_limit_reg[9]_i_1_n_2 ,\two_inc_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(three_inc_max_limit[9:6]),
        .O(two_inc_min_limit_nxt[9:6]),
        .S({\two_inc_min_limit[9]_i_2_n_0 ,\two_inc_min_limit[9]_i_3_n_0 ,\two_inc_min_limit[9]_i_4_n_0 ,\two_inc_min_limit[9]_i_5_n_0 }));
  LUT3 #(
    .INIT(8'h20)) 
    update_temp_101
       (.I0(tempmon_init_complete),
        .I1(tempmon_sample_en_102),
        .I2(tempmon_sample_en_101),
        .O(update_temp_101__0));
  FDRE update_temp_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(update_temp_101__0),
        .Q(update_temp_102),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_top" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_top
   (ddr3_addr,
    ddr3_ba,
    ddr3_cs_n,
    ddr3_odt,
    ddr3_cke,
    ddr3_reset_n,
    ddr3_dm,
    ddr3_cas_n,
    ddr3_ras_n,
    ddr3_we_n,
    if_empty_r,
    \rd_ptr_timing_reg[1] ,
    A_rst_primitives_reg,
    ddr3_ila_rdpath,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    phy_mc_ctl_full,
    ref_dll_lock,
    ddr3_ila_wrpath,
    ddr3_ila_basic,
    po_cnt_dec_reg,
    new_cnt_cpt_r_reg,
    samp_edge_cnt0_en_r,
    pi_cnt_dec_reg,
    out,
    prbs_rdlvl_done_pulse_reg,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ,
    init_calib_complete_reg_rep,
    init_calib_complete_reg_rep__4,
    D,
    \ddr3_vio_sync_out[9] ,
    \ddr3_vio_sync_out[9]_0 ,
    \ddr3_vio_sync_out[9]_1 ,
    \ddr3_vio_sync_out[9]_2 ,
    \ddr3_vio_sync_out[9]_3 ,
    \ddr3_vio_sync_out[9]_4 ,
    \ddr3_vio_sync_out[9]_5 ,
    \ddr3_vio_sync_out[9]_6 ,
    \ddr3_vio_sync_out[9]_7 ,
    \ddr3_vio_sync_out[9]_8 ,
    \ddr3_vio_sync_out[9]_9 ,
    \ddr3_vio_sync_out[9]_10 ,
    \ddr3_vio_sync_out[9]_11 ,
    \ddr3_vio_sync_out[9]_12 ,
    \ddr3_vio_sync_out[9]_13 ,
    \ddr3_vio_sync_out[9]_14 ,
    \ddr3_vio_sync_out[9]_15 ,
    \ddr3_vio_sync_out[9]_16 ,
    \ddr3_vio_sync_out[9]_17 ,
    \ddr3_vio_sync_out[9]_18 ,
    \ddr3_vio_sync_out[9]_19 ,
    Q,
    \my_empty_reg[0] ,
    \not_strict_mode.rd_buf_we ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3] ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ,
    ADDRA,
    init_complete_r1_timing_reg,
    granted_col_r_reg,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4] ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] ,
    dbg_po_counter_read_val,
    \pi_counter_read_val_reg[3] ,
    \pi_counter_read_val_reg[2] ,
    \pi_counter_read_val_reg[4] ,
    \pi_counter_read_val_reg[5] ,
    \pi_counter_read_val_reg[0] ,
    \pi_counter_read_val_reg[1] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ,
    \wr_ptr_reg[0] ,
    wr_ptr,
    \wr_ptr_reg[3] ,
    \wr_ptr_reg[3]_0 ,
    \wr_ptr_reg[3]_1 ,
    wr_en,
    ddr_ck_out,
    \entry_cnt_reg[4] ,
    wr_en_1,
    wr_en_2,
    wr_en_3,
    phy_mc_cmd_full,
    phy_dout,
    init_calib_complete_reg_rep__0,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    ddr3_dq,
    ddr3_dqs_p,
    ddr3_dqs_n,
    idle,
    CLK,
    CLKB0,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    pll_locked,
    rstdiv0_sync_r1,
    RST0,
    rst_out_reg,
    SR,
    \po_rdval_cnt_reg[8] ,
    found_first_edge_r_reg,
    \wr_ptr_timing_reg[0] ,
    \samp_edge_cnt1_r_reg[0] ,
    \init_state_r1_reg[0] ,
    \init_state_r_reg[6] ,
    init_complete_r_reg,
    \calib_cke_reg[0] ,
    init_complete_r_timing_reg,
    tempmon_sample_en,
    \stable_pass_cnt_reg[5] ,
    dbg_sel_po_incdec,
    dbg_sel_pi_incdec,
    dbg_pi_f_inc,
    dbg_po_f_stg23_sel,
    dbg_po_f_inc,
    dbg_pi_f_dec,
    dbg_po_f_dec,
    ddr3_ila_wrpath_14_sp_1,
    ddr3_vio_sync_out,
    mem_out,
    \not_strict_mode.status_ram.rd_buf_we_r1_reg ,
    ram_init_done_r,
    wrlvl_byte_done_reg,
    \read_fifo.tail_r_reg ,
    \idelay_tap_cnt_r_reg[0][0][4] ,
    \my_full_reg[3] ,
    complex_row0_rd_done_reg,
    mc_wrdata_en,
    sent_col,
    \cmd_pipe_plus.mc_data_offset_reg[2] ,
    DOC,
    \not_strict_mode.app_rd_data_reg[0] ,
    DOB,
    DOA,
    \not_strict_mode.app_rd_data_reg[7] ,
    \not_strict_mode.app_rd_data_reg[9] ,
    \not_strict_mode.app_rd_data_reg[11] ,
    \not_strict_mode.app_rd_data_reg[13] ,
    \not_strict_mode.app_rd_data_reg[15] ,
    \not_strict_mode.app_rd_data_reg[17] ,
    \not_strict_mode.app_rd_data_reg[19] ,
    \not_strict_mode.app_rd_data_reg[21] ,
    \not_strict_mode.app_rd_data_reg[23] ,
    \not_strict_mode.app_rd_data_reg[25] ,
    \not_strict_mode.app_rd_data_reg[27] ,
    \not_strict_mode.app_rd_data_reg[29] ,
    \not_strict_mode.app_rd_data_reg[31] ,
    \wr_ptr_reg[0]_0 ,
    SS,
    \tap_cnt_cpt_r_reg[5] ,
    \wait_cnt_r_reg[0] ,
    \device_temp_101_reg[11] ,
    mem_reg_0_15_30_35,
    mc_cas_n,
    mc_ras_n,
    \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,
    out_fifo,
    mc_odt,
    out_fifo_0,
    mc_cke,
    mc_cs_n,
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,
    out_fifo_1,
    \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,
    mc_cmd,
    phy_mc_ctl_full_r_reg);
  output [15:0]ddr3_addr;
  output [2:0]ddr3_ba;
  output [0:0]ddr3_cs_n;
  output [0:0]ddr3_odt;
  output [0:0]ddr3_cke;
  output ddr3_reset_n;
  output [0:0]ddr3_dm;
  output ddr3_cas_n;
  output ddr3_ras_n;
  output ddr3_we_n;
  output [0:0]if_empty_r;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output A_rst_primitives_reg;
  output [93:0]ddr3_ila_rdpath;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output [59:0]ddr3_ila_wrpath;
  output [23:0]ddr3_ila_basic;
  output po_cnt_dec_reg;
  output new_cnt_cpt_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_cnt_dec_reg;
  output out;
  output prbs_rdlvl_done_pulse_reg;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  output \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  output init_calib_complete_reg_rep;
  output init_calib_complete_reg_rep__4;
  output [10:0]D;
  output \ddr3_vio_sync_out[9] ;
  output \ddr3_vio_sync_out[9]_0 ;
  output \ddr3_vio_sync_out[9]_1 ;
  output \ddr3_vio_sync_out[9]_2 ;
  output \ddr3_vio_sync_out[9]_3 ;
  output \ddr3_vio_sync_out[9]_4 ;
  output \ddr3_vio_sync_out[9]_5 ;
  output \ddr3_vio_sync_out[9]_6 ;
  output \ddr3_vio_sync_out[9]_7 ;
  output \ddr3_vio_sync_out[9]_8 ;
  output \ddr3_vio_sync_out[9]_9 ;
  output \ddr3_vio_sync_out[9]_10 ;
  output \ddr3_vio_sync_out[9]_11 ;
  output \ddr3_vio_sync_out[9]_12 ;
  output \ddr3_vio_sync_out[9]_13 ;
  output \ddr3_vio_sync_out[9]_14 ;
  output \ddr3_vio_sync_out[9]_15 ;
  output \ddr3_vio_sync_out[9]_16 ;
  output \ddr3_vio_sync_out[9]_17 ;
  output \ddr3_vio_sync_out[9]_18 ;
  output \ddr3_vio_sync_out[9]_19 ;
  output [59:0]Q;
  output [0:0]\my_empty_reg[0] ;
  output \not_strict_mode.rd_buf_we ;
  output \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3] ;
  output \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  output [1:0]ADDRA;
  output init_complete_r1_timing_reg;
  output [0:0]granted_col_r_reg;
  output \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4] ;
  output \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] ;
  output [8:0]dbg_po_counter_read_val;
  output \pi_counter_read_val_reg[3] ;
  output \pi_counter_read_val_reg[2] ;
  output \pi_counter_read_val_reg[4] ;
  output \pi_counter_read_val_reg[5] ;
  output \pi_counter_read_val_reg[0] ;
  output \pi_counter_read_val_reg[1] ;
  output [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ;
  output \wr_ptr_reg[0] ;
  output [0:0]wr_ptr;
  output [3:0]\wr_ptr_reg[3] ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output wr_en;
  output [1:0]ddr_ck_out;
  output [2:0]\entry_cnt_reg[4] ;
  output wr_en_1;
  output wr_en_2;
  output wr_en_3;
  output phy_mc_cmd_full;
  output [21:0]phy_dout;
  output [35:0]init_calib_complete_reg_rep__0;
  output [3:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  inout [7:0]ddr3_dq;
  inout [0:0]ddr3_dqs_p;
  inout [0:0]ddr3_dqs_n;
  input idle;
  input CLK;
  input CLKB0;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input pll_locked;
  input rstdiv0_sync_r1;
  input RST0;
  input rst_out_reg;
  input [1:0]SR;
  input \po_rdval_cnt_reg[8] ;
  input [0:0]found_first_edge_r_reg;
  input [0:0]\wr_ptr_timing_reg[0] ;
  input \samp_edge_cnt1_r_reg[0] ;
  input \init_state_r1_reg[0] ;
  input \init_state_r_reg[6] ;
  input init_complete_r_reg;
  input \calib_cke_reg[0] ;
  input init_complete_r_timing_reg;
  input tempmon_sample_en;
  input [0:0]\stable_pass_cnt_reg[5] ;
  input dbg_sel_po_incdec;
  input dbg_sel_pi_incdec;
  input dbg_pi_f_inc;
  input dbg_po_f_stg23_sel;
  input dbg_po_f_inc;
  input dbg_pi_f_dec;
  input dbg_po_f_dec;
  input ddr3_ila_wrpath_14_sp_1;
  input [4:0]ddr3_vio_sync_out;
  input [31:0]mem_out;
  input [0:0]\not_strict_mode.status_ram.rd_buf_we_r1_reg ;
  input ram_init_done_r;
  input wrlvl_byte_done_reg;
  input [1:0]\read_fifo.tail_r_reg ;
  input \idelay_tap_cnt_r_reg[0][0][4] ;
  input \my_full_reg[3] ;
  input complex_row0_rd_done_reg;
  input mc_wrdata_en;
  input sent_col;
  input \cmd_pipe_plus.mc_data_offset_reg[2] ;
  input [1:0]DOC;
  input \not_strict_mode.app_rd_data_reg[0] ;
  input [1:0]DOB;
  input [1:0]DOA;
  input [1:0]\not_strict_mode.app_rd_data_reg[7] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[9] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[11] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[13] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[15] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[17] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[19] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[21] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[23] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[25] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[27] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[29] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[31] ;
  input \wr_ptr_reg[0]_0 ;
  input [0:0]SS;
  input [0:0]\tap_cnt_cpt_r_reg[5] ;
  input [0:0]\wait_cnt_r_reg[0] ;
  input [11:0]\device_temp_101_reg[11] ;
  input [26:0]mem_reg_0_15_30_35;
  input [1:0]mc_cas_n;
  input [1:0]mc_ras_n;
  input [35:0]\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  input [35:0]out_fifo;
  input [0:0]mc_odt;
  input [15:0]out_fifo_0;
  input [0:0]mc_cke;
  input [0:0]mc_cs_n;
  input [1:0]\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  input [47:0]out_fifo_1;
  input [5:0]\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  input [0:0]mc_cmd;
  input [6:0]phy_mc_ctl_full_r_reg;

  wire [1:0]ADDRA;
  wire A_rst_primitives_reg;
  wire CLK;
  wire CLKB0;
  wire [10:0]D;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire [59:0]Q;
  wire RST0;
  wire [1:0]SR;
  wire [0:0]SS;
  wire \calib_cke_reg[0] ;
  wire calib_cmd_wren;
  wire calib_in_common;
  wire [1:0]calib_sel;
  wire calib_wrdata_en;
  wire \cmd_pipe_plus.mc_data_offset_reg[2] ;
  wire [3:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire complex_row0_rd_done_reg;
  wire dbg_pi_f_dec;
  wire dbg_pi_f_en_r0;
  wire dbg_pi_f_inc;
  wire [8:0]dbg_po_counter_read_val;
  wire dbg_po_f_dec;
  wire dbg_po_f_en_r0;
  wire dbg_po_f_inc;
  wire dbg_po_f_stg23_sel;
  wire dbg_sel_pi_incdec;
  wire dbg_sel_po_incdec;
  wire [15:0]ddr3_addr;
  wire [2:0]ddr3_ba;
  wire ddr3_cas_n;
  wire [0:0]ddr3_cke;
  wire [0:0]ddr3_cs_n;
  wire [0:0]ddr3_dm;
  wire [7:0]ddr3_dq;
  wire [0:0]ddr3_dqs_n;
  wire [0:0]ddr3_dqs_p;
  wire [23:0]ddr3_ila_basic;
  wire [93:0]ddr3_ila_rdpath;
  wire [59:0]ddr3_ila_wrpath;
  wire ddr3_ila_wrpath_14_sn_1;
  wire [0:0]ddr3_odt;
  wire ddr3_ras_n;
  wire ddr3_reset_n;
  wire [4:0]ddr3_vio_sync_out;
  wire \ddr3_vio_sync_out[9] ;
  wire \ddr3_vio_sync_out[9]_0 ;
  wire \ddr3_vio_sync_out[9]_1 ;
  wire \ddr3_vio_sync_out[9]_10 ;
  wire \ddr3_vio_sync_out[9]_11 ;
  wire \ddr3_vio_sync_out[9]_12 ;
  wire \ddr3_vio_sync_out[9]_13 ;
  wire \ddr3_vio_sync_out[9]_14 ;
  wire \ddr3_vio_sync_out[9]_15 ;
  wire \ddr3_vio_sync_out[9]_16 ;
  wire \ddr3_vio_sync_out[9]_17 ;
  wire \ddr3_vio_sync_out[9]_18 ;
  wire \ddr3_vio_sync_out[9]_19 ;
  wire \ddr3_vio_sync_out[9]_2 ;
  wire \ddr3_vio_sync_out[9]_3 ;
  wire \ddr3_vio_sync_out[9]_4 ;
  wire \ddr3_vio_sync_out[9]_5 ;
  wire \ddr3_vio_sync_out[9]_6 ;
  wire \ddr3_vio_sync_out[9]_7 ;
  wire \ddr3_vio_sync_out[9]_8 ;
  wire \ddr3_vio_sync_out[9]_9 ;
  wire ddr3_we_n;
  wire [35:0]\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire [1:0]\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire [5:0]\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire [1:0]ddr_ck_out;
  wire [11:0]\device_temp_101_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  wire [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  wire [2:0]\entry_cnt_reg[4] ;
  wire [0:0]found_first_edge_r_reg;
  wire freq_refclk;
  wire \gen_byte_sel_div2.calib_in_common_i_1_n_0 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \genblk24.phy_ctl_pre_fifo_1/wr_en ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \genblk24.phy_ctl_pre_fifo_2/wr_en ;
  wire [0:0]granted_col_r_reg;
  wire idelay_inc;
  wire \idelay_tap_cnt_r_reg[0][0][4] ;
  wire idle;
  wire [0:0]if_empty_r;
  wire init_calib_complete_reg_rep;
  wire [35:0]init_calib_complete_reg_rep__0;
  wire init_calib_complete_reg_rep__4;
  wire init_complete_r1_timing_reg;
  wire init_complete_r_reg;
  wire init_complete_r_timing_reg;
  wire \init_state_r1_reg[0] ;
  wire \init_state_r_reg[6] ;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cke;
  wire [0:0]mc_cmd;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_odt;
  wire [1:0]mc_ras_n;
  wire mc_wrdata_en;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire [26:0]mem_reg_0_15_30_35;
  wire [31:7]mux_address;
  wire mux_cmd_wren;
  wire mux_reset_n;
  wire mux_wrdata_en;
  wire [0:0]\my_empty_reg[0] ;
  wire \my_full_reg[3] ;
  wire new_cnt_cpt_r_reg;
  wire \not_strict_mode.app_rd_data_reg[0] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[11] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[13] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[15] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[17] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[19] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[21] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[23] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[25] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[27] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[29] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[31] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[7] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[9] ;
  wire \not_strict_mode.rd_buf_we ;
  wire [0:0]\not_strict_mode.status_ram.rd_buf_we_r1_reg ;
  wire out;
  wire [35:0]out_fifo;
  wire [15:0]out_fifo_0;
  wire [47:0]out_fifo_1;
  wire [24:0]p_1_out;
  wire [21:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire [6:0]phy_mc_ctl_full_r_reg;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire phy_write_calib;
  wire pi_calib_done;
  wire pi_cnt_dec_reg;
  wire \pi_counter_read_val_reg[0] ;
  wire \pi_counter_read_val_reg[1] ;
  wire \pi_counter_read_val_reg[2] ;
  wire \pi_counter_read_val_reg[3] ;
  wire \pi_counter_read_val_reg[4] ;
  wire \pi_counter_read_val_reg[5] ;
  wire pll_locked;
  wire po_cnt_dec_reg;
  wire \po_rdval_cnt_reg[8] ;
  wire prbs_rdlvl_done_pulse_reg;
  wire ram_init_done_r;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3] ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4] ;
  wire \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire [1:0]\read_fifo.tail_r_reg ;
  wire ref_dll_lock;
  wire rst_out_reg;
  wire rstdiv0_sync_r1;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt1_r_reg[0] ;
  wire sent_col;
  wire [0:0]\stable_pass_cnt_reg[5] ;
  wire sync_pulse;
  wire [0:0]\tap_cnt_cpt_r_reg[5] ;
  wire tempmon_pi_f_dec;
  wire tempmon_pi_f_inc;
  wire tempmon_sample_en;
  wire tempmon_sel_pi_incdec;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire u_ddr_calib_top_n_192;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire u_ddr_calib_top_n_193;
  wire u_ddr_calib_top_n_197;
  wire u_ddr_calib_top_n_198;
  wire u_ddr_calib_top_n_199;
  wire u_ddr_calib_top_n_202;
  wire u_ddr_calib_top_n_203;
  wire u_ddr_calib_top_n_204;
  wire u_ddr_calib_top_n_205;
  wire u_ddr_calib_top_n_206;
  wire u_ddr_calib_top_n_207;
  wire u_ddr_calib_top_n_208;
  wire u_ddr_calib_top_n_209;
  wire u_ddr_calib_top_n_210;
  wire u_ddr_calib_top_n_211;
  wire u_ddr_calib_top_n_212;
  wire u_ddr_calib_top_n_213;
  wire u_ddr_calib_top_n_214;
  wire u_ddr_calib_top_n_215;
  wire u_ddr_calib_top_n_216;
  wire u_ddr_calib_top_n_217;
  wire u_ddr_calib_top_n_218;
  wire u_ddr_calib_top_n_219;
  wire u_ddr_calib_top_n_220;
  wire u_ddr_calib_top_n_221;
  wire u_ddr_calib_top_n_222;
  wire u_ddr_calib_top_n_223;
  wire u_ddr_calib_top_n_224;
  wire u_ddr_calib_top_n_225;
  wire u_ddr_calib_top_n_232;
  wire u_ddr_calib_top_n_309;
  wire u_ddr_calib_top_n_310;
  wire [5:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_val ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ;
  wire [7:4]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d3 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ;
  wire [51:8]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d1 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ;
  wire u_ddr_mc_phy_wrapper_n_181;
  wire u_ddr_mc_phy_wrapper_n_186;
  wire u_ddr_mc_phy_wrapper_n_188;
  wire u_ddr_mc_phy_wrapper_n_189;
  wire u_ddr_mc_phy_wrapper_n_190;
  wire u_ddr_mc_phy_wrapper_n_191;
  wire u_ddr_mc_phy_wrapper_n_192;
  wire u_ddr_mc_phy_wrapper_n_193;
  wire u_ddr_mc_phy_wrapper_n_194;
  wire u_ddr_mc_phy_wrapper_n_197;
  wire [0:0]\wait_cnt_r_reg[0] ;
  wire wr_en;
  wire wr_en_1;
  wire wr_en_2;
  wire wr_en_3;
  wire [0:0]wr_ptr;
  wire \wr_ptr_reg[0] ;
  wire \wr_ptr_reg[0]_0 ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;
  wire [0:0]\wr_ptr_timing_reg[0] ;
  wire wrlvl_byte_done_reg;

  assign ddr3_ila_wrpath_14_sn_1 = ddr3_ila_wrpath_14_sp_1;
  LUT2 #(
    .INIT(4'hE)) 
    dbg_pi_f_en_r_i_1
       (.I0(dbg_pi_f_inc),
        .I1(dbg_pi_f_dec),
        .O(dbg_pi_f_en_r0));
  LUT2 #(
    .INIT(4'hE)) 
    dbg_po_f_en_r_i_1
       (.I0(dbg_po_f_inc),
        .I1(dbg_po_f_dec),
        .O(dbg_po_f_en_r0));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAA8AAA)) 
    \gen_byte_sel_div2.calib_in_common_i_1 
       (.I0(u_ddr_calib_top_n_309),
        .I1(tempmon_sel_pi_incdec),
        .I2(ddr3_ila_basic[7]),
        .I3(pi_calib_done),
        .I4(u_ddr_calib_top_n_310),
        .I5(calib_in_common),
        .O(\gen_byte_sel_div2.calib_in_common_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    tempmon_pi_f_en_r_i_1
       (.I0(tempmon_pi_f_inc),
        .I1(tempmon_pi_f_dec),
        .O(tempmon_sel_pi_incdec));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_calib_top u_ddr_calib_top
       (.A_rst_primitives(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ),
        .CLK(CLK),
        .COUNTERLOADVAL(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_val ),
        .D(ddr3_ila_rdpath[14]),
        .D0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d0 ),
        .D1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ),
        .D2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ),
        .D3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ),
        .D4(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ),
        .D5(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ),
        .D6(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ),
        .D7(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ),
        .D8(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ),
        .D9(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ),
        .E(u_ddr_calib_top_n_224),
        .LD0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0 ),
        .PHYCTLWD({p_1_out[24:17],p_1_out[2:0]}),
        .Q(phy_mc_go),
        .SR(SR),
        .SS(SS),
        .\calib_cke_reg[0] (\calib_cke_reg[0] ),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_in_common(calib_in_common),
        .calib_sel(calib_sel),
        .\calib_sel_reg[1]_0 (u_ddr_calib_top_n_207),
        .\calib_sel_reg[1]_1 (u_ddr_calib_top_n_211),
        .\calib_sel_reg[1]_2 (u_ddr_calib_top_n_212),
        .\calib_sel_reg[1]_3 (u_ddr_calib_top_n_213),
        .\calib_sel_reg[1]_4 (u_ddr_calib_top_n_214),
        .\calib_sel_reg[1]_5 (u_ddr_calib_top_n_215),
        .\calib_sel_reg[1]_6 (u_ddr_calib_top_n_216),
        .\calib_sel_reg[1]_7 (u_ddr_calib_top_n_232),
        .calib_wrdata_en(calib_wrdata_en),
        .\cmd_pipe_plus.mc_address_reg[17] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ),
        .\cmd_pipe_plus.mc_address_reg[18] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ),
        .\cmd_pipe_plus.mc_address_reg[20] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ),
        .\cmd_pipe_plus.mc_address_reg[22] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ),
        .\cmd_pipe_plus.mc_address_reg[23] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d1 ),
        .\cmd_pipe_plus.mc_address_reg[24] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ),
        .\cmd_pipe_plus.mc_address_reg[25] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3 ),
        .\cmd_pipe_plus.mc_address_reg[26] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ),
        .\cmd_pipe_plus.mc_bank_reg[3] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ),
        .\cmd_pipe_plus.mc_bank_reg[4] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d3 ),
        .\cmd_pipe_plus.mc_bank_reg[5] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ),
        .\cmd_pipe_plus.mc_cas_n_reg[1] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ),
        .\cmd_pipe_plus.mc_cas_n_reg[1]_0 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ),
        .\cmd_pipe_plus.mc_data_offset_reg[2] (\cmd_pipe_plus.mc_data_offset_reg[2] ),
        .\cmd_pipe_plus.mc_odt_reg[0] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ),
        .\cmd_pipe_plus.mc_ras_n_reg[1] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ),
        .\cmd_pipe_plus.mc_ras_n_reg[1]_0 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ),
        .\cmd_pipe_plus.mc_we_n_reg[1]_0 (\cmd_pipe_plus.mc_we_n_reg[1] ),
        .\cnt_idel_dec_cpt_r_reg[3] (\pi_counter_read_val_reg[3] ),
        .\cnt_idel_dec_cpt_r_reg[5] (\pi_counter_read_val_reg[5] ),
        .complex_row0_rd_done_reg(complex_row0_rd_done_reg),
        .dbg_pi_f_en_r0(dbg_pi_f_en_r0),
        .dbg_pi_f_en_r_reg_0(u_ddr_calib_top_n_197),
        .dbg_pi_f_inc(dbg_pi_f_inc),
        .dbg_pi_f_inc_r_reg_0(u_ddr_calib_top_n_198),
        .dbg_po_counter_read_val(dbg_po_counter_read_val),
        .dbg_po_f_en_r0(dbg_po_f_en_r0),
        .dbg_po_f_inc(dbg_po_f_inc),
        .dbg_po_f_inc_r_reg_0(u_ddr_calib_top_n_203),
        .dbg_po_f_stg23_sel(dbg_po_f_stg23_sel),
        .dbg_sel_pi_incdec(dbg_sel_pi_incdec),
        .dbg_sel_po_incdec(dbg_sel_po_incdec),
        .ddr3_ila_basic(ddr3_ila_basic),
        .ddr3_ila_rdpath(ddr3_ila_rdpath[1:0]),
        .ddr3_ila_wrpath(ddr3_ila_wrpath),
        .ddr3_ila_wrpath_14_sp_1(ddr3_ila_wrpath_14_sn_1),
        .ddr3_vio_sync_out(ddr3_vio_sync_out),
        .\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 (\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ),
        .\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 (\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ),
        .\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 (\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ),
        .\device_temp_101_reg[11] (\device_temp_101_reg[11] ),
        .found_first_edge_r_reg(found_first_edge_r_reg),
        .\gen_byte_sel_div2.calib_in_common_reg_0 (u_ddr_calib_top_n_199),
        .\gen_byte_sel_div2.calib_in_common_reg_1 (u_ddr_calib_top_n_202),
        .\gen_byte_sel_div2.calib_in_common_reg_10 (u_ddr_calib_top_n_219),
        .\gen_byte_sel_div2.calib_in_common_reg_11 (u_ddr_calib_top_n_220),
        .\gen_byte_sel_div2.calib_in_common_reg_12 (u_ddr_calib_top_n_221),
        .\gen_byte_sel_div2.calib_in_common_reg_13 (u_ddr_calib_top_n_222),
        .\gen_byte_sel_div2.calib_in_common_reg_14 (u_ddr_calib_top_n_223),
        .\gen_byte_sel_div2.calib_in_common_reg_15 (\gen_byte_sel_div2.calib_in_common_i_1_n_0 ),
        .\gen_byte_sel_div2.calib_in_common_reg_2 (u_ddr_calib_top_n_204),
        .\gen_byte_sel_div2.calib_in_common_reg_3 (u_ddr_calib_top_n_205),
        .\gen_byte_sel_div2.calib_in_common_reg_4 (u_ddr_calib_top_n_206),
        .\gen_byte_sel_div2.calib_in_common_reg_5 (u_ddr_calib_top_n_208),
        .\gen_byte_sel_div2.calib_in_common_reg_6 (u_ddr_calib_top_n_209),
        .\gen_byte_sel_div2.calib_in_common_reg_7 (u_ddr_calib_top_n_210),
        .\gen_byte_sel_div2.calib_in_common_reg_8 (u_ddr_calib_top_n_217),
        .\gen_byte_sel_div2.calib_in_common_reg_9 (u_ddr_calib_top_n_218),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] (ddr3_ila_rdpath[22]),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] (ddr3_ila_rdpath[38]),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] (ddr3_ila_rdpath[30]),
        .\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ),
        .\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ),
        .\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ),
        .\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ),
        .\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ),
        .\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ),
        .\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ),
        .\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ),
        .\gen_rd[0].rd_data_rise_wl_r_reg[0] (Q[48]),
        .\gen_rd[0].rd_data_rise_wl_r_reg[0]_0 (u_ddr_mc_phy_wrapper_n_181),
        .\gen_rd[0].rd_data_rise_wl_r_reg[0]_1 (mem_out[24]),
        .granted_col_r_reg(granted_col_r_reg),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst ),
        .\idelay_tap_cnt_r_reg[0][0][4] ({ddr3_ila_rdpath[93:48],ddr3_ila_rdpath[46:39],ddr3_ila_rdpath[37:31],ddr3_ila_rdpath[29:23],ddr3_ila_rdpath[21:15],ddr3_ila_rdpath[13:2]}),
        .\idelay_tap_cnt_r_reg[0][0][4]_0 (\idelay_tap_cnt_r_reg[0][0][4] ),
        .ififo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0 ),
        .in0(\genblk24.phy_ctl_pre_fifo_1/wr_en ),
        .init_calib_complete_reg_rep_0(init_calib_complete_reg_rep),
        .init_calib_complete_reg_rep_1({mux_address[31],mux_address[15:13],mux_address[28],mux_address[12:11],mux_address[26],mux_address[10],mux_address[25],mux_address[9],mux_address[24],mux_address[8],mux_address[23],mux_address[7]}),
        .init_calib_complete_reg_rep__0_0(init_calib_complete_reg_rep__0),
        .init_calib_complete_reg_rep__2_0(u_ddr_calib_top_n_192),
        .init_calib_complete_reg_rep__3_0(u_ddr_calib_top_n_193),
        .init_calib_complete_reg_rep__4_0(init_calib_complete_reg_rep__4),
        .init_complete_r_reg(init_complete_r_reg),
        .init_complete_r_timing_reg(init_complete_r_timing_reg),
        .\init_state_r1_reg[0] (\init_state_r1_reg[0] ),
        .\init_state_r_reg[6] (\init_state_r_reg[6] ),
        .mc_cas_n(mc_cas_n),
        .mc_cke(mc_cke),
        .mc_cmd(mc_cmd),
        .mc_cs_n(mc_cs_n),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out({\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [51:48],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [35:32],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [27:24],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [19:16],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [11:8]}),
        .mem_reg_0_15_30_35(mem_reg_0_15_30_35),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_rd_valid_r_reg(ddr3_ila_rdpath[47]),
        .mux_reset_n(mux_reset_n),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[0] (\genblk24.phy_ctl_pre_fifo_2/wr_en ),
        .\my_empty_reg[6]_inv (u_ddr_calib_top_n_225),
        .new_cnt_cpt_r_reg(new_cnt_cpt_r_reg),
        .\not_empty_wait_cnt_reg[4] (\my_full_reg[3] ),
        .ofifo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0 ),
        .out(out),
        .out_fifo(out_fifo),
        .out_fifo_0(u_ddr_mc_phy_wrapper_n_188),
        .out_fifo_1(u_ddr_mc_phy_wrapper_n_186),
        .out_fifo_2(out_fifo_0),
        .out_fifo_3(u_ddr_mc_phy_wrapper_n_189),
        .out_fifo_4(out_fifo_1),
        .out_fifo_5(u_ddr_mc_phy_wrapper_n_190),
        .phy_dout(phy_dout),
        .phy_mc_ctl_full_r_reg(phy_mc_ctl_full_r_reg),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .phy_write_calib(phy_write_calib),
        .pi_calib_done(pi_calib_done),
        .pi_cnt_dec_reg(pi_cnt_dec_reg),
        .\pi_rdval_cnt_reg[0] (\pi_counter_read_val_reg[0] ),
        .\pi_rdval_cnt_reg[1] (\pi_counter_read_val_reg[1] ),
        .\pi_rdval_cnt_reg[2] (\pi_counter_read_val_reg[2] ),
        .\pi_rdval_cnt_reg[4] (\pi_counter_read_val_reg[4] ),
        .\pi_rst_stg1_cal_reg[0] (u_ddr_calib_top_n_309),
        .po_cnt_dec_reg(po_cnt_dec_reg),
        .\po_coarse_tap_cnt_reg[0][0] (\wr_ptr_timing_reg[0] ),
        .po_en_stg2_f_reg(rst_out_reg),
        .\po_rdval_cnt_reg[8] (\po_rdval_cnt_reg[8] ),
        .prbs_rdlvl_done_pulse_reg(prbs_rdlvl_done_pulse_reg),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] ),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] ),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3] (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3] ),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4] (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4] ),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .\samp_edge_cnt1_r_reg[0] (\samp_edge_cnt1_r_reg[0] ),
        .sent_col(sent_col),
        .\stable_pass_cnt_reg[5] (\stable_pass_cnt_reg[5] ),
        .store_sr_req_r_reg(u_ddr_mc_phy_wrapper_n_197),
        .\tap_cnt_cpt_r_reg[5] (\tap_cnt_cpt_r_reg[5] ),
        .tempmon_pi_f_dec(tempmon_pi_f_dec),
        .tempmon_pi_f_inc(tempmon_pi_f_inc),
        .tempmon_sample_en(tempmon_sample_en),
        .tempmon_sel_pi_incdec(tempmon_sel_pi_incdec),
        .\wait_cnt_r_reg[0] (\wait_cnt_r_reg[0] ),
        .wr_en_inferred__0_i_1(u_ddr_mc_phy_wrapper_n_192),
        .wr_en_inferred__0_i_1__0(u_ddr_mc_phy_wrapper_n_194),
        .wr_level_done_reg(u_ddr_calib_top_n_310),
        .\wr_ptr_timing_reg[0] (u_ddr_mc_phy_wrapper_n_191),
        .\wr_ptr_timing_reg[0]_0 (u_ddr_mc_phy_wrapper_n_193),
        .wrlvl_byte_done_reg(wrlvl_byte_done_reg));
  mig_7series_nosysclock_mig_7series_v4_2_ddr_mc_phy_wrapper u_ddr_mc_phy_wrapper
       (.ADDRA(ADDRA),
        .A_rst_primitives(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ),
        .A_rst_primitives_reg(A_rst_primitives_reg),
        .CLK(CLK),
        .CLKB0(CLKB0),
        .COUNTERLOADVAL(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_val ),
        .D(D),
        .D0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d0 ),
        .D1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ),
        .D2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ),
        .D3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ),
        .D4(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ),
        .D5(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ),
        .D6(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ),
        .D7(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ),
        .D8(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ),
        .D9(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ),
        .DOA(DOA),
        .DOB(DOB),
        .DOC(DOC),
        .E(u_ddr_mc_phy_wrapper_n_191),
        .LD0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0 ),
        .PHYCTLWD({p_1_out[24:17],p_1_out[2:0]}),
        .Q(Q),
        .RST0(RST0),
        .UNCONN_IN(\genblk24.phy_ctl_pre_fifo_2/wr_en ),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_sel(calib_sel),
        .calib_wrdata_en(calib_wrdata_en),
        .dbg_po_counter_read_val(dbg_po_counter_read_val),
        .ddr3_addr(ddr3_addr),
        .ddr3_ba(ddr3_ba),
        .ddr3_cas_n(ddr3_cas_n),
        .ddr3_cke(ddr3_cke),
        .ddr3_cs_n(ddr3_cs_n),
        .ddr3_dm(ddr3_dm),
        .ddr3_dq(ddr3_dq),
        .ddr3_dqs_n(ddr3_dqs_n),
        .ddr3_dqs_p(ddr3_dqs_p),
        .ddr3_ila_rdpath(ddr3_ila_rdpath[1:0]),
        .ddr3_odt(ddr3_odt),
        .ddr3_ras_n(ddr3_ras_n),
        .ddr3_reset_n(ddr3_reset_n),
        .ddr3_vio_sync_out(ddr3_vio_sync_out[2:0]),
        .\ddr3_vio_sync_out[9] (\ddr3_vio_sync_out[9] ),
        .\ddr3_vio_sync_out[9]_0 (\ddr3_vio_sync_out[9]_0 ),
        .\ddr3_vio_sync_out[9]_1 (\ddr3_vio_sync_out[9]_1 ),
        .\ddr3_vio_sync_out[9]_10 (\ddr3_vio_sync_out[9]_10 ),
        .\ddr3_vio_sync_out[9]_11 (\ddr3_vio_sync_out[9]_11 ),
        .\ddr3_vio_sync_out[9]_12 (\ddr3_vio_sync_out[9]_12 ),
        .\ddr3_vio_sync_out[9]_13 (\ddr3_vio_sync_out[9]_13 ),
        .\ddr3_vio_sync_out[9]_14 (\ddr3_vio_sync_out[9]_14 ),
        .\ddr3_vio_sync_out[9]_15 (\ddr3_vio_sync_out[9]_15 ),
        .\ddr3_vio_sync_out[9]_16 (\ddr3_vio_sync_out[9]_16 ),
        .\ddr3_vio_sync_out[9]_17 (\ddr3_vio_sync_out[9]_17 ),
        .\ddr3_vio_sync_out[9]_18 (\ddr3_vio_sync_out[9]_18 ),
        .\ddr3_vio_sync_out[9]_19 (\ddr3_vio_sync_out[9]_19 ),
        .\ddr3_vio_sync_out[9]_2 (\ddr3_vio_sync_out[9]_2 ),
        .\ddr3_vio_sync_out[9]_3 (\ddr3_vio_sync_out[9]_3 ),
        .\ddr3_vio_sync_out[9]_4 (\ddr3_vio_sync_out[9]_4 ),
        .\ddr3_vio_sync_out[9]_5 (\ddr3_vio_sync_out[9]_5 ),
        .\ddr3_vio_sync_out[9]_6 (\ddr3_vio_sync_out[9]_6 ),
        .\ddr3_vio_sync_out[9]_7 (\ddr3_vio_sync_out[9]_7 ),
        .\ddr3_vio_sync_out[9]_8 (\ddr3_vio_sync_out[9]_8 ),
        .\ddr3_vio_sync_out[9]_9 (\ddr3_vio_sync_out[9]_9 ),
        .ddr3_we_n(ddr3_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (if_empty_r),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ),
        .\entry_cnt_reg[4] (\entry_cnt_reg[4] ),
        .freq_refclk(freq_refclk),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst ),
        .idle(idle),
        .ififo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0 ),
        .in0(\genblk24.phy_ctl_pre_fifo_1/wr_en ),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .\input_[7].iserdes_dq_.iserdesdq (u_ddr_calib_top_n_213),
        .\mcGo_r_reg[15] (phy_mc_go),
        .mc_cas_n(mc_cas_n[1]),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_reset_n(mux_reset_n),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[0] (\my_empty_reg[0] ),
        .\my_empty_reg[0]_0 (u_ddr_mc_phy_wrapper_n_192),
        .\my_empty_reg[0]_1 (u_ddr_mc_phy_wrapper_n_194),
        .\my_empty_reg[1] (u_ddr_mc_phy_wrapper_n_186),
        .\my_empty_reg[1]_0 (u_ddr_mc_phy_wrapper_n_188),
        .\my_empty_reg[1]_1 (u_ddr_mc_phy_wrapper_n_189),
        .\my_empty_reg[1]_2 (u_ddr_mc_phy_wrapper_n_190),
        .\my_empty_reg[4]_rep (u_ddr_mc_phy_wrapper_n_181),
        .\my_empty_reg[6] (u_ddr_calib_top_n_193),
        .\my_empty_reg[6]_inv (u_ddr_mc_phy_wrapper_n_193),
        .\my_full_reg[3] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ),
        .\my_full_reg[3]_0 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ),
        .\my_full_reg[3]_1 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ),
        .\my_full_reg[3]_2 (\my_full_reg[3] ),
        .\not_strict_mode.app_rd_data_reg[0] (\not_strict_mode.app_rd_data_reg[0] ),
        .\not_strict_mode.app_rd_data_reg[11] (\not_strict_mode.app_rd_data_reg[11] ),
        .\not_strict_mode.app_rd_data_reg[13] (\not_strict_mode.app_rd_data_reg[13] ),
        .\not_strict_mode.app_rd_data_reg[15] (\not_strict_mode.app_rd_data_reg[15] ),
        .\not_strict_mode.app_rd_data_reg[17] (\not_strict_mode.app_rd_data_reg[17] ),
        .\not_strict_mode.app_rd_data_reg[19] (\not_strict_mode.app_rd_data_reg[19] ),
        .\not_strict_mode.app_rd_data_reg[21] (\not_strict_mode.app_rd_data_reg[21] ),
        .\not_strict_mode.app_rd_data_reg[23] (\not_strict_mode.app_rd_data_reg[23] ),
        .\not_strict_mode.app_rd_data_reg[25] (\not_strict_mode.app_rd_data_reg[25] ),
        .\not_strict_mode.app_rd_data_reg[27] (\not_strict_mode.app_rd_data_reg[27] ),
        .\not_strict_mode.app_rd_data_reg[29] (\not_strict_mode.app_rd_data_reg[29] ),
        .\not_strict_mode.app_rd_data_reg[31] (\not_strict_mode.app_rd_data_reg[31] ),
        .\not_strict_mode.app_rd_data_reg[7] (\not_strict_mode.app_rd_data_reg[7] ),
        .\not_strict_mode.app_rd_data_reg[9] (\not_strict_mode.app_rd_data_reg[9] ),
        .\not_strict_mode.rd_buf_we (\not_strict_mode.rd_buf_we ),
        .\not_strict_mode.status_ram.rd_buf_we_r1_reg (\not_strict_mode.status_ram.rd_buf_we_r1_reg ),
        .ofifo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0 ),
        .out(out),
        .out_fifo({mem_reg_0_15_30_35[15:13],mem_reg_0_15_30_35[11]}),
        .phy_dout({mux_address[31],mux_address[15:13],mux_address[28],mux_address[12:11],mux_address[26],mux_address[10],mux_address[25],mux_address[9],mux_address[24],mux_address[8],mux_address[23],mux_address[7]}),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .phy_write_calib(phy_write_calib),
        .\pi_counter_read_val_reg[0] (\pi_counter_read_val_reg[0] ),
        .\pi_counter_read_val_reg[1] (\pi_counter_read_val_reg[1] ),
        .\pi_counter_read_val_reg[2] (\pi_counter_read_val_reg[2] ),
        .\pi_counter_read_val_reg[3] (\pi_counter_read_val_reg[3] ),
        .\pi_counter_read_val_reg[4] (\pi_counter_read_val_reg[4] ),
        .\pi_counter_read_val_reg[5] (\pi_counter_read_val_reg[5] ),
        .\pi_counter_read_val_reg[5]_0 (u_ddr_mc_phy_wrapper_n_197),
        .\pi_counter_read_val_reg[5]_1 (u_ddr_calib_top_n_232),
        .\pi_dqs_found_lanes_r1_reg[0] (u_ddr_calib_top_n_216),
        .\pi_dqs_found_lanes_r1_reg[0]_0 (u_ddr_calib_top_n_211),
        .\pi_dqs_found_lanes_r1_reg[0]_1 (u_ddr_calib_top_n_197),
        .\pi_dqs_found_lanes_r1_reg[0]_2 (u_ddr_calib_top_n_198),
        .\pi_dqs_found_lanes_r1_reg[0]_3 (u_ddr_calib_top_n_215),
        .pll_locked(pll_locked),
        .\po_counter_read_val_reg[8] (u_ddr_calib_top_n_214),
        .\po_counter_read_val_reg[8]_0 (u_ddr_calib_top_n_207),
        .\po_counter_read_val_reg[8]_1 (u_ddr_calib_top_n_203),
        .\po_counter_read_val_reg[8]_10 (u_ddr_calib_top_n_208),
        .\po_counter_read_val_reg[8]_11 (u_ddr_calib_top_n_204),
        .\po_counter_read_val_reg[8]_12 (u_ddr_calib_top_n_218),
        .\po_counter_read_val_reg[8]_13 (u_ddr_calib_top_n_210),
        .\po_counter_read_val_reg[8]_14 (u_ddr_calib_top_n_219),
        .\po_counter_read_val_reg[8]_15 (u_ddr_calib_top_n_206),
        .\po_counter_read_val_reg[8]_16 (u_ddr_calib_top_n_202),
        .\po_counter_read_val_reg[8]_17 (u_ddr_calib_top_n_221),
        .\po_counter_read_val_reg[8]_2 (u_ddr_calib_top_n_212),
        .\po_counter_read_val_reg[8]_3 (u_ddr_calib_top_n_209),
        .\po_counter_read_val_reg[8]_4 (u_ddr_calib_top_n_223),
        .\po_counter_read_val_reg[8]_5 (u_ddr_calib_top_n_205),
        .\po_counter_read_val_reg[8]_6 (u_ddr_calib_top_n_199),
        .\po_counter_read_val_reg[8]_7 (u_ddr_calib_top_n_220),
        .\po_counter_read_val_reg[8]_8 (u_ddr_calib_top_n_217),
        .\po_counter_read_val_reg[8]_9 (u_ddr_calib_top_n_222),
        .ram_init_done_r(ram_init_done_r),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[0]_1 (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[1]_1 (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[2]_1 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_reg[3]_10 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ),
        .\rd_ptr_reg[3]_11 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ),
        .\rd_ptr_reg[3]_12 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d1 ),
        .\rd_ptr_reg[3]_13 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ),
        .\rd_ptr_reg[3]_14 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3 ),
        .\rd_ptr_reg[3]_15 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ),
        .\rd_ptr_reg[3]_16 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ),
        .\rd_ptr_reg[3]_2 ({\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [51:48],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [35:32],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [27:24],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [19:16],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [11:8]}),
        .\rd_ptr_reg[3]_3 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ),
        .\rd_ptr_reg[3]_4 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ),
        .\rd_ptr_reg[3]_5 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ),
        .\rd_ptr_reg[3]_6 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d3 ),
        .\rd_ptr_reg[3]_7 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ),
        .\rd_ptr_reg[3]_8 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ),
        .\rd_ptr_reg[3]_9 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\read_fifo.fifo_out_data_r_reg[6] (wrlvl_byte_done_reg),
        .\read_fifo.tail_r_reg (\read_fifo.tail_r_reg ),
        .ref_dll_lock(ref_dll_lock),
        .rst_out_reg(rst_out_reg),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .sync_pulse(sync_pulse),
        .wr_en(wr_en),
        .wr_en_1(wr_en_1),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_ptr(wr_ptr),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[0]_0 (\wr_ptr_reg[0]_0 ),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3]_0 ),
        .\wr_ptr_reg[3]_1 (\wr_ptr_reg[3]_1 ),
        .\wr_ptr_timing_reg[0] (init_calib_complete_reg_rep__4),
        .\wr_ptr_timing_reg[0]_0 (u_ddr_calib_top_n_192),
        .\wr_ptr_timing_reg[0]_1 (\wr_ptr_timing_reg[0] ),
        .\wr_ptr_timing_reg[0]_2 (u_ddr_calib_top_n_224),
        .\wr_ptr_timing_reg[0]_3 (u_ddr_calib_top_n_225));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_wrcal" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_wrcal
   (wrcal_resume_w,
    D,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0 ,
    \gen_pat_match_div2.pat_data_match_valid_r_reg_0 ,
    wrcal_sanity_chk_r_reg_0,
    \gen_pat_match_div2.early2_data_match_r_reg_0 ,
    ddr3_ila_wrpath,
    wrcal_prech_req,
    ddr3_ila_basic,
    wrcal_pat_err_reg_0,
    wrlvl_byte_redo,
    phy_if_reset_w,
    wrlvl_byte_redo_reg_0,
    wrlvl_byte_redo_reg_1,
    \po_stg2_wrcal_cnt_reg[1]_0 ,
    Q,
    mpr_rd_rise0_prev_r_reg,
    wrcal_sanity_chk_done_reg_0,
    wrlvl_byte_redo_reg_2,
    rdlvl_stg1_done_int_reg,
    rdlvl_stg1_done_int_reg_0,
    LD0,
    CLK,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_1 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_1 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_1 ,
    \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 ,
    \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_1 ,
    E,
    wrcal_sanity_chk,
    \po_coarse_tap_cnt_reg[0][0]_0 ,
    wrlvl_byte_done,
    wrlvl_err_i_5,
    \FSM_sequential_wl_state_r[1]_i_3 ,
    \idelay_tap_cnt_r_reg[0][0][4] ,
    idelay_ce_int,
    \idelay_tap_cnt_r_reg[0][0][4]_0 ,
    mpr_rd_rise0_prev_r,
    mpr_rd_fall1_prev_r,
    mpr_rd_fall0_prev_r,
    mpr_rd_rise1_prev_r,
    \init_state_r[3]_i_10 ,
    wrlvl_done_r1,
    ddr3_lm_done_r,
    \init_state_r[1]_i_16 ,
    mem_init_done_r,
    calib_zero_inputs,
    \input_[7].iserdes_dq_.idelay_dq.idelaye2 ,
    \input_[7].iserdes_dq_.idelay_dq.idelaye2_0 ,
    \input_[7].iserdes_dq_.idelay_dq.idelaye2_1 ,
    idelay_ld_rst,
    \not_empty_wait_cnt_reg[4]_0 ,
    wrcal_rd_wait,
    prech_done,
    \cal2_state_r_reg[0]_0 ,
    \cal2_state_r_reg[0]_1 ,
    \po_coarse_tap_cnt_reg[0][2]_0 );
  output wrcal_resume_w;
  output [0:0]D;
  output [27:0]\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 ;
  output [0:0]\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0 ;
  output [0:0]\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0 ;
  output [0:0]\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0 ;
  output \gen_pat_match_div2.pat_data_match_valid_r_reg_0 ;
  output wrcal_sanity_chk_r_reg_0;
  output \gen_pat_match_div2.early2_data_match_r_reg_0 ;
  output [23:0]ddr3_ila_wrpath;
  output wrcal_prech_req;
  output [0:0]ddr3_ila_basic;
  output [0:0]wrcal_pat_err_reg_0;
  output wrlvl_byte_redo;
  output phy_if_reset_w;
  output wrlvl_byte_redo_reg_0;
  output wrlvl_byte_redo_reg_1;
  output [0:0]\po_stg2_wrcal_cnt_reg[1]_0 ;
  output [1:0]Q;
  output mpr_rd_rise0_prev_r_reg;
  output wrcal_sanity_chk_done_reg_0;
  output wrlvl_byte_redo_reg_2;
  output rdlvl_stg1_done_int_reg;
  output rdlvl_stg1_done_int_reg_0;
  output LD0;
  input CLK;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_1 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_1 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_1 ;
  input \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 ;
  input \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_1 ;
  input [0:0]E;
  input wrcal_sanity_chk;
  input [0:0]\po_coarse_tap_cnt_reg[0][0]_0 ;
  input wrlvl_byte_done;
  input wrlvl_err_i_5;
  input [0:0]\FSM_sequential_wl_state_r[1]_i_3 ;
  input \idelay_tap_cnt_r_reg[0][0][4] ;
  input idelay_ce_int;
  input \idelay_tap_cnt_r_reg[0][0][4]_0 ;
  input mpr_rd_rise0_prev_r;
  input mpr_rd_fall1_prev_r;
  input mpr_rd_fall0_prev_r;
  input mpr_rd_rise1_prev_r;
  input [1:0]\init_state_r[3]_i_10 ;
  input wrlvl_done_r1;
  input ddr3_lm_done_r;
  input \init_state_r[1]_i_16 ;
  input mem_init_done_r;
  input calib_zero_inputs;
  input \input_[7].iserdes_dq_.idelay_dq.idelaye2 ;
  input \input_[7].iserdes_dq_.idelay_dq.idelaye2_0 ;
  input \input_[7].iserdes_dq_.idelay_dq.idelaye2_1 ;
  input idelay_ld_rst;
  input \not_empty_wait_cnt_reg[4]_0 ;
  input wrcal_rd_wait;
  input prech_done;
  input \cal2_state_r_reg[0]_0 ;
  input [0:0]\cal2_state_r_reg[0]_1 ;
  input [8:0]\po_coarse_tap_cnt_reg[0][2]_0 ;

  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_wl_state_r[1]_i_3 ;
  wire LD0;
  wire [1:0]Q;
  wire cal2_done_r;
  wire cal2_done_r1;
  wire cal2_done_r_i_1_n_0;
  wire cal2_if_reset_i_1_n_0;
  wire cal2_if_reset_i_2_n_0;
  wire cal2_if_reset_i_3_n_0;
  wire cal2_if_reset_i_4_n_0;
  wire cal2_prech_req_r;
  wire cal2_prech_req_r_i_1_n_0;
  wire cal2_prech_req_r_i_2_n_0;
  wire cal2_state_r;
  wire \cal2_state_r[0]_i_1_n_0 ;
  wire \cal2_state_r[0]_i_2_n_0 ;
  wire \cal2_state_r[0]_i_3_n_0 ;
  wire \cal2_state_r[0]_i_4_n_0 ;
  wire \cal2_state_r[0]_i_5_n_0 ;
  wire \cal2_state_r[1]_i_1_n_0 ;
  wire \cal2_state_r[1]_i_2_n_0 ;
  wire \cal2_state_r[1]_i_3_n_0 ;
  wire \cal2_state_r[1]_i_4_n_0 ;
  wire \cal2_state_r[1]_i_5_n_0 ;
  wire \cal2_state_r[2]_i_1_n_0 ;
  wire \cal2_state_r[2]_i_2_n_0 ;
  wire \cal2_state_r[3]_i_10_n_0 ;
  wire \cal2_state_r[3]_i_12_n_0 ;
  wire \cal2_state_r[3]_i_2_n_0 ;
  wire \cal2_state_r[3]_i_3_n_0 ;
  wire \cal2_state_r[3]_i_4_n_0 ;
  wire \cal2_state_r[3]_i_5_n_0 ;
  wire \cal2_state_r[3]_i_6_n_0 ;
  wire \cal2_state_r[3]_i_7_n_0 ;
  wire \cal2_state_r[3]_i_8_n_0 ;
  wire \cal2_state_r[3]_i_9_n_0 ;
  wire \cal2_state_r_reg[0]_0 ;
  wire [0:0]\cal2_state_r_reg[0]_1 ;
  wire \cal2_state_r_reg_n_0_[0] ;
  wire \cal2_state_r_reg_n_0_[1] ;
  wire \cal2_state_r_reg_n_0_[2] ;
  wire \cal2_state_r_reg_n_0_[3] ;
  wire calib_zero_inputs;
  wire [0:0]ddr3_ila_basic;
  wire [23:0]ddr3_ila_wrpath;
  wire ddr3_lm_done_r;
  wire early1_data_i_1_n_0;
  wire early1_data_i_2_n_0;
  wire early1_data_i_3_n_0;
  wire early1_data_i_4_n_0;
  wire early1_data_i_5_n_0;
  wire early1_data_match_r0__0;
  wire early1_data_match_r1;
  wire early1_detect_i_1_n_0;
  wire early1_detect_reg_n_0;
  wire early1_match_fall0_and_r;
  wire early1_match_fall1_and_r;
  wire early1_match_rise0_and_r;
  wire early1_match_rise1_and_r;
  wire early2_data_match_r0__0;
  wire early2_match_fall0_and_r;
  wire early2_match_fall0_and_r0;
  wire [7:0]early2_match_fall0_r;
  wire early2_match_fall1_and_r;
  wire early2_match_fall1_and_r0;
  wire [7:0]early2_match_fall1_r;
  wire early2_match_rise0_and_r;
  wire early2_match_rise0_and_r0;
  wire [7:0]early2_match_rise0_r;
  wire early2_match_rise1_and_r;
  wire early2_match_rise1_and_r0;
  wire [7:0]early2_match_rise1_r;
  wire [0:0]\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_1 ;
  wire [0:0]\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_1 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]_0 ;
  wire [0:0]\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_1 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]_0 ;
  wire [27:0]\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_1 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]_0 ;
  wire \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]_0 ;
  wire \gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early2_data_match_r_reg_0 ;
  wire \gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg ;
  wire \gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0_n_0 ;
  wire \gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0_n_0 ;
  wire \gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0_n_0 ;
  wire \gen_pat_match_div2.pat1_match_fall1_and_r_i_2__0_n_0 ;
  wire \gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0_n_0 ;
  wire \gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0_n_0 ;
  wire \gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0_n_0 ;
  wire \gen_pat_match_div2.pat_data_match_valid_r_reg_0 ;
  wire \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_133 ;
  wire \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_117 ;
  wire \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_125 ;
  wire \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_109 ;
  wire \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_134 ;
  wire \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_118 ;
  wire \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_126 ;
  wire \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_110 ;
  wire \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_135 ;
  wire \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_119 ;
  wire \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_127 ;
  wire \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_111 ;
  wire \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_136 ;
  wire \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_120 ;
  wire \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_128 ;
  wire \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_112 ;
  wire \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_137 ;
  wire \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_121 ;
  wire \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_129 ;
  wire \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_113 ;
  wire \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_138 ;
  wire \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_122 ;
  wire \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_130 ;
  wire \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_114 ;
  wire \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_139 ;
  wire \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_123 ;
  wire \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_131 ;
  wire \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_115 ;
  wire \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_140 ;
  wire \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_124 ;
  wire \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_132 ;
  wire \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_116 ;
  wire idelay_ce_int;
  wire idelay_ld;
  wire idelay_ld_done_i_1_n_0;
  wire idelay_ld_done_i_2_n_0;
  wire idelay_ld_done_reg_n_0;
  wire idelay_ld_i_1_n_0;
  wire idelay_ld_rst;
  wire \idelay_tap_cnt_r_reg[0][0][4] ;
  wire \idelay_tap_cnt_r_reg[0][0][4]_0 ;
  wire \init_state_r[1]_i_16 ;
  wire [1:0]\init_state_r[3]_i_10 ;
  wire \input_[7].iserdes_dq_.idelay_dq.idelaye2 ;
  wire \input_[7].iserdes_dq_.idelay_dq.idelaye2_0 ;
  wire \input_[7].iserdes_dq_.idelay_dq.idelaye2_1 ;
  wire mem_init_done_r;
  wire \mpr_2to1.stable_idel_cnt[2]_i_5_n_0 ;
  wire mpr_rd_fall0_prev_r;
  wire mpr_rd_fall1_prev_r;
  wire mpr_rd_rise0_prev_r;
  wire mpr_rd_rise0_prev_r_reg;
  wire mpr_rd_rise1_prev_r;
  wire \not_empty_wait_cnt[4]_i_1_n_0 ;
  wire \not_empty_wait_cnt_reg[4]_0 ;
  wire [4:0]p_0_in;
  wire [3:0]p_0_in__0;
  wire p_23_out;
  wire pat1_data_match_r;
  wire pat1_data_match_r0__0;
  wire pat1_data_match_r1;
  wire pat1_detect_i_1_n_0;
  wire pat1_detect_i_2_n_0;
  wire pat1_detect_i_3_n_0;
  wire pat1_detect_reg_n_0;
  wire pat1_match_fall0_and_r;
  wire pat1_match_fall1_and_r;
  wire pat1_match_rise0_and_r;
  wire pat1_match_rise1_and_r;
  wire pat2_data_match_r;
  wire pat2_data_match_r0__0;
  wire pat2_match_fall0_and_r;
  wire pat2_match_fall0_and_r0;
  wire pat2_match_fall1_and_r;
  wire pat2_match_fall1_and_r0;
  wire pat2_match_rise0_and_r;
  wire pat2_match_rise0_and_r0;
  wire pat2_match_rise1_and_r;
  wire pat2_match_rise1_and_r0;
  wire pat_data_match_valid_r0;
  wire phy_if_reset_w;
  wire [0:0]\po_coarse_tap_cnt_reg[0][0]_0 ;
  wire [8:0]\po_coarse_tap_cnt_reg[0][2]_0 ;
  wire [0:0]\po_stg2_wrcal_cnt_reg[1]_0 ;
  wire prech_done;
  wire rd_active_r1;
  wire rd_active_r2;
  wire rd_active_r3;
  wire rd_active_r4;
  wire rd_active_r5;
  wire rdlvl_stg1_done_int_reg;
  wire rdlvl_stg1_done_int_reg_0;
  wire \tap_inc_wait_cnt[3]_i_1_n_0 ;
  wire [3:0]tap_inc_wait_cnt_reg;
  wire wrcal_done_i_1_n_0;
  wire [1:1]wrcal_dqs_cnt_r;
  wire \wrcal_dqs_cnt_r[0]_i_1_n_0 ;
  wire \wrcal_dqs_cnt_r[0]_i_2_n_0 ;
  wire \wrcal_dqs_cnt_r[1]_i_1_n_0 ;
  wire wrcal_pat_err_i_1_n_0;
  wire [0:0]wrcal_pat_err_reg_0;
  wire wrcal_pat_resume_r;
  wire wrcal_pat_resume_r2_reg_srl2_n_0;
  wire wrcal_pat_resume_r_i_1_n_0;
  wire wrcal_pat_resume_r_i_2_n_0;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrcal_resume_w;
  wire wrcal_sanity_chk;
  wire wrcal_sanity_chk_done_i_1_n_0;
  wire wrcal_sanity_chk_done_reg_0;
  wire wrcal_sanity_chk_err_i_1_n_0;
  wire wrcal_sanity_chk_r_reg_0;
  wire wrlvl_byte_done;
  wire wrlvl_byte_done_r;
  wire wrlvl_byte_redo;
  wire wrlvl_byte_redo_i_1_n_0;
  wire wrlvl_byte_redo_i_2_n_0;
  wire wrlvl_byte_redo_reg_0;
  wire wrlvl_byte_redo_reg_1;
  wire wrlvl_byte_redo_reg_2;
  wire wrlvl_done_r1;
  wire wrlvl_err_i_5;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_wl_state_r[1]_i_8 
       (.I0(wrlvl_byte_redo),
        .I1(\FSM_sequential_wl_state_r[1]_i_3 ),
        .O(wrlvl_byte_redo_reg_1));
  FDRE cal2_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal2_done_r),
        .Q(cal2_done_r1),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'hAEAAA2AAAEAAAEAA)) 
    cal2_done_r_i_1
       (.I0(cal2_done_r),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r_reg_n_0_[3] ),
        .I3(cal2_prech_req_r_i_2_n_0),
        .I4(wrcal_sanity_chk_r_reg_0),
        .I5(wrcal_sanity_chk),
        .O(cal2_done_r_i_1_n_0));
  FDRE cal2_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal2_done_r_i_1_n_0),
        .Q(cal2_done_r),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'hBABAAABA8A8AAA8A)) 
    cal2_if_reset_i_1
       (.I0(cal2_if_reset_i_2_n_0),
        .I1(\cal2_state_r[3]_i_6_n_0 ),
        .I2(cal2_if_reset_i_3_n_0),
        .I3(pat1_detect_i_2_n_0),
        .I4(cal2_if_reset_i_4_n_0),
        .I5(phy_if_reset_w),
        .O(cal2_if_reset_i_1_n_0));
  LUT6 #(
    .INIT(64'h04A004A054A004A0)) 
    cal2_if_reset_i_2
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(wrcal_sanity_chk_r_reg_0),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .I4(rd_active_r1),
        .I5(E),
        .O(cal2_if_reset_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    cal2_if_reset_i_3
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\cal2_state_r_reg_n_0_[3] ),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .O(cal2_if_reset_i_3_n_0));
  LUT6 #(
    .INIT(64'h80A0A0A082A2A2A2)) 
    cal2_if_reset_i_4
       (.I0(\cal2_state_r[3]_i_9_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(prech_done),
        .I4(wrcal_sanity_chk_r_reg_0),
        .I5(\cal2_state_r_reg[0]_1 ),
        .O(cal2_if_reset_i_4_n_0));
  FDRE cal2_if_reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal2_if_reset_i_1_n_0),
        .Q(phy_if_reset_w),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000570000)) 
    cal2_prech_req_r_i_1
       (.I0(wrcal_sanity_chk_r_reg_0),
        .I1(wrcal_dqs_cnt_r),
        .I2(ddr3_ila_wrpath[0]),
        .I3(\cal2_state_r_reg_n_0_[2] ),
        .I4(cal2_prech_req_r_i_2_n_0),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(cal2_prech_req_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h2)) 
    cal2_prech_req_r_i_2
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .O(cal2_prech_req_r_i_2_n_0));
  FDRE cal2_prech_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal2_prech_req_r_i_1_n_0),
        .Q(cal2_prech_req_r),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  FDRE \cal2_state_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal2_state_r_reg_n_0_[0] ),
        .Q(ddr3_ila_wrpath[1]),
        .R(1'b0));
  FDRE \cal2_state_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal2_state_r_reg_n_0_[1] ),
        .Q(ddr3_ila_wrpath[2]),
        .R(1'b0));
  FDRE \cal2_state_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal2_state_r_reg_n_0_[2] ),
        .Q(ddr3_ila_wrpath[3]),
        .R(1'b0));
  FDRE \cal2_state_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cal2_state_r_reg_n_0_[3] ),
        .Q(ddr3_ila_wrpath[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFF00AE)) 
    \cal2_state_r[0]_i_1 
       (.I0(\cal2_state_r[0]_i_2_n_0 ),
        .I1(pat1_data_match_r1),
        .I2(pat2_data_match_r),
        .I3(\cal2_state_r[0]_i_3_n_0 ),
        .I4(\cal2_state_r[0]_i_4_n_0 ),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(\cal2_state_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55405555)) 
    \cal2_state_r[0]_i_2 
       (.I0(wrcal_sanity_chk_r_reg_0),
        .I1(early1_detect_reg_n_0),
        .I2(\gen_pat_match_div2.early2_data_match_r_reg_0 ),
        .I3(early1_data_match_r1),
        .I4(idelay_ld_done_reg_n_0),
        .O(\cal2_state_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDDD5)) 
    \cal2_state_r[0]_i_3 
       (.I0(\gen_pat_match_div2.pat_data_match_valid_r_reg_0 ),
        .I1(pat2_data_match_r),
        .I2(pat1_detect_reg_n_0),
        .I3(pat1_data_match_r1),
        .I4(\cal2_state_r_reg_n_0_[2] ),
        .I5(\cal2_state_r_reg_n_0_[1] ),
        .O(\cal2_state_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEBABEBEBEBAB)) 
    \cal2_state_r[0]_i_4 
       (.I0(\cal2_state_r[0]_i_5_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(tap_inc_wait_cnt_reg[0]),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .I5(prech_done),
        .O(\cal2_state_r[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \cal2_state_r[0]_i_5 
       (.I0(\cal2_state_r_reg_n_0_[0] ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(idelay_ld_done_reg_n_0),
        .I3(wrcal_sanity_chk_r_reg_0),
        .O(\cal2_state_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10101000)) 
    \cal2_state_r[1]_i_1 
       (.I0(\cal2_state_r[1]_i_2_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\gen_pat_match_div2.pat_data_match_valid_r_reg_0 ),
        .I3(\cal2_state_r[1]_i_3_n_0 ),
        .I4(\cal2_state_r[1]_i_4_n_0 ),
        .I5(\cal2_state_r[1]_i_5_n_0 ),
        .O(\cal2_state_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cal2_state_r[1]_i_2 
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .O(\cal2_state_r[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \cal2_state_r[1]_i_3 
       (.I0(pat2_data_match_r),
        .I1(pat1_detect_reg_n_0),
        .I2(pat1_data_match_r1),
        .O(\cal2_state_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0D0D0D0000000000)) 
    \cal2_state_r[1]_i_4 
       (.I0(pat1_data_match_r1),
        .I1(pat2_data_match_r),
        .I2(wrcal_sanity_chk_r_reg_0),
        .I3(early1_data_match_r1),
        .I4(early1_detect_reg_n_0),
        .I5(\gen_pat_match_div2.early2_data_match_r_reg_0 ),
        .O(\cal2_state_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00AA000000CC3F00)) 
    \cal2_state_r[1]_i_5 
       (.I0(tap_inc_wait_cnt_reg[1]),
        .I1(wrcal_sanity_chk_r_reg_0),
        .I2(prech_done),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .I4(\cal2_state_r_reg_n_0_[2] ),
        .I5(\cal2_state_r_reg_n_0_[0] ),
        .O(\cal2_state_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3D3D31313C303C30)) 
    \cal2_state_r[2]_i_1 
       (.I0(\cal2_state_r[2]_i_2_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(wrcal_sanity_chk_r_reg_0),
        .I4(tap_inc_wait_cnt_reg[2]),
        .I5(\cal2_state_r_reg_n_0_[0] ),
        .O(\cal2_state_r[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8FFFF)) 
    \cal2_state_r[2]_i_2 
       (.I0(early1_detect_reg_n_0),
        .I1(\gen_pat_match_div2.early2_data_match_r_reg_0 ),
        .I2(early1_data_match_r1),
        .I3(idelay_ld_done_reg_n_0),
        .I4(early1_data_i_5_n_0),
        .O(\cal2_state_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000D)) 
    \cal2_state_r[3]_i_1 
       (.I0(\cal2_state_r[3]_i_3_n_0 ),
        .I1(\cal2_state_r[3]_i_4_n_0 ),
        .I2(\cal2_state_r_reg_n_0_[3] ),
        .I3(\cal2_state_r_reg_n_0_[2] ),
        .I4(\cal2_state_r[3]_i_5_n_0 ),
        .I5(\cal2_state_r[3]_i_6_n_0 ),
        .O(cal2_state_r));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cal2_state_r[3]_i_10 
       (.I0(tap_inc_wait_cnt_reg[3]),
        .I1(tap_inc_wait_cnt_reg[2]),
        .I2(tap_inc_wait_cnt_reg[1]),
        .I3(tap_inc_wait_cnt_reg[0]),
        .O(\cal2_state_r[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \cal2_state_r[3]_i_12 
       (.I0(tap_inc_wait_cnt_reg[2]),
        .I1(tap_inc_wait_cnt_reg[3]),
        .I2(tap_inc_wait_cnt_reg[0]),
        .I3(tap_inc_wait_cnt_reg[1]),
        .O(\cal2_state_r[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h45004500FFFF0000)) 
    \cal2_state_r[3]_i_2 
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(tap_inc_wait_cnt_reg[3]),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\cal2_state_r[3]_i_7_n_0 ),
        .I4(\cal2_state_r_reg_n_0_[3] ),
        .I5(\cal2_state_r_reg_n_0_[0] ),
        .O(\cal2_state_r[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'hFFFF202F)) 
    \cal2_state_r[3]_i_3 
       (.I0(\cal2_state_r[3]_i_8_n_0 ),
        .I1(\gen_pat_match_div2.pat_data_match_valid_r_reg_0 ),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .I3(\cal2_state_r_reg[0]_1 ),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .O(\cal2_state_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAA88888FFFFFFFF)) 
    \cal2_state_r[3]_i_4 
       (.I0(cal2_prech_req_r_i_2_n_0),
        .I1(prech_done),
        .I2(ddr3_ila_wrpath[0]),
        .I3(wrcal_dqs_cnt_r),
        .I4(wrcal_sanity_chk_r_reg_0),
        .I5(\cal2_state_r[3]_i_9_n_0 ),
        .O(\cal2_state_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0C0000F0000)) 
    \cal2_state_r[3]_i_5 
       (.I0(\cal2_state_r[3]_i_10_n_0 ),
        .I1(\cal2_state_r_reg[0]_0 ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(\cal2_state_r_reg_n_0_[3] ),
        .I5(\cal2_state_r_reg_n_0_[2] ),
        .O(\cal2_state_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000002220)) 
    \cal2_state_r[3]_i_6 
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\cal2_state_r_reg_n_0_[3] ),
        .I2(\cal2_state_r[3]_i_10_n_0 ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .I5(\cal2_state_r[3]_i_12_n_0 ),
        .O(\cal2_state_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBFBFBF)) 
    \cal2_state_r[3]_i_7 
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\gen_pat_match_div2.pat_data_match_valid_r_reg_0 ),
        .I2(pat1_data_match_r1),
        .I3(pat1_detect_reg_n_0),
        .I4(pat2_data_match_r),
        .I5(\cal2_state_r[0]_i_2_n_0 ),
        .O(\cal2_state_r[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \cal2_state_r[3]_i_8 
       (.I0(ddr3_ila_wrpath[8]),
        .I1(ddr3_ila_wrpath[10]),
        .I2(ddr3_ila_wrpath[7]),
        .I3(ddr3_ila_wrpath[6]),
        .I4(ddr3_ila_wrpath[9]),
        .O(\cal2_state_r[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \cal2_state_r[3]_i_9 
       (.I0(E),
        .I1(rd_active_r1),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(wrlvl_byte_done),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .O(\cal2_state_r[3]_i_9_n_0 ));
  FDRE \cal2_state_r_reg[0] 
       (.C(CLK),
        .CE(cal2_state_r),
        .D(\cal2_state_r[0]_i_1_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[0] ),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  FDRE \cal2_state_r_reg[1] 
       (.C(CLK),
        .CE(cal2_state_r),
        .D(\cal2_state_r[1]_i_1_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[1] ),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  FDRE \cal2_state_r_reg[2] 
       (.C(CLK),
        .CE(cal2_state_r),
        .D(\cal2_state_r[2]_i_1_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[2] ),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  FDRE \cal2_state_r_reg[3] 
       (.C(CLK),
        .CE(cal2_state_r),
        .D(\cal2_state_r[3]_i_2_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[3] ),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ddr3_ila_wrpath[84]_INST_0 
       (.I0(wrcal_sanity_chk_r_reg_0),
        .I1(\gen_pat_match_div2.pat_data_match_valid_r_reg_0 ),
        .O(ddr3_ila_wrpath[13]));
  LUT5 #(
    .INIT(32'hDFDF0A02)) 
    early1_data_i_1
       (.I0(early1_data_i_2_n_0),
        .I1(early1_data_i_3_n_0),
        .I2(early1_data_i_4_n_0),
        .I3(early1_data_i_5_n_0),
        .I4(ddr3_ila_wrpath[11]),
        .O(early1_data_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h04)) 
    early1_data_i_2
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(\cal2_state_r_reg_n_0_[3] ),
        .O(early1_data_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    early1_data_i_3
       (.I0(wrlvl_byte_done),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(rd_active_r1),
        .I3(E),
        .O(early1_data_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'hABFF)) 
    early1_data_i_4
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(early1_data_match_r1),
        .I2(early1_detect_reg_n_0),
        .I3(\gen_pat_match_div2.early2_data_match_r_reg_0 ),
        .O(early1_data_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h00000444)) 
    early1_data_i_5
       (.I0(wrcal_sanity_chk_r_reg_0),
        .I1(\gen_pat_match_div2.pat_data_match_valid_r_reg_0 ),
        .I2(pat2_data_match_r),
        .I3(pat1_detect_reg_n_0),
        .I4(pat1_data_match_r1),
        .O(early1_data_i_5_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    early1_data_match_r0
       (.I0(early1_match_rise0_and_r),
        .I1(early1_match_fall0_and_r),
        .I2(early1_match_rise1_and_r),
        .I3(early1_match_fall1_and_r),
        .O(early1_data_match_r0__0));
  FDRE early1_data_reg
       (.C(CLK),
        .CE(1'b1),
        .D(early1_data_i_1_n_0),
        .Q(ddr3_ila_wrpath[11]),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'h5555FFFF00000080)) 
    early1_detect_i_1
       (.I0(early1_data_i_2_n_0),
        .I1(early1_data_i_5_n_0),
        .I2(early1_data_match_r1),
        .I3(\gen_pat_match_div2.early2_data_match_r_reg_0 ),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .I5(early1_detect_reg_n_0),
        .O(early1_detect_i_1_n_0));
  FDRE early1_detect_reg
       (.C(CLK),
        .CE(1'b1),
        .D(early1_detect_i_1_n_0),
        .Q(early1_detect_reg_n_0),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    early2_data_match_r0
       (.I0(early2_match_rise0_and_r),
        .I1(early2_match_fall0_and_r),
        .I2(early2_match_rise1_and_r),
        .I3(early2_match_fall1_and_r),
        .O(early2_data_match_r0__0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_1 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0 ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_1 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0 ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise0_r_reg[0]_0 ),
        .Q(D),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_1 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0 ),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall0_r_reg[1]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_fall1_r_reg[1]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [21]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise0_r_reg[1]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[1].mux_rd_rise1_r_reg[1]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [14]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall0_r_reg[2]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [8]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_fall1_r_reg[2]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [22]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise0_r_reg[2]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[2].mux_rd_rise1_r_reg[2]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [15]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall0_r_reg[3]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [9]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_fall1_r_reg[3]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [23]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise0_r_reg[3]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[3].mux_rd_rise1_r_reg[3]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [16]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall0_r_reg[4]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [10]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_fall1_r_reg[4]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [24]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise0_r_reg[4]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[4].mux_rd_rise1_r_reg[4]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [17]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [11]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall1_r_reg[5]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [25]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise0_r_reg[5]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[5].mux_rd_rise1_r_reg[5]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [18]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall0_r_reg[6]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [12]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_fall1_r_reg[6]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [26]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise0_r_reg[6]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[6].mux_rd_rise1_r_reg[6]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [19]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall0_r_reg[7]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [13]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_1 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [27]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise0_r_reg[7]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_rise1_r_reg[7]_0 ),
        .Q(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [20]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.early1_data_match_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(ddr3_ila_wrpath[12]),
        .Q(early1_data_match_r1),
        .R(1'b0));
  FDRE \gen_pat_match_div2.early1_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early1_data_match_r0__0),
        .Q(ddr3_ila_wrpath[12]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early1_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg ),
        .I4(\gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early1_match_fall0_and_r_i_2 
       (.I0(early2_match_fall0_r[6]),
        .I1(early2_match_fall0_r[2]),
        .I2(early2_match_fall0_r[7]),
        .I3(early2_match_fall0_r[3]),
        .O(\gen_pat_match_div2.early1_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early1_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_match_fall0_and_r_i_1_n_0 ),
        .Q(early1_match_fall0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early1_match_fall1_and_r_i_1 
       (.I0(early2_match_fall1_r[6]),
        .I1(\gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg ),
        .I2(early2_match_fall1_r[2]),
        .I3(\gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg ),
        .I4(\gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early1_match_fall1_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg ),
        .O(\gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early1_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_match_fall1_and_r_i_1_n_0 ),
        .Q(early1_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early1_match_rise0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg ),
        .I4(\gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early1_match_rise0_and_r_i_2 
       (.I0(early2_match_rise0_r[6]),
        .I1(early2_match_rise0_r[2]),
        .I2(early2_match_rise0_r[7]),
        .I3(early2_match_rise0_r[3]),
        .O(\gen_pat_match_div2.early1_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early1_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_match_rise0_and_r_i_1_n_0 ),
        .Q(early1_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early1_match_rise1_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg ),
        .I4(\gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early1_match_rise1_and_r_i_2 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg ),
        .I1(early2_match_rise1_r[0]),
        .I2(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg ),
        .I3(early2_match_rise1_r[4]),
        .O(\gen_pat_match_div2.early1_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early1_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.early1_match_rise1_and_r_i_1_n_0 ),
        .Q(early1_match_rise1_and_r),
        .R(1'b0));
  FDRE \gen_pat_match_div2.early2_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_data_match_r0__0),
        .Q(\gen_pat_match_div2.early2_data_match_r_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early2_match_fall0_and_r_i_1 
       (.I0(early2_match_fall0_r[3]),
        .I1(early2_match_fall0_r[7]),
        .I2(early2_match_fall0_r[2]),
        .I3(early2_match_fall0_r[6]),
        .I4(\gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0 ),
        .O(early2_match_fall0_and_r0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early2_match_fall0_and_r_i_2 
       (.I0(early2_match_fall0_r[1]),
        .I1(early2_match_fall0_r[5]),
        .I2(early2_match_fall0_r[0]),
        .I3(rd_active_r3),
        .I4(early2_match_fall0_r[4]),
        .O(\gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early2_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_match_fall0_and_r0),
        .Q(early2_match_fall0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div2.early2_match_fall1_and_r_i_1 
       (.I0(early2_match_fall1_r[6]),
        .I1(rd_active_r3),
        .I2(early2_match_fall1_r[2]),
        .I3(early2_match_fall1_r[7]),
        .I4(early2_match_fall1_r[3]),
        .I5(\gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0 ),
        .O(early2_match_fall1_and_r0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early2_match_fall1_and_r_i_2 
       (.I0(early2_match_fall1_r[1]),
        .I1(early2_match_fall1_r[0]),
        .I2(early2_match_fall1_r[5]),
        .I3(early2_match_fall1_r[4]),
        .O(\gen_pat_match_div2.early2_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early2_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_match_fall1_and_r0),
        .Q(early2_match_fall1_and_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early2_match_rise0_and_r_i_1 
       (.I0(early2_match_rise0_r[3]),
        .I1(early2_match_rise0_r[7]),
        .I2(early2_match_rise0_r[2]),
        .I3(early2_match_rise0_r[6]),
        .I4(\gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0 ),
        .O(early2_match_rise0_and_r0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.early2_match_rise0_and_r_i_2 
       (.I0(early2_match_rise0_r[1]),
        .I1(early2_match_rise0_r[5]),
        .I2(early2_match_rise0_r[0]),
        .I3(rd_active_r3),
        .I4(early2_match_rise0_r[4]),
        .O(\gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early2_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_match_rise0_and_r0),
        .Q(early2_match_rise0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div2.early2_match_rise1_and_r_i_1 
       (.I0(early2_match_rise1_r[1]),
        .I1(early2_match_rise1_r[5]),
        .I2(early2_match_rise1_r[4]),
        .I3(early2_match_rise1_r[0]),
        .I4(rd_active_r3),
        .I5(\gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ),
        .O(early2_match_rise1_and_r0));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.early2_match_rise1_and_r_i_2 
       (.I0(early2_match_rise1_r[3]),
        .I1(early2_match_rise1_r[2]),
        .I2(early2_match_rise1_r[7]),
        .I3(early2_match_rise1_r[6]),
        .O(\gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div2.early2_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_match_rise1_and_r0),
        .Q(early2_match_rise1_and_r),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_133 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].early1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_125 ),
        .O(\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].early1_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_133 ),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat1_match_fall0_r[0]_i_1_n_0 ),
        .Q(early2_match_fall0_r[0]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_117 ),
        .Q(early2_match_fall1_r[0]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_125 ),
        .Q(early2_match_rise0_r[0]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_109 ),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r[0]_i_1__0_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_117 ),
        .O(\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[0].pat2_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[0].pat2_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_109 ),
        .Q(early2_match_rise1_r[0]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_134 ),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_118 ),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall1_r[1]_i_1__0_n_0 ),
        .Q(early2_match_fall1_r[1]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_126 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat1_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_110 ),
        .Q(early2_match_rise1_r[1]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_134 ),
        .Q(early2_match_fall0_r[1]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_118 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].pat2_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_126 ),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise0_r[1]_i_1_n_0 ),
        .Q(early2_match_rise0_r[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_110 ),
        .O(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_135 ),
        .Q(early2_match_fall0_r[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_119 ),
        .O(\gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0 ),
        .Q(early2_match_fall1_r[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_127 ),
        .O(\gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0 ),
        .Q(early2_match_rise0_r[2]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_111 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].early1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_135 ),
        .O(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r[2]_i_1__0_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_119 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_127 ),
        .Q(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_111 ),
        .O(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise1_r[2]_i_1_n_0 ),
        .Q(early2_match_rise1_r[2]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_120 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].early1_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_112 ),
        .O(\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].early1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_136 ),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall0_r[3]_i_1__0_n_0 ),
        .Q(early2_match_fall0_r[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_120 ),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat1_match_fall1_r[3]_i_1_n_0 ),
        .Q(early2_match_fall1_r[3]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_128 ),
        .Q(early2_match_rise0_r[3]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat1_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_112 ),
        .Q(early2_match_rise1_r[3]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_136 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_128 ),
        .O(\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_137 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].early1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_129 ),
        .O(\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].early1_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_137 ),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat1_match_fall0_r[4]_i_1_n_0 ),
        .Q(early2_match_fall0_r[4]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_121 ),
        .Q(early2_match_fall1_r[4]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_129 ),
        .Q(early2_match_rise0_r[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_113 ),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r[4]_i_1__0_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_121 ),
        .O(\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[4].pat2_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[4].pat2_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_113 ),
        .Q(early2_match_rise1_r[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_138 ),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_122 ),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall1_r[5]_i_1__0_n_0 ),
        .Q(early2_match_fall1_r[5]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_130 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat1_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_114 ),
        .Q(early2_match_rise1_r[5]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_138 ),
        .Q(early2_match_fall0_r[5]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_122 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].pat2_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_130 ),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise0_r[5]_i_1_n_0 ),
        .Q(early2_match_rise0_r[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_114 ),
        .O(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_139 ),
        .Q(early2_match_fall0_r[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_123 ),
        .O(\gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0 ),
        .Q(early2_match_fall1_r[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_131 ),
        .O(\gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0 ),
        .Q(early2_match_rise0_r[6]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_115 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].early1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_139 ),
        .O(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r[6]_i_1__0_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_123 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_131 ),
        .Q(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_115 ),
        .O(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise1_r[6]_i_1_n_0 ),
        .Q(early2_match_rise1_r[6]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_124 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].early1_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_116 ),
        .O(\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].early1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0 
       (.I0(\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_140 ),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall0_r[7]_i_1__0_n_0 ),
        .Q(early2_match_fall0_r[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_124 ),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat1_match_fall1_r[7]_i_1_n_0 ),
        .Q(early2_match_fall1_r[7]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_132 ),
        .Q(early2_match_rise0_r[7]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat1_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_116 ),
        .Q(early2_match_rise1_r[7]),
        .R(1'b0));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_140 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_132 ),
        .O(\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div2.pat1_data_match_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_data_match_r),
        .Q(pat1_data_match_r1),
        .R(1'b0));
  FDRE \gen_pat_match_div2.pat1_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_data_match_r0__0),
        .Q(pat1_data_match_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0 
       (.I0(early2_match_fall0_r[4]),
        .I1(\gen_pat_match_div2.gen_pat_match[5].pat1_match_fall0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg ),
        .I3(early2_match_fall0_r[7]),
        .I4(\gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat1_match_fall0_r_reg ),
        .I1(early2_match_fall0_r[0]),
        .I2(early2_match_fall0_r[3]),
        .I3(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg ),
        .O(\gen_pat_match_div2.pat1_match_fall0_and_r_i_2__0_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_fall0_and_r_i_1__0_n_0 ),
        .Q(pat1_match_fall0_and_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0 
       (.I0(early2_match_fall1_r[4]),
        .I1(early2_match_fall1_r[5]),
        .I2(early2_match_fall1_r[0]),
        .I3(early2_match_fall1_r[1]),
        .I4(\gen_pat_match_div2.pat1_match_fall1_and_r_i_2__0_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div2.pat1_match_fall1_and_r_i_2__0 
       (.I0(early2_match_fall1_r[3]),
        .I1(early2_match_fall1_r[7]),
        .I2(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg ),
        .O(\gen_pat_match_div2.pat1_match_fall1_and_r_i_2__0_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_fall1_and_r_i_1__0_n_0 ),
        .Q(pat1_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0 
       (.I0(early2_match_rise0_r[4]),
        .I1(\gen_pat_match_div2.gen_pat_match[5].pat1_match_rise0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg ),
        .I3(early2_match_rise0_r[7]),
        .I4(\gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0 
       (.I0(\gen_pat_match_div2.gen_pat_match[1].pat1_match_rise0_r_reg ),
        .I1(early2_match_rise0_r[0]),
        .I2(early2_match_rise0_r[3]),
        .I3(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg ),
        .O(\gen_pat_match_div2.pat1_match_rise0_and_r_i_2__0_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_rise0_and_r_i_1__0_n_0 ),
        .Q(pat1_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0 
       (.I0(\gen_pat_match_div2.gen_pat_match[4].pat1_match_rise1_r_reg ),
        .I1(early2_match_rise1_r[5]),
        .I2(\gen_pat_match_div2.gen_pat_match[0].pat1_match_rise1_r_reg ),
        .I3(early2_match_rise1_r[1]),
        .I4(\gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0_n_0 ));
  FDRE \gen_pat_match_div2.pat1_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_pat_match_div2.pat1_match_rise1_and_r_i_1__0_n_0 ),
        .Q(pat1_match_rise1_and_r),
        .R(1'b0));
  FDRE \gen_pat_match_div2.pat2_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_data_match_r0__0),
        .Q(pat2_data_match_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat2_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[3].pat2_match_fall0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[7].pat2_match_fall0_r_reg ),
        .I4(\gen_pat_match_div2.early2_match_fall0_and_r_i_2_n_0 ),
        .O(pat2_match_fall0_and_r0));
  FDRE \gen_pat_match_div2.pat2_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_match_fall0_and_r0),
        .Q(pat2_match_fall0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div2.pat2_match_fall1_and_r_i_1 
       (.I0(early2_match_fall1_r[3]),
        .I1(early2_match_fall1_r[7]),
        .I2(\gen_pat_match_div2.gen_pat_match[2].pat1_match_fall1_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[6].pat1_match_fall1_r_reg ),
        .I4(rd_active_r3),
        .I5(\gen_pat_match_div2.early1_match_fall1_and_r_i_2_n_0 ),
        .O(pat2_match_fall1_and_r0));
  FDRE \gen_pat_match_div2.pat2_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_match_fall1_and_r0),
        .Q(pat2_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div2.pat2_match_rise0_and_r_i_1 
       (.I0(\gen_pat_match_div2.gen_pat_match[2].pat1_match_rise0_r_reg ),
        .I1(\gen_pat_match_div2.gen_pat_match[6].pat1_match_rise0_r_reg ),
        .I2(\gen_pat_match_div2.gen_pat_match[3].pat2_match_rise0_r_reg ),
        .I3(\gen_pat_match_div2.gen_pat_match[7].pat2_match_rise0_r_reg ),
        .I4(\gen_pat_match_div2.early2_match_rise0_and_r_i_2_n_0 ),
        .O(pat2_match_rise0_and_r0));
  FDRE \gen_pat_match_div2.pat2_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_match_rise0_and_r0),
        .Q(pat2_match_rise0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div2.pat2_match_rise1_and_r_i_1 
       (.I0(rd_active_r3),
        .I1(\gen_pat_match_div2.early2_match_rise1_and_r_i_2_n_0 ),
        .I2(early2_match_rise1_r[4]),
        .I3(\gen_pat_match_div2.gen_pat_match[5].pat2_match_rise1_r_reg ),
        .I4(early2_match_rise1_r[0]),
        .I5(\gen_pat_match_div2.gen_pat_match[1].pat2_match_rise1_r_reg ),
        .O(pat2_match_rise1_and_r0));
  FDRE \gen_pat_match_div2.pat2_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat2_match_rise1_and_r0),
        .Q(pat2_match_rise1_and_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pat_match_div2.pat_data_match_valid_r_i_1 
       (.I0(rd_active_r4),
        .I1(rd_active_r5),
        .O(pat_data_match_valid_r0));
  FDRE \gen_pat_match_div2.pat_data_match_valid_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat_data_match_valid_r0),
        .Q(\gen_pat_match_div2.pat_data_match_valid_r_reg_0 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0 ),
        .Q(\gen_sr_div2.gen_sr[0].sr_fall0_r_reg[0]_133 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0 ),
        .Q(\gen_sr_div2.gen_sr[0].sr_fall1_r_reg[0]_117 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D),
        .Q(\gen_sr_div2.gen_sr[0].sr_rise0_r_reg[0]_125 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0 ),
        .Q(\gen_sr_div2.gen_sr[0].sr_rise1_r_reg[0]_109 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [7]),
        .Q(\gen_sr_div2.gen_sr[1].sr_fall0_r_reg[1]_134 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [21]),
        .Q(\gen_sr_div2.gen_sr[1].sr_fall1_r_reg[1]_118 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [0]),
        .Q(\gen_sr_div2.gen_sr[1].sr_rise0_r_reg[1]_126 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [14]),
        .Q(\gen_sr_div2.gen_sr[1].sr_rise1_r_reg[1]_110 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [8]),
        .Q(\gen_sr_div2.gen_sr[2].sr_fall0_r_reg[2]_135 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [22]),
        .Q(\gen_sr_div2.gen_sr[2].sr_fall1_r_reg[2]_119 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [1]),
        .Q(\gen_sr_div2.gen_sr[2].sr_rise0_r_reg[2]_127 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [15]),
        .Q(\gen_sr_div2.gen_sr[2].sr_rise1_r_reg[2]_111 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [9]),
        .Q(\gen_sr_div2.gen_sr[3].sr_fall0_r_reg[3]_136 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [23]),
        .Q(\gen_sr_div2.gen_sr[3].sr_fall1_r_reg[3]_120 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [2]),
        .Q(\gen_sr_div2.gen_sr[3].sr_rise0_r_reg[3]_128 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [16]),
        .Q(\gen_sr_div2.gen_sr[3].sr_rise1_r_reg[3]_112 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [10]),
        .Q(\gen_sr_div2.gen_sr[4].sr_fall0_r_reg[4]_137 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [24]),
        .Q(\gen_sr_div2.gen_sr[4].sr_fall1_r_reg[4]_121 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [3]),
        .Q(\gen_sr_div2.gen_sr[4].sr_rise0_r_reg[4]_129 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [17]),
        .Q(\gen_sr_div2.gen_sr[4].sr_rise1_r_reg[4]_113 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [11]),
        .Q(\gen_sr_div2.gen_sr[5].sr_fall0_r_reg[5]_138 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [25]),
        .Q(\gen_sr_div2.gen_sr[5].sr_fall1_r_reg[5]_122 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [4]),
        .Q(\gen_sr_div2.gen_sr[5].sr_rise0_r_reg[5]_130 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [18]),
        .Q(\gen_sr_div2.gen_sr[5].sr_rise1_r_reg[5]_114 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [12]),
        .Q(\gen_sr_div2.gen_sr[6].sr_fall0_r_reg[6]_139 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [26]),
        .Q(\gen_sr_div2.gen_sr[6].sr_fall1_r_reg[6]_123 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [5]),
        .Q(\gen_sr_div2.gen_sr[6].sr_rise0_r_reg[6]_131 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [19]),
        .Q(\gen_sr_div2.gen_sr[6].sr_rise1_r_reg[6]_115 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [13]),
        .Q(\gen_sr_div2.gen_sr[7].sr_fall0_r_reg[7]_140 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [27]),
        .Q(\gen_sr_div2.gen_sr[7].sr_fall1_r_reg[7]_124 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [6]),
        .Q(\gen_sr_div2.gen_sr[7].sr_rise0_r_reg[7]_132 ),
        .R(1'b0));
  FDRE \gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_mux_rd_div2.gen_mux_rd[7].mux_rd_fall1_r_reg[7]_0 [20]),
        .Q(\gen_sr_div2.gen_sr[7].sr_rise1_r_reg[7]_116 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'hFFFB0020)) 
    idelay_ld_done_i_1
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .I3(idelay_ld_done_i_2_n_0),
        .I4(idelay_ld_done_reg_n_0),
        .O(idelay_ld_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEAE)) 
    idelay_ld_done_i_2
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(tap_inc_wait_cnt_reg[2]),
        .I3(tap_inc_wait_cnt_reg[3]),
        .I4(tap_inc_wait_cnt_reg[0]),
        .I5(tap_inc_wait_cnt_reg[1]),
        .O(idelay_ld_done_i_2_n_0));
  FDRE idelay_ld_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ld_done_i_1_n_0),
        .Q(idelay_ld_done_reg_n_0),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0E00000002)) 
    idelay_ld_i_1
       (.I0(\gen_pat_match_div2.pat_data_match_valid_r_reg_0 ),
        .I1(\cal2_state_r[2]_i_2_n_0 ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(idelay_ld_done_i_2_n_0),
        .I4(\cal2_state_r[1]_i_2_n_0 ),
        .I5(idelay_ld),
        .O(idelay_ld_i_1_n_0));
  FDRE idelay_ld_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ld_i_1_n_0),
        .Q(idelay_ld),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF000404)) 
    \idelay_tap_cnt_r[0][0][4]_i_1 
       (.I0(Q[1]),
        .I1(idelay_ld),
        .I2(Q[0]),
        .I3(\idelay_tap_cnt_r_reg[0][0][4] ),
        .I4(idelay_ce_int),
        .I5(\idelay_tap_cnt_r_reg[0][0][4]_0 ),
        .O(\po_stg2_wrcal_cnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5555555515555555)) 
    \init_state_r[0]_i_27 
       (.I0(ddr3_ila_wrpath[14]),
        .I1(\init_state_r[3]_i_10 [1]),
        .I2(\init_state_r[3]_i_10 [0]),
        .I3(ddr3_ila_basic),
        .I4(wrlvl_done_r1),
        .I5(ddr3_lm_done_r),
        .O(wrcal_sanity_chk_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h7077)) 
    \init_state_r[1]_i_30 
       (.I0(\init_state_r[3]_i_10 [1]),
        .I1(mem_init_done_r),
        .I2(ddr3_ila_basic),
        .I3(wrlvl_byte_redo),
        .O(rdlvl_stg1_done_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \init_state_r[4]_i_22 
       (.I0(wrlvl_byte_redo),
        .I1(\init_state_r[1]_i_16 ),
        .I2(ddr3_ila_basic),
        .O(wrlvl_byte_redo_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \init_state_r[4]_i_31 
       (.I0(\init_state_r[3]_i_10 [1]),
        .I1(mem_init_done_r),
        .I2(ddr3_ila_basic),
        .I3(wrlvl_byte_redo),
        .O(rdlvl_stg1_done_int_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF40404050)) 
    \input_[0].iserdes_dq_.idelay_dq.idelaye2_i_2 
       (.I0(calib_zero_inputs),
        .I1(\input_[7].iserdes_dq_.idelay_dq.idelaye2 ),
        .I2(idelay_ld),
        .I3(\input_[7].iserdes_dq_.idelay_dq.idelaye2_0 ),
        .I4(\input_[7].iserdes_dq_.idelay_dq.idelaye2_1 ),
        .I5(idelay_ld_rst),
        .O(LD0));
  LUT5 #(
    .INIT(32'h00009009)) 
    \mpr_2to1.stable_idel_cnt[2]_i_4 
       (.I0(mpr_rd_rise0_prev_r),
        .I1(D),
        .I2(mpr_rd_fall1_prev_r),
        .I3(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall1_r_reg[0]_0 ),
        .I4(\mpr_2to1.stable_idel_cnt[2]_i_5_n_0 ),
        .O(mpr_rd_rise0_prev_r_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \mpr_2to1.stable_idel_cnt[2]_i_5 
       (.I0(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_fall0_r_reg[0]_0 ),
        .I1(mpr_rd_fall0_prev_r),
        .I2(\gen_mux_rd_div2.gen_mux_rd[0].mux_rd_rise1_r_reg[0]_0 ),
        .I3(mpr_rd_rise1_prev_r),
        .O(\mpr_2to1.stable_idel_cnt[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \not_empty_wait_cnt[0]_i_1 
       (.I0(ddr3_ila_wrpath[6]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \not_empty_wait_cnt[1]_i_1 
       (.I0(ddr3_ila_wrpath[7]),
        .I1(ddr3_ila_wrpath[6]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \not_empty_wait_cnt[2]_i_1 
       (.I0(ddr3_ila_wrpath[7]),
        .I1(ddr3_ila_wrpath[6]),
        .I2(ddr3_ila_wrpath[8]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \not_empty_wait_cnt[3]_i_1 
       (.I0(ddr3_ila_wrpath[9]),
        .I1(ddr3_ila_wrpath[7]),
        .I2(ddr3_ila_wrpath[6]),
        .I3(ddr3_ila_wrpath[8]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \not_empty_wait_cnt[4]_i_1 
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\cal2_state_r_reg_n_0_[3] ),
        .I2(\not_empty_wait_cnt_reg[4]_0 ),
        .I3(wrcal_rd_wait),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .I5(\cal2_state_r_reg_n_0_[0] ),
        .O(\not_empty_wait_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \not_empty_wait_cnt[4]_i_2 
       (.I0(ddr3_ila_wrpath[10]),
        .I1(ddr3_ila_wrpath[9]),
        .I2(ddr3_ila_wrpath[8]),
        .I3(ddr3_ila_wrpath[6]),
        .I4(ddr3_ila_wrpath[7]),
        .O(p_0_in[4]));
  FDRE \not_empty_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(ddr3_ila_wrpath[6]),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(ddr3_ila_wrpath[7]),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(ddr3_ila_wrpath[8]),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(ddr3_ila_wrpath[9]),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(ddr3_ila_wrpath[10]),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    pat1_data_match_r0
       (.I0(pat1_match_rise0_and_r),
        .I1(pat1_match_fall0_and_r),
        .I2(pat1_match_fall1_and_r),
        .I3(pat1_match_rise1_and_r),
        .O(pat1_data_match_r0__0));
  LUT6 #(
    .INIT(64'hDFDFDFDF08000000)) 
    pat1_detect_i_1
       (.I0(pat1_detect_i_2_n_0),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(pat1_detect_i_3_n_0),
        .I4(\gen_pat_match_div2.pat_data_match_valid_r_reg_0 ),
        .I5(pat1_detect_reg_n_0),
        .O(pat1_detect_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    pat1_detect_i_2
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .O(pat1_detect_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    pat1_detect_i_3
       (.I0(pat1_data_match_r1),
        .I1(pat2_data_match_r),
        .O(pat1_detect_i_3_n_0));
  FDRE pat1_detect_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pat1_detect_i_1_n_0),
        .Q(pat1_detect_reg_n_0),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    pat2_data_match_r0
       (.I0(pat2_match_rise1_and_r),
        .I1(pat2_match_fall1_and_r),
        .I2(pat2_match_rise0_and_r),
        .I3(pat2_match_fall0_and_r),
        .O(pat2_data_match_r0__0));
  FDRE \po_coarse_tap_cnt_reg[0][0] 
       (.C(CLK),
        .CE(p_23_out),
        .D(\po_coarse_tap_cnt_reg[0][2]_0 [6]),
        .Q(ddr3_ila_wrpath[15]),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  FDRE \po_coarse_tap_cnt_reg[0][1] 
       (.C(CLK),
        .CE(p_23_out),
        .D(\po_coarse_tap_cnt_reg[0][2]_0 [7]),
        .Q(ddr3_ila_wrpath[16]),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  FDRE \po_coarse_tap_cnt_reg[0][2] 
       (.C(CLK),
        .CE(p_23_out),
        .D(\po_coarse_tap_cnt_reg[0][2]_0 [8]),
        .Q(ddr3_ila_wrpath[17]),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \po_fine_tap_cnt[0][5]_i_1 
       (.I0(cal2_done_r),
        .I1(cal2_done_r1),
        .O(p_23_out));
  FDRE \po_fine_tap_cnt_reg[0][0] 
       (.C(CLK),
        .CE(p_23_out),
        .D(\po_coarse_tap_cnt_reg[0][2]_0 [0]),
        .Q(ddr3_ila_wrpath[18]),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  FDRE \po_fine_tap_cnt_reg[0][1] 
       (.C(CLK),
        .CE(p_23_out),
        .D(\po_coarse_tap_cnt_reg[0][2]_0 [1]),
        .Q(ddr3_ila_wrpath[19]),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  FDRE \po_fine_tap_cnt_reg[0][2] 
       (.C(CLK),
        .CE(p_23_out),
        .D(\po_coarse_tap_cnt_reg[0][2]_0 [2]),
        .Q(ddr3_ila_wrpath[20]),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  FDRE \po_fine_tap_cnt_reg[0][3] 
       (.C(CLK),
        .CE(p_23_out),
        .D(\po_coarse_tap_cnt_reg[0][2]_0 [3]),
        .Q(ddr3_ila_wrpath[21]),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  FDRE \po_fine_tap_cnt_reg[0][4] 
       (.C(CLK),
        .CE(p_23_out),
        .D(\po_coarse_tap_cnt_reg[0][2]_0 [4]),
        .Q(ddr3_ila_wrpath[22]),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  FDRE \po_fine_tap_cnt_reg[0][5] 
       (.C(CLK),
        .CE(p_23_out),
        .D(\po_coarse_tap_cnt_reg[0][2]_0 [5]),
        .Q(ddr3_ila_wrpath[23]),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  FDRE \po_stg2_wrcal_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(ddr3_ila_wrpath[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \po_stg2_wrcal_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_dqs_cnt_r),
        .Q(Q[1]),
        .R(1'b0));
  FDRE rd_active_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(rd_active_r1),
        .R(1'b0));
  FDRE rd_active_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r1),
        .Q(rd_active_r2),
        .R(1'b0));
  FDRE rd_active_r3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r2),
        .Q(rd_active_r3),
        .R(1'b0));
  FDRE rd_active_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r3),
        .Q(rd_active_r4),
        .R(1'b0));
  FDRE rd_active_r5_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r4),
        .Q(rd_active_r5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tap_inc_wait_cnt[0]_i_1 
       (.I0(tap_inc_wait_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tap_inc_wait_cnt[1]_i_1 
       (.I0(tap_inc_wait_cnt_reg[1]),
        .I1(tap_inc_wait_cnt_reg[0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tap_inc_wait_cnt[2]_i_1 
       (.I0(tap_inc_wait_cnt_reg[2]),
        .I1(tap_inc_wait_cnt_reg[1]),
        .I2(tap_inc_wait_cnt_reg[0]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \tap_inc_wait_cnt[3]_i_1 
       (.I0(\cal2_state_r_reg_n_0_[0] ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r_reg_n_0_[3] ),
        .I3(\cal2_state_r_reg_n_0_[2] ),
        .I4(\not_empty_wait_cnt_reg[4]_0 ),
        .O(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tap_inc_wait_cnt[3]_i_2 
       (.I0(tap_inc_wait_cnt_reg[0]),
        .I1(tap_inc_wait_cnt_reg[1]),
        .I2(tap_inc_wait_cnt_reg[2]),
        .I3(tap_inc_wait_cnt_reg[3]),
        .O(p_0_in__0[3]));
  FDRE \tap_inc_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(tap_inc_wait_cnt_reg[0]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  FDRE \tap_inc_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(tap_inc_wait_cnt_reg[1]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  FDRE \tap_inc_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(tap_inc_wait_cnt_reg[2]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  FDRE \tap_inc_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(tap_inc_wait_cnt_reg[3]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h54005454)) 
    wrcal_done_i_1
       (.I0(\not_empty_wait_cnt_reg[4]_0 ),
        .I1(cal2_done_r),
        .I2(ddr3_ila_basic),
        .I3(wrcal_sanity_chk_r_reg_0),
        .I4(wrcal_sanity_chk),
        .O(wrcal_done_i_1_n_0));
  FDRE wrcal_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_done_i_1_n_0),
        .Q(ddr3_ila_basic),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFB0000AFAF5000)) 
    \wrcal_dqs_cnt_r[0]_i_1 
       (.I0(\wrcal_dqs_cnt_r[0]_i_2_n_0 ),
        .I1(wrcal_sanity_chk),
        .I2(wrcal_sanity_chk_r_reg_0),
        .I3(wrcal_dqs_cnt_r),
        .I4(ddr3_ila_wrpath[0]),
        .I5(\cal2_state_r_reg_n_0_[2] ),
        .O(\wrcal_dqs_cnt_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \wrcal_dqs_cnt_r[0]_i_2 
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .O(\wrcal_dqs_cnt_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB00FB00AF50FF00)) 
    \wrcal_dqs_cnt_r[1]_i_1 
       (.I0(\wrcal_dqs_cnt_r[0]_i_2_n_0 ),
        .I1(wrcal_sanity_chk),
        .I2(wrcal_sanity_chk_r_reg_0),
        .I3(wrcal_dqs_cnt_r),
        .I4(ddr3_ila_wrpath[0]),
        .I5(\cal2_state_r_reg_n_0_[2] ),
        .O(\wrcal_dqs_cnt_r[1]_i_1_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wrcal_dqs_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrcal_dqs_cnt_r[0]_i_1_n_0 ),
        .Q(ddr3_ila_wrpath[0]),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wrcal_dqs_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrcal_dqs_cnt_r[1]_i_1_n_0 ),
        .Q(wrcal_dqs_cnt_r),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFC00000004)) 
    wrcal_pat_err_i_1
       (.I0(wrcal_sanity_chk_r_reg_0),
        .I1(\cal2_state_r_reg_n_0_[3] ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(\cal2_state_r_reg_n_0_[2] ),
        .I5(wrcal_pat_err_reg_0),
        .O(wrcal_pat_err_i_1_n_0));
  FDRE wrcal_pat_err_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_pat_err_i_1_n_0),
        .Q(wrcal_pat_err_reg_0),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  (* srl_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r2_reg_srl2 " *) 
  SRL16E wrcal_pat_resume_r2_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(wrcal_pat_resume_r),
        .Q(wrcal_pat_resume_r2_reg_srl2_n_0));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    wrcal_pat_resume_r_i_1
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(idelay_ld_done_reg_n_0),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(wrcal_pat_resume_r_i_2_n_0),
        .I4(wrcal_pat_resume_r),
        .O(wrcal_pat_resume_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0A00080F080008F0)) 
    wrcal_pat_resume_r_i_2
       (.I0(\cal2_state_r[3]_i_10_n_0 ),
        .I1(\cal2_state_r[0]_i_5_n_0 ),
        .I2(\cal2_state_r_reg_n_0_[3] ),
        .I3(\cal2_state_r_reg_n_0_[2] ),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .I5(\cal2_state_r_reg_n_0_[0] ),
        .O(wrcal_pat_resume_r_i_2_n_0));
  FDRE wrcal_pat_resume_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_pat_resume_r_i_1_n_0),
        .Q(wrcal_pat_resume_r),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  FDRE wrcal_pat_resume_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_pat_resume_r2_reg_srl2_n_0),
        .Q(wrcal_resume_w),
        .R(1'b0));
  FDRE wrcal_prech_req_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal2_prech_req_r),
        .Q(wrcal_prech_req),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    wrcal_sanity_chk_done_i_1
       (.I0(wrcal_sanity_chk_r_reg_0),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r_reg_n_0_[0] ),
        .I3(\cal2_state_r_reg_n_0_[3] ),
        .I4(\cal2_state_r_reg_n_0_[2] ),
        .I5(ddr3_ila_wrpath[14]),
        .O(wrcal_sanity_chk_done_i_1_n_0));
  FDRE wrcal_sanity_chk_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_sanity_chk_done_i_1_n_0),
        .Q(ddr3_ila_wrpath[14]),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    wrcal_sanity_chk_err_i_1
       (.I0(\cal2_state_r_reg_n_0_[0] ),
        .I1(\cal2_state_r_reg_n_0_[3] ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(\cal2_state_r_reg_n_0_[2] ),
        .I4(wrcal_sanity_chk_r_reg_0),
        .I5(ddr3_ila_wrpath[5]),
        .O(wrcal_sanity_chk_err_i_1_n_0));
  FDRE wrcal_sanity_chk_err_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_sanity_chk_err_i_1_n_0),
        .Q(ddr3_ila_wrpath[5]),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  FDRE wrcal_sanity_chk_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_sanity_chk),
        .Q(wrcal_sanity_chk_r_reg_0),
        .R(1'b0));
  FDRE wrlvl_byte_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_byte_done),
        .Q(wrlvl_byte_done_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFDFFFDFF00AA0002)) 
    wrlvl_byte_redo_i_1
       (.I0(early1_data_i_2_n_0),
        .I1(wrlvl_byte_done_r),
        .I2(wrlvl_byte_redo_i_2_n_0),
        .I3(early1_data_i_4_n_0),
        .I4(early1_data_i_5_n_0),
        .I5(wrlvl_byte_redo),
        .O(wrlvl_byte_redo_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h7)) 
    wrlvl_byte_redo_i_2
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(wrlvl_byte_done),
        .O(wrlvl_byte_redo_i_2_n_0));
  FDRE wrlvl_byte_redo_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_byte_redo_i_1_n_0),
        .Q(wrlvl_byte_redo),
        .R(\po_coarse_tap_cnt_reg[0][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h2)) 
    wrlvl_err_i_6
       (.I0(wrlvl_byte_redo),
        .I1(wrlvl_err_i_5),
        .O(wrlvl_byte_redo_reg_0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ddr_phy_wrlvl" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_wrlvl
   (ddr3_ila_wrpath,
    wr_level_done_r5,
    dqs_po_dec_done,
    dqs_po_en_stg2_f,
    po_cnt_dec_reg_0,
    wrlvl_err_reg_0,
    wrlvl_rank_done,
    dqs_po_stg2_f_incdec,
    \FSM_sequential_wl_state_r_reg[0]_0 ,
    \gen_byte_sel_div2.calib_in_common_reg ,
    \gen_byte_sel_div2.calib_in_common_reg_0 ,
    dbg_po_f_inc_r_reg,
    \gen_byte_sel_div2.calib_in_common_reg_1 ,
    \gen_byte_sel_div2.calib_in_common_reg_2 ,
    \gen_byte_sel_div2.calib_in_common_reg_3 ,
    \calib_sel_reg[1] ,
    \gen_byte_sel_div2.calib_in_common_reg_4 ,
    dqs_po_dec_done_reg_0,
    \gen_byte_sel_div2.calib_in_common_reg_5 ,
    \gen_byte_sel_div2.calib_in_common_reg_6 ,
    \calib_sel_reg[1]_0 ,
    \gen_byte_sel_div2.calib_in_common_reg_7 ,
    \corse_cnt_reg[0][1]_0 ,
    done_dqs_tap_inc,
    wrlvl_byte_done,
    Q,
    CLK,
    wrlvl_byte_redo,
    ddr3_ila_basic,
    SR,
    \po_rdval_cnt_reg[8]_0 ,
    ddr3_ila_wrpath_14_sp_1,
    ddr3_vio_sync_out,
    po_stg2_wrcal_cnt,
    wl_sm_start,
    wrlvl_byte_done_reg_0,
    phaser_out,
    phaser_out_0,
    po_stg2_fincdec,
    phaser_out_1,
    calib_zero_inputs,
    phaser_out_2,
    dbg_po_f_inc_r,
    ck_po_stg2_f_indec,
    po_enstg2_f,
    pi_fine_dly_dec_done,
    \single_rank.done_dqs_dec_reg_0 ,
    wrlvl_err_i_3_0,
    \wrlvl_redo_corse_inc_reg[0]_0 ,
    dbg_po_counter_read_val,
    \FSM_sequential_wl_state_r_reg[0]_1 ,
    \FSM_sequential_wl_state_r_reg[0]_2 ,
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_0 ,
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_1 ,
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_2 ,
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_3 ,
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_4 ,
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_5 ,
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_6 ,
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_7 ,
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_8 ,
    \gen_rd[0].rd_data_rise_wl_r_reg[0]_9 ,
    SS);
  output [32:0]ddr3_ila_wrpath;
  output wr_level_done_r5;
  output dqs_po_dec_done;
  output dqs_po_en_stg2_f;
  output po_cnt_dec_reg_0;
  output [1:0]wrlvl_err_reg_0;
  output wrlvl_rank_done;
  output dqs_po_stg2_f_incdec;
  output [0:0]\FSM_sequential_wl_state_r_reg[0]_0 ;
  output \gen_byte_sel_div2.calib_in_common_reg ;
  output \gen_byte_sel_div2.calib_in_common_reg_0 ;
  output dbg_po_f_inc_r_reg;
  output \gen_byte_sel_div2.calib_in_common_reg_1 ;
  output \gen_byte_sel_div2.calib_in_common_reg_2 ;
  output \gen_byte_sel_div2.calib_in_common_reg_3 ;
  output \calib_sel_reg[1] ;
  output \gen_byte_sel_div2.calib_in_common_reg_4 ;
  output dqs_po_dec_done_reg_0;
  output \gen_byte_sel_div2.calib_in_common_reg_5 ;
  output \gen_byte_sel_div2.calib_in_common_reg_6 ;
  output \calib_sel_reg[1]_0 ;
  output \gen_byte_sel_div2.calib_in_common_reg_7 ;
  output \corse_cnt_reg[0][1]_0 ;
  output done_dqs_tap_inc;
  output wrlvl_byte_done;
  input [0:0]Q;
  input CLK;
  input wrlvl_byte_redo;
  input [0:0]ddr3_ila_basic;
  input [1:0]SR;
  input \po_rdval_cnt_reg[8]_0 ;
  input ddr3_ila_wrpath_14_sp_1;
  input [4:0]ddr3_vio_sync_out;
  input [1:0]po_stg2_wrcal_cnt;
  input wl_sm_start;
  input wrlvl_byte_done_reg_0;
  input phaser_out;
  input phaser_out_0;
  input [0:0]po_stg2_fincdec;
  input phaser_out_1;
  input calib_zero_inputs;
  input phaser_out_2;
  input dbg_po_f_inc_r;
  input ck_po_stg2_f_indec;
  input [0:0]po_enstg2_f;
  input pi_fine_dly_dec_done;
  input \single_rank.done_dqs_dec_reg_0 ;
  input wrlvl_err_i_3_0;
  input \wrlvl_redo_corse_inc_reg[0]_0 ;
  input [8:0]dbg_po_counter_read_val;
  input \FSM_sequential_wl_state_r_reg[0]_1 ;
  input \FSM_sequential_wl_state_r_reg[0]_2 ;
  input \gen_rd[0].rd_data_rise_wl_r_reg[0]_0 ;
  input \gen_rd[0].rd_data_rise_wl_r_reg[0]_1 ;
  input \gen_rd[0].rd_data_rise_wl_r_reg[0]_2 ;
  input \gen_rd[0].rd_data_rise_wl_r_reg[0]_3 ;
  input \gen_rd[0].rd_data_rise_wl_r_reg[0]_4 ;
  input [0:0]\gen_rd[0].rd_data_rise_wl_r_reg[0]_5 ;
  input \gen_rd[0].rd_data_rise_wl_r_reg[0]_6 ;
  input [0:0]\gen_rd[0].rd_data_rise_wl_r_reg[0]_7 ;
  input \gen_rd[0].rd_data_rise_wl_r_reg[0]_8 ;
  input \gen_rd[0].rd_data_rise_wl_r_reg[0]_9 ;
  input [0:0]SS;

  wire CLK;
  wire \FSM_sequential_wl_state_r[0]_i_1_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_2_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_3_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_4_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_5_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_6_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_7_n_0 ;
  wire \FSM_sequential_wl_state_r[0]_i_8_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_10_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_11_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_12_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_13_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_14_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_1_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_2_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_3_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_4_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_5_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_6_n_0 ;
  wire \FSM_sequential_wl_state_r[1]_i_9_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_10_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_12_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_13_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_1_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_2_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_3_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_4_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_5_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_6_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_7_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_8_n_0 ;
  wire \FSM_sequential_wl_state_r[2]_i_9_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_10_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_11_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_1_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_2_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_3_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_4_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_5_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_6_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_7_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_8_n_0 ;
  wire \FSM_sequential_wl_state_r[3]_i_9_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_10_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_11_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_12_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_13_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_14_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_15_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_16_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_17_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_18_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_19_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_1_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_2_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_3_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_4_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_5_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_6_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_8_n_0 ;
  wire \FSM_sequential_wl_state_r[4]_i_9_n_0 ;
  wire [0:0]\FSM_sequential_wl_state_r_reg[0]_0 ;
  wire \FSM_sequential_wl_state_r_reg[0]_1 ;
  wire \FSM_sequential_wl_state_r_reg[0]_2 ;
  wire \FSM_sequential_wl_state_r_reg[4]_i_7_n_0 ;
  wire [0:0]Q;
  wire [1:0]SR;
  wire [0:0]SS;
  wire \calib_sel_reg[1] ;
  wire \calib_sel_reg[1]_0 ;
  wire calib_zero_inputs;
  wire ck_po_stg2_f_indec;
  wire corse_cnt;
  wire \corse_cnt[0][0]_i_1_n_0 ;
  wire \corse_cnt[0][1]_i_1_n_0 ;
  wire \corse_cnt[0][1]_i_2_n_0 ;
  wire \corse_cnt[0][1]_i_3_n_0 ;
  wire \corse_cnt[0][2]_i_1_n_0 ;
  wire \corse_cnt[0][2]_i_2_n_0 ;
  wire \corse_cnt[0][2]_i_3_n_0 ;
  wire \corse_cnt[0][2]_i_5_n_0 ;
  wire \corse_cnt[0][2]_i_6_n_0 ;
  wire \corse_cnt[0][2]_i_7_n_0 ;
  wire \corse_cnt_reg[0][1]_0 ;
  wire \corse_cnt_reg_n_0_[0][0] ;
  wire \corse_cnt_reg_n_0_[0][1] ;
  wire \corse_cnt_reg_n_0_[0][2] ;
  wire corse_inc;
  wire \corse_inc[0][0]_i_1_n_0 ;
  wire \corse_inc[0][1]_i_1_n_0 ;
  wire \corse_inc[0][2]_i_1_n_0 ;
  wire \corse_inc[0][2]_i_2_n_0 ;
  wire \corse_inc[0][2]_i_3_n_0 ;
  wire \corse_inc[0][2]_i_5_n_0 ;
  wire [2:0]\corse_inc_reg[0]_2 ;
  wire [67:67]dbg_phy_wrlvl;
  wire [8:0]dbg_po_counter_read_val;
  wire dbg_po_f_inc_r;
  wire dbg_po_f_inc_r_reg;
  wire [0:0]ddr3_ila_basic;
  wire [32:0]\^ddr3_ila_wrpath ;
  wire \ddr3_ila_wrpath[12]_INST_0_i_1_n_0 ;
  wire \ddr3_ila_wrpath[13]_INST_0_i_1_n_0 ;
  wire \ddr3_ila_wrpath[18]_INST_0_i_1_n_0 ;
  wire ddr3_ila_wrpath_14_sn_1;
  wire [4:0]ddr3_vio_sync_out;
  wire done_dqs_tap_inc;
  wire dq_cnt_inc_i_1_n_0;
  wire dq_cnt_inc_i_2_n_0;
  wire dq_cnt_inc_i_3_n_0;
  wire dq_cnt_inc_reg_n_0;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire [1:0]dqs_count_r;
  wire \dqs_count_r[0]_i_1_n_0 ;
  wire \dqs_count_r[0]_i_2_n_0 ;
  wire \dqs_count_r[0]_i_3_n_0 ;
  wire \dqs_count_r[0]_i_4_n_0 ;
  wire \dqs_count_r[0]_i_5_n_0 ;
  wire \dqs_count_r[0]_i_6_n_0 ;
  wire \dqs_count_r[1]_i_1_n_0 ;
  wire \dqs_count_r[1]_i_2_n_0 ;
  wire \dqs_count_r[1]_i_4_n_0 ;
  wire \dqs_count_r[1]_i_5_n_0 ;
  wire \dqs_count_r[1]_i_6_n_0 ;
  wire \dqs_count_r[1]_i_7_n_0 ;
  wire \dqs_count_r[1]_i_8_n_0 ;
  wire \dqs_count_r[1]_i_9_n_0 ;
  wire \dqs_count_r_reg[1]_i_3_n_0 ;
  wire dqs_po_dec_done;
  wire dqs_po_dec_done_reg_0;
  wire dqs_po_en_stg2_f;
  wire dqs_po_en_stg2_f_i_1_n_0;
  wire dqs_po_stg2_f_incdec;
  wire dqs_po_stg2_f_incdec_i_1_n_0;
  wire dqs_po_stg2_f_incdec_i_2_n_0;
  wire dqs_wl_po_stg2_c_incdec_i_1_n_0;
  wire \final_coarse_tap_reg_n_0_[0][0] ;
  wire \final_coarse_tap_reg_n_0_[0][1] ;
  wire \final_coarse_tap_reg_n_0_[0][2] ;
  wire final_val;
  wire fine_dec_cnt;
  wire \fine_dec_cnt[0]_i_1_n_0 ;
  wire \fine_dec_cnt[1]_i_1_n_0 ;
  wire \fine_dec_cnt[2]_i_1_n_0 ;
  wire \fine_dec_cnt[3]_i_1_n_0 ;
  wire \fine_dec_cnt[3]_i_2_n_0 ;
  wire \fine_dec_cnt[4]_i_1_n_0 ;
  wire \fine_dec_cnt[5]_i_10_n_0 ;
  wire \fine_dec_cnt[5]_i_2_n_0 ;
  wire \fine_dec_cnt[5]_i_3_n_0 ;
  wire \fine_dec_cnt[5]_i_4_n_0 ;
  wire \fine_dec_cnt[5]_i_5_n_0 ;
  wire \fine_dec_cnt[5]_i_6_n_0 ;
  wire \fine_dec_cnt[5]_i_7_n_0 ;
  wire \fine_dec_cnt[5]_i_8_n_0 ;
  wire \fine_dec_cnt[5]_i_9_n_0 ;
  wire \fine_dec_cnt_reg_n_0_[0] ;
  wire \fine_dec_cnt_reg_n_0_[1] ;
  wire \fine_dec_cnt_reg_n_0_[2] ;
  wire \fine_dec_cnt_reg_n_0_[3] ;
  wire \fine_dec_cnt_reg_n_0_[4] ;
  wire \fine_dec_cnt_reg_n_0_[5] ;
  wire fine_inc;
  wire \fine_inc[0][0]_i_1_n_0 ;
  wire \fine_inc[0][1]_i_1_n_0 ;
  wire \fine_inc[0][2]_i_1_n_0 ;
  wire \fine_inc[0][3]_i_1_n_0 ;
  wire \fine_inc[0][3]_i_2_n_0 ;
  wire \fine_inc[0][4]_i_1_n_0 ;
  wire \fine_inc[0][4]_i_2_n_0 ;
  wire \fine_inc[0][5]_i_2_n_0 ;
  wire \fine_inc[0][5]_i_3_n_0 ;
  wire \fine_inc[0][5]_i_4_n_0 ;
  wire [5:0]\fine_inc_reg[0]_3 ;
  wire flag_ck_negedge09_out;
  wire flag_ck_negedge_i_1_n_0;
  wire flag_ck_negedge_i_2_n_0;
  wire flag_ck_negedge_i_4_n_0;
  wire flag_ck_negedge_i_5_n_0;
  wire flag_ck_negedge_i_6_n_0;
  wire flag_ck_negedge_reg_n_0;
  wire flag_init;
  wire flag_init_i_1_n_0;
  wire flag_init_i_2_n_0;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire \gen_byte_sel_div2.calib_in_common_reg_0 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_1 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_2 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_3 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_4 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_5 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_6 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_7 ;
  wire \gen_final_tap[0].final_val_reg_n_0_[0][0] ;
  wire \gen_final_tap[0].final_val_reg_n_0_[0][1] ;
  wire \gen_final_tap[0].final_val_reg_n_0_[0][2] ;
  wire \gen_final_tap[0].final_val_reg_n_0_[0][3] ;
  wire \gen_final_tap[0].final_val_reg_n_0_[0][4] ;
  wire \gen_final_tap[0].final_val_reg_n_0_[0][5] ;
  wire \gen_rd[0].rd_data_rise_wl_r[0]_i_1_n_0 ;
  wire \gen_rd[0].rd_data_rise_wl_r[0]_i_2_n_0 ;
  wire \gen_rd[0].rd_data_rise_wl_r_reg[0]_0 ;
  wire \gen_rd[0].rd_data_rise_wl_r_reg[0]_1 ;
  wire \gen_rd[0].rd_data_rise_wl_r_reg[0]_2 ;
  wire \gen_rd[0].rd_data_rise_wl_r_reg[0]_3 ;
  wire \gen_rd[0].rd_data_rise_wl_r_reg[0]_4 ;
  wire [0:0]\gen_rd[0].rd_data_rise_wl_r_reg[0]_5 ;
  wire \gen_rd[0].rd_data_rise_wl_r_reg[0]_6 ;
  wire [0:0]\gen_rd[0].rd_data_rise_wl_r_reg[0]_7 ;
  wire \gen_rd[0].rd_data_rise_wl_r_reg[0]_8 ;
  wire \gen_rd[0].rd_data_rise_wl_r_reg[0]_9 ;
  wire \gen_rd[0].rd_data_rise_wl_r_reg_n_0_[0] ;
  wire \incdec_wait_cnt[3]_i_1_n_0 ;
  wire [3:0]incdec_wait_cnt_reg;
  wire inhibit_edge_detect_r_i_1_n_0;
  wire inhibit_edge_detect_r_i_2_n_0;
  wire inhibit_edge_detect_r_i_3_n_0;
  wire inhibit_edge_detect_r_i_4_n_0;
  wire inhibit_edge_detect_r_i_5_n_0;
  wire inhibit_edge_detect_r_i_6_n_0;
  wire inhibit_edge_detect_r_i_7_n_0;
  wire inhibit_edge_detect_r_reg_n_0;
  wire [3:0]p_0_in;
  wire [3:0]p_0_in__0;
  wire phaser_out;
  wire phaser_out_0;
  wire phaser_out_1;
  wire phaser_out_2;
  wire phy_ctl_ready_r4_reg_srl4_n_0;
  wire phy_ctl_ready_r5;
  wire phy_ctl_ready_r6_reg_n_0;
  wire pi_fine_dly_dec_done;
  wire po_cnt_dec_i_1_n_0;
  wire po_cnt_dec_i_2_n_0;
  wire po_cnt_dec_reg_0;
  wire po_dec_done;
  wire po_dec_done_i_1_n_0;
  wire po_dec_done_i_2_n_0;
  wire [0:0]po_enstg2_f;
  wire [8:0]po_rdval_cnt;
  wire \po_rdval_cnt[0]_i_1_n_0 ;
  wire \po_rdval_cnt[1]_i_1_n_0 ;
  wire \po_rdval_cnt[2]_i_1_n_0 ;
  wire \po_rdval_cnt[3]_i_1_n_0 ;
  wire \po_rdval_cnt[3]_i_2_n_0 ;
  wire \po_rdval_cnt[4]_i_1_n_0 ;
  wire \po_rdval_cnt[4]_i_2_n_0 ;
  wire \po_rdval_cnt[5]_i_1_n_0 ;
  wire \po_rdval_cnt[6]_i_1_n_0 ;
  wire \po_rdval_cnt[6]_i_2_n_0 ;
  wire \po_rdval_cnt[6]_i_3_n_0 ;
  wire \po_rdval_cnt[7]_i_1_n_0 ;
  wire \po_rdval_cnt[8]_i_1_n_0 ;
  wire \po_rdval_cnt[8]_i_2_n_0 ;
  wire \po_rdval_cnt[8]_i_3_n_0 ;
  wire \po_rdval_cnt[8]_i_4_n_0 ;
  wire \po_rdval_cnt[8]_i_5_n_0 ;
  wire \po_rdval_cnt_reg[8]_0 ;
  wire [2:2]po_stg2_cincdec;
  wire [0:0]po_stg2_fincdec;
  wire [1:0]po_stg2_wrcal_cnt;
  wire \rank_cnt_r[0]_i_1_n_0 ;
  wire \rank_cnt_r[1]_i_1_n_0 ;
  wire \rank_cnt_r[1]_i_2_n_0 ;
  wire \rank_cnt_r_reg_n_0_[0] ;
  wire \rank_cnt_r_reg_n_0_[1] ;
  wire \rd_data_edge_detect_r[0]_i_1_n_0 ;
  wire \rd_data_edge_detect_r[0]_i_2_n_0 ;
  wire \rd_data_previous_r[0]_i_1_n_0 ;
  wire \rd_data_previous_r[0]_i_2_n_0 ;
  wire \rd_data_previous_r[0]_i_3_n_0 ;
  wire \rd_data_previous_r_reg_n_0_[0] ;
  wire \single_rank.done_dqs_dec_i_1_n_0 ;
  wire \single_rank.done_dqs_dec_reg_0 ;
  wire \smallest[0][5]_i_1_n_0 ;
  wire [5:0]\smallest_reg[0]_0 ;
  wire stable_cnt;
  wire stable_cnt0;
  wire \stable_cnt[3]_i_10_n_0 ;
  wire \stable_cnt[3]_i_11_n_0 ;
  wire \stable_cnt[3]_i_4_n_0 ;
  wire \stable_cnt[3]_i_5_n_0 ;
  wire \stable_cnt[3]_i_6_n_0 ;
  wire \stable_cnt[3]_i_7_n_0 ;
  wire \stable_cnt[3]_i_8_n_0 ;
  wire \stable_cnt[3]_i_9_n_0 ;
  wire \stable_cnt_reg_n_0_[0] ;
  wire \stable_cnt_reg_n_0_[1] ;
  wire \stable_cnt_reg_n_0_[2] ;
  wire \stable_cnt_reg_n_0_[3] ;
  wire wait_cnt0;
  wire [3:0]wait_cnt0__0;
  wire \wait_cnt[1]_i_1_n_0 ;
  wire [3:0]wait_cnt_reg;
  wire wl_corse_cnt;
  wire [2:0]\wl_corse_cnt_reg[0][0]_1 ;
  wire \wl_dqs_tap_count_r[0][0][5]_i_2_n_0 ;
  wire \wl_dqs_tap_count_r_reg_n_0_[0][0][0] ;
  wire \wl_dqs_tap_count_r_reg_n_0_[0][0][1] ;
  wire \wl_dqs_tap_count_r_reg_n_0_[0][0][2] ;
  wire \wl_dqs_tap_count_r_reg_n_0_[0][0][3] ;
  wire \wl_dqs_tap_count_r_reg_n_0_[0][0][4] ;
  wire \wl_dqs_tap_count_r_reg_n_0_[0][0][5] ;
  wire wl_edge_detect_valid_r_i_1_n_0;
  wire wl_sm_start;
  wire \wl_state_r1_reg_n_0_[0] ;
  wire \wl_state_r1_reg_n_0_[1] ;
  wire \wl_state_r1_reg_n_0_[2] ;
  wire \wl_state_r1_reg_n_0_[3] ;
  wire \wl_state_r1_reg_n_0_[4] ;
  wire [4:1]wl_state_r__0;
  wire wl_tap_count_r;
  wire \wl_tap_count_r[0]_i_1_n_0 ;
  wire \wl_tap_count_r[1]_i_1_n_0 ;
  wire \wl_tap_count_r[2]_i_1_n_0 ;
  wire \wl_tap_count_r[2]_i_2_n_0 ;
  wire \wl_tap_count_r[3]_i_1_n_0 ;
  wire \wl_tap_count_r[4]_i_1_n_0 ;
  wire \wl_tap_count_r[4]_i_2_n_0 ;
  wire \wl_tap_count_r[5]_i_2_n_0 ;
  wire \wl_tap_count_r[5]_i_3_n_0 ;
  wire \wl_tap_count_r[5]_i_4_n_0 ;
  wire \wl_tap_count_r[5]_i_5_n_0 ;
  wire \wl_tap_count_r[5]_i_6_n_0 ;
  wire wr_level_done_i_1_n_0;
  wire wr_level_done_r;
  wire wr_level_done_r1;
  wire wr_level_done_r2;
  wire wr_level_done_r3;
  wire wr_level_done_r4;
  wire wr_level_done_r5;
  wire wr_level_done_r_i_1_n_0;
  wire wr_level_done_r_reg_n_0;
  wire wr_level_start_r;
  wire wrlvl_byte_done;
  wire wrlvl_byte_done_i_1_n_0;
  wire wrlvl_byte_done_reg_0;
  wire wrlvl_byte_redo;
  wire wrlvl_byte_redo_r;
  wire wrlvl_err_i_1_n_0;
  wire wrlvl_err_i_2_n_0;
  wire wrlvl_err_i_3_0;
  wire wrlvl_err_i_3_n_0;
  wire wrlvl_err_i_4_n_0;
  wire wrlvl_err_i_5_n_0;
  wire [1:0]wrlvl_err_reg_0;
  wire wrlvl_rank_done;
  wire wrlvl_rank_done_r_i_1_n_0;
  wire wrlvl_rank_done_r_i_2_n_0;
  wire wrlvl_rank_done_r_i_3_n_0;
  wire wrlvl_redo_corse_inc;
  wire \wrlvl_redo_corse_inc[0]_i_1_n_0 ;
  wire \wrlvl_redo_corse_inc[1]_i_1_n_0 ;
  wire \wrlvl_redo_corse_inc[1]_i_2_n_0 ;
  wire \wrlvl_redo_corse_inc[2]_i_1_n_0 ;
  wire \wrlvl_redo_corse_inc[2]_i_2_n_0 ;
  wire \wrlvl_redo_corse_inc[2]_i_4_n_0 ;
  wire \wrlvl_redo_corse_inc[2]_i_5_n_0 ;
  wire \wrlvl_redo_corse_inc_reg[0]_0 ;
  wire \wrlvl_redo_corse_inc_reg_n_0_[0] ;
  wire \wrlvl_redo_corse_inc_reg_n_0_[1] ;
  wire \wrlvl_redo_corse_inc_reg_n_0_[2] ;

  assign ddr3_ila_wrpath[32:7] = \^ddr3_ila_wrpath [32:7];
  assign ddr3_ila_wrpath[6:5] = dqs_count_r;
  assign ddr3_ila_wrpath[4:0] = \^ddr3_ila_wrpath [4:0];
  assign ddr3_ila_wrpath_14_sn_1 = ddr3_ila_wrpath_14_sp_1;
  LUT6 #(
    .INIT(64'hABABABABAB00ABAB)) 
    \FSM_sequential_wl_state_r[0]_i_1 
       (.I0(\FSM_sequential_wl_state_r[0]_i_2_n_0 ),
        .I1(wl_state_r__0[1]),
        .I2(\FSM_sequential_wl_state_r[0]_i_3_n_0 ),
        .I3(\FSM_sequential_wl_state_r[1]_i_3_n_0 ),
        .I4(\FSM_sequential_wl_state_r[0]_i_4_n_0 ),
        .I5(\FSM_sequential_wl_state_r[1]_i_2_n_0 ),
        .O(\FSM_sequential_wl_state_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8080808FFFFFFFFF)) 
    \FSM_sequential_wl_state_r[0]_i_2 
       (.I0(\corse_inc[0][2]_i_3_n_0 ),
        .I1(wr_level_done_r5),
        .I2(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I3(wl_state_r__0[4]),
        .I4(\FSM_sequential_wl_state_r[0]_i_5_n_0 ),
        .I5(\FSM_sequential_wl_state_r[0]_i_6_n_0 ),
        .O(\FSM_sequential_wl_state_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0D2D0D2DCDEDFDE)) 
    \FSM_sequential_wl_state_r[0]_i_3 
       (.I0(wl_state_r__0[4]),
        .I1(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I2(wl_state_r__0[2]),
        .I3(\fine_dec_cnt[5]_i_5_n_0 ),
        .I4(wl_state_r__0[3]),
        .I5(\FSM_sequential_wl_state_r[0]_i_7_n_0 ),
        .O(\FSM_sequential_wl_state_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_wl_state_r[0]_i_4 
       (.I0(dqs_count_r[0]),
        .I1(dqs_count_r[1]),
        .O(\FSM_sequential_wl_state_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000200000000)) 
    \FSM_sequential_wl_state_r[0]_i_5 
       (.I0(wrlvl_byte_redo),
        .I1(\wrlvl_redo_corse_inc_reg_n_0_[1] ),
        .I2(\wrlvl_redo_corse_inc_reg_n_0_[0] ),
        .I3(\wrlvl_redo_corse_inc_reg_n_0_[2] ),
        .I4(wl_state_r__0[2]),
        .I5(wl_state_r__0[3]),
        .O(\FSM_sequential_wl_state_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBABBBBBBBBBBBBB)) 
    \FSM_sequential_wl_state_r[0]_i_6 
       (.I0(\corse_cnt[0][2]_i_3_n_0 ),
        .I1(\FSM_sequential_wl_state_r[0]_i_8_n_0 ),
        .I2(\stable_cnt[3]_i_9_n_0 ),
        .I3(wl_state_r__0[3]),
        .I4(\corse_cnt_reg[0][1]_0 ),
        .I5(wrlvl_byte_redo),
        .O(\FSM_sequential_wl_state_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFA3FFA0FFA3FFA3F)) 
    \FSM_sequential_wl_state_r[0]_i_7 
       (.I0(\FSM_sequential_wl_state_r[4]_i_11_n_0 ),
        .I1(\fine_dec_cnt[5]_i_5_n_0 ),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[3]),
        .I4(\corse_cnt_reg[0][1]_0 ),
        .I5(wrlvl_byte_redo),
        .O(\FSM_sequential_wl_state_r[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0F0D0D0D0D0D0)) 
    \FSM_sequential_wl_state_r[0]_i_8 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[2]),
        .I2(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I3(\^ddr3_ila_wrpath [7]),
        .I4(dbg_phy_wrlvl),
        .I5(\FSM_sequential_wl_state_r[3]_i_4_n_0 ),
        .O(\FSM_sequential_wl_state_r[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD0D0D0DD)) 
    \FSM_sequential_wl_state_r[1]_i_1 
       (.I0(\FSM_sequential_wl_state_r[1]_i_2_n_0 ),
        .I1(\FSM_sequential_wl_state_r[1]_i_3_n_0 ),
        .I2(\FSM_sequential_wl_state_r[1]_i_4_n_0 ),
        .I3(\FSM_sequential_wl_state_r[1]_i_5_n_0 ),
        .I4(\FSM_sequential_wl_state_r[1]_i_6_n_0 ),
        .O(\FSM_sequential_wl_state_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_wl_state_r[1]_i_10 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[4]),
        .O(\FSM_sequential_wl_state_r[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8F0F8F0000F000F0)) 
    \FSM_sequential_wl_state_r[1]_i_11 
       (.I0(dbg_phy_wrlvl),
        .I1(\^ddr3_ila_wrpath [7]),
        .I2(wl_state_r__0[4]),
        .I3(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I4(\FSM_sequential_wl_state_r[1]_i_14_n_0 ),
        .I5(wl_state_r__0[3]),
        .O(\FSM_sequential_wl_state_r[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FFF0F0100F00)) 
    \FSM_sequential_wl_state_r[1]_i_12 
       (.I0(\stable_cnt[3]_i_8_n_0 ),
        .I1(\rd_data_previous_r_reg_n_0_[0] ),
        .I2(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I3(wl_state_r__0[4]),
        .I4(wl_state_r__0[3]),
        .I5(wl_state_r__0[2]),
        .O(\FSM_sequential_wl_state_r[1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \FSM_sequential_wl_state_r[1]_i_13 
       (.I0(wl_state_r__0[4]),
        .I1(\fine_dec_cnt[5]_i_5_n_0 ),
        .I2(wl_state_r__0[1]),
        .O(\FSM_sequential_wl_state_r[1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \FSM_sequential_wl_state_r[1]_i_14 
       (.I0(wrlvl_byte_redo),
        .I1(\wrlvl_redo_corse_inc_reg_n_0_[1] ),
        .I2(\wrlvl_redo_corse_inc_reg_n_0_[0] ),
        .I3(\wrlvl_redo_corse_inc_reg_n_0_[2] ),
        .O(\FSM_sequential_wl_state_r[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_wl_state_r[1]_i_2 
       (.I0(\fine_inc_reg[0]_3 [5]),
        .I1(\fine_inc_reg[0]_3 [3]),
        .I2(\fine_inc_reg[0]_3 [1]),
        .I3(\fine_inc_reg[0]_3 [0]),
        .I4(\fine_inc_reg[0]_3 [2]),
        .I5(\fine_inc_reg[0]_3 [4]),
        .O(\FSM_sequential_wl_state_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCFC7FFFF)) 
    \FSM_sequential_wl_state_r[1]_i_3 
       (.I0(\FSM_sequential_wl_state_r[4]_i_13_n_0 ),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[4]),
        .I3(\FSM_sequential_wl_state_r_reg[0]_1 ),
        .I4(\FSM_sequential_wl_state_r[2]_i_4_n_0 ),
        .I5(\FSM_sequential_wl_state_r_reg[0]_2 ),
        .O(\FSM_sequential_wl_state_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h440F440044004400)) 
    \FSM_sequential_wl_state_r[1]_i_4 
       (.I0(\FSM_sequential_wl_state_r[4]_i_13_n_0 ),
        .I1(\FSM_sequential_wl_state_r[1]_i_9_n_0 ),
        .I2(\FSM_sequential_wl_state_r[1]_i_10_n_0 ),
        .I3(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I4(wrlvl_byte_redo),
        .I5(\stable_cnt[3]_i_9_n_0 ),
        .O(\FSM_sequential_wl_state_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA888888888888888)) 
    \FSM_sequential_wl_state_r[1]_i_5 
       (.I0(\FSM_sequential_wl_state_r[2]_i_4_n_0 ),
        .I1(\FSM_sequential_wl_state_r[1]_i_11_n_0 ),
        .I2(\^ddr3_ila_wrpath [7]),
        .I3(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I4(wl_state_r__0[3]),
        .I5(\FSM_sequential_wl_state_r[3]_i_4_n_0 ),
        .O(\FSM_sequential_wl_state_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF800FFFFF800F800)) 
    \FSM_sequential_wl_state_r[1]_i_6 
       (.I0(wl_state_r__0[2]),
        .I1(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I2(\FSM_sequential_wl_state_r[2]_i_5_n_0 ),
        .I3(wl_state_r__0[1]),
        .I4(\FSM_sequential_wl_state_r[1]_i_12_n_0 ),
        .I5(\FSM_sequential_wl_state_r[1]_i_13_n_0 ),
        .O(\FSM_sequential_wl_state_r[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_wl_state_r[1]_i_9 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[2]),
        .O(\FSM_sequential_wl_state_r[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEE0EEE)) 
    \FSM_sequential_wl_state_r[2]_i_1 
       (.I0(\FSM_sequential_wl_state_r[2]_i_2_n_0 ),
        .I1(\FSM_sequential_wl_state_r[2]_i_3_n_0 ),
        .I2(\FSM_sequential_wl_state_r[2]_i_4_n_0 ),
        .I3(\FSM_sequential_wl_state_r[2]_i_5_n_0 ),
        .I4(dbg_phy_wrlvl),
        .I5(\FSM_sequential_wl_state_r[3]_i_4_n_0 ),
        .O(\FSM_sequential_wl_state_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_sequential_wl_state_r[2]_i_10 
       (.I0(wl_state_r__0[4]),
        .I1(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I2(wl_state_r__0[2]),
        .I3(wl_state_r__0[1]),
        .O(\FSM_sequential_wl_state_r[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h011F077F077F077F)) 
    \FSM_sequential_wl_state_r[2]_i_11 
       (.I0(\corse_cnt_reg_n_0_[0][1] ),
        .I1(\wrlvl_redo_corse_inc_reg_n_0_[1] ),
        .I2(\corse_cnt_reg_n_0_[0][2] ),
        .I3(\wrlvl_redo_corse_inc_reg_n_0_[2] ),
        .I4(\corse_cnt_reg_n_0_[0][0] ),
        .I5(\wrlvl_redo_corse_inc_reg_n_0_[0] ),
        .O(\corse_cnt_reg[0][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \FSM_sequential_wl_state_r[2]_i_12 
       (.I0(wl_state_r__0[2]),
        .I1(\wrlvl_redo_corse_inc_reg_n_0_[2] ),
        .I2(\wrlvl_redo_corse_inc_reg_n_0_[0] ),
        .I3(\wrlvl_redo_corse_inc_reg_n_0_[1] ),
        .I4(wrlvl_byte_redo),
        .O(\FSM_sequential_wl_state_r[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hDDFDDDDDDDDDDDDD)) 
    \FSM_sequential_wl_state_r[2]_i_13 
       (.I0(wl_state_r__0[3]),
        .I1(\wrlvl_redo_corse_inc[2]_i_2_n_0 ),
        .I2(wl_state_r__0[2]),
        .I3(wr_level_done_r_reg_n_0),
        .I4(wr_level_start_r),
        .I5(wl_sm_start),
        .O(\FSM_sequential_wl_state_r[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FF4040)) 
    \FSM_sequential_wl_state_r[2]_i_2 
       (.I0(\fine_dec_cnt[5]_i_5_n_0 ),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[4]),
        .I3(\FSM_sequential_wl_state_r[2]_i_6_n_0 ),
        .I4(wl_state_r__0[1]),
        .I5(wl_state_r__0[2]),
        .O(\FSM_sequential_wl_state_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000EFE0EFE0EFE0)) 
    \FSM_sequential_wl_state_r[2]_i_3 
       (.I0(\FSM_sequential_wl_state_r[2]_i_7_n_0 ),
        .I1(\FSM_sequential_wl_state_r[2]_i_8_n_0 ),
        .I2(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I3(\FSM_sequential_wl_state_r[2]_i_9_n_0 ),
        .I4(dq_cnt_inc_reg_n_0),
        .I5(\FSM_sequential_wl_state_r[2]_i_10_n_0 ),
        .O(\FSM_sequential_wl_state_r[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_wl_state_r[2]_i_4 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[2]),
        .O(\FSM_sequential_wl_state_r[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F00000000000000)) 
    \FSM_sequential_wl_state_r[2]_i_5 
       (.I0(\corse_cnt_reg_n_0_[0][2] ),
        .I1(\corse_cnt_reg_n_0_[0][1] ),
        .I2(\corse_cnt_reg_n_0_[0][0] ),
        .I3(\^ddr3_ila_wrpath [7]),
        .I4(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I5(wl_state_r__0[3]),
        .O(\FSM_sequential_wl_state_r[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hFFDFCFCF)) 
    \FSM_sequential_wl_state_r[2]_i_6 
       (.I0(\stable_cnt[3]_i_9_n_0 ),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[4]),
        .I3(\corse_cnt_reg[0][1]_0 ),
        .I4(wrlvl_byte_redo),
        .O(\FSM_sequential_wl_state_r[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC334C3F4033403F4)) 
    \FSM_sequential_wl_state_r[2]_i_7 
       (.I0(\FSM_sequential_wl_state_r[4]_i_11_n_0 ),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[2]),
        .I3(wl_state_r__0[1]),
        .I4(wr_level_done_r5),
        .I5(\FSM_sequential_wl_state_r[4]_i_13_n_0 ),
        .O(\FSM_sequential_wl_state_r[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF00CF10CF00CF00C)) 
    \FSM_sequential_wl_state_r[2]_i_8 
       (.I0(\fine_dec_cnt[5]_i_5_n_0 ),
        .I1(wl_state_r__0[1]),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[4]),
        .I4(\corse_cnt_reg[0][1]_0 ),
        .I5(wrlvl_byte_redo),
        .O(\FSM_sequential_wl_state_r[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF5504)) 
    \FSM_sequential_wl_state_r[2]_i_9 
       (.I0(wrlvl_byte_redo),
        .I1(wl_sm_start),
        .I2(wr_level_done_r5),
        .I3(\FSM_sequential_wl_state_r[4]_i_13_n_0 ),
        .I4(\FSM_sequential_wl_state_r[2]_i_12_n_0 ),
        .I5(\FSM_sequential_wl_state_r[2]_i_13_n_0 ),
        .O(\FSM_sequential_wl_state_r[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEE0EE)) 
    \FSM_sequential_wl_state_r[3]_i_1 
       (.I0(\FSM_sequential_wl_state_r[3]_i_2_n_0 ),
        .I1(\FSM_sequential_wl_state_r[3]_i_3_n_0 ),
        .I2(\FSM_sequential_wl_state_r[3]_i_4_n_0 ),
        .I3(\FSM_sequential_wl_state_r[3]_i_5_n_0 ),
        .I4(\FSM_sequential_wl_state_r[3]_i_6_n_0 ),
        .I5(\FSM_sequential_wl_state_r[3]_i_7_n_0 ),
        .O(\FSM_sequential_wl_state_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8899889988998889)) 
    \FSM_sequential_wl_state_r[3]_i_10 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[2]),
        .I2(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I3(wl_state_r__0[4]),
        .I4(\rd_data_previous_r_reg_n_0_[0] ),
        .I5(\stable_cnt[3]_i_8_n_0 ),
        .O(\FSM_sequential_wl_state_r[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000D00DDDDDDDD)) 
    \FSM_sequential_wl_state_r[3]_i_11 
       (.I0(\fine_dec_cnt[5]_i_5_n_0 ),
        .I1(wl_state_r__0[1]),
        .I2(wr_level_done_r5),
        .I3(wl_sm_start),
        .I4(wrlvl_byte_redo),
        .I5(inhibit_edge_detect_r_i_5_n_0),
        .O(\FSM_sequential_wl_state_r[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBBBBAAAAAAAA)) 
    \FSM_sequential_wl_state_r[3]_i_2 
       (.I0(\FSM_sequential_wl_state_r[3]_i_8_n_0 ),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[1]),
        .I3(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I4(\fine_dec_cnt[5]_i_5_n_0 ),
        .I5(\FSM_sequential_wl_state_r[3]_i_9_n_0 ),
        .O(\FSM_sequential_wl_state_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0A000B0A0A0B0B0)) 
    \FSM_sequential_wl_state_r[3]_i_3 
       (.I0(\FSM_sequential_wl_state_r[3]_i_10_n_0 ),
        .I1(\FSM_sequential_wl_state_r[3]_i_11_n_0 ),
        .I2(wl_state_r__0[3]),
        .I3(\FSM_sequential_wl_state_r[4]_i_15_n_0 ),
        .I4(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I5(wl_state_r__0[2]),
        .O(\FSM_sequential_wl_state_r[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \FSM_sequential_wl_state_r[3]_i_4 
       (.I0(\^ddr3_ila_wrpath [22]),
        .I1(\^ddr3_ila_wrpath [23]),
        .I2(\^ddr3_ila_wrpath [21]),
        .O(\FSM_sequential_wl_state_r[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \FSM_sequential_wl_state_r[3]_i_5 
       (.I0(\corse_cnt_reg_n_0_[0][0] ),
        .I1(\corse_cnt_reg_n_0_[0][1] ),
        .I2(\corse_cnt_reg_n_0_[0][2] ),
        .O(\FSM_sequential_wl_state_r[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_wl_state_r[3]_i_6 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[3]),
        .O(\FSM_sequential_wl_state_r[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_wl_state_r[3]_i_7 
       (.I0(wl_state_r__0[2]),
        .I1(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(\FSM_sequential_wl_state_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8989898900008000)) 
    \FSM_sequential_wl_state_r[3]_i_8 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[1]),
        .I2(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I3(\^ddr3_ila_wrpath [7]),
        .I4(dbg_phy_wrlvl),
        .I5(wl_state_r__0[2]),
        .O(\FSM_sequential_wl_state_r[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF2200FFF500)) 
    \FSM_sequential_wl_state_r[3]_i_9 
       (.I0(wl_state_r__0[1]),
        .I1(dq_cnt_inc_reg_n_0),
        .I2(\fine_dec_cnt[5]_i_6_n_0 ),
        .I3(wl_state_r__0[4]),
        .I4(wl_state_r__0[2]),
        .I5(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(\FSM_sequential_wl_state_r[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0054FF54)) 
    \FSM_sequential_wl_state_r[4]_i_1 
       (.I0(\FSM_sequential_wl_state_r[4]_i_3_n_0 ),
        .I1(\FSM_sequential_wl_state_r[4]_i_4_n_0 ),
        .I2(\FSM_sequential_wl_state_r[4]_i_5_n_0 ),
        .I3(wl_state_r__0[4]),
        .I4(\FSM_sequential_wl_state_r[4]_i_6_n_0 ),
        .I5(\FSM_sequential_wl_state_r_reg[4]_i_7_n_0 ),
        .O(\FSM_sequential_wl_state_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_wl_state_r[4]_i_10 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[2]),
        .O(\FSM_sequential_wl_state_r[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_sequential_wl_state_r[4]_i_11 
       (.I0(\rd_data_previous_r_reg_n_0_[0] ),
        .I1(\stable_cnt_reg_n_0_[3] ),
        .I2(\stable_cnt_reg_n_0_[1] ),
        .I3(\stable_cnt_reg_n_0_[2] ),
        .O(\FSM_sequential_wl_state_r[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF4FF440044004400)) 
    \FSM_sequential_wl_state_r[4]_i_12 
       (.I0(\FSM_sequential_wl_state_r[4]_i_19_n_0 ),
        .I1(wl_state_r__0[4]),
        .I2(\FSM_sequential_wl_state_r[4]_i_15_n_0 ),
        .I3(wl_state_r__0[3]),
        .I4(wl_state_r__0[2]),
        .I5(wrlvl_rank_done_r_i_3_n_0),
        .O(\FSM_sequential_wl_state_r[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_wl_state_r[4]_i_13 
       (.I0(\corse_inc_reg[0]_2 [2]),
        .I1(\corse_inc_reg[0]_2 [0]),
        .I2(\corse_inc_reg[0]_2 [1]),
        .O(\FSM_sequential_wl_state_r[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDDFDDDFDD)) 
    \FSM_sequential_wl_state_r[4]_i_14 
       (.I0(wrlvl_byte_redo),
        .I1(wrlvl_byte_redo_r),
        .I2(\final_coarse_tap_reg_n_0_[0][2] ),
        .I3(\wrlvl_redo_corse_inc_reg[0]_0 ),
        .I4(\final_coarse_tap_reg_n_0_[0][0] ),
        .I5(\final_coarse_tap_reg_n_0_[0][1] ),
        .O(\FSM_sequential_wl_state_r[4]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_wl_state_r[4]_i_15 
       (.I0(wr_level_done_r_reg_n_0),
        .I1(wr_level_start_r),
        .I2(wl_sm_start),
        .O(\FSM_sequential_wl_state_r[4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_sequential_wl_state_r[4]_i_16 
       (.I0(incdec_wait_cnt_reg[1]),
        .I1(incdec_wait_cnt_reg[0]),
        .I2(incdec_wait_cnt_reg[3]),
        .I3(incdec_wait_cnt_reg[2]),
        .O(\FSM_sequential_wl_state_r[4]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h08A008AF)) 
    \FSM_sequential_wl_state_r[4]_i_17 
       (.I0(wl_sm_start),
        .I1(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[2]),
        .I4(\FSM_sequential_wl_state_r[4]_i_16_n_0 ),
        .O(\FSM_sequential_wl_state_r[4]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h55550054)) 
    \FSM_sequential_wl_state_r[4]_i_18 
       (.I0(wl_state_r__0[2]),
        .I1(wl_sm_start),
        .I2(wrlvl_byte_redo),
        .I3(wl_state_r__0[3]),
        .I4(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(\FSM_sequential_wl_state_r[4]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_wl_state_r[4]_i_19 
       (.I0(wl_state_r__0[1]),
        .I1(\fine_dec_cnt[5]_i_5_n_0 ),
        .O(\FSM_sequential_wl_state_r[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF77750000)) 
    \FSM_sequential_wl_state_r[4]_i_2 
       (.I0(\FSM_sequential_wl_state_r[4]_i_8_n_0 ),
        .I1(\FSM_sequential_wl_state_r[4]_i_9_n_0 ),
        .I2(\FSM_sequential_wl_state_r[4]_i_10_n_0 ),
        .I3(\FSM_sequential_wl_state_r[4]_i_11_n_0 ),
        .I4(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I5(\FSM_sequential_wl_state_r[4]_i_12_n_0 ),
        .O(\FSM_sequential_wl_state_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000F010F00F0F0F0)) 
    \FSM_sequential_wl_state_r[4]_i_3 
       (.I0(wr_level_done_r5),
        .I1(wrlvl_byte_redo),
        .I2(wl_state_r__0[2]),
        .I3(wl_state_r__0[1]),
        .I4(wl_sm_start),
        .I5(wl_state_r__0[3]),
        .O(\FSM_sequential_wl_state_r[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hD0000000)) 
    \FSM_sequential_wl_state_r[4]_i_4 
       (.I0(\FSM_sequential_wl_state_r[4]_i_13_n_0 ),
        .I1(\FSM_sequential_wl_state_r[1]_i_2_n_0 ),
        .I2(wl_state_r__0[1]),
        .I3(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I4(wr_level_done_r5),
        .O(\FSM_sequential_wl_state_r[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h77EE77EEFFFF7FFF)) 
    \FSM_sequential_wl_state_r[4]_i_5 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[3]),
        .I2(\FSM_sequential_wl_state_r[4]_i_14_n_0 ),
        .I3(wl_state_r__0[1]),
        .I4(\FSM_sequential_wl_state_r[4]_i_15_n_0 ),
        .I5(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(\FSM_sequential_wl_state_r[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF8AFF8A00757075)) 
    \FSM_sequential_wl_state_r[4]_i_6 
       (.I0(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I1(\FSM_sequential_wl_state_r[4]_i_16_n_0 ),
        .I2(wl_state_r__0[1]),
        .I3(wl_state_r__0[3]),
        .I4(wl_sm_start),
        .I5(wl_state_r__0[2]),
        .O(\FSM_sequential_wl_state_r[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFF3400FFCF34)) 
    \FSM_sequential_wl_state_r[4]_i_8 
       (.I0(dq_cnt_inc_reg_n_0),
        .I1(wl_state_r__0[1]),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[4]),
        .I4(wl_state_r__0[2]),
        .I5(\fine_dec_cnt[5]_i_5_n_0 ),
        .O(\FSM_sequential_wl_state_r[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF33FF7F7F3333)) 
    \FSM_sequential_wl_state_r[4]_i_9 
       (.I0(dbg_phy_wrlvl),
        .I1(wl_state_r__0[3]),
        .I2(\^ddr3_ila_wrpath [7]),
        .I3(wr_level_done_r5),
        .I4(wl_state_r__0[1]),
        .I5(wl_state_r__0[2]),
        .O(\FSM_sequential_wl_state_r[4]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "WL_FINE_DEC:00000,WL_2RANK_DQS_CNT:00010,WL_2RANK_TAP_DEC:00100,WL_CORSE_INC_WAIT2:00101,WL_CORSE_INC_WAIT1:00111,WL_INIT_FINE_INC_WAIT1:01000,WL_CORSE_INC_WAIT:01010,WL_INIT_FINE_INC:01100,WL_CORSE_INC_WAIT_TMP:10000,WL_CORSE_INC:01011,WL_FINE_DEC_WAIT1:00001,WL_INIT:10010,WL_FINE_INC_WAIT:10011,WL_CORSE_DEC_WAIT1:10101,WL_DQS_CNT:10100,WL_IDLE:01110,WL_INIT_FINE_DEC_WAIT1:10111,WL_DQS_CHECK:00011,WL_2RANK_FINAL_TAP:01111,WL_FINE_INC:01101,WL_CORSE_DEC_WAIT:11010,WL_INIT_FINE_DEC_WAIT:11000,WL_CORSE_DEC:10110,WL_EDGE_CHECK:11011,WL_WAIT:00110,WL_INIT_FINE_DEC:11001,WL_FINE_DEC_WAIT:10001,WL_INIT_FINE_INC_WAIT:01001" *) 
  FDRE \FSM_sequential_wl_state_r_reg[0] 
       (.C(CLK),
        .CE(\FSM_sequential_wl_state_r[4]_i_1_n_0 ),
        .D(\FSM_sequential_wl_state_r[0]_i_1_n_0 ),
        .Q(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .R(SR[1]));
  (* FSM_ENCODED_STATES = "WL_FINE_DEC:00000,WL_2RANK_DQS_CNT:00010,WL_2RANK_TAP_DEC:00100,WL_CORSE_INC_WAIT2:00101,WL_CORSE_INC_WAIT1:00111,WL_INIT_FINE_INC_WAIT1:01000,WL_CORSE_INC_WAIT:01010,WL_INIT_FINE_INC:01100,WL_CORSE_INC_WAIT_TMP:10000,WL_CORSE_INC:01011,WL_FINE_DEC_WAIT1:00001,WL_INIT:10010,WL_FINE_INC_WAIT:10011,WL_CORSE_DEC_WAIT1:10101,WL_DQS_CNT:10100,WL_IDLE:01110,WL_INIT_FINE_DEC_WAIT1:10111,WL_DQS_CHECK:00011,WL_2RANK_FINAL_TAP:01111,WL_FINE_INC:01101,WL_CORSE_DEC_WAIT:11010,WL_INIT_FINE_DEC_WAIT:11000,WL_CORSE_DEC:10110,WL_EDGE_CHECK:11011,WL_WAIT:00110,WL_INIT_FINE_DEC:11001,WL_FINE_DEC_WAIT:10001,WL_INIT_FINE_INC_WAIT:01001" *) 
  FDSE \FSM_sequential_wl_state_r_reg[1] 
       (.C(CLK),
        .CE(\FSM_sequential_wl_state_r[4]_i_1_n_0 ),
        .D(\FSM_sequential_wl_state_r[1]_i_1_n_0 ),
        .Q(wl_state_r__0[1]),
        .S(SR[1]));
  (* FSM_ENCODED_STATES = "WL_FINE_DEC:00000,WL_2RANK_DQS_CNT:00010,WL_2RANK_TAP_DEC:00100,WL_CORSE_INC_WAIT2:00101,WL_CORSE_INC_WAIT1:00111,WL_INIT_FINE_INC_WAIT1:01000,WL_CORSE_INC_WAIT:01010,WL_INIT_FINE_INC:01100,WL_CORSE_INC_WAIT_TMP:10000,WL_CORSE_INC:01011,WL_FINE_DEC_WAIT1:00001,WL_INIT:10010,WL_FINE_INC_WAIT:10011,WL_CORSE_DEC_WAIT1:10101,WL_DQS_CNT:10100,WL_IDLE:01110,WL_INIT_FINE_DEC_WAIT1:10111,WL_DQS_CHECK:00011,WL_2RANK_FINAL_TAP:01111,WL_FINE_INC:01101,WL_CORSE_DEC_WAIT:11010,WL_INIT_FINE_DEC_WAIT:11000,WL_CORSE_DEC:10110,WL_EDGE_CHECK:11011,WL_WAIT:00110,WL_INIT_FINE_DEC:11001,WL_FINE_DEC_WAIT:10001,WL_INIT_FINE_INC_WAIT:01001" *) 
  FDSE \FSM_sequential_wl_state_r_reg[2] 
       (.C(CLK),
        .CE(\FSM_sequential_wl_state_r[4]_i_1_n_0 ),
        .D(\FSM_sequential_wl_state_r[2]_i_1_n_0 ),
        .Q(wl_state_r__0[2]),
        .S(SR[1]));
  (* FSM_ENCODED_STATES = "WL_FINE_DEC:00000,WL_2RANK_DQS_CNT:00010,WL_2RANK_TAP_DEC:00100,WL_CORSE_INC_WAIT2:00101,WL_CORSE_INC_WAIT1:00111,WL_INIT_FINE_INC_WAIT1:01000,WL_CORSE_INC_WAIT:01010,WL_INIT_FINE_INC:01100,WL_CORSE_INC_WAIT_TMP:10000,WL_CORSE_INC:01011,WL_FINE_DEC_WAIT1:00001,WL_INIT:10010,WL_FINE_INC_WAIT:10011,WL_CORSE_DEC_WAIT1:10101,WL_DQS_CNT:10100,WL_IDLE:01110,WL_INIT_FINE_DEC_WAIT1:10111,WL_DQS_CHECK:00011,WL_2RANK_FINAL_TAP:01111,WL_FINE_INC:01101,WL_CORSE_DEC_WAIT:11010,WL_INIT_FINE_DEC_WAIT:11000,WL_CORSE_DEC:10110,WL_EDGE_CHECK:11011,WL_WAIT:00110,WL_INIT_FINE_DEC:11001,WL_FINE_DEC_WAIT:10001,WL_INIT_FINE_INC_WAIT:01001" *) 
  FDSE \FSM_sequential_wl_state_r_reg[3] 
       (.C(CLK),
        .CE(\FSM_sequential_wl_state_r[4]_i_1_n_0 ),
        .D(\FSM_sequential_wl_state_r[3]_i_1_n_0 ),
        .Q(wl_state_r__0[3]),
        .S(SR[1]));
  (* FSM_ENCODED_STATES = "WL_FINE_DEC:00000,WL_2RANK_DQS_CNT:00010,WL_2RANK_TAP_DEC:00100,WL_CORSE_INC_WAIT2:00101,WL_CORSE_INC_WAIT1:00111,WL_INIT_FINE_INC_WAIT1:01000,WL_CORSE_INC_WAIT:01010,WL_INIT_FINE_INC:01100,WL_CORSE_INC_WAIT_TMP:10000,WL_CORSE_INC:01011,WL_FINE_DEC_WAIT1:00001,WL_INIT:10010,WL_FINE_INC_WAIT:10011,WL_CORSE_DEC_WAIT1:10101,WL_DQS_CNT:10100,WL_IDLE:01110,WL_INIT_FINE_DEC_WAIT1:10111,WL_DQS_CHECK:00011,WL_2RANK_FINAL_TAP:01111,WL_FINE_INC:01101,WL_CORSE_DEC_WAIT:11010,WL_INIT_FINE_DEC_WAIT:11000,WL_CORSE_DEC:10110,WL_EDGE_CHECK:11011,WL_WAIT:00110,WL_INIT_FINE_DEC:11001,WL_FINE_DEC_WAIT:10001,WL_INIT_FINE_INC_WAIT:01001" *) 
  FDRE \FSM_sequential_wl_state_r_reg[4] 
       (.C(CLK),
        .CE(\FSM_sequential_wl_state_r[4]_i_1_n_0 ),
        .D(\FSM_sequential_wl_state_r[4]_i_2_n_0 ),
        .Q(wl_state_r__0[4]),
        .R(SR[1]));
  MUXF7 \FSM_sequential_wl_state_r_reg[4]_i_7 
       (.I0(\FSM_sequential_wl_state_r[4]_i_17_n_0 ),
        .I1(\FSM_sequential_wl_state_r[4]_i_18_n_0 ),
        .O(\FSM_sequential_wl_state_r_reg[4]_i_7_n_0 ),
        .S(wl_state_r__0[1]));
  LUT6 #(
    .INIT(64'h4F44FFFFCFCC0000)) 
    \corse_cnt[0][0]_i_1 
       (.I0(wl_state_r__0[3]),
        .I1(\corse_cnt[0][1]_i_2_n_0 ),
        .I2(\corse_cnt[0][2]_i_3_n_0 ),
        .I3(\final_coarse_tap_reg_n_0_[0][0] ),
        .I4(corse_cnt),
        .I5(\corse_cnt_reg_n_0_[0][0] ),
        .O(\corse_cnt[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF70FFFFFFD00000)) 
    \corse_cnt[0][1]_i_1 
       (.I0(wl_state_r__0[3]),
        .I1(\corse_cnt_reg_n_0_[0][0] ),
        .I2(\corse_cnt[0][1]_i_2_n_0 ),
        .I3(\corse_cnt[0][1]_i_3_n_0 ),
        .I4(corse_cnt),
        .I5(\corse_cnt_reg_n_0_[0][1] ),
        .O(\corse_cnt[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h10101000)) 
    \corse_cnt[0][1]_i_2 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[4]),
        .I2(wl_state_r__0[1]),
        .I3(dq_cnt_inc_reg_n_0),
        .I4(wl_state_r__0[3]),
        .O(\corse_cnt[0][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \corse_cnt[0][1]_i_3 
       (.I0(\final_coarse_tap_reg_n_0_[0][1] ),
        .I1(wl_state_r__0[1]),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[2]),
        .O(\corse_cnt[0][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \corse_cnt[0][2]_i_1 
       (.I0(\corse_cnt[0][2]_i_2_n_0 ),
        .I1(\corse_cnt[0][2]_i_3_n_0 ),
        .I2(\final_coarse_tap_reg_n_0_[0][2] ),
        .I3(corse_cnt),
        .I4(\corse_cnt_reg_n_0_[0][2] ),
        .O(\corse_cnt[0][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h2AA2A2A2)) 
    \corse_cnt[0][2]_i_2 
       (.I0(\corse_cnt[0][1]_i_2_n_0 ),
        .I1(wl_state_r__0[3]),
        .I2(\corse_cnt_reg_n_0_[0][2] ),
        .I3(\corse_cnt_reg_n_0_[0][0] ),
        .I4(\corse_cnt_reg_n_0_[0][1] ),
        .O(\corse_cnt[0][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h9F)) 
    \corse_cnt[0][2]_i_3 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[4]),
        .I2(wl_state_r__0[1]),
        .O(\corse_cnt[0][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2000)) 
    \corse_cnt[0][2]_i_4 
       (.I0(\FSM_sequential_wl_state_r[0]_i_4_n_0 ),
        .I1(\corse_cnt[0][2]_i_5_n_0 ),
        .I2(wl_state_r__0[3]),
        .I3(\FSM_sequential_wl_state_r[2]_i_10_n_0 ),
        .I4(\corse_cnt[0][2]_i_6_n_0 ),
        .I5(wrlvl_rank_done_r_i_2_n_0),
        .O(corse_cnt));
  LUT2 #(
    .INIT(4'h2)) 
    \corse_cnt[0][2]_i_5 
       (.I0(wr_level_done_r5),
        .I1(wrlvl_byte_redo),
        .O(\corse_cnt[0][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \corse_cnt[0][2]_i_6 
       (.I0(\wl_tap_count_r[5]_i_3_n_0 ),
        .I1(po_stg2_wrcal_cnt[1]),
        .I2(wrlvl_rank_done_r_i_3_n_0),
        .I3(po_stg2_wrcal_cnt[0]),
        .I4(wl_state_r__0[2]),
        .I5(\corse_cnt[0][2]_i_7_n_0 ),
        .O(\corse_cnt[0][2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \corse_cnt[0][2]_i_7 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[4]),
        .O(\corse_cnt[0][2]_i_7_n_0 ));
  FDRE \corse_cnt_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_cnt[0][0]_i_1_n_0 ),
        .Q(\corse_cnt_reg_n_0_[0][0] ),
        .R(SR[1]));
  FDRE \corse_cnt_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_cnt[0][1]_i_1_n_0 ),
        .Q(\corse_cnt_reg_n_0_[0][1] ),
        .R(SR[1]));
  FDRE \corse_cnt_reg[0][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_cnt[0][2]_i_1_n_0 ),
        .Q(\corse_cnt_reg_n_0_[0][2] ),
        .R(SR[1]));
  LUT6 #(
    .INIT(64'h0800FFFF5D550000)) 
    \corse_inc[0][0]_i_1 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[4]),
        .I3(\final_coarse_tap_reg_n_0_[0][0] ),
        .I4(corse_inc),
        .I5(\corse_inc_reg[0]_2 [0]),
        .O(\corse_inc[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF222FFFFF1110000)) 
    \corse_inc[0][1]_i_1 
       (.I0(\corse_inc_reg[0]_2 [0]),
        .I1(wl_state_r__0[2]),
        .I2(\corse_inc[0][2]_i_3_n_0 ),
        .I3(\final_coarse_tap_reg_n_0_[0][1] ),
        .I4(corse_inc),
        .I5(\corse_inc_reg[0]_2 [1]),
        .O(\corse_inc[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF222FFFFF1110000)) 
    \corse_inc[0][2]_i_1 
       (.I0(\corse_inc[0][2]_i_2_n_0 ),
        .I1(wl_state_r__0[2]),
        .I2(\corse_inc[0][2]_i_3_n_0 ),
        .I3(\final_coarse_tap_reg_n_0_[0][2] ),
        .I4(corse_inc),
        .I5(\corse_inc_reg[0]_2 [2]),
        .O(\corse_inc[0][2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \corse_inc[0][2]_i_2 
       (.I0(\corse_inc_reg[0]_2 [1]),
        .I1(\corse_inc_reg[0]_2 [0]),
        .O(\corse_inc[0][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \corse_inc[0][2]_i_3 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[4]),
        .O(\corse_inc[0][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \corse_inc[0][2]_i_4 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[4]),
        .I2(wl_state_r__0[1]),
        .I3(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I4(\corse_inc[0][2]_i_5_n_0 ),
        .O(corse_inc));
  LUT6 #(
    .INIT(64'hDDFFDDFFDDF3DDFF)) 
    \corse_inc[0][2]_i_5 
       (.I0(wr_level_done_r4),
        .I1(wr_level_done_r5),
        .I2(wrlvl_byte_redo),
        .I3(wl_state_r__0[2]),
        .I4(\FSM_sequential_wl_state_r[0]_i_4_n_0 ),
        .I5(\FSM_sequential_wl_state_r[4]_i_13_n_0 ),
        .O(\corse_inc[0][2]_i_5_n_0 ));
  FDRE \corse_inc_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_inc[0][0]_i_1_n_0 ),
        .Q(\corse_inc_reg[0]_2 [0]),
        .R(SR[1]));
  FDRE \corse_inc_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_inc[0][1]_i_1_n_0 ),
        .Q(\corse_inc_reg[0]_2 [1]),
        .R(SR[1]));
  FDRE \corse_inc_reg[0][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\corse_inc[0][2]_i_1_n_0 ),
        .Q(\corse_inc_reg[0]_2 [2]),
        .R(SR[1]));
  LUT3 #(
    .INIT(8'hF7)) 
    \ctl_lane_cnt[2]_i_3 
       (.I0(dqs_po_dec_done),
        .I1(pi_fine_dly_dec_done),
        .I2(\single_rank.done_dqs_dec_reg_0 ),
        .O(dqs_po_dec_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hF05A55B6)) 
    \ddr3_ila_wrpath[0]_INST_0 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[1]),
        .I4(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(\^ddr3_ila_wrpath [0]));
  LUT5 #(
    .INIT(32'h00000100)) 
    \ddr3_ila_wrpath[11]_INST_0 
       (.I0(ddr3_vio_sync_out[0]),
        .I1(ddr3_vio_sync_out[1]),
        .I2(ddr3_vio_sync_out[2]),
        .I3(dbg_phy_wrlvl),
        .I4(ddr3_vio_sync_out[3]),
        .O(\^ddr3_ila_wrpath [8]));
  LUT6 #(
    .INIT(64'h000000000A500087)) 
    \ddr3_ila_wrpath[12]_INST_0 
       (.I0(ddr3_vio_sync_out[1]),
        .I1(ddr3_vio_sync_out[0]),
        .I2(ddr3_vio_sync_out[3]),
        .I3(ddr3_vio_sync_out[4]),
        .I4(ddr3_vio_sync_out[2]),
        .I5(\ddr3_ila_wrpath[12]_INST_0_i_1_n_0 ),
        .O(\^ddr3_ila_wrpath [9]));
  LUT6 #(
    .INIT(64'hF5FF0FF3F5FFFFF3)) 
    \ddr3_ila_wrpath[12]_INST_0_i_1 
       (.I0(\^ddr3_ila_wrpath [28]),
        .I1(\^ddr3_ila_wrpath [24]),
        .I2(ddr3_vio_sync_out[0]),
        .I3(ddr3_vio_sync_out[1]),
        .I4(ddr3_vio_sync_out[2]),
        .I5(\^ddr3_ila_wrpath [26]),
        .O(\ddr3_ila_wrpath[12]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A500087)) 
    \ddr3_ila_wrpath[13]_INST_0 
       (.I0(ddr3_vio_sync_out[1]),
        .I1(ddr3_vio_sync_out[0]),
        .I2(ddr3_vio_sync_out[3]),
        .I3(ddr3_vio_sync_out[4]),
        .I4(ddr3_vio_sync_out[2]),
        .I5(\ddr3_ila_wrpath[13]_INST_0_i_1_n_0 ),
        .O(\^ddr3_ila_wrpath [10]));
  LUT6 #(
    .INIT(64'hF5FF0FF3F5FFFFF3)) 
    \ddr3_ila_wrpath[13]_INST_0_i_1 
       (.I0(\^ddr3_ila_wrpath [29]),
        .I1(\^ddr3_ila_wrpath [25]),
        .I2(ddr3_vio_sync_out[0]),
        .I3(ddr3_vio_sync_out[1]),
        .I4(ddr3_vio_sync_out[2]),
        .I5(\^ddr3_ila_wrpath [27]),
        .O(\ddr3_ila_wrpath[13]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000300000000022)) 
    \ddr3_ila_wrpath[14]_INST_0 
       (.I0(\^ddr3_ila_wrpath [26]),
        .I1(ddr3_ila_wrpath_14_sn_1),
        .I2(\^ddr3_ila_wrpath [28]),
        .I3(ddr3_vio_sync_out[1]),
        .I4(ddr3_vio_sync_out[2]),
        .I5(ddr3_vio_sync_out[0]),
        .O(\^ddr3_ila_wrpath [11]));
  LUT6 #(
    .INIT(64'h0000200300002000)) 
    \ddr3_ila_wrpath[15]_INST_0 
       (.I0(\^ddr3_ila_wrpath [29]),
        .I1(ddr3_ila_wrpath_14_sn_1),
        .I2(ddr3_vio_sync_out[0]),
        .I3(ddr3_vio_sync_out[1]),
        .I4(ddr3_vio_sync_out[2]),
        .I5(\^ddr3_ila_wrpath [27]),
        .O(\^ddr3_ila_wrpath [12]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \ddr3_ila_wrpath[16]_INST_0 
       (.I0(ddr3_vio_sync_out[0]),
        .I1(ddr3_vio_sync_out[2]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(\^ddr3_ila_wrpath [28]),
        .I4(ddr3_vio_sync_out[4]),
        .I5(ddr3_vio_sync_out[3]),
        .O(\^ddr3_ila_wrpath [13]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \ddr3_ila_wrpath[17]_INST_0 
       (.I0(ddr3_vio_sync_out[0]),
        .I1(ddr3_vio_sync_out[2]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(\^ddr3_ila_wrpath [29]),
        .I4(ddr3_vio_sync_out[4]),
        .I5(ddr3_vio_sync_out[3]),
        .O(\^ddr3_ila_wrpath [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \ddr3_ila_wrpath[18]_INST_0 
       (.I0(ddr3_ila_wrpath_14_sn_1),
        .I1(\^ddr3_ila_wrpath [31]),
        .I2(ddr3_vio_sync_out[2]),
        .I3(ddr3_vio_sync_out[1]),
        .I4(ddr3_vio_sync_out[0]),
        .I5(\ddr3_ila_wrpath[18]_INST_0_i_1_n_0 ),
        .O(\^ddr3_ila_wrpath [15]));
  LUT6 #(
    .INIT(64'h000000000000C00A)) 
    \ddr3_ila_wrpath[18]_INST_0_i_1 
       (.I0(\^ddr3_ila_wrpath [30]),
        .I1(\^ddr3_ila_wrpath [32]),
        .I2(ddr3_vio_sync_out[1]),
        .I3(ddr3_vio_sync_out[2]),
        .I4(ddr3_vio_sync_out[0]),
        .I5(ddr3_ila_wrpath_14_sn_1),
        .O(\ddr3_ila_wrpath[18]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0022000000000030)) 
    \ddr3_ila_wrpath[19]_INST_0 
       (.I0(\^ddr3_ila_wrpath [32]),
        .I1(ddr3_ila_wrpath_14_sn_1),
        .I2(\^ddr3_ila_wrpath [31]),
        .I3(ddr3_vio_sync_out[2]),
        .I4(ddr3_vio_sync_out[1]),
        .I5(ddr3_vio_sync_out[0]),
        .O(\^ddr3_ila_wrpath [16]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h1030FF3F)) 
    \ddr3_ila_wrpath[1]_INST_0 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[3]),
        .I2(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I3(wl_state_r__0[2]),
        .I4(wl_state_r__0[1]),
        .O(\^ddr3_ila_wrpath [1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ddr3_ila_wrpath[20]_INST_0 
       (.I0(ddr3_vio_sync_out[2]),
        .I1(ddr3_vio_sync_out[4]),
        .I2(ddr3_vio_sync_out[3]),
        .I3(ddr3_vio_sync_out[0]),
        .I4(ddr3_vio_sync_out[1]),
        .I5(\^ddr3_ila_wrpath [32]),
        .O(\^ddr3_ila_wrpath [17]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h04EEC909)) 
    \ddr3_ila_wrpath[2]_INST_0 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[4]),
        .I2(wl_state_r__0[2]),
        .I3(wl_state_r__0[1]),
        .I4(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(\^ddr3_ila_wrpath [2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hC2808775)) 
    \ddr3_ila_wrpath[3]_INST_0 
       (.I0(wl_state_r__0[2]),
        .I1(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I2(wl_state_r__0[1]),
        .I3(wl_state_r__0[4]),
        .I4(wl_state_r__0[3]),
        .O(\^ddr3_ila_wrpath [3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hE84CF992)) 
    \ddr3_ila_wrpath[4]_INST_0 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[1]),
        .I2(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I3(wl_state_r__0[2]),
        .I4(wl_state_r__0[3]),
        .O(\^ddr3_ila_wrpath [4]));
  LUT6 #(
    .INIT(64'hFFBFEFFF00802000)) 
    dq_cnt_inc_i_1
       (.I0(dq_cnt_inc_i_2_n_0),
        .I1(wl_state_r__0[2]),
        .I2(dq_cnt_inc_i_3_n_0),
        .I3(wl_state_r__0[1]),
        .I4(wl_state_r__0[4]),
        .I5(dq_cnt_inc_reg_n_0),
        .O(dq_cnt_inc_i_1_n_0));
  LUT6 #(
    .INIT(64'h1110FFF00000FFF0)) 
    dq_cnt_inc_i_2
       (.I0(wrlvl_byte_redo),
        .I1(wl_state_r__0[3]),
        .I2(dqs_count_r[0]),
        .I3(dqs_count_r[1]),
        .I4(wl_state_r__0[2]),
        .I5(wl_state_r__0[4]),
        .O(dq_cnt_inc_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h1)) 
    dq_cnt_inc_i_3
       (.I0(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I1(wl_state_r__0[3]),
        .O(dq_cnt_inc_i_3_n_0));
  FDSE dq_cnt_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dq_cnt_inc_i_1_n_0),
        .Q(dq_cnt_inc_reg_n_0),
        .S(SR[1]));
  LUT6 #(
    .INIT(64'hFFF4FFFFFFF40000)) 
    \dqs_count_r[0]_i_1 
       (.I0(\dqs_count_r[0]_i_2_n_0 ),
        .I1(wl_state_r__0[4]),
        .I2(\dqs_count_r[0]_i_3_n_0 ),
        .I3(\dqs_count_r[0]_i_4_n_0 ),
        .I4(\dqs_count_r[1]_i_4_n_0 ),
        .I5(dqs_count_r[0]),
        .O(\dqs_count_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBEFEFEFBBEF)) 
    \dqs_count_r[0]_i_2 
       (.I0(wl_state_r__0[3]),
        .I1(dqs_count_r[0]),
        .I2(dqs_count_r[1]),
        .I3(\FSM_sequential_wl_state_r[1]_i_2_n_0 ),
        .I4(wl_state_r__0[2]),
        .I5(wrlvl_byte_redo),
        .O(\dqs_count_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \dqs_count_r[0]_i_3 
       (.I0(dqs_count_r[1]),
        .I1(dqs_count_r[0]),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[2]),
        .I4(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I5(\dqs_count_r[0]_i_5_n_0 ),
        .O(\dqs_count_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A4F0)) 
    \dqs_count_r[0]_i_4 
       (.I0(\FSM_sequential_wl_state_r[1]_i_2_n_0 ),
        .I1(dqs_count_r[1]),
        .I2(dqs_count_r[0]),
        .I3(\dqs_count_r[1]_i_5_n_0 ),
        .I4(wl_state_r__0[2]),
        .I5(\dqs_count_r[0]_i_6_n_0 ),
        .O(\dqs_count_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4500454440004444)) 
    \dqs_count_r[0]_i_5 
       (.I0(\wrlvl_redo_corse_inc[2]_i_2_n_0 ),
        .I1(dqs_count_r[0]),
        .I2(\wl_tap_count_r[5]_i_3_n_0 ),
        .I3(\dqs_count_r[1]_i_9_n_0 ),
        .I4(\dqs_count_r[1]_i_8_n_0 ),
        .I5(po_stg2_wrcal_cnt[0]),
        .O(\dqs_count_r[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dqs_count_r[0]_i_6 
       (.I0(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I1(wl_state_r__0[3]),
        .O(\dqs_count_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \dqs_count_r[1]_i_1 
       (.I0(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I1(wl_state_r__0[2]),
        .I2(\dqs_count_r[1]_i_2_n_0 ),
        .I3(\dqs_count_r_reg[1]_i_3_n_0 ),
        .I4(\dqs_count_r[1]_i_4_n_0 ),
        .I5(dqs_count_r[1]),
        .O(\dqs_count_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hB0FF4F00)) 
    \dqs_count_r[1]_i_2 
       (.I0(\FSM_sequential_wl_state_r[1]_i_2_n_0 ),
        .I1(\dqs_count_r[1]_i_5_n_0 ),
        .I2(wl_state_r__0[3]),
        .I3(dqs_count_r[0]),
        .I4(dqs_count_r[1]),
        .O(\dqs_count_r[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h00428C44)) 
    \dqs_count_r[1]_i_4 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[1]),
        .I2(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I3(wl_state_r__0[3]),
        .I4(wl_state_r__0[4]),
        .O(\dqs_count_r[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \dqs_count_r[1]_i_5 
       (.I0(\corse_inc_reg[0]_2 [1]),
        .I1(\corse_inc_reg[0]_2 [0]),
        .I2(\corse_inc_reg[0]_2 [2]),
        .I3(wrlvl_byte_redo),
        .I4(wr_level_done_r5),
        .O(\dqs_count_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88088808AA080808)) 
    \dqs_count_r[1]_i_6 
       (.I0(wl_state_r__0[1]),
        .I1(dqs_count_r[1]),
        .I2(\dqs_count_r[1]_i_8_n_0 ),
        .I3(\dqs_count_r[1]_i_9_n_0 ),
        .I4(po_stg2_wrcal_cnt[1]),
        .I5(\wl_tap_count_r[5]_i_3_n_0 ),
        .O(\dqs_count_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CF30AF50)) 
    \dqs_count_r[1]_i_7 
       (.I0(\FSM_sequential_wl_state_r[1]_i_2_n_0 ),
        .I1(wrlvl_byte_redo),
        .I2(dqs_count_r[0]),
        .I3(dqs_count_r[1]),
        .I4(wl_state_r__0[2]),
        .I5(wl_state_r__0[3]),
        .O(\dqs_count_r[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4400440FFFFFFFFF)) 
    \dqs_count_r[1]_i_8 
       (.I0(wr_level_done_r5),
        .I1(wr_level_done_r4),
        .I2(wrlvl_byte_redo),
        .I3(wl_state_r__0[2]),
        .I4(dq_cnt_inc_reg_n_0),
        .I5(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(\dqs_count_r[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dqs_count_r[1]_i_9 
       (.I0(wl_state_r__0[2]),
        .I1(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(\dqs_count_r[1]_i_9_n_0 ));
  (* MAX_FANOUT = "50" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE \dqs_count_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqs_count_r[0]_i_1_n_0 ),
        .Q(dqs_count_r[0]),
        .R(SR[1]));
  (* MAX_FANOUT = "50" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE \dqs_count_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\dqs_count_r[1]_i_1_n_0 ),
        .Q(dqs_count_r[1]),
        .R(SR[1]));
  MUXF7 \dqs_count_r_reg[1]_i_3 
       (.I0(\dqs_count_r[1]_i_6_n_0 ),
        .I1(\dqs_count_r[1]_i_7_n_0 ),
        .O(\dqs_count_r_reg[1]_i_3_n_0 ),
        .S(wl_state_r__0[4]));
  (* syn_maxfan = "2" *) 
  FDRE dqs_po_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_dec_done),
        .Q(dqs_po_dec_done),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hABAAABAAAEAAAAAB)) 
    dqs_po_en_stg2_f_i_1
       (.I0(po_cnt_dec_reg_0),
        .I1(wl_state_r__0[4]),
        .I2(wl_state_r__0[1]),
        .I3(wl_state_r__0[3]),
        .I4(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I5(wl_state_r__0[2]),
        .O(dqs_po_en_stg2_f_i_1_n_0));
  FDRE dqs_po_en_stg2_f_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_po_en_stg2_f_i_1_n_0),
        .Q(dqs_po_en_stg2_f),
        .R(SR[0]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    dqs_po_stg2_f_incdec_i_1
       (.I0(dqs_po_stg2_f_incdec_i_2_n_0),
        .I1(wl_state_r__0[1]),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[4]),
        .I4(wl_state_r__0[2]),
        .I5(wrlvl_byte_done_reg_0),
        .O(dqs_po_stg2_f_incdec_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFBFFFFE)) 
    dqs_po_stg2_f_incdec_i_2
       (.I0(wl_state_r__0[2]),
        .I1(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[1]),
        .I4(wl_state_r__0[4]),
        .I5(po_cnt_dec_reg_0),
        .O(dqs_po_stg2_f_incdec_i_2_n_0));
  FDRE dqs_po_stg2_f_incdec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_po_stg2_f_incdec_i_1_n_0),
        .Q(dqs_po_stg2_f_incdec),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    dqs_wl_po_stg2_c_incdec_i_1
       (.I0(wl_state_r__0[2]),
        .I1(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[1]),
        .I4(wl_state_r__0[4]),
        .O(dqs_wl_po_stg2_c_incdec_i_1_n_0));
  FDRE dqs_wl_po_stg2_c_incdec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_wl_po_stg2_c_incdec_i_1_n_0),
        .Q(po_stg2_cincdec),
        .R(\po_rdval_cnt_reg[8]_0 ));
  FDRE \final_coarse_tap_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wl_corse_cnt_reg[0][0]_1 [0]),
        .Q(\final_coarse_tap_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \final_coarse_tap_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wl_corse_cnt_reg[0][0]_1 [1]),
        .Q(\final_coarse_tap_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \final_coarse_tap_reg[0][2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wl_corse_cnt_reg[0][0]_1 [2]),
        .Q(\final_coarse_tap_reg_n_0_[0][2] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF5D0051)) 
    \fine_dec_cnt[0]_i_1 
       (.I0(\fine_dec_cnt_reg_n_0_[0] ),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[1]),
        .I4(\^ddr3_ila_wrpath [18]),
        .I5(wl_state_r__0[2]),
        .O(\fine_dec_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F909)) 
    \fine_dec_cnt[1]_i_1 
       (.I0(\fine_dec_cnt_reg_n_0_[0] ),
        .I1(\fine_dec_cnt_reg_n_0_[1] ),
        .I2(\fine_dec_cnt[5]_i_8_n_0 ),
        .I3(\^ddr3_ila_wrpath [19]),
        .I4(wl_state_r__0[2]),
        .O(\fine_dec_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFA900A9)) 
    \fine_dec_cnt[2]_i_1 
       (.I0(\fine_dec_cnt_reg_n_0_[2] ),
        .I1(\fine_dec_cnt_reg_n_0_[1] ),
        .I2(\fine_dec_cnt_reg_n_0_[0] ),
        .I3(\fine_dec_cnt[5]_i_8_n_0 ),
        .I4(\^ddr3_ila_wrpath [20]),
        .I5(wl_state_r__0[2]),
        .O(\fine_dec_cnt[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F909)) 
    \fine_dec_cnt[3]_i_1 
       (.I0(\fine_dec_cnt[3]_i_2_n_0 ),
        .I1(\fine_dec_cnt_reg_n_0_[3] ),
        .I2(\fine_dec_cnt[5]_i_8_n_0 ),
        .I3(\^ddr3_ila_wrpath [21]),
        .I4(wl_state_r__0[2]),
        .O(\fine_dec_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \fine_dec_cnt[3]_i_2 
       (.I0(\fine_dec_cnt_reg_n_0_[2] ),
        .I1(\fine_dec_cnt_reg_n_0_[1] ),
        .I2(\fine_dec_cnt_reg_n_0_[0] ),
        .O(\fine_dec_cnt[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F606)) 
    \fine_dec_cnt[4]_i_1 
       (.I0(\fine_dec_cnt_reg_n_0_[4] ),
        .I1(\fine_dec_cnt[5]_i_7_n_0 ),
        .I2(\fine_dec_cnt[5]_i_8_n_0 ),
        .I3(\^ddr3_ila_wrpath [22]),
        .I4(wl_state_r__0[2]),
        .O(\fine_dec_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAEBAAEAAA)) 
    \fine_dec_cnt[5]_i_1 
       (.I0(\fine_dec_cnt[5]_i_3_n_0 ),
        .I1(wl_state_r__0[1]),
        .I2(wl_state_r__0[4]),
        .I3(\fine_dec_cnt[5]_i_4_n_0 ),
        .I4(\fine_dec_cnt[5]_i_5_n_0 ),
        .I5(\fine_dec_cnt[5]_i_6_n_0 ),
        .O(fine_dec_cnt));
  LUT6 #(
    .INIT(64'hBFBFBFBFBFFFFFFF)) 
    \fine_dec_cnt[5]_i_10 
       (.I0(wl_state_r__0[2]),
        .I1(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I2(wl_state_r__0[3]),
        .I3(\FSM_sequential_wl_state_r[4]_i_11_n_0 ),
        .I4(wl_sm_start),
        .I5(wl_state_r__0[4]),
        .O(\fine_dec_cnt[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFA600A6)) 
    \fine_dec_cnt[5]_i_2 
       (.I0(\fine_dec_cnt_reg_n_0_[5] ),
        .I1(\fine_dec_cnt[5]_i_7_n_0 ),
        .I2(\fine_dec_cnt_reg_n_0_[4] ),
        .I3(\fine_dec_cnt[5]_i_8_n_0 ),
        .I4(\^ddr3_ila_wrpath [23]),
        .I5(wl_state_r__0[2]),
        .O(\fine_dec_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000008F0F800F)) 
    \fine_dec_cnt[5]_i_3 
       (.I0(\fine_dec_cnt[5]_i_9_n_0 ),
        .I1(\FSM_sequential_wl_state_r[3]_i_5_n_0 ),
        .I2(wl_state_r__0[1]),
        .I3(wl_state_r__0[4]),
        .I4(\fine_dec_cnt[5]_i_5_n_0 ),
        .I5(\fine_dec_cnt[5]_i_10_n_0 ),
        .O(\fine_dec_cnt[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \fine_dec_cnt[5]_i_4 
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[2]),
        .I2(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(\fine_dec_cnt[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fine_dec_cnt[5]_i_5 
       (.I0(\fine_dec_cnt_reg_n_0_[4] ),
        .I1(\fine_dec_cnt_reg_n_0_[3] ),
        .I2(\fine_dec_cnt_reg_n_0_[0] ),
        .I3(\fine_dec_cnt_reg_n_0_[5] ),
        .I4(\fine_dec_cnt_reg_n_0_[1] ),
        .I5(\fine_dec_cnt_reg_n_0_[2] ),
        .O(\fine_dec_cnt[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fine_dec_cnt[5]_i_6 
       (.I0(\stable_cnt[3]_i_9_n_0 ),
        .I1(wrlvl_byte_redo),
        .O(\fine_dec_cnt[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \fine_dec_cnt[5]_i_7 
       (.I0(\fine_dec_cnt_reg_n_0_[3] ),
        .I1(\fine_dec_cnt_reg_n_0_[0] ),
        .I2(\fine_dec_cnt_reg_n_0_[1] ),
        .I3(\fine_dec_cnt_reg_n_0_[2] ),
        .O(\fine_dec_cnt[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \fine_dec_cnt[5]_i_8 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[4]),
        .I2(wl_state_r__0[3]),
        .O(\fine_dec_cnt[5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \fine_dec_cnt[5]_i_9 
       (.I0(\^ddr3_ila_wrpath [21]),
        .I1(\^ddr3_ila_wrpath [23]),
        .I2(\^ddr3_ila_wrpath [22]),
        .I3(\^ddr3_ila_wrpath [7]),
        .I4(dbg_phy_wrlvl),
        .O(\fine_dec_cnt[5]_i_9_n_0 ));
  FDRE \fine_dec_cnt_reg[0] 
       (.C(CLK),
        .CE(fine_dec_cnt),
        .D(\fine_dec_cnt[0]_i_1_n_0 ),
        .Q(\fine_dec_cnt_reg_n_0_[0] ),
        .R(SR[1]));
  FDRE \fine_dec_cnt_reg[1] 
       (.C(CLK),
        .CE(fine_dec_cnt),
        .D(\fine_dec_cnt[1]_i_1_n_0 ),
        .Q(\fine_dec_cnt_reg_n_0_[1] ),
        .R(SR[1]));
  FDRE \fine_dec_cnt_reg[2] 
       (.C(CLK),
        .CE(fine_dec_cnt),
        .D(\fine_dec_cnt[2]_i_1_n_0 ),
        .Q(\fine_dec_cnt_reg_n_0_[2] ),
        .R(SR[1]));
  FDRE \fine_dec_cnt_reg[3] 
       (.C(CLK),
        .CE(fine_dec_cnt),
        .D(\fine_dec_cnt[3]_i_1_n_0 ),
        .Q(\fine_dec_cnt_reg_n_0_[3] ),
        .R(SR[1]));
  FDRE \fine_dec_cnt_reg[4] 
       (.C(CLK),
        .CE(fine_dec_cnt),
        .D(\fine_dec_cnt[4]_i_1_n_0 ),
        .Q(\fine_dec_cnt_reg_n_0_[4] ),
        .R(SR[1]));
  FDRE \fine_dec_cnt_reg[5] 
       (.C(CLK),
        .CE(fine_dec_cnt),
        .D(\fine_dec_cnt[5]_i_2_n_0 ),
        .Q(\fine_dec_cnt_reg_n_0_[5] ),
        .R(SR[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h008D0000)) 
    \fine_inc[0][0]_i_1 
       (.I0(wl_state_r__0[1]),
        .I1(\gen_final_tap[0].final_val_reg_n_0_[0][0] ),
        .I2(\fine_inc_reg[0]_3 [0]),
        .I3(wl_state_r__0[4]),
        .I4(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(\fine_inc[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0990000)) 
    \fine_inc[0][1]_i_1 
       (.I0(\fine_inc_reg[0]_3 [1]),
        .I1(\fine_inc_reg[0]_3 [0]),
        .I2(\gen_final_tap[0].final_val_reg_n_0_[0][1] ),
        .I3(wl_state_r__0[1]),
        .I4(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I5(wl_state_r__0[4]),
        .O(\fine_inc[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFA900A900000000)) 
    \fine_inc[0][2]_i_1 
       (.I0(\fine_inc_reg[0]_3 [2]),
        .I1(\fine_inc_reg[0]_3 [0]),
        .I2(\fine_inc_reg[0]_3 [1]),
        .I3(wl_state_r__0[1]),
        .I4(\gen_final_tap[0].final_val_reg_n_0_[0][2] ),
        .I5(\rank_cnt_r[1]_i_2_n_0 ),
        .O(\fine_inc[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000F90900000000)) 
    \fine_inc[0][3]_i_1 
       (.I0(\fine_inc_reg[0]_3 [3]),
        .I1(\fine_inc[0][3]_i_2_n_0 ),
        .I2(wl_state_r__0[1]),
        .I3(\gen_final_tap[0].final_val_reg_n_0_[0][3] ),
        .I4(wl_state_r__0[4]),
        .I5(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(\fine_inc[0][3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \fine_inc[0][3]_i_2 
       (.I0(\fine_inc_reg[0]_3 [2]),
        .I1(\fine_inc_reg[0]_3 [0]),
        .I2(\fine_inc_reg[0]_3 [1]),
        .O(\fine_inc[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000F90900000000)) 
    \fine_inc[0][4]_i_1 
       (.I0(\fine_inc_reg[0]_3 [4]),
        .I1(\fine_inc[0][4]_i_2_n_0 ),
        .I2(wl_state_r__0[1]),
        .I3(\gen_final_tap[0].final_val_reg_n_0_[0][4] ),
        .I4(wl_state_r__0[4]),
        .I5(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(\fine_inc[0][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fine_inc[0][4]_i_2 
       (.I0(\fine_inc_reg[0]_3 [3]),
        .I1(\fine_inc_reg[0]_3 [1]),
        .I2(\fine_inc_reg[0]_3 [0]),
        .I3(\fine_inc_reg[0]_3 [2]),
        .O(\fine_inc[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A800A0000800000)) 
    \fine_inc[0][5]_i_1 
       (.I0(\fine_inc[0][5]_i_3_n_0 ),
        .I1(\FSM_sequential_wl_state_r[1]_i_2_n_0 ),
        .I2(wr_level_done_r5),
        .I3(wl_state_r__0[1]),
        .I4(\FSM_sequential_wl_state_r[0]_i_4_n_0 ),
        .I5(wr_level_done_r4),
        .O(fine_inc));
  LUT6 #(
    .INIT(64'h0000F90900000000)) 
    \fine_inc[0][5]_i_2 
       (.I0(\fine_inc_reg[0]_3 [5]),
        .I1(\fine_inc[0][5]_i_4_n_0 ),
        .I2(wl_state_r__0[1]),
        .I3(\gen_final_tap[0].final_val_reg_n_0_[0][5] ),
        .I4(wl_state_r__0[4]),
        .I5(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(\fine_inc[0][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \fine_inc[0][5]_i_3 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[2]),
        .I2(wl_state_r__0[3]),
        .I3(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(\fine_inc[0][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fine_inc[0][5]_i_4 
       (.I0(\fine_inc_reg[0]_3 [4]),
        .I1(\fine_inc_reg[0]_3 [2]),
        .I2(\fine_inc_reg[0]_3 [0]),
        .I3(\fine_inc_reg[0]_3 [1]),
        .I4(\fine_inc_reg[0]_3 [3]),
        .O(\fine_inc[0][5]_i_4_n_0 ));
  FDRE \fine_inc_reg[0][0] 
       (.C(CLK),
        .CE(fine_inc),
        .D(\fine_inc[0][0]_i_1_n_0 ),
        .Q(\fine_inc_reg[0]_3 [0]),
        .R(SR[0]));
  FDRE \fine_inc_reg[0][1] 
       (.C(CLK),
        .CE(fine_inc),
        .D(\fine_inc[0][1]_i_1_n_0 ),
        .Q(\fine_inc_reg[0]_3 [1]),
        .R(SR[0]));
  FDRE \fine_inc_reg[0][2] 
       (.C(CLK),
        .CE(fine_inc),
        .D(\fine_inc[0][2]_i_1_n_0 ),
        .Q(\fine_inc_reg[0]_3 [2]),
        .R(SR[0]));
  FDRE \fine_inc_reg[0][3] 
       (.C(CLK),
        .CE(fine_inc),
        .D(\fine_inc[0][3]_i_1_n_0 ),
        .Q(\fine_inc_reg[0]_3 [3]),
        .R(SR[0]));
  FDRE \fine_inc_reg[0][4] 
       (.C(CLK),
        .CE(fine_inc),
        .D(\fine_inc[0][4]_i_1_n_0 ),
        .Q(\fine_inc_reg[0]_3 [4]),
        .R(SR[0]));
  FDRE \fine_inc_reg[0][5] 
       (.C(CLK),
        .CE(fine_inc),
        .D(\fine_inc[0][5]_i_2_n_0 ),
        .Q(\fine_inc_reg[0]_3 [5]),
        .R(SR[0]));
  LUT6 #(
    .INIT(64'h0000000000008AAA)) 
    flag_ck_negedge_i_1
       (.I0(\stable_cnt[3]_i_6_n_0 ),
        .I1(wl_state_r__0[3]),
        .I2(\rank_cnt_r[1]_i_2_n_0 ),
        .I3(\FSM_sequential_wl_state_r[2]_i_4_n_0 ),
        .I4(flag_ck_negedge_i_2_n_0),
        .I5(\stable_cnt[3]_i_4_n_0 ),
        .O(flag_ck_negedge_i_1_n_0));
  LUT6 #(
    .INIT(64'hABABABABABABABAF)) 
    flag_ck_negedge_i_2
       (.I0(wr_level_done_r_reg_n_0),
        .I1(flag_ck_negedge_reg_n_0),
        .I2(flag_ck_negedge09_out),
        .I3(\stable_cnt_reg_n_0_[0] ),
        .I4(\stable_cnt[3]_i_8_n_0 ),
        .I5(\rd_data_previous_r_reg_n_0_[0] ),
        .O(flag_ck_negedge_i_2_n_0));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    flag_ck_negedge_i_3
       (.I0(\wrlvl_redo_corse_inc[2]_i_2_n_0 ),
        .I1(wl_state_r__0[3]),
        .I2(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I3(wl_state_r__0[2]),
        .I4(flag_ck_negedge_i_4_n_0),
        .I5(\rd_data_previous_r_reg_n_0_[0] ),
        .O(flag_ck_negedge09_out));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    flag_ck_negedge_i_4
       (.I0(flag_ck_negedge_i_5_n_0),
        .I1(\stable_cnt_reg_n_0_[1] ),
        .I2(\stable_cnt_reg_n_0_[0] ),
        .I3(\stable_cnt_reg_n_0_[3] ),
        .I4(\stable_cnt_reg_n_0_[2] ),
        .I5(flag_ck_negedge_i_6_n_0),
        .O(flag_ck_negedge_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFE)) 
    flag_ck_negedge_i_5
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[4]),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[2]),
        .I4(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(flag_ck_negedge_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    flag_ck_negedge_i_6
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[4]),
        .I3(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I4(wl_state_r__0[1]),
        .O(flag_ck_negedge_i_6_n_0));
  FDRE flag_ck_negedge_reg
       (.C(CLK),
        .CE(1'b1),
        .D(flag_ck_negedge_i_1_n_0),
        .Q(flag_ck_negedge_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    flag_init_i_1
       (.I0(flag_init),
        .I1(\wl_state_r1_reg_n_0_[0] ),
        .I2(\wl_state_r1_reg_n_0_[3] ),
        .I3(\wl_state_r1_reg_n_0_[2] ),
        .I4(\wl_state_r1_reg_n_0_[4] ),
        .I5(flag_init_i_2_n_0),
        .O(flag_init_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    flag_init_i_2
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[2]),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[1]),
        .I4(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(flag_init_i_2_n_0));
  FDSE flag_init_reg
       (.C(CLK),
        .CE(1'b1),
        .D(flag_init_i_1_n_0),
        .Q(flag_init),
        .S(SR[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_final_tap[0].final_val[0][5]_i_1 
       (.I0(wr_level_done_r2),
        .I1(wr_level_done_r3),
        .O(final_val));
  FDRE \gen_final_tap[0].final_val_reg[0][0] 
       (.C(CLK),
        .CE(final_val),
        .D(\smallest_reg[0]_0 [0]),
        .Q(\gen_final_tap[0].final_val_reg_n_0_[0][0] ),
        .R(SR[0]));
  FDRE \gen_final_tap[0].final_val_reg[0][1] 
       (.C(CLK),
        .CE(final_val),
        .D(\smallest_reg[0]_0 [1]),
        .Q(\gen_final_tap[0].final_val_reg_n_0_[0][1] ),
        .R(SR[0]));
  FDRE \gen_final_tap[0].final_val_reg[0][2] 
       (.C(CLK),
        .CE(final_val),
        .D(\smallest_reg[0]_0 [2]),
        .Q(\gen_final_tap[0].final_val_reg_n_0_[0][2] ),
        .R(SR[0]));
  FDRE \gen_final_tap[0].final_val_reg[0][3] 
       (.C(CLK),
        .CE(final_val),
        .D(\smallest_reg[0]_0 [3]),
        .Q(\gen_final_tap[0].final_val_reg_n_0_[0][3] ),
        .R(SR[0]));
  FDRE \gen_final_tap[0].final_val_reg[0][4] 
       (.C(CLK),
        .CE(final_val),
        .D(\smallest_reg[0]_0 [4]),
        .Q(\gen_final_tap[0].final_val_reg_n_0_[0][4] ),
        .R(SR[0]));
  FDRE \gen_final_tap[0].final_val_reg[0][5] 
       (.C(CLK),
        .CE(final_val),
        .D(\smallest_reg[0]_0 [5]),
        .Q(\gen_final_tap[0].final_val_reg_n_0_[0][5] ),
        .R(SR[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_rd[0].rd_data_rise_wl_r[0]_i_1 
       (.I0(\gen_rd[0].rd_data_rise_wl_r_reg[0]_0 ),
        .I1(\gen_rd[0].rd_data_rise_wl_r_reg[0]_1 ),
        .I2(\gen_rd[0].rd_data_rise_wl_r_reg[0]_2 ),
        .I3(\gen_rd[0].rd_data_rise_wl_r_reg[0]_3 ),
        .I4(\gen_rd[0].rd_data_rise_wl_r[0]_i_2_n_0 ),
        .O(\gen_rd[0].rd_data_rise_wl_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \gen_rd[0].rd_data_rise_wl_r[0]_i_2 
       (.I0(\gen_rd[0].rd_data_rise_wl_r_reg[0]_4 ),
        .I1(\gen_rd[0].rd_data_rise_wl_r_reg[0]_5 ),
        .I2(\gen_rd[0].rd_data_rise_wl_r_reg[0]_6 ),
        .I3(\gen_rd[0].rd_data_rise_wl_r_reg[0]_7 ),
        .I4(\gen_rd[0].rd_data_rise_wl_r_reg[0]_8 ),
        .I5(\gen_rd[0].rd_data_rise_wl_r_reg[0]_9 ),
        .O(\gen_rd[0].rd_data_rise_wl_r[0]_i_2_n_0 ));
  FDRE \gen_rd[0].rd_data_rise_wl_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_rd[0].rd_data_rise_wl_r[0]_i_1_n_0 ),
        .Q(\gen_rd[0].rd_data_rise_wl_r_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \incdec_wait_cnt[0]_i_1 
       (.I0(incdec_wait_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \incdec_wait_cnt[1]_i_1 
       (.I0(incdec_wait_cnt_reg[0]),
        .I1(incdec_wait_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \incdec_wait_cnt[2]_i_1 
       (.I0(incdec_wait_cnt_reg[2]),
        .I1(incdec_wait_cnt_reg[1]),
        .I2(incdec_wait_cnt_reg[0]),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'hEFFFFFFEFFFEFFFF)) 
    \incdec_wait_cnt[3]_i_1 
       (.I0(wrlvl_byte_done_reg_0),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[2]),
        .I3(wl_state_r__0[1]),
        .I4(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I5(wl_state_r__0[4]),
        .O(\incdec_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \incdec_wait_cnt[3]_i_2 
       (.I0(incdec_wait_cnt_reg[3]),
        .I1(incdec_wait_cnt_reg[0]),
        .I2(incdec_wait_cnt_reg[1]),
        .I3(incdec_wait_cnt_reg[2]),
        .O(p_0_in__0[3]));
  FDRE \incdec_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(incdec_wait_cnt_reg[0]),
        .R(\incdec_wait_cnt[3]_i_1_n_0 ));
  FDRE \incdec_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(incdec_wait_cnt_reg[1]),
        .R(\incdec_wait_cnt[3]_i_1_n_0 ));
  FDRE \incdec_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(incdec_wait_cnt_reg[2]),
        .R(\incdec_wait_cnt[3]_i_1_n_0 ));
  FDRE \incdec_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(incdec_wait_cnt_reg[3]),
        .R(\incdec_wait_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAFBFF08AA0800)) 
    inhibit_edge_detect_r_i_1
       (.I0(inhibit_edge_detect_r_i_2_n_0),
        .I1(wl_state_r__0[3]),
        .I2(inhibit_edge_detect_r_i_3_n_0),
        .I3(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I4(inhibit_edge_detect_r_i_4_n_0),
        .I5(inhibit_edge_detect_r_reg_n_0),
        .O(inhibit_edge_detect_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    inhibit_edge_detect_r_i_2
       (.I0(wrlvl_byte_redo),
        .I1(wl_state_r__0[1]),
        .I2(\rd_data_previous_r_reg_n_0_[0] ),
        .I3(inhibit_edge_detect_r_i_5_n_0),
        .I4(inhibit_edge_detect_r_i_6_n_0),
        .I5(inhibit_edge_detect_r_i_7_n_0),
        .O(inhibit_edge_detect_r_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    inhibit_edge_detect_r_i_3
       (.I0(\rd_data_previous_r_reg_n_0_[0] ),
        .I1(wl_sm_start),
        .I2(\stable_cnt[3]_i_8_n_0 ),
        .I3(wl_state_r__0[1]),
        .I4(wl_state_r__0[2]),
        .I5(wl_state_r__0[4]),
        .O(inhibit_edge_detect_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h31C04400)) 
    inhibit_edge_detect_r_i_4
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[3]),
        .I2(\FSM_sequential_wl_state_r[0]_i_5_n_0 ),
        .I3(wl_state_r__0[4]),
        .I4(wl_state_r__0[1]),
        .O(inhibit_edge_detect_r_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h1)) 
    inhibit_edge_detect_r_i_5
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[2]),
        .O(inhibit_edge_detect_r_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h6)) 
    inhibit_edge_detect_r_i_6
       (.I0(wl_state_r__0[3]),
        .I1(wl_state_r__0[4]),
        .O(inhibit_edge_detect_r_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h2)) 
    inhibit_edge_detect_r_i_7
       (.I0(\fine_dec_cnt[5]_i_5_n_0 ),
        .I1(wl_state_r__0[2]),
        .O(inhibit_edge_detect_r_i_7_n_0));
  FDSE inhibit_edge_detect_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(inhibit_edge_detect_r_i_1_n_0),
        .Q(inhibit_edge_detect_r_reg_n_0),
        .S(SR[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    phaser_out_i_1
       (.I0(phaser_out),
        .I1(phaser_out_0),
        .I2(po_stg2_cincdec),
        .I3(phaser_out_1),
        .I4(calib_zero_inputs),
        .O(\gen_byte_sel_div2.calib_in_common_reg_5 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    phaser_out_i_1__0
       (.I0(phaser_out),
        .I1(phaser_out_1),
        .I2(phaser_out_0),
        .I3(po_stg2_cincdec),
        .I4(calib_zero_inputs),
        .O(\gen_byte_sel_div2.calib_in_common_reg_6 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h0000F010)) 
    phaser_out_i_1__1
       (.I0(phaser_out_1),
        .I1(phaser_out_0),
        .I2(po_stg2_cincdec),
        .I3(phaser_out),
        .I4(calib_zero_inputs),
        .O(\calib_sel_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    phaser_out_i_1__2
       (.I0(phaser_out),
        .I1(phaser_out_0),
        .I2(po_stg2_cincdec),
        .I3(phaser_out_1),
        .I4(calib_zero_inputs),
        .O(\gen_byte_sel_div2.calib_in_common_reg_7 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h0000F010)) 
    phaser_out_i_2
       (.I0(phaser_out_1),
        .I1(phaser_out_0),
        .I2(po_enstg2_f),
        .I3(phaser_out),
        .I4(calib_zero_inputs),
        .O(\calib_sel_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FFFCAAA8)) 
    phaser_out_i_3
       (.I0(phaser_out_2),
        .I1(dbg_po_f_inc_r),
        .I2(dqs_po_stg2_f_incdec),
        .I3(ck_po_stg2_f_indec),
        .I4(phaser_out),
        .I5(calib_zero_inputs),
        .O(dbg_po_f_inc_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    phaser_out_i_3__0
       (.I0(phaser_out),
        .I1(phaser_out_0),
        .I2(po_enstg2_f),
        .I3(phaser_out_1),
        .I4(calib_zero_inputs),
        .O(\gen_byte_sel_div2.calib_in_common_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    phaser_out_i_3__1
       (.I0(phaser_out),
        .I1(phaser_out_1),
        .I2(phaser_out_0),
        .I3(po_enstg2_f),
        .I4(calib_zero_inputs),
        .O(\gen_byte_sel_div2.calib_in_common_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    phaser_out_i_3__2
       (.I0(phaser_out),
        .I1(phaser_out_0),
        .I2(po_enstg2_f),
        .I3(phaser_out_1),
        .I4(calib_zero_inputs),
        .O(\gen_byte_sel_div2.calib_in_common_reg_4 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    phaser_out_i_4
       (.I0(phaser_out),
        .I1(phaser_out_0),
        .I2(po_stg2_fincdec),
        .I3(phaser_out_1),
        .I4(calib_zero_inputs),
        .O(\gen_byte_sel_div2.calib_in_common_reg ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    phaser_out_i_4__0
       (.I0(phaser_out),
        .I1(phaser_out_1),
        .I2(phaser_out_0),
        .I3(po_stg2_fincdec),
        .I4(calib_zero_inputs),
        .O(\gen_byte_sel_div2.calib_in_common_reg_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    phaser_out_i_4__1
       (.I0(phaser_out),
        .I1(phaser_out_0),
        .I2(po_stg2_fincdec),
        .I3(phaser_out_1),
        .I4(calib_zero_inputs),
        .O(\gen_byte_sel_div2.calib_in_common_reg_1 ));
  (* srl_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r4_reg_srl4 " *) 
  SRL16E phy_ctl_ready_r4_reg_srl4
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(Q),
        .Q(phy_ctl_ready_r4_reg_srl4_n_0));
  FDRE phy_ctl_ready_r5_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_ctl_ready_r4_reg_srl4_n_0),
        .Q(phy_ctl_ready_r5),
        .R(1'b0));
  FDRE phy_ctl_ready_r6_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_ctl_ready_r5),
        .Q(phy_ctl_ready_r6_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    po_cnt_dec_i_1
       (.I0(po_cnt_dec_i_2_n_0),
        .I1(\po_rdval_cnt[8]_i_3_n_0 ),
        .O(po_cnt_dec_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    po_cnt_dec_i_2
       (.I0(wait_cnt_reg[0]),
        .I1(wait_cnt_reg[1]),
        .I2(wrlvl_byte_done_reg_0),
        .I3(wait_cnt_reg[2]),
        .I4(wait_cnt_reg[3]),
        .I5(phy_ctl_ready_r6_reg_n_0),
        .O(po_cnt_dec_i_2_n_0));
  FDRE po_cnt_dec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_cnt_dec_i_1_n_0),
        .Q(po_cnt_dec_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFEA)) 
    po_dec_done_i_1
       (.I0(po_dec_done_i_2_n_0),
        .I1(phy_ctl_ready_r6_reg_n_0),
        .I2(\po_rdval_cnt[8]_i_3_n_0 ),
        .I3(po_dec_done),
        .O(po_dec_done_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000008)) 
    po_dec_done_i_2
       (.I0(po_cnt_dec_reg_0),
        .I1(po_rdval_cnt[0]),
        .I2(po_rdval_cnt[5]),
        .I3(po_rdval_cnt[6]),
        .I4(\po_rdval_cnt[8]_i_5_n_0 ),
        .O(po_dec_done_i_2_n_0));
  FDRE po_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_dec_done_i_1_n_0),
        .Q(po_dec_done),
        .R(SR[0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h0303AA03)) 
    \po_rdval_cnt[0]_i_1 
       (.I0(dbg_po_counter_read_val[0]),
        .I1(po_rdval_cnt[0]),
        .I2(\po_rdval_cnt[8]_i_3_n_0 ),
        .I3(phy_ctl_ready_r5),
        .I4(phy_ctl_ready_r6_reg_n_0),
        .O(\po_rdval_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08080808FB0808FB)) 
    \po_rdval_cnt[1]_i_1 
       (.I0(dbg_po_counter_read_val[1]),
        .I1(phy_ctl_ready_r5),
        .I2(phy_ctl_ready_r6_reg_n_0),
        .I3(po_rdval_cnt[0]),
        .I4(po_rdval_cnt[1]),
        .I5(\po_rdval_cnt[8]_i_3_n_0 ),
        .O(\po_rdval_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8888B)) 
    \po_rdval_cnt[2]_i_1 
       (.I0(dbg_po_counter_read_val[2]),
        .I1(\po_rdval_cnt[6]_i_2_n_0 ),
        .I2(po_rdval_cnt[1]),
        .I3(po_rdval_cnt[0]),
        .I4(po_rdval_cnt[2]),
        .I5(\po_rdval_cnt[8]_i_3_n_0 ),
        .O(\po_rdval_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BB8B88B8)) 
    \po_rdval_cnt[3]_i_1 
       (.I0(dbg_po_counter_read_val[3]),
        .I1(\po_rdval_cnt[6]_i_2_n_0 ),
        .I2(\po_rdval_cnt[3]_i_2_n_0 ),
        .I3(po_rdval_cnt[2]),
        .I4(po_rdval_cnt[3]),
        .I5(\po_rdval_cnt[8]_i_3_n_0 ),
        .O(\po_rdval_cnt[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \po_rdval_cnt[3]_i_2 
       (.I0(po_rdval_cnt[1]),
        .I1(po_rdval_cnt[0]),
        .O(\po_rdval_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08FB0808080808FB)) 
    \po_rdval_cnt[4]_i_1 
       (.I0(dbg_po_counter_read_val[4]),
        .I1(phy_ctl_ready_r5),
        .I2(phy_ctl_ready_r6_reg_n_0),
        .I3(\po_rdval_cnt[8]_i_3_n_0 ),
        .I4(\po_rdval_cnt[4]_i_2_n_0 ),
        .I5(po_rdval_cnt[4]),
        .O(\po_rdval_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \po_rdval_cnt[4]_i_2 
       (.I0(po_rdval_cnt[3]),
        .I1(po_rdval_cnt[2]),
        .I2(po_rdval_cnt[0]),
        .I3(po_rdval_cnt[1]),
        .O(\po_rdval_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08FB0808080808FB)) 
    \po_rdval_cnt[5]_i_1 
       (.I0(dbg_po_counter_read_val[5]),
        .I1(phy_ctl_ready_r5),
        .I2(phy_ctl_ready_r6_reg_n_0),
        .I3(\po_rdval_cnt[8]_i_3_n_0 ),
        .I4(\po_rdval_cnt[6]_i_3_n_0 ),
        .I5(po_rdval_cnt[5]),
        .O(\po_rdval_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8888B)) 
    \po_rdval_cnt[6]_i_1 
       (.I0(dbg_po_counter_read_val[6]),
        .I1(\po_rdval_cnt[6]_i_2_n_0 ),
        .I2(po_rdval_cnt[5]),
        .I3(\po_rdval_cnt[6]_i_3_n_0 ),
        .I4(po_rdval_cnt[6]),
        .I5(\po_rdval_cnt[8]_i_3_n_0 ),
        .O(\po_rdval_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \po_rdval_cnt[6]_i_2 
       (.I0(phy_ctl_ready_r5),
        .I1(phy_ctl_ready_r6_reg_n_0),
        .O(\po_rdval_cnt[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \po_rdval_cnt[6]_i_3 
       (.I0(po_rdval_cnt[4]),
        .I1(po_rdval_cnt[1]),
        .I2(po_rdval_cnt[0]),
        .I3(po_rdval_cnt[2]),
        .I4(po_rdval_cnt[3]),
        .O(\po_rdval_cnt[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h08FBFB08)) 
    \po_rdval_cnt[7]_i_1 
       (.I0(dbg_po_counter_read_val[7]),
        .I1(phy_ctl_ready_r5),
        .I2(phy_ctl_ready_r6_reg_n_0),
        .I3(po_rdval_cnt[7]),
        .I4(\po_rdval_cnt[8]_i_4_n_0 ),
        .O(\po_rdval_cnt[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \po_rdval_cnt[8]_i_1 
       (.I0(phy_ctl_ready_r6_reg_n_0),
        .I1(phy_ctl_ready_r5),
        .I2(\po_rdval_cnt[8]_i_3_n_0 ),
        .I3(po_cnt_dec_reg_0),
        .O(\po_rdval_cnt[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB080808FB08FB08)) 
    \po_rdval_cnt[8]_i_2 
       (.I0(dbg_po_counter_read_val[8]),
        .I1(phy_ctl_ready_r5),
        .I2(phy_ctl_ready_r6_reg_n_0),
        .I3(po_rdval_cnt[8]),
        .I4(po_rdval_cnt[7]),
        .I5(\po_rdval_cnt[8]_i_4_n_0 ),
        .O(\po_rdval_cnt[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \po_rdval_cnt[8]_i_3 
       (.I0(\po_rdval_cnt[6]_i_3_n_0 ),
        .I1(po_rdval_cnt[8]),
        .I2(po_rdval_cnt[7]),
        .I3(po_rdval_cnt[5]),
        .I4(po_rdval_cnt[6]),
        .O(\po_rdval_cnt[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \po_rdval_cnt[8]_i_4 
       (.I0(\po_rdval_cnt[8]_i_5_n_0 ),
        .I1(po_rdval_cnt[0]),
        .I2(po_rdval_cnt[5]),
        .I3(\po_rdval_cnt[6]_i_3_n_0 ),
        .I4(po_rdval_cnt[6]),
        .O(\po_rdval_cnt[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \po_rdval_cnt[8]_i_5 
       (.I0(po_rdval_cnt[2]),
        .I1(po_rdval_cnt[3]),
        .I2(po_rdval_cnt[4]),
        .I3(po_rdval_cnt[8]),
        .I4(po_rdval_cnt[7]),
        .I5(po_rdval_cnt[1]),
        .O(\po_rdval_cnt[8]_i_5_n_0 ));
  FDRE \po_rdval_cnt_reg[0] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[0]_i_1_n_0 ),
        .Q(po_rdval_cnt[0]),
        .R(\po_rdval_cnt_reg[8]_0 ));
  FDRE \po_rdval_cnt_reg[1] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[1]_i_1_n_0 ),
        .Q(po_rdval_cnt[1]),
        .R(\po_rdval_cnt_reg[8]_0 ));
  FDRE \po_rdval_cnt_reg[2] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[2]_i_1_n_0 ),
        .Q(po_rdval_cnt[2]),
        .R(\po_rdval_cnt_reg[8]_0 ));
  FDRE \po_rdval_cnt_reg[3] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[3]_i_1_n_0 ),
        .Q(po_rdval_cnt[3]),
        .R(\po_rdval_cnt_reg[8]_0 ));
  FDRE \po_rdval_cnt_reg[4] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[4]_i_1_n_0 ),
        .Q(po_rdval_cnt[4]),
        .R(\po_rdval_cnt_reg[8]_0 ));
  FDRE \po_rdval_cnt_reg[5] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[5]_i_1_n_0 ),
        .Q(po_rdval_cnt[5]),
        .R(\po_rdval_cnt_reg[8]_0 ));
  FDRE \po_rdval_cnt_reg[6] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[6]_i_1_n_0 ),
        .Q(po_rdval_cnt[6]),
        .R(\po_rdval_cnt_reg[8]_0 ));
  FDRE \po_rdval_cnt_reg[7] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[7]_i_1_n_0 ),
        .Q(po_rdval_cnt[7]),
        .R(\po_rdval_cnt_reg[8]_0 ));
  FDRE \po_rdval_cnt_reg[8] 
       (.C(CLK),
        .CE(\po_rdval_cnt[8]_i_1_n_0 ),
        .D(\po_rdval_cnt[8]_i_2_n_0 ),
        .Q(po_rdval_cnt[8]),
        .R(\po_rdval_cnt_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFCFFFFFF02000000)) 
    \rank_cnt_r[0]_i_1 
       (.I0(\rank_cnt_r_reg_n_0_[1] ),
        .I1(dq_cnt_inc_reg_n_0),
        .I2(wl_state_r__0[3]),
        .I3(\FSM_sequential_wl_state_r[2]_i_4_n_0 ),
        .I4(\rank_cnt_r[1]_i_2_n_0 ),
        .I5(\rank_cnt_r_reg_n_0_[0] ),
        .O(\rank_cnt_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFF02000000)) 
    \rank_cnt_r[1]_i_1 
       (.I0(\rank_cnt_r_reg_n_0_[0] ),
        .I1(dq_cnt_inc_reg_n_0),
        .I2(wl_state_r__0[3]),
        .I3(\FSM_sequential_wl_state_r[2]_i_4_n_0 ),
        .I4(\rank_cnt_r[1]_i_2_n_0 ),
        .I5(\rank_cnt_r_reg_n_0_[1] ),
        .O(\rank_cnt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rank_cnt_r[1]_i_2 
       (.I0(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I1(wl_state_r__0[4]),
        .O(\rank_cnt_r[1]_i_2_n_0 ));
  FDRE \rank_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rank_cnt_r[0]_i_1_n_0 ),
        .Q(\rank_cnt_r_reg_n_0_[0] ),
        .R(SR[1]));
  FDRE \rank_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rank_cnt_r[1]_i_1_n_0 ),
        .Q(\rank_cnt_r_reg_n_0_[1] ),
        .R(SR[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rd_data_edge_detect_r[0]_i_1 
       (.I0(\rd_data_edge_detect_r[0]_i_2_n_0 ),
        .I1(flag_init),
        .I2(flag_ck_negedge_reg_n_0),
        .I3(\stable_cnt[3]_i_9_n_0 ),
        .O(\rd_data_edge_detect_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAFBFB)) 
    \rd_data_edge_detect_r[0]_i_2 
       (.I0(wrlvl_byte_done_reg_0),
        .I1(\gen_rd[0].rd_data_rise_wl_r_reg_n_0_[0] ),
        .I2(\rd_data_previous_r_reg_n_0_[0] ),
        .I3(\rd_data_previous_r[0]_i_2_n_0 ),
        .I4(dbg_phy_wrlvl),
        .I5(inhibit_edge_detect_r_reg_n_0),
        .O(\rd_data_edge_detect_r[0]_i_2_n_0 ));
  FDRE \rd_data_edge_detect_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_data_edge_detect_r[0]_i_1_n_0 ),
        .Q(dbg_phy_wrlvl),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \rd_data_previous_r[0]_i_1 
       (.I0(\gen_rd[0].rd_data_rise_wl_r_reg_n_0_[0] ),
        .I1(\rd_data_previous_r[0]_i_2_n_0 ),
        .I2(\stable_cnt[3]_i_7_n_0 ),
        .I3(\rd_data_previous_r[0]_i_3_n_0 ),
        .I4(\rd_data_previous_r_reg_n_0_[0] ),
        .O(\rd_data_previous_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h000A0C55)) 
    \rd_data_previous_r[0]_i_2 
       (.I0(wl_state_r__0[1]),
        .I1(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[2]),
        .I4(wl_state_r__0[3]),
        .O(\rd_data_previous_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \rd_data_previous_r[0]_i_3 
       (.I0(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I1(wl_state_r__0[2]),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[4]),
        .I4(wl_state_r__0[1]),
        .O(\rd_data_previous_r[0]_i_3_n_0 ));
  FDRE \rd_data_previous_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_data_previous_r[0]_i_1_n_0 ),
        .Q(\rd_data_previous_r_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000BA00)) 
    \single_rank.done_dqs_dec_i_1 
       (.I0(done_dqs_tap_inc),
        .I1(wr_level_done_r4),
        .I2(wr_level_done_r3),
        .I3(\wl_tap_count_r[5]_i_3_n_0 ),
        .I4(\single_rank.done_dqs_dec_reg_0 ),
        .O(\single_rank.done_dqs_dec_i_1_n_0 ));
  FDRE \single_rank.done_dqs_dec_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\single_rank.done_dqs_dec_i_1_n_0 ),
        .Q(done_dqs_tap_inc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \smallest[0][5]_i_1 
       (.I0(wl_state_r__0[2]),
        .I1(wl_state_r__0[1]),
        .I2(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I3(wl_state_r__0[3]),
        .I4(dqs_count_r[1]),
        .I5(dqs_count_r[0]),
        .O(\smallest[0][5]_i_1_n_0 ));
  FDRE \smallest_reg[0][0] 
       (.C(CLK),
        .CE(\smallest[0][5]_i_1_n_0 ),
        .D(\wl_dqs_tap_count_r_reg_n_0_[0][0][0] ),
        .Q(\smallest_reg[0]_0 [0]),
        .R(SR[1]));
  FDRE \smallest_reg[0][1] 
       (.C(CLK),
        .CE(\smallest[0][5]_i_1_n_0 ),
        .D(\wl_dqs_tap_count_r_reg_n_0_[0][0][1] ),
        .Q(\smallest_reg[0]_0 [1]),
        .R(SR[1]));
  FDRE \smallest_reg[0][2] 
       (.C(CLK),
        .CE(\smallest[0][5]_i_1_n_0 ),
        .D(\wl_dqs_tap_count_r_reg_n_0_[0][0][2] ),
        .Q(\smallest_reg[0]_0 [2]),
        .R(SR[1]));
  FDRE \smallest_reg[0][3] 
       (.C(CLK),
        .CE(\smallest[0][5]_i_1_n_0 ),
        .D(\wl_dqs_tap_count_r_reg_n_0_[0][0][3] ),
        .Q(\smallest_reg[0]_0 [3]),
        .R(SR[1]));
  FDRE \smallest_reg[0][4] 
       (.C(CLK),
        .CE(\smallest[0][5]_i_1_n_0 ),
        .D(\wl_dqs_tap_count_r_reg_n_0_[0][0][4] ),
        .Q(\smallest_reg[0]_0 [4]),
        .R(SR[1]));
  FDRE \smallest_reg[0][5] 
       (.C(CLK),
        .CE(\smallest[0][5]_i_1_n_0 ),
        .D(\wl_dqs_tap_count_r_reg_n_0_[0][0][5] ),
        .Q(\smallest_reg[0]_0 [5]),
        .R(SR[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \stable_cnt[0]_i_1 
       (.I0(\stable_cnt_reg_n_0_[0] ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \stable_cnt[1]_i_1 
       (.I0(\stable_cnt_reg_n_0_[0] ),
        .I1(\stable_cnt_reg_n_0_[1] ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \stable_cnt[2]_i_1 
       (.I0(\stable_cnt_reg_n_0_[2] ),
        .I1(\stable_cnt_reg_n_0_[1] ),
        .I2(\stable_cnt_reg_n_0_[0] ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hABFFFFABFFFFFFFF)) 
    \stable_cnt[3]_i_1 
       (.I0(\stable_cnt[3]_i_4_n_0 ),
        .I1(\stable_cnt[3]_i_5_n_0 ),
        .I2(wl_state_r__0[3]),
        .I3(\gen_rd[0].rd_data_rise_wl_r_reg_n_0_[0] ),
        .I4(\rd_data_previous_r_reg_n_0_[0] ),
        .I5(\stable_cnt[3]_i_6_n_0 ),
        .O(stable_cnt0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \stable_cnt[3]_i_10 
       (.I0(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I1(wl_state_r__0[1]),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[2]),
        .I4(\^ddr3_ila_wrpath [7]),
        .I5(wl_state_r__0[4]),
        .O(\stable_cnt[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \stable_cnt[3]_i_11 
       (.I0(\wl_state_r1_reg_n_0_[1] ),
        .I1(\wl_state_r1_reg_n_0_[3] ),
        .I2(\wl_state_r1_reg_n_0_[2] ),
        .I3(\wl_state_r1_reg_n_0_[4] ),
        .O(\stable_cnt[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00008200)) 
    \stable_cnt[3]_i_2 
       (.I0(\stable_cnt[3]_i_7_n_0 ),
        .I1(\gen_rd[0].rd_data_rise_wl_r_reg_n_0_[0] ),
        .I2(\rd_data_previous_r_reg_n_0_[0] ),
        .I3(\stable_cnt[3]_i_8_n_0 ),
        .I4(\stable_cnt[3]_i_9_n_0 ),
        .O(stable_cnt));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \stable_cnt[3]_i_3 
       (.I0(\stable_cnt_reg_n_0_[3] ),
        .I1(\stable_cnt_reg_n_0_[0] ),
        .I2(\stable_cnt_reg_n_0_[1] ),
        .I3(\stable_cnt_reg_n_0_[2] ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \stable_cnt[3]_i_4 
       (.I0(\wl_state_r1_reg_n_0_[0] ),
        .I1(\wl_state_r1_reg_n_0_[4] ),
        .I2(\wl_state_r1_reg_n_0_[2] ),
        .I3(\wl_state_r1_reg_n_0_[3] ),
        .I4(\wl_state_r1_reg_n_0_[1] ),
        .O(\stable_cnt[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \stable_cnt[3]_i_5 
       (.I0(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I1(wl_state_r__0[4]),
        .I2(wl_state_r__0[1]),
        .O(\stable_cnt[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555555554555555)) 
    \stable_cnt[3]_i_6 
       (.I0(wrlvl_byte_done_reg_0),
        .I1(wl_state_r__0[1]),
        .I2(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I3(wl_state_r__0[2]),
        .I4(wl_state_r__0[4]),
        .I5(wl_state_r__0[3]),
        .O(\stable_cnt[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \stable_cnt[3]_i_7 
       (.I0(\stable_cnt[3]_i_10_n_0 ),
        .I1(\stable_cnt[3]_i_11_n_0 ),
        .I2(\corse_inc[0][2]_i_3_n_0 ),
        .I3(wl_state_r__0[1]),
        .I4(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I5(\wl_state_r1_reg_n_0_[0] ),
        .O(\stable_cnt[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \stable_cnt[3]_i_8 
       (.I0(\stable_cnt_reg_n_0_[2] ),
        .I1(\stable_cnt_reg_n_0_[1] ),
        .I2(\stable_cnt_reg_n_0_[3] ),
        .O(\stable_cnt[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \stable_cnt[3]_i_9 
       (.I0(\^ddr3_ila_wrpath [19]),
        .I1(\^ddr3_ila_wrpath [18]),
        .I2(\^ddr3_ila_wrpath [23]),
        .I3(\^ddr3_ila_wrpath [22]),
        .I4(\^ddr3_ila_wrpath [21]),
        .I5(\^ddr3_ila_wrpath [20]),
        .O(\stable_cnt[3]_i_9_n_0 ));
  FDRE \stable_cnt_reg[0] 
       (.C(CLK),
        .CE(stable_cnt),
        .D(p_0_in[0]),
        .Q(\stable_cnt_reg_n_0_[0] ),
        .R(stable_cnt0));
  FDRE \stable_cnt_reg[1] 
       (.C(CLK),
        .CE(stable_cnt),
        .D(p_0_in[1]),
        .Q(\stable_cnt_reg_n_0_[1] ),
        .R(stable_cnt0));
  FDRE \stable_cnt_reg[2] 
       (.C(CLK),
        .CE(stable_cnt),
        .D(p_0_in[2]),
        .Q(\stable_cnt_reg_n_0_[2] ),
        .R(stable_cnt0));
  FDRE \stable_cnt_reg[3] 
       (.C(CLK),
        .CE(stable_cnt),
        .D(p_0_in[3]),
        .Q(\stable_cnt_reg_n_0_[3] ),
        .R(stable_cnt0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt[0]_i_1 
       (.I0(wait_cnt_reg[0]),
        .O(wait_cnt0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wait_cnt[1]_i_1 
       (.I0(wait_cnt_reg[0]),
        .I1(wait_cnt_reg[1]),
        .O(\wait_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \wait_cnt[2]_i_1 
       (.I0(wait_cnt_reg[2]),
        .I1(wait_cnt_reg[1]),
        .I2(wait_cnt_reg[0]),
        .O(wait_cnt0__0[2]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \wait_cnt[3]_i_2 
       (.I0(phy_ctl_ready_r6_reg_n_0),
        .I1(wait_cnt_reg[3]),
        .I2(wait_cnt_reg[1]),
        .I3(wait_cnt_reg[0]),
        .I4(wait_cnt_reg[2]),
        .O(wait_cnt0));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \wait_cnt[3]_i_3 
       (.I0(wait_cnt_reg[3]),
        .I1(wait_cnt_reg[2]),
        .I2(wait_cnt_reg[0]),
        .I3(wait_cnt_reg[1]),
        .O(wait_cnt0__0[3]));
  FDRE \wait_cnt_reg[0] 
       (.C(CLK),
        .CE(wait_cnt0),
        .D(wait_cnt0__0[0]),
        .Q(wait_cnt_reg[0]),
        .R(SS));
  FDRE \wait_cnt_reg[1] 
       (.C(CLK),
        .CE(wait_cnt0),
        .D(\wait_cnt[1]_i_1_n_0 ),
        .Q(wait_cnt_reg[1]),
        .R(SS));
  FDRE \wait_cnt_reg[2] 
       (.C(CLK),
        .CE(wait_cnt0),
        .D(wait_cnt0__0[2]),
        .Q(wait_cnt_reg[2]),
        .R(SS));
  FDSE \wait_cnt_reg[3] 
       (.C(CLK),
        .CE(wait_cnt0),
        .D(wait_cnt0__0[3]),
        .Q(wait_cnt_reg[3]),
        .S(SS));
  FDRE \wl_corse_cnt_reg[0][0][0] 
       (.C(CLK),
        .CE(wl_corse_cnt),
        .D(\corse_cnt_reg_n_0_[0][0] ),
        .Q(\wl_corse_cnt_reg[0][0]_1 [0]),
        .R(SR[1]));
  FDRE \wl_corse_cnt_reg[0][0][1] 
       (.C(CLK),
        .CE(wl_corse_cnt),
        .D(\corse_cnt_reg_n_0_[0][1] ),
        .Q(\wl_corse_cnt_reg[0][0]_1 [1]),
        .R(SR[1]));
  FDRE \wl_corse_cnt_reg[0][0][2] 
       (.C(CLK),
        .CE(wl_corse_cnt),
        .D(\corse_cnt_reg_n_0_[0][2] ),
        .Q(\wl_corse_cnt_reg[0][0]_1 [2]),
        .R(SR[1]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \wl_dqs_tap_count_r[0][0][5]_i_1 
       (.I0(\wl_dqs_tap_count_r[0][0][5]_i_2_n_0 ),
        .I1(dqs_count_r[0]),
        .I2(dqs_count_r[1]),
        .I3(\rank_cnt_r_reg_n_0_[0] ),
        .I4(\rank_cnt_r_reg_n_0_[1] ),
        .O(wl_corse_cnt));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h01001104)) 
    \wl_dqs_tap_count_r[0][0][5]_i_2 
       (.I0(wl_state_r__0[3]),
        .I1(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I2(wl_state_r__0[1]),
        .I3(wl_state_r__0[2]),
        .I4(wl_state_r__0[4]),
        .O(\wl_dqs_tap_count_r[0][0][5]_i_2_n_0 ));
  FDRE \wl_dqs_tap_count_r_reg[0][0][0] 
       (.C(CLK),
        .CE(wl_corse_cnt),
        .D(\^ddr3_ila_wrpath [18]),
        .Q(\wl_dqs_tap_count_r_reg_n_0_[0][0][0] ),
        .R(SR[0]));
  FDRE \wl_dqs_tap_count_r_reg[0][0][1] 
       (.C(CLK),
        .CE(wl_corse_cnt),
        .D(\^ddr3_ila_wrpath [19]),
        .Q(\wl_dqs_tap_count_r_reg_n_0_[0][0][1] ),
        .R(SR[0]));
  FDRE \wl_dqs_tap_count_r_reg[0][0][2] 
       (.C(CLK),
        .CE(wl_corse_cnt),
        .D(\^ddr3_ila_wrpath [20]),
        .Q(\wl_dqs_tap_count_r_reg_n_0_[0][0][2] ),
        .R(SR[1]));
  FDRE \wl_dqs_tap_count_r_reg[0][0][3] 
       (.C(CLK),
        .CE(wl_corse_cnt),
        .D(\^ddr3_ila_wrpath [21]),
        .Q(\wl_dqs_tap_count_r_reg_n_0_[0][0][3] ),
        .R(SR[1]));
  FDRE \wl_dqs_tap_count_r_reg[0][0][4] 
       (.C(CLK),
        .CE(wl_corse_cnt),
        .D(\^ddr3_ila_wrpath [22]),
        .Q(\wl_dqs_tap_count_r_reg_n_0_[0][0][4] ),
        .R(SR[1]));
  FDRE \wl_dqs_tap_count_r_reg[0][0][5] 
       (.C(CLK),
        .CE(wl_corse_cnt),
        .D(\^ddr3_ila_wrpath [23]),
        .Q(\wl_dqs_tap_count_r_reg_n_0_[0][0][5] ),
        .R(SR[1]));
  LUT6 #(
    .INIT(64'hFF00EE80E700FE00)) 
    wl_edge_detect_valid_r_i_1
       (.I0(wl_state_r__0[3]),
        .I1(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I2(wl_state_r__0[4]),
        .I3(\^ddr3_ila_wrpath [7]),
        .I4(wl_state_r__0[2]),
        .I5(wl_state_r__0[1]),
        .O(wl_edge_detect_valid_r_i_1_n_0));
  FDRE wl_edge_detect_valid_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wl_edge_detect_valid_r_i_1_n_0),
        .Q(\^ddr3_ila_wrpath [7]),
        .R(SR[1]));
  FDRE \wl_po_coarse_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\final_coarse_tap_reg_n_0_[0][0] ),
        .Q(\^ddr3_ila_wrpath [30]),
        .R(1'b0));
  FDRE \wl_po_coarse_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\final_coarse_tap_reg_n_0_[0][1] ),
        .Q(\^ddr3_ila_wrpath [31]),
        .R(1'b0));
  FDRE \wl_po_coarse_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\final_coarse_tap_reg_n_0_[0][2] ),
        .Q(\^ddr3_ila_wrpath [32]),
        .R(1'b0));
  FDRE \wl_po_fine_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\smallest_reg[0]_0 [0]),
        .Q(\^ddr3_ila_wrpath [24]),
        .R(1'b0));
  FDRE \wl_po_fine_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\smallest_reg[0]_0 [1]),
        .Q(\^ddr3_ila_wrpath [25]),
        .R(1'b0));
  FDRE \wl_po_fine_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\smallest_reg[0]_0 [2]),
        .Q(\^ddr3_ila_wrpath [26]),
        .R(1'b0));
  FDRE \wl_po_fine_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\smallest_reg[0]_0 [3]),
        .Q(\^ddr3_ila_wrpath [27]),
        .R(1'b0));
  FDRE \wl_po_fine_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\smallest_reg[0]_0 [4]),
        .Q(\^ddr3_ila_wrpath [28]),
        .R(1'b0));
  FDRE \wl_po_fine_cnt_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\smallest_reg[0]_0 [5]),
        .Q(\^ddr3_ila_wrpath [29]),
        .R(1'b0));
  FDRE \wl_state_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\^ddr3_ila_wrpath [0]),
        .Q(\wl_state_r1_reg_n_0_[0] ),
        .R(SR[1]));
  FDRE \wl_state_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\^ddr3_ila_wrpath [1]),
        .Q(\wl_state_r1_reg_n_0_[1] ),
        .R(SR[1]));
  FDRE \wl_state_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\^ddr3_ila_wrpath [2]),
        .Q(\wl_state_r1_reg_n_0_[2] ),
        .R(SR[1]));
  FDRE \wl_state_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\^ddr3_ila_wrpath [3]),
        .Q(\wl_state_r1_reg_n_0_[3] ),
        .R(SR[1]));
  FDRE \wl_state_r1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\^ddr3_ila_wrpath [4]),
        .Q(\wl_state_r1_reg_n_0_[4] ),
        .R(SR[1]));
  LUT6 #(
    .INIT(64'hFF15000000150000)) 
    \wl_tap_count_r[0]_i_1 
       (.I0(\^ddr3_ila_wrpath [18]),
        .I1(wr_level_done_r5),
        .I2(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I3(wl_state_r__0[1]),
        .I4(wl_state_r__0[2]),
        .I5(\smallest_reg[0]_0 [0]),
        .O(\wl_tap_count_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FFFF8080808080)) 
    \wl_tap_count_r[1]_i_1 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[2]),
        .I2(\smallest_reg[0]_0 [1]),
        .I3(\^ddr3_ila_wrpath [19]),
        .I4(\^ddr3_ila_wrpath [18]),
        .I5(\wl_tap_count_r[5]_i_6_n_0 ),
        .O(\wl_tap_count_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8FF8F8F888888888)) 
    \wl_tap_count_r[2]_i_1 
       (.I0(\wl_tap_count_r[2]_i_2_n_0 ),
        .I1(\smallest_reg[0]_0 [2]),
        .I2(\^ddr3_ila_wrpath [20]),
        .I3(\^ddr3_ila_wrpath [19]),
        .I4(\^ddr3_ila_wrpath [18]),
        .I5(\wl_tap_count_r[5]_i_6_n_0 ),
        .O(\wl_tap_count_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wl_tap_count_r[2]_i_2 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[2]),
        .O(\wl_tap_count_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80FFFF8080808080)) 
    \wl_tap_count_r[3]_i_1 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[2]),
        .I2(\smallest_reg[0]_0 [3]),
        .I3(\^ddr3_ila_wrpath [21]),
        .I4(\wl_tap_count_r[5]_i_5_n_0 ),
        .I5(\wl_tap_count_r[5]_i_6_n_0 ),
        .O(\wl_tap_count_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80FFFF8080808080)) 
    \wl_tap_count_r[4]_i_1 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[2]),
        .I2(\smallest_reg[0]_0 [4]),
        .I3(\wl_tap_count_r[4]_i_2_n_0 ),
        .I4(\^ddr3_ila_wrpath [22]),
        .I5(\wl_tap_count_r[5]_i_6_n_0 ),
        .O(\wl_tap_count_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wl_tap_count_r[4]_i_2 
       (.I0(\^ddr3_ila_wrpath [20]),
        .I1(\^ddr3_ila_wrpath [18]),
        .I2(\^ddr3_ila_wrpath [19]),
        .I3(\^ddr3_ila_wrpath [21]),
        .O(\wl_tap_count_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0003004030C000C3)) 
    \wl_tap_count_r[5]_i_1 
       (.I0(\wl_tap_count_r[5]_i_3_n_0 ),
        .I1(wl_state_r__0[2]),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[4]),
        .I4(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I5(wl_state_r__0[1]),
        .O(wl_tap_count_r));
  LUT6 #(
    .INIT(64'hBEFAFAFAAAAAAAAA)) 
    \wl_tap_count_r[5]_i_2 
       (.I0(\wl_tap_count_r[5]_i_4_n_0 ),
        .I1(\^ddr3_ila_wrpath [22]),
        .I2(\^ddr3_ila_wrpath [23]),
        .I3(\^ddr3_ila_wrpath [21]),
        .I4(\wl_tap_count_r[5]_i_5_n_0 ),
        .I5(\wl_tap_count_r[5]_i_6_n_0 ),
        .O(\wl_tap_count_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wl_tap_count_r[5]_i_3 
       (.I0(wrlvl_byte_redo_r),
        .I1(wrlvl_byte_redo),
        .O(\wl_tap_count_r[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \wl_tap_count_r[5]_i_4 
       (.I0(\smallest_reg[0]_0 [5]),
        .I1(wl_state_r__0[2]),
        .I2(wl_state_r__0[1]),
        .O(\wl_tap_count_r[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \wl_tap_count_r[5]_i_5 
       (.I0(\^ddr3_ila_wrpath [19]),
        .I1(\^ddr3_ila_wrpath [18]),
        .I2(\^ddr3_ila_wrpath [20]),
        .O(\wl_tap_count_r[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \wl_tap_count_r[5]_i_6 
       (.I0(wl_state_r__0[1]),
        .I1(wl_state_r__0[2]),
        .I2(wr_level_done_r5),
        .I3(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(\wl_tap_count_r[5]_i_6_n_0 ));
  FDRE \wl_tap_count_r_reg[0] 
       (.C(CLK),
        .CE(wl_tap_count_r),
        .D(\wl_tap_count_r[0]_i_1_n_0 ),
        .Q(\^ddr3_ila_wrpath [18]),
        .R(SR[1]));
  FDRE \wl_tap_count_r_reg[1] 
       (.C(CLK),
        .CE(wl_tap_count_r),
        .D(\wl_tap_count_r[1]_i_1_n_0 ),
        .Q(\^ddr3_ila_wrpath [19]),
        .R(SR[1]));
  FDRE \wl_tap_count_r_reg[2] 
       (.C(CLK),
        .CE(wl_tap_count_r),
        .D(\wl_tap_count_r[2]_i_1_n_0 ),
        .Q(\^ddr3_ila_wrpath [20]),
        .R(SR[1]));
  FDRE \wl_tap_count_r_reg[3] 
       (.C(CLK),
        .CE(wl_tap_count_r),
        .D(\wl_tap_count_r[3]_i_1_n_0 ),
        .Q(\^ddr3_ila_wrpath [21]),
        .R(SR[1]));
  FDRE \wl_tap_count_r_reg[4] 
       (.C(CLK),
        .CE(wl_tap_count_r),
        .D(\wl_tap_count_r[4]_i_1_n_0 ),
        .Q(\^ddr3_ila_wrpath [22]),
        .R(SR[1]));
  FDRE \wl_tap_count_r_reg[5] 
       (.C(CLK),
        .CE(wl_tap_count_r),
        .D(\wl_tap_count_r[5]_i_2_n_0 ),
        .Q(\^ddr3_ila_wrpath [23]),
        .R(SR[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    wr_level_done_i_1
       (.I0(done_dqs_tap_inc),
        .I1(wrlvl_byte_redo_r),
        .I2(wrlvl_byte_redo),
        .O(wr_level_done_i_1_n_0));
  FDRE wr_level_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_done_r_reg_n_0),
        .Q(wr_level_done_r1),
        .R(1'b0));
  FDRE wr_level_done_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_done_r1),
        .Q(wr_level_done_r2),
        .R(1'b0));
  FDRE wr_level_done_r3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_done_r2),
        .Q(wr_level_done_r3),
        .R(1'b0));
  FDRE wr_level_done_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_done_r3),
        .Q(wr_level_done_r4),
        .R(1'b0));
  FDRE wr_level_done_r5_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_done_r4),
        .Q(wr_level_done_r5),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    wr_level_done_r_i_1
       (.I0(wl_state_r__0[2]),
        .I1(\rank_cnt_r_reg_n_0_[1] ),
        .I2(\rank_cnt_r_reg_n_0_[0] ),
        .I3(wr_level_done_r),
        .I4(wr_level_done_r_reg_n_0),
        .O(wr_level_done_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000050000030000)) 
    wr_level_done_r_i_2
       (.I0(\wl_tap_count_r[5]_i_3_n_0 ),
        .I1(dq_cnt_inc_reg_n_0),
        .I2(\wrlvl_redo_corse_inc[2]_i_2_n_0 ),
        .I3(wl_state_r__0[3]),
        .I4(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I5(wl_state_r__0[2]),
        .O(wr_level_done_r));
  FDRE wr_level_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_done_r_i_1_n_0),
        .Q(wr_level_done_r_reg_n_0),
        .R(SR[0]));
  (* syn_maxfan = "2" *) 
  FDRE wr_level_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wr_level_done_i_1_n_0),
        .Q(wrlvl_err_reg_0[0]),
        .R(1'b0));
  FDRE wr_level_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ddr3_ila_basic),
        .Q(wr_level_start_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000BA00AAAA)) 
    wrlvl_byte_done_i_1
       (.I0(wrlvl_byte_done),
        .I1(wr_level_done_r4),
        .I2(wr_level_done_r3),
        .I3(wrlvl_byte_redo_r),
        .I4(wrlvl_byte_redo),
        .I5(wrlvl_byte_done_reg_0),
        .O(wrlvl_byte_done_i_1_n_0));
  FDRE wrlvl_byte_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_byte_done_i_1_n_0),
        .Q(wrlvl_byte_done),
        .R(1'b0));
  FDRE wrlvl_byte_redo_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_byte_redo),
        .Q(wrlvl_byte_redo_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD0FFFFDDD00000)) 
    wrlvl_err_i_1
       (.I0(wl_state_r__0[2]),
        .I1(wrlvl_err_i_2_n_0),
        .I2(wl_state_r__0[3]),
        .I3(wrlvl_byte_redo),
        .I4(wrlvl_err_i_3_n_0),
        .I5(wrlvl_err_reg_0[1]),
        .O(wrlvl_err_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    wrlvl_err_i_2
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[3]),
        .I2(wrlvl_byte_redo),
        .I3(wrlvl_byte_redo_r),
        .O(wrlvl_err_i_2_n_0));
  LUT6 #(
    .INIT(64'h000044440F004444)) 
    wrlvl_err_i_3
       (.I0(wrlvl_err_i_4_n_0),
        .I1(wl_state_r__0[1]),
        .I2(wrlvl_err_i_5_n_0),
        .I3(wl_state_r__0[4]),
        .I4(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I5(wl_state_r__0[2]),
        .O(wrlvl_err_i_3_n_0));
  LUT6 #(
    .INIT(64'hDDF0DDFFDDFFDDFF)) 
    wrlvl_err_i_4
       (.I0(wrlvl_err_i_2_n_0),
        .I1(\wrlvl_redo_corse_inc[1]_i_2_n_0 ),
        .I2(\FSM_sequential_wl_state_r[1]_i_10_n_0 ),
        .I3(wl_state_r__0[2]),
        .I4(\stable_cnt[3]_i_9_n_0 ),
        .I5(wrlvl_err_i_3_0),
        .O(wrlvl_err_i_4_n_0));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFF0BFFF)) 
    wrlvl_err_i_5
       (.I0(\FSM_sequential_wl_state_r[3]_i_5_n_0 ),
        .I1(\fine_dec_cnt[5]_i_9_n_0 ),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[1]),
        .I4(wrlvl_err_i_3_0),
        .I5(\fine_dec_cnt[5]_i_5_n_0 ),
        .O(wrlvl_err_i_5_n_0));
  FDRE wrlvl_err_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_err_i_1_n_0),
        .Q(wrlvl_err_reg_0[1]),
        .R(SR[0]));
  LUT6 #(
    .INIT(64'h4573557700220022)) 
    wrlvl_rank_done_r_i_1
       (.I0(wrlvl_rank_done_r_i_2_n_0),
        .I1(wl_state_r__0[4]),
        .I2(wl_state_r__0[3]),
        .I3(wl_state_r__0[2]),
        .I4(wrlvl_rank_done_r_i_3_n_0),
        .I5(wrlvl_rank_done),
        .O(wrlvl_rank_done_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    wrlvl_rank_done_r_i_2
       (.I0(dq_cnt_inc_reg_n_0),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[1]),
        .I3(wl_state_r__0[2]),
        .I4(wl_state_r__0[4]),
        .I5(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(wrlvl_rank_done_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    wrlvl_rank_done_r_i_3
       (.I0(wl_state_r__0[1]),
        .I1(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .O(wrlvl_rank_done_r_i_3_n_0));
  FDRE wrlvl_rank_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wrlvl_rank_done_r_i_1_n_0),
        .Q(wrlvl_rank_done),
        .R(SR[1]));
  LUT6 #(
    .INIT(64'h0800FFFF0B000000)) 
    \wrlvl_redo_corse_inc[0]_i_1 
       (.I0(\wrlvl_redo_corse_inc[1]_i_2_n_0 ),
        .I1(wl_state_r__0[2]),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[1]),
        .I4(wrlvl_redo_corse_inc),
        .I5(\wrlvl_redo_corse_inc_reg_n_0_[0] ),
        .O(\wrlvl_redo_corse_inc[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0454FFFF01510000)) 
    \wrlvl_redo_corse_inc[1]_i_1 
       (.I0(\wrlvl_redo_corse_inc[2]_i_2_n_0 ),
        .I1(\wrlvl_redo_corse_inc_reg_n_0_[0] ),
        .I2(wl_state_r__0[2]),
        .I3(\wrlvl_redo_corse_inc[1]_i_2_n_0 ),
        .I4(wrlvl_redo_corse_inc),
        .I5(\wrlvl_redo_corse_inc_reg_n_0_[1] ),
        .O(\wrlvl_redo_corse_inc[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0070)) 
    \wrlvl_redo_corse_inc[1]_i_2 
       (.I0(\final_coarse_tap_reg_n_0_[0][1] ),
        .I1(\final_coarse_tap_reg_n_0_[0][0] ),
        .I2(\wrlvl_redo_corse_inc_reg[0]_0 ),
        .I3(\final_coarse_tap_reg_n_0_[0][2] ),
        .O(\wrlvl_redo_corse_inc[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554FFFF44450000)) 
    \wrlvl_redo_corse_inc[2]_i_1 
       (.I0(\wrlvl_redo_corse_inc[2]_i_2_n_0 ),
        .I1(wl_state_r__0[2]),
        .I2(\wrlvl_redo_corse_inc_reg_n_0_[0] ),
        .I3(\wrlvl_redo_corse_inc_reg_n_0_[1] ),
        .I4(wrlvl_redo_corse_inc),
        .I5(\wrlvl_redo_corse_inc_reg_n_0_[2] ),
        .O(\wrlvl_redo_corse_inc[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wrlvl_redo_corse_inc[2]_i_2 
       (.I0(wl_state_r__0[4]),
        .I1(wl_state_r__0[1]),
        .O(\wrlvl_redo_corse_inc[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \wrlvl_redo_corse_inc[2]_i_3 
       (.I0(\wrlvl_redo_corse_inc[2]_i_4_n_0 ),
        .I1(wl_state_r__0[3]),
        .I2(wl_state_r__0[4]),
        .I3(wl_state_r__0[1]),
        .O(wrlvl_redo_corse_inc));
  LUT6 #(
    .INIT(64'h0030000080808080)) 
    \wrlvl_redo_corse_inc[2]_i_4 
       (.I0(\wrlvl_redo_corse_inc[2]_i_5_n_0 ),
        .I1(\FSM_sequential_wl_state_r_reg[0]_0 ),
        .I2(wrlvl_byte_redo),
        .I3(wrlvl_byte_redo_r),
        .I4(\wrlvl_redo_corse_inc[1]_i_2_n_0 ),
        .I5(wl_state_r__0[2]),
        .O(\wrlvl_redo_corse_inc[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \wrlvl_redo_corse_inc[2]_i_5 
       (.I0(\wrlvl_redo_corse_inc_reg_n_0_[2] ),
        .I1(\wrlvl_redo_corse_inc_reg_n_0_[0] ),
        .I2(\wrlvl_redo_corse_inc_reg_n_0_[1] ),
        .O(\wrlvl_redo_corse_inc[2]_i_5_n_0 ));
  FDRE \wrlvl_redo_corse_inc_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrlvl_redo_corse_inc[0]_i_1_n_0 ),
        .Q(\wrlvl_redo_corse_inc_reg_n_0_[0] ),
        .R(SR[0]));
  FDRE \wrlvl_redo_corse_inc_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrlvl_redo_corse_inc[1]_i_1_n_0 ),
        .Q(\wrlvl_redo_corse_inc_reg_n_0_[1] ),
        .R(SR[0]));
  FDRE \wrlvl_redo_corse_inc_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrlvl_redo_corse_inc[2]_i_1_n_0 ),
        .Q(\wrlvl_redo_corse_inc_reg_n_0_[2] ),
        .R(SR[0]));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_infrastructure" *) 
module mig_7series_nosysclock_mig_7series_v4_2_infrastructure
   (\gen_mmcm.mmcm_i_i_1_0 ,
    CLK,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    ui_clk_sync_rst,
    rstdiv0_sync_r1,
    SR,
    rstdiv0_sync_r1_reg_rep__0_0,
    rstdiv0_sync_r1_reg_rep__1_0,
    rstdiv0_sync_r1_reg_rep__2_0,
    rstdiv0_sync_r1_reg_rep__3_0,
    rstdiv0_sync_r1_reg_rep__4_0,
    rstdiv0_sync_r1_reg_rep__6_0,
    rstdiv0_sync_r1_reg_rep__7_0,
    rstdiv0_sync_r1_reg_rep__8_0,
    rstdiv0_sync_r1_reg_rep__9_0,
    rstdiv0_sync_r1_reg_rep__10_0,
    rstdiv0_sync_r1_reg_rep__11_0,
    rstdiv0_sync_r1_reg_rep__12_0,
    rstdiv0_sync_r1_reg_rep__13_0,
    rstdiv0_sync_r1_reg_rep__14_0,
    rstdiv0_sync_r1_reg_rep__15_0,
    rstdiv0_sync_r1_reg_rep__16_0,
    RST0,
    rstdiv0_sync_r1_reg_rep__14_1,
    pll_locked,
    rstdiv0_sync_r1_reg_rep__14_2,
    rstdiv0_sync_r1_reg_rep__14_3,
    rstdiv0_sync_r1_reg_rep__14_4,
    rstdiv0_sync_r1_reg_rep__14_5,
    rstdiv0_sync_r1_reg_rep__14_6,
    SS,
    rstdiv0_sync_r1_reg_rep__15_1,
    rstdiv0_sync_r1_reg_rep__15_2,
    rstdiv0_sync_r1_reg_rep__15_3,
    rstdiv0_sync_r1_reg_rep__16_1,
    clk_ref_i,
    AS,
    rst_tmp,
    device_temp_sync_r4_neq_r3,
    bm_end_r1,
    bm_end_r1_0,
    bm_end_r1_1,
    bm_end_r1_2,
    insert_maint_r,
    po_cnt_dec,
    \tap_cnt_cpt_r_reg[5] ,
    samp_edge_cnt0_en_r,
    pi_cnt_dec,
    prbs_rdlvl_done_pulse);
  output \gen_mmcm.mmcm_i_i_1_0 ;
  output CLK;
  output freq_refclk;
  output mem_refclk;
  output sync_pulse;
  output ui_clk_sync_rst;
  output rstdiv0_sync_r1;
  output [0:0]SR;
  output rstdiv0_sync_r1_reg_rep__0_0;
  output rstdiv0_sync_r1_reg_rep__1_0;
  output rstdiv0_sync_r1_reg_rep__2_0;
  output rstdiv0_sync_r1_reg_rep__3_0;
  output rstdiv0_sync_r1_reg_rep__4_0;
  output [1:0]rstdiv0_sync_r1_reg_rep__6_0;
  output rstdiv0_sync_r1_reg_rep__7_0;
  output [0:0]rstdiv0_sync_r1_reg_rep__8_0;
  output [0:0]rstdiv0_sync_r1_reg_rep__9_0;
  output rstdiv0_sync_r1_reg_rep__10_0;
  output rstdiv0_sync_r1_reg_rep__11_0;
  output rstdiv0_sync_r1_reg_rep__12_0;
  output rstdiv0_sync_r1_reg_rep__13_0;
  output rstdiv0_sync_r1_reg_rep__14_0;
  output rstdiv0_sync_r1_reg_rep__15_0;
  output rstdiv0_sync_r1_reg_rep__16_0;
  output RST0;
  output [0:0]rstdiv0_sync_r1_reg_rep__14_1;
  output pll_locked;
  output rstdiv0_sync_r1_reg_rep__14_2;
  output rstdiv0_sync_r1_reg_rep__14_3;
  output rstdiv0_sync_r1_reg_rep__14_4;
  output rstdiv0_sync_r1_reg_rep__14_5;
  output rstdiv0_sync_r1_reg_rep__14_6;
  output [0:0]SS;
  output [0:0]rstdiv0_sync_r1_reg_rep__15_1;
  output rstdiv0_sync_r1_reg_rep__15_2;
  output [0:0]rstdiv0_sync_r1_reg_rep__15_3;
  output rstdiv0_sync_r1_reg_rep__16_1;
  input clk_ref_i;
  input [0:0]AS;
  input rst_tmp;
  input device_temp_sync_r4_neq_r3;
  input bm_end_r1;
  input bm_end_r1_0;
  input bm_end_r1_1;
  input bm_end_r1_2;
  input insert_maint_r;
  input po_cnt_dec;
  input \tap_cnt_cpt_r_reg[5] ;
  input samp_edge_cnt0_en_r;
  input pi_cnt_dec;
  input prbs_rdlvl_done_pulse;

  wire [0:0]AS;
  wire CLK;
  wire RST0;
  wire RST0_0;
  wire [0:0]SR;
  wire [0:0]SS;
  wire bm_end_r1;
  wire bm_end_r1_0;
  wire bm_end_r1_1;
  wire bm_end_r1_2;
  wire clk_div2_bufg_in;
  wire clk_pll_i;
  wire clk_ref_i;
  wire device_temp_sync_r4_neq_r3;
  wire freq_refclk;
  wire \gen_mmcm.mmcm_i_i_1_0 ;
  wire \gen_mmcm.mmcm_i_n_17 ;
  wire \gen_mmcm.u_bufg_clk_div2_n_0 ;
  wire \gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ;
  wire insert_maint_r;
  wire mem_refclk;
  wire mmcm_ps_clk_bufg_in;
  wire p_0_in;
  wire pi_cnt_dec;
  wire pll_clk3;
  wire pll_clk3_out;
  wire pll_clkfbout;
  wire pll_locked;
  wire pll_locked_i;
  wire po_cnt_dec;
  wire prbs_rdlvl_done_pulse;
  wire [11:0]rst_sync_r;
  (* MAX_FANOUT = "10" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire rst_sync_r1;
  wire rst_tmp;
  wire [11:0]rstdiv0_sync_r;
  wire rstdiv0_sync_r1_reg_rep__0_0;
  wire rstdiv0_sync_r1_reg_rep__10_0;
  wire rstdiv0_sync_r1_reg_rep__11_0;
  wire rstdiv0_sync_r1_reg_rep__12_0;
  wire rstdiv0_sync_r1_reg_rep__13_0;
  wire rstdiv0_sync_r1_reg_rep__14_0;
  wire [0:0]rstdiv0_sync_r1_reg_rep__14_1;
  wire rstdiv0_sync_r1_reg_rep__14_2;
  wire rstdiv0_sync_r1_reg_rep__14_3;
  wire rstdiv0_sync_r1_reg_rep__14_4;
  wire rstdiv0_sync_r1_reg_rep__14_5;
  wire rstdiv0_sync_r1_reg_rep__14_6;
  wire rstdiv0_sync_r1_reg_rep__15_0;
  wire [0:0]rstdiv0_sync_r1_reg_rep__15_1;
  wire rstdiv0_sync_r1_reg_rep__15_2;
  wire [0:0]rstdiv0_sync_r1_reg_rep__15_3;
  wire rstdiv0_sync_r1_reg_rep__16_0;
  wire rstdiv0_sync_r1_reg_rep__16_1;
  wire rstdiv0_sync_r1_reg_rep__1_0;
  wire rstdiv0_sync_r1_reg_rep__2_0;
  wire rstdiv0_sync_r1_reg_rep__3_0;
  wire rstdiv0_sync_r1_reg_rep__4_0;
  wire [1:0]rstdiv0_sync_r1_reg_rep__6_0;
  wire rstdiv0_sync_r1_reg_rep__7_0;
  wire [0:0]rstdiv0_sync_r1_reg_rep__8_0;
  wire [0:0]rstdiv0_sync_r1_reg_rep__9_0;
  (* MAX_FANOUT = "10" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire rstdiv2_sync_r1;
  wire \rstdiv2_sync_r_reg_n_0_[0] ;
  wire \rstdiv2_sync_r_reg_n_0_[10] ;
  wire \rstdiv2_sync_r_reg_n_0_[1] ;
  wire \rstdiv2_sync_r_reg_n_0_[2] ;
  wire \rstdiv2_sync_r_reg_n_0_[3] ;
  wire \rstdiv2_sync_r_reg_n_0_[4] ;
  wire \rstdiv2_sync_r_reg_n_0_[5] ;
  wire \rstdiv2_sync_r_reg_n_0_[6] ;
  wire \rstdiv2_sync_r_reg_n_0_[7] ;
  wire \rstdiv2_sync_r_reg_n_0_[8] ;
  wire \rstdiv2_sync_r_reg_n_0_[9] ;
  wire samp_edge_cnt0_en_r;
  wire sync_pulse;
  wire \tap_cnt_cpt_r_reg[5] ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "50" *) wire ui_clk_sync_rst;
  wire \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED ;
  wire [15:0]\NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED ;
  wire NLW_plle2_i_CLKOUT4_UNCONNECTED;
  wire NLW_plle2_i_CLKOUT5_UNCONNECTED;
  wire NLW_plle2_i_DRDY_UNCONNECTED;
  wire [15:0]NLW_plle2_i_DO_UNCONNECTED;

  assign rstdiv0_sync_r1 = ui_clk_sync_rst;
  LUT2 #(
    .INIT(4'h1)) 
    complex_row0_rd_done_i_2
       (.I0(rstdiv0_sync_r1_reg_rep__16_0),
        .I1(prbs_rdlvl_done_pulse),
        .O(rstdiv0_sync_r1_reg_rep__16_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("HIGH"),
    .CLKFBOUT_MULT_F(4.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(6.152000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(8.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("TRUE"),
    .CLKOUT1_DIVIDE(2),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("BUF_IN"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.000000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    \gen_mmcm.mmcm_i 
       (.CLKFBIN(CLK),
        .CLKFBOUT(clk_pll_i),
        .CLKFBOUTB(\NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED ),
        .CLKFBSTOPPED(\NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED ),
        .CLKIN1(pll_clk3),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(\NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED ),
        .CLKOUT0(mmcm_ps_clk_bufg_in),
        .CLKOUT0B(\NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED ),
        .CLKOUT1(clk_div2_bufg_in),
        .CLKOUT1B(\NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED ),
        .CLKOUT2(\NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED ),
        .CLKOUT2B(\NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED ),
        .CLKOUT3(\NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED ),
        .CLKOUT3B(\NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED ),
        .CLKOUT4(\NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED ),
        .CLKOUT5(\NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED ),
        .CLKOUT6(\NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED ),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED [15:0]),
        .DRDY(\NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED ),
        .DWE(1'b0),
        .LOCKED(\gen_mmcm.mmcm_i_i_1_0 ),
        .PSCLK(CLK),
        .PSDONE(\gen_mmcm.mmcm_i_n_17 ),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(RST0_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_mmcm.mmcm_i_i_1 
       (.I0(pll_locked_i),
        .O(RST0_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_mmcm.u_bufg_clk_div2 
       (.I(clk_div2_bufg_in),
        .O(\gen_mmcm.u_bufg_clk_div2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_mmcm.u_bufg_mmcm_ps_clk 
       (.I(mmcm_ps_clk_bufg_in),
        .O(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h7)) 
    phaser_ref_i_i_1
       (.I0(\gen_mmcm.mmcm_i_i_1_0 ),
        .I1(pll_locked_i),
        .O(RST0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    phy_control_i_i_2
       (.I0(pll_locked_i),
        .I1(\gen_mmcm.mmcm_i_i_1_0 ),
        .O(pll_locked));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PLLE2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT(13),
    .CLKFBOUT_PHASE(0.000000),
    .CLKIN1_PERIOD(4.999000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE(2),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(315.000000),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT2_DIVIDE(64),
    .CLKOUT2_DUTY_CYCLE(0.062500),
    .CLKOUT2_PHASE(9.843750),
    .CLKOUT3_DIVIDE(8),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT4_DIVIDE(8),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(168.750000),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(2),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .STARTUP_WAIT("FALSE")) 
    plle2_i
       (.CLKFBIN(pll_clkfbout),
        .CLKFBOUT(pll_clkfbout),
        .CLKIN1(clk_ref_i),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKOUT0(freq_refclk),
        .CLKOUT1(mem_refclk),
        .CLKOUT2(sync_pulse),
        .CLKOUT3(pll_clk3_out),
        .CLKOUT4(NLW_plle2_i_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_plle2_i_CLKOUT5_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_plle2_i_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_plle2_i_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(pll_locked_i),
        .PWRDWN(1'b0),
        .RST(AS));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ras_timer_zero_r_i_4
       (.I0(rstdiv0_sync_r1_reg_rep__14_0),
        .I1(bm_end_r1),
        .O(rstdiv0_sync_r1_reg_rep__14_2));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ras_timer_zero_r_i_4__0
       (.I0(rstdiv0_sync_r1_reg_rep__14_0),
        .I1(bm_end_r1_0),
        .O(rstdiv0_sync_r1_reg_rep__14_3));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ras_timer_zero_r_i_4__1
       (.I0(rstdiv0_sync_r1_reg_rep__14_0),
        .I1(bm_end_r1_1),
        .O(rstdiv0_sync_r1_reg_rep__14_4));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ras_timer_zero_r_i_4__2
       (.I0(rstdiv0_sync_r1_reg_rep__14_0),
        .I1(bm_end_r1_2),
        .O(rstdiv0_sync_r1_reg_rep__14_5));
  LUT2 #(
    .INIT(4'h1)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_2 
       (.I0(rstdiv0_sync_r1_reg_rep__14_0),
        .I1(insert_maint_r),
        .O(rstdiv0_sync_r1_reg_rep__14_6));
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDPE rst_sync_r1_reg
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rst_sync_r1));
  FDPE \rst_sync_r_reg[0] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_tmp),
        .Q(rst_sync_r[0]));
  FDPE \rst_sync_r_reg[10] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[9]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[10]));
  FDPE \rst_sync_r_reg[11] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[10]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[11]));
  FDPE \rst_sync_r_reg[1] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[0]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[1]));
  FDPE \rst_sync_r_reg[2] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[1]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[2]));
  FDPE \rst_sync_r_reg[3] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[2]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[3]));
  FDPE \rst_sync_r_reg[4] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[3]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[4]));
  FDPE \rst_sync_r_reg[5] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[4]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[5]));
  FDPE \rst_sync_r_reg[6] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[5]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[6]));
  FDPE \rst_sync_r_reg[7] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[6]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[7]));
  FDPE \rst_sync_r_reg[8] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[7]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[8]));
  FDPE \rst_sync_r_reg[9] 
       (.C(\gen_mmcm.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[8]),
        .PRE(rst_tmp),
        .Q(rst_sync_r[9]));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "50" *) 
  FDPE rstdiv0_sync_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(ui_clk_sync_rst));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(SR));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__0
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__0_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__1
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__1_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__10
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__10_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__11
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__11_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__12
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__12_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__13
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__13_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__14
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__14_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__15
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__15_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__16
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__16_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__2
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__2_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__3
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__3_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__4
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__4_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__5
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__6_0[0]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__6
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__6_0[1]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__7
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__7_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__8
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__8_0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__9
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r1_reg_rep__9_0));
  FDPE \rstdiv0_sync_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[0]));
  FDPE \rstdiv0_sync_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[9]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[10]));
  FDPE \rstdiv0_sync_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[10]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[11]));
  FDPE \rstdiv0_sync_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[0]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[1]));
  FDPE \rstdiv0_sync_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[1]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[2]));
  FDPE \rstdiv0_sync_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[2]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[3]));
  FDPE \rstdiv0_sync_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[3]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[4]));
  FDPE \rstdiv0_sync_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[4]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[5]));
  FDPE \rstdiv0_sync_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[5]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[6]));
  FDPE \rstdiv0_sync_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[6]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[7]));
  FDPE \rstdiv0_sync_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[7]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[8]));
  FDPE \rstdiv0_sync_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(rstdiv0_sync_r[8]),
        .PRE(rst_tmp),
        .Q(rstdiv0_sync_r[9]));
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDPE rstdiv2_sync_r1_reg
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(p_0_in),
        .PRE(rst_tmp),
        .Q(rstdiv2_sync_r1));
  FDPE \rstdiv2_sync_r_reg[0] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_tmp),
        .Q(\rstdiv2_sync_r_reg_n_0_[0] ));
  FDPE \rstdiv2_sync_r_reg[10] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(\rstdiv2_sync_r_reg_n_0_[9] ),
        .PRE(rst_tmp),
        .Q(\rstdiv2_sync_r_reg_n_0_[10] ));
  FDPE \rstdiv2_sync_r_reg[11] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(\rstdiv2_sync_r_reg_n_0_[10] ),
        .PRE(rst_tmp),
        .Q(p_0_in));
  FDPE \rstdiv2_sync_r_reg[1] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(\rstdiv2_sync_r_reg_n_0_[0] ),
        .PRE(rst_tmp),
        .Q(\rstdiv2_sync_r_reg_n_0_[1] ));
  FDPE \rstdiv2_sync_r_reg[2] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(\rstdiv2_sync_r_reg_n_0_[1] ),
        .PRE(rst_tmp),
        .Q(\rstdiv2_sync_r_reg_n_0_[2] ));
  FDPE \rstdiv2_sync_r_reg[3] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(\rstdiv2_sync_r_reg_n_0_[2] ),
        .PRE(rst_tmp),
        .Q(\rstdiv2_sync_r_reg_n_0_[3] ));
  FDPE \rstdiv2_sync_r_reg[4] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(\rstdiv2_sync_r_reg_n_0_[3] ),
        .PRE(rst_tmp),
        .Q(\rstdiv2_sync_r_reg_n_0_[4] ));
  FDPE \rstdiv2_sync_r_reg[5] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(\rstdiv2_sync_r_reg_n_0_[4] ),
        .PRE(rst_tmp),
        .Q(\rstdiv2_sync_r_reg_n_0_[5] ));
  FDPE \rstdiv2_sync_r_reg[6] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(\rstdiv2_sync_r_reg_n_0_[5] ),
        .PRE(rst_tmp),
        .Q(\rstdiv2_sync_r_reg_n_0_[6] ));
  FDPE \rstdiv2_sync_r_reg[7] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(\rstdiv2_sync_r_reg_n_0_[6] ),
        .PRE(rst_tmp),
        .Q(\rstdiv2_sync_r_reg_n_0_[7] ));
  FDPE \rstdiv2_sync_r_reg[8] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(\rstdiv2_sync_r_reg_n_0_[7] ),
        .PRE(rst_tmp),
        .Q(\rstdiv2_sync_r_reg_n_0_[8] ));
  FDPE \rstdiv2_sync_r_reg[9] 
       (.C(\gen_mmcm.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(\rstdiv2_sync_r_reg_n_0_[8] ),
        .PRE(rst_tmp),
        .Q(\rstdiv2_sync_r_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \samp_edge_cnt0_r[0]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__15_0),
        .I1(samp_edge_cnt0_en_r),
        .O(rstdiv0_sync_r1_reg_rep__15_2));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sync_cntr[3]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__14_0),
        .I1(device_temp_sync_r4_neq_r3),
        .O(rstdiv0_sync_r1_reg_rep__14_1));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tap_cnt_cpt_r[5]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__15_0),
        .I1(\tap_cnt_cpt_r_reg[5] ),
        .O(rstdiv0_sync_r1_reg_rep__15_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG u_bufg_clkdiv0
       (.I(clk_pll_i),
        .O(CLK));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFH u_bufh_pll_clk3
       (.I(pll_clk3_out),
        .O(pll_clk3));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \wait_cnt[3]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__14_0),
        .I1(po_cnt_dec),
        .O(SS));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_cnt_r[3]_i_1__0 
       (.I0(rstdiv0_sync_r1_reg_rep__15_0),
        .I1(pi_cnt_dec),
        .O(rstdiv0_sync_r1_reg_rep__15_3));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_iodelay_ctrl" *) 
module mig_7series_nosysclock_mig_7series_v4_2_iodelay_ctrl
   (rst_tmp,
    AS,
    \rstdiv2_sync_r_reg[11] ,
    ref_dll_lock,
    sys_rst,
    clk_ref_i);
  output rst_tmp;
  output [0:0]AS;
  input \rstdiv2_sync_r_reg[11] ;
  input ref_dll_lock;
  input sys_rst;
  input clk_ref_i;

  wire [0:0]AS;
  wire \clk_ref_200.u_bufg_clk_ref_n_0 ;
  wire clk_ref_i;
  wire [0:0]iodelay_ctrl_rdy;
  wire [14:1]p_0_in;
  wire ref_dll_lock;
  wire [0:0]rst_ref;
  wire rst_tmp;
  wire \rstdiv2_sync_r_reg[11] ;
  wire sys_rst;
  (* RTL_KEEP = "true" *) wire sys_rst_i;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \clk_ref_200.u_bufg_clk_ref 
       (.I(clk_ref_i),
        .O(\clk_ref_200.u_bufg_clk_ref_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_ref_sync_r[0][14]_i_1 
       (.I0(sys_rst_i),
        .O(AS));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][0] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(p_0_in[1]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][10] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(p_0_in[10]),
        .PRE(AS),
        .Q(p_0_in[11]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][11] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(p_0_in[11]),
        .PRE(AS),
        .Q(p_0_in[12]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][12] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(p_0_in[12]),
        .PRE(AS),
        .Q(p_0_in[13]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][13] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(p_0_in[13]),
        .PRE(AS),
        .Q(p_0_in[14]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][14] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(p_0_in[14]),
        .PRE(AS),
        .Q(rst_ref));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][1] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(p_0_in[1]),
        .PRE(AS),
        .Q(p_0_in[2]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][2] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(p_0_in[2]),
        .PRE(AS),
        .Q(p_0_in[3]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][3] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(p_0_in[3]),
        .PRE(AS),
        .Q(p_0_in[4]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][4] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(p_0_in[4]),
        .PRE(AS),
        .Q(p_0_in[5]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][5] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(p_0_in[5]),
        .PRE(AS),
        .Q(p_0_in[6]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][6] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(p_0_in[6]),
        .PRE(AS),
        .Q(p_0_in[7]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][7] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(p_0_in[7]),
        .PRE(AS),
        .Q(p_0_in[8]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][8] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(p_0_in[8]),
        .PRE(AS),
        .Q(p_0_in[9]));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][9] 
       (.C(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .CE(1'b1),
        .D(p_0_in[9]),
        .PRE(AS),
        .Q(p_0_in[10]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rstdiv2_sync_r[11]_i_1 
       (.I0(\rstdiv2_sync_r_reg[11] ),
        .I1(iodelay_ctrl_rdy),
        .I2(sys_rst_i),
        .I3(ref_dll_lock),
        .O(rst_tmp));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "MIG_7SERIES_NOSYSCLOCK_IODELAY_MIG0" *) 
  IDELAYCTRL #(
    .SIM_DEVICE("7SERIES")) 
    u_idelayctrl_200
       (.RDY(iodelay_ctrl_rdy),
        .REFCLK(\clk_ref_200.u_bufg_clk_ref_n_0 ),
        .RST(rst_ref));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_sys_rst_ibuf
       (.I(sys_rst),
        .O(sys_rst_i));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_mc" *) 
module mig_7series_nosysclock_mig_7series_v4_2_mc
   (bm_end_r1,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    periodic_rd_ack_r_lcl_reg,
    accept_ns,
    \generate_maint_cmds.insert_maint_r_lcl_reg ,
    sent_col,
    ddr3_ila_rdpath,
    mc_cmd,
    \periodic_read_request.periodic_rd_r_lcl_reg ,
    app_ref_ack,
    app_zq_ack,
    \cmd_pipe_plus.wr_data_addr_reg[3]_0 ,
    idle,
    tempmon_sample_en,
    mc_ras_n,
    mc_cas_n,
    mc_cs_n,
    mc_odt,
    mc_cke,
    mc_wrdata_en,
    periodic_rd_cntr_r_reg,
    app_sr_active,
    \grant_r_reg[3] ,
    \read_fifo.tail_r_reg[1] ,
    \cmd_pipe_plus.wr_data_offset_reg[0]_0 ,
    phy_dout,
    \cmd_pipe_plus.mc_we_n_reg[0]_0 ,
    Q,
    rstdiv0_sync_r1_reg_rep__12,
    rstdiv0_sync_r1_reg_rep__12_0,
    rstdiv0_sync_r1_reg_rep__12_1,
    rstdiv0_sync_r1_reg_rep__12_2,
    \req_row_r_lcl_reg[15] ,
    req_bank_r,
    \not_strict_mode.app_rd_data_end_ns ,
    \read_fifo.fifo_out_data_r_reg[6] ,
    \read_fifo.fifo_out_data_r_reg[4] ,
    \read_fifo.fifo_out_data_r_reg[6]_0 ,
    E,
    \read_fifo.fifo_out_data_r_reg[6]_1 ,
    \cmd_pipe_plus.mc_address_reg[26]_0 ,
    \cmd_pipe_plus.mc_bank_reg[5]_0 ,
    CLK,
    req_wr_r_lcl0,
    hi_priority,
    rb_hit_busy_r_reg,
    maint_ref_zq_wip_r_reg,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    was_wr0,
    phy_mc_cmd_full,
    phy_mc_ctl_full,
    ADDRA,
    \periodic_read_request.periodic_rd_r_cnt_reg ,
    S,
    row_hit_r_reg,
    row_hit_r_reg_0,
    row_hit_r_reg_1,
    \grant_r_reg[0] ,
    \last_master_r_reg[2] ,
    app_zq_req,
    app_sr_req,
    \maint_controller.maint_wip_r_lcl_reg ,
    app_en_r2,
    q_has_rd_r_reg,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ,
    \read_fifo.tail_r_reg[3] ,
    if_empty_r,
    \read_fifo.tail_r_reg[2] ,
    out,
    ram_init_done_r,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ,
    ras_timer_zero_r_reg,
    app_ref_req,
    rd_wr_r_lcl_reg,
    app_hi_pri_r2,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    row,
    ofs_rdy_r_reg,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ,
    \not_strict_mode.app_rd_data_end_reg ,
    \not_strict_mode.app_rd_data_end_reg_0 ,
    ram_init_addr,
    \not_strict_mode.app_rd_data_end_reg_1 ,
    \req_data_buf_addr_r_reg[3] ,
    bank,
    \req_col_r_reg[9] ,
    D,
    \cmd_pipe_plus.mc_data_offset_reg[5]_0 ,
    \cmd_pipe_plus.mc_data_offset_reg[4]_0 ,
    \cmd_pipe_plus.mc_data_offset_reg[3]_0 ,
    \cmd_pipe_plus.mc_data_offset_reg[1]_0 ,
    \cmd_pipe_plus.mc_data_offset_reg[0]_0 ,
    \read_fifo.tail_r_reg[0] ,
    \read_fifo.tail_r_reg[1]_0 );
  output bm_end_r1;
  output bm_end_r1_reg;
  output bm_end_r1_reg_0;
  output bm_end_r1_reg_1;
  output periodic_rd_ack_r_lcl_reg;
  output accept_ns;
  output \generate_maint_cmds.insert_maint_r_lcl_reg ;
  output sent_col;
  output [7:0]ddr3_ila_rdpath;
  output [0:0]mc_cmd;
  output \periodic_read_request.periodic_rd_r_lcl_reg ;
  output app_ref_ack;
  output app_zq_ack;
  output [4:0]\cmd_pipe_plus.wr_data_addr_reg[3]_0 ;
  output idle;
  output tempmon_sample_en;
  output [1:0]mc_ras_n;
  output [1:0]mc_cas_n;
  output [0:0]mc_cs_n;
  output [0:0]mc_odt;
  output [0:0]mc_cke;
  output mc_wrdata_en;
  output periodic_rd_cntr_r_reg;
  output app_sr_active;
  output \grant_r_reg[3] ;
  output [1:0]\read_fifo.tail_r_reg[1] ;
  output \cmd_pipe_plus.wr_data_offset_reg[0]_0 ;
  output [1:0]phy_dout;
  output [1:0]\cmd_pipe_plus.mc_we_n_reg[0]_0 ;
  output [1:0]Q;
  output rstdiv0_sync_r1_reg_rep__12;
  output rstdiv0_sync_r1_reg_rep__12_0;
  output rstdiv0_sync_r1_reg_rep__12_1;
  output rstdiv0_sync_r1_reg_rep__12_2;
  output [3:0]\req_row_r_lcl_reg[15] ;
  output [11:0]req_bank_r;
  output \not_strict_mode.app_rd_data_end_ns ;
  output [6:0]\read_fifo.fifo_out_data_r_reg[6] ;
  output \read_fifo.fifo_out_data_r_reg[4] ;
  output \read_fifo.fifo_out_data_r_reg[6]_0 ;
  output [0:0]E;
  output [0:0]\read_fifo.fifo_out_data_r_reg[6]_1 ;
  output [26:0]\cmd_pipe_plus.mc_address_reg[26]_0 ;
  output [5:0]\cmd_pipe_plus.mc_bank_reg[5]_0 ;
  input CLK;
  input req_wr_r_lcl0;
  input hi_priority;
  input rb_hit_busy_r_reg;
  input maint_ref_zq_wip_r_reg;
  input rb_hit_busy_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input was_wr0;
  input phy_mc_cmd_full;
  input phy_mc_ctl_full;
  input [1:0]ADDRA;
  input \periodic_read_request.periodic_rd_r_cnt_reg ;
  input [0:0]S;
  input [0:0]row_hit_r_reg;
  input [0:0]row_hit_r_reg_0;
  input [0:0]row_hit_r_reg_1;
  input \grant_r_reg[0] ;
  input \last_master_r_reg[2] ;
  input app_zq_req;
  input app_sr_req;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input app_en_r2;
  input q_has_rd_r_reg;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  input \read_fifo.tail_r_reg[3] ;
  input [0:0]if_empty_r;
  input [0:0]\read_fifo.tail_r_reg[2] ;
  input out;
  input ram_init_done_r;
  input \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ;
  input ras_timer_zero_r_reg;
  input app_ref_req;
  input rd_wr_r_lcl_reg;
  input app_hi_pri_r2;
  input ras_timer_zero_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input ras_timer_zero_r_reg_2;
  input [15:0]row;
  input [2:0]ofs_rdy_r_reg;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ;
  input [0:0]\not_strict_mode.app_rd_data_end_reg ;
  input \not_strict_mode.app_rd_data_end_reg_0 ;
  input [2:0]ram_init_addr;
  input \not_strict_mode.app_rd_data_end_reg_1 ;
  input [3:0]\req_data_buf_addr_r_reg[3] ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9] ;
  input [0:0]D;
  input \cmd_pipe_plus.mc_data_offset_reg[5]_0 ;
  input \cmd_pipe_plus.mc_data_offset_reg[4]_0 ;
  input \cmd_pipe_plus.mc_data_offset_reg[3]_0 ;
  input \cmd_pipe_plus.mc_data_offset_reg[1]_0 ;
  input \cmd_pipe_plus.mc_data_offset_reg[0]_0 ;
  input \read_fifo.tail_r_reg[0] ;
  input \read_fifo.tail_r_reg[1]_0 ;

  wire [1:0]ADDRA;
  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire accept_ns;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_req;
  wire \arb_mux0/arb_select0/cke_ns2_out ;
  wire \arb_mux0/arb_select0/cke_r ;
  wire [2:0]bank;
  wire \bank_cntrl[0].bank0/wait_for_maint_r ;
  wire \bank_cntrl[1].bank0/wait_for_maint_r ;
  wire \bank_cntrl[2].bank0/wait_for_maint_r ;
  wire \bank_cntrl[3].bank0/wait_for_maint_r ;
  wire [0:0]\bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns ;
  wire [0:0]\bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r ;
  wire bank_mach0_n_100;
  wire bank_mach0_n_19;
  wire bank_mach0_n_20;
  wire bank_mach0_n_21;
  wire bank_mach0_n_22;
  wire bank_mach0_n_23;
  wire bank_mach0_n_25;
  wire bank_mach0_n_26;
  wire bank_mach0_n_28;
  wire bank_mach0_n_30;
  wire bank_mach0_n_98;
  wire bank_mach0_n_99;
  wire bm_end_r1;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire [26:0]\cmd_pipe_plus.mc_address_reg[26]_0 ;
  wire [5:0]\cmd_pipe_plus.mc_bank_reg[5]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_reg[0]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_reg[1]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_reg[3]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_reg[4]_0 ;
  wire \cmd_pipe_plus.mc_data_offset_reg[5]_0 ;
  wire [1:0]\cmd_pipe_plus.mc_we_n_reg[0]_0 ;
  wire [4:0]\cmd_pipe_plus.wr_data_addr_reg[3]_0 ;
  wire \cmd_pipe_plus.wr_data_offset_reg[0]_0 ;
  wire [3:0]col_data_buf_addr;
  wire col_periodic_rd;
  wire col_rd_wr;
  wire [7:0]ddr3_ila_rdpath;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r ;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg ;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[3] ;
  wire hi_priority;
  wire idle;
  wire [0:0]if_empty_r;
  wire inhbt_act_faw_r;
  wire insert_maint_r1;
  wire \last_master_r_reg[2] ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_rank_r;
  wire maint_ref_zq_wip;
  wire maint_ref_zq_wip_r_reg;
  wire maint_req_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire maint_zq_r;
  wire [26:0]mc_address_ns;
  wire [5:0]mc_bank_ns;
  wire [1:0]mc_cas_n;
  wire [1:0]mc_cas_n_ns;
  wire [0:0]mc_cke;
  wire [0:0]mc_cmd;
  wire [1:1]mc_cmd_ns;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_odt;
  wire [0:0]mc_odt_ns;
  wire [1:0]mc_ras_n;
  wire [0:0]mc_ras_n_ns;
  wire mc_read_idle_ns;
  wire mc_ref_zq_wip_ns;
  wire [0:0]mc_we_n_ns;
  wire mc_wrdata_en;
  wire mc_wrdata_en_ns;
  wire \not_strict_mode.app_rd_data_end_ns ;
  wire [0:0]\not_strict_mode.app_rd_data_end_reg ;
  wire \not_strict_mode.app_rd_data_end_reg_0 ;
  wire \not_strict_mode.app_rd_data_end_reg_1 ;
  wire offset_ns0;
  wire [0:0]offset_r;
  wire [2:0]ofs_rdy_r_reg;
  wire out;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_cntr_r_reg;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  wire \periodic_read_request.periodic_rd_r_cnt_reg ;
  wire \periodic_read_request.periodic_rd_r_lcl_reg ;
  wire [1:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire q_has_rd_r_reg;
  wire [2:0]ram_init_addr;
  wire ram_init_done_r;
  wire \rank_cntrl[0].rank_cntrl0/act_this_rank ;
  wire \rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank ;
  wire \rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank_r1 ;
  wire rank_mach0_n_11;
  wire rank_mach0_n_12;
  wire rank_mach0_n_13;
  wire rank_mach0_n_14;
  wire rank_mach0_n_16;
  wire rank_mach0_n_17;
  wire rank_mach0_n_18;
  wire rank_mach0_n_19;
  wire rank_mach0_n_20;
  wire rank_mach0_n_21;
  wire rank_mach0_n_22;
  wire rank_mach0_n_23;
  wire rank_mach0_n_24;
  wire rank_mach0_n_25;
  wire rank_mach0_n_26;
  wire rank_mach0_n_27;
  wire rank_mach0_n_28;
  wire rank_mach0_n_29;
  wire rank_mach0_n_30;
  wire rank_mach0_n_31;
  wire rank_mach0_n_32;
  wire rank_mach0_n_33;
  wire rank_mach0_n_34;
  wire rank_mach0_n_35;
  wire rank_mach0_n_36;
  wire rank_mach0_n_37;
  wire rank_mach0_n_38;
  wire rank_mach0_n_39;
  wire rank_mach0_n_40;
  wire rank_mach0_n_42;
  wire rank_mach0_n_43;
  wire rank_mach0_n_44;
  wire rank_mach0_n_45;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rd_wr_r_lcl_reg;
  wire read_data_valid;
  wire [6:6]\read_fifo.fifo_in_data ;
  wire \read_fifo.fifo_out_data_r_reg[4] ;
  wire [6:0]\read_fifo.fifo_out_data_r_reg[6] ;
  wire \read_fifo.fifo_out_data_r_reg[6]_0 ;
  wire [0:0]\read_fifo.fifo_out_data_r_reg[6]_1 ;
  wire \read_fifo.tail_r_reg[0] ;
  wire [1:0]\read_fifo.tail_r_reg[1] ;
  wire \read_fifo.tail_r_reg[1]_0 ;
  wire [0:0]\read_fifo.tail_r_reg[2] ;
  wire \read_fifo.tail_r_reg[3] ;
  wire [11:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_row_r_lcl_reg[15] ;
  wire req_wr_r_lcl0;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ;
  wire [15:0]row;
  wire [0:0]row_hit_r_reg;
  wire [0:0]row_hit_r_reg_0;
  wire [0:0]row_hit_r_reg_1;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__12_0;
  wire rstdiv0_sync_r1_reg_rep__12_1;
  wire rstdiv0_sync_r1_reg_rep__12_2;
  wire sent_col;
  wire tempmon_sample_en;
  wire was_wr0;
  wire wr_data_en;
  wire wr_data_en_ns;
  wire wr_data_offset_ns;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_1 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_2 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_3 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_4 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_5 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_6 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_7 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_1 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_2 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_3 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_4 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_5 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_6 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_7 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_1 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_2 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_3 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_4 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_5 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_6 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_7 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_1 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_2 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_3 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_4 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_5 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_6 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_7 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_1 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_2 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_3 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_4 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_5 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_6 ;
  wire \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_7 ;
  wire [3:3]\NLW_zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_CO_UNCONNECTED ;

  mig_7series_nosysclock_mig_7series_v4_2_bank_mach bank_mach0
       (.CLK(CLK),
        .D({bank_mach0_n_26,mc_we_n_ns}),
        .DIA({col_periodic_rd,col_data_buf_addr[3]}),
        .DIC(offset_r),
        .E(read_data_valid),
        .Q(\bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r ),
        .S(S),
        .accept_internal_r_reg(\grant_r_reg[0] ),
        .accept_ns(accept_ns),
        .act_this_rank(\rank_cntrl[0].rank_cntrl0/act_this_rank ),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .auto_pre_r_lcl_reg(rank_mach0_n_18),
        .bank(bank),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_reg(bm_end_r1_reg),
        .bm_end_r1_reg_0(bm_end_r1_reg_0),
        .bm_end_r1_reg_1(bm_end_r1_reg_1),
        .cke_ns2_out(\arb_mux0/arb_select0/cke_ns2_out ),
        .cke_r(\arb_mux0/arb_select0/cke_r ),
        .col_data_buf_addr(col_data_buf_addr[2:0]),
        .col_rd_wr(col_rd_wr),
        .\data_valid_2_1.offset_r_reg[0] (\read_fifo.fifo_in_data ),
        .ddr3_ila_rdpath(ddr3_ila_rdpath[7]),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r ),
        .\generate_maint_cmds.insert_maint_r_lcl_reg (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .\grant_r_reg[0] (bank_mach0_n_28),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .\grant_r_reg[3]_0 (bank_mach0_n_98),
        .\grant_r_reg[3]_1 (bank_mach0_n_99),
        .granted_col_r_reg(sent_col),
        .granted_col_r_reg_0(bank_mach0_n_23),
        .granted_col_r_reg_1(mc_address_ns),
        .granted_col_r_reg_2(mc_bank_ns),
        .granted_col_r_reg_3(bank_mach0_n_100),
        .granted_col_r_reg_4(rank_mach0_n_44),
        .granted_col_r_reg_5(rank_mach0_n_45),
        .hi_priority(hi_priority),
        .idle_r_lcl_reg(bank_mach0_n_19),
        .idle_r_lcl_reg_0(bank_mach0_n_20),
        .idle_r_lcl_reg_1(bank_mach0_n_21),
        .idle_r_lcl_reg_2(bank_mach0_n_22),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .insert_maint_r1(insert_maint_r1),
        .\maint_controller.maint_hit_busies_r_reg[3] (rank_mach0_n_17),
        .\maint_controller.maint_wip_r_lcl_reg (\maint_controller.maint_wip_r_lcl_reg ),
        .maint_rank_r(maint_rank_r),
        .maint_req_r(maint_req_r),
        .maint_srx_r(maint_srx_r),
        .maint_wip_r(maint_wip_r),
        .maint_zq_r(maint_zq_r),
        .mc_cas_n_ns(mc_cas_n_ns),
        .mc_cmd_ns(mc_cmd_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .offset_ns0(offset_ns0),
        .ofs_rdy_r_reg(ofs_rdy_r_reg),
        .pass_open_bank_r_lcl_reg(rank_mach0_n_19),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg),
        .periodic_rd_cntr_r_reg(periodic_rd_cntr_r_reg),
        .periodic_rd_cntr_r_reg_0(maint_ref_zq_wip_r_reg),
        .periodic_rd_cntr_r_reg_1(\periodic_read_request.periodic_rd_r_lcl_reg ),
        .\periodic_rd_generation.read_this_rank (\rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank_r1 ),
        .\periodic_rd_generation.read_this_rank_r1_reg (bank_mach0_n_30),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .q_has_rd_r_reg(rank_mach0_n_16),
        .q_has_rd_r_reg_0(q_has_rd_r_reg),
        .ras_timer_zero_r_reg(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_1),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_2),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_1),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg_2),
        .rd_wr_r_lcl_reg(bank_mach0_n_25),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .req_bank_r(req_bank_r),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (\req_data_buf_addr_r_reg[3] ),
        .\req_row_r_lcl_reg[15] (\req_row_r_lcl_reg[15] ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] (\bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1] (rank_mach0_n_42),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]_0 (rank_mach0_n_43),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8] (\last_master_r_reg[2] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[8]_0 (rank_mach0_n_20),
        .rnk_config_valid_r_lcl_reg(\periodic_read_request.periodic_rd_r_cnt_reg ),
        .row(row),
        .row_hit_r_reg(row_hit_r_reg),
        .row_hit_r_reg_0(row_hit_r_reg_0),
        .row_hit_r_reg_1(row_hit_r_reg_1),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__12_0(rstdiv0_sync_r1_reg_rep__12_0),
        .rstdiv0_sync_r1_reg_rep__12_1(rstdiv0_sync_r1_reg_rep__12_1),
        .rstdiv0_sync_r1_reg_rep__12_2(rstdiv0_sync_r1_reg_rep__12_2),
        .wait_for_maint_r(\bank_cntrl[0].bank0/wait_for_maint_r ),
        .wait_for_maint_r_0(\bank_cntrl[1].bank0/wait_for_maint_r ),
        .wait_for_maint_r_1(\bank_cntrl[2].bank0/wait_for_maint_r ),
        .wait_for_maint_r_2(\bank_cntrl[3].bank0/wait_for_maint_r ),
        .wait_for_maint_r_lcl_reg(rank_mach0_n_14),
        .wait_for_maint_r_lcl_reg_0(rank_mach0_n_11),
        .wait_for_maint_r_lcl_reg_1(rank_mach0_n_12),
        .wait_for_maint_r_lcl_reg_2(rank_mach0_n_13),
        .was_wr0(was_wr0));
  FDRE \cmd_pipe_plus.mc_address_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[0]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[10]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [10]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[11]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [11]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[12]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [12]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[13]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [13]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[14]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [14]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[15]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [15]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[16]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [16]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[17]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [17]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[18]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [18]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[19]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [19]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[1]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[20]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [20]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[21]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [21]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[22]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [22]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[23]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [23]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[24]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [24]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[25]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [25]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[26]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [26]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[2]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [2]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[3]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [3]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[4]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [4]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[5]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [5]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[6]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [6]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[7]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [7]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[8]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [8]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[9]),
        .Q(\cmd_pipe_plus.mc_address_reg[26]_0 [9]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[0]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[1]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[2]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[3]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[4]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[5]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5]_0 [5]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cas_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cas_n_ns[0]),
        .Q(mc_cas_n[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cas_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cas_n_ns[1]),
        .Q(mc_cas_n[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cke_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/cke_ns2_out ),
        .Q(mc_cke),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cmd_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(sent_col),
        .Q(mc_cmd),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cmd_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cmd_ns),
        .Q(ddr3_ila_rdpath[6]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cs_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cs_n_ns),
        .Q(mc_cs_n),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_data_offset_1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(bank_mach0_n_23),
        .Q(ddr3_ila_rdpath[7]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmd_pipe_plus.mc_data_offset_reg[0]_0 ),
        .Q(ddr3_ila_rdpath[0]),
        .R(bank_mach0_n_100));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmd_pipe_plus.mc_data_offset_reg[1]_0 ),
        .Q(ddr3_ila_rdpath[1]),
        .R(bank_mach0_n_100));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D),
        .Q(ddr3_ila_rdpath[2]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmd_pipe_plus.mc_data_offset_reg[3]_0 ),
        .Q(ddr3_ila_rdpath[3]),
        .R(bank_mach0_n_100));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmd_pipe_plus.mc_data_offset_reg[4]_0 ),
        .Q(ddr3_ila_rdpath[4]),
        .R(bank_mach0_n_100));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\cmd_pipe_plus.mc_data_offset_reg[5]_0 ),
        .Q(ddr3_ila_rdpath[5]),
        .R(bank_mach0_n_100));
  FDRE \cmd_pipe_plus.mc_odt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_odt_ns),
        .Q(mc_odt),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_ras_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_ras_n_ns),
        .Q(mc_ras_n[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_ras_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(bank_mach0_n_28),
        .Q(mc_ras_n[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_we_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_we_n_ns),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_we_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(bank_mach0_n_26),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_wrdata_en_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_wrdata_en_ns),
        .Q(mc_wrdata_en),
        .R(1'b0));
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_addr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r [0]),
        .Q(\cmd_pipe_plus.wr_data_addr_reg[3]_0 [1]),
        .R(1'b0));
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_addr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r [1]),
        .Q(\cmd_pipe_plus.wr_data_addr_reg[3]_0 [2]),
        .R(1'b0));
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_addr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r [2]),
        .Q(\cmd_pipe_plus.wr_data_addr_reg[3]_0 [3]),
        .R(1'b0));
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_addr_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r [3]),
        .Q(\cmd_pipe_plus.wr_data_addr_reg[3]_0 [4]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.wr_data_en_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_data_en_ns),
        .Q(wr_data_en),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_offset_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_data_offset_ns),
        .Q(\cmd_pipe_plus.wr_data_addr_reg[3]_0 [0]),
        .R(1'b0));
  mig_7series_nosysclock_mig_7series_v4_2_col_mach col_mach0
       (.ADDRA(ADDRA),
        .CLK(CLK),
        .D(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r ),
        .DIA({col_periodic_rd,col_data_buf_addr[3]}),
        .DIC(offset_r),
        .E(read_data_valid),
        .Q(\read_fifo.fifo_out_data_r_reg[6] ),
        .col_data_buf_addr(col_data_buf_addr[2:0]),
        .col_rd_wr(col_rd_wr),
        .if_empty_r(if_empty_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .mc_cmd(mc_cmd),
        .mc_read_idle_ns(mc_read_idle_ns),
        .mc_read_idle_r_reg(\grant_r_reg[0] ),
        .mc_ref_zq_wip_ns(mc_ref_zq_wip_ns),
        .mc_wrdata_en_ns(mc_wrdata_en_ns),
        .\not_strict_mode.app_rd_data_end_ns (\not_strict_mode.app_rd_data_end_ns ),
        .\not_strict_mode.app_rd_data_end_reg (\not_strict_mode.app_rd_data_end_reg ),
        .\not_strict_mode.app_rd_data_end_reg_0 (\not_strict_mode.app_rd_data_end_reg_0 ),
        .\not_strict_mode.app_rd_data_end_reg_1 (\not_strict_mode.app_rd_data_end_reg_1 ),
        .offset_ns0(offset_ns0),
        .out(out),
        .ram_init_addr(ram_init_addr),
        .ram_init_done_r(ram_init_done_r),
        .\read_fifo.fifo_out_data_r_reg[4]_0 (\read_fifo.fifo_out_data_r_reg[4] ),
        .\read_fifo.fifo_out_data_r_reg[6]_0 (\read_fifo.fifo_out_data_r_reg[6]_0 ),
        .\read_fifo.fifo_out_data_r_reg[6]_1 (\read_fifo.fifo_out_data_r_reg[6]_1 ),
        .\read_fifo.fifo_out_data_r_reg[6]_2 (\read_fifo.fifo_in_data ),
        .\read_fifo.fifo_out_data_r_reg[6]_3 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .\read_fifo.tail_r_reg[0]_0 (\read_fifo.tail_r_reg[1] [0]),
        .\read_fifo.tail_r_reg[0]_1 (\read_fifo.tail_r_reg[0] ),
        .\read_fifo.tail_r_reg[1]_0 (\read_fifo.tail_r_reg[1] [1]),
        .\read_fifo.tail_r_reg[1]_1 (\periodic_read_request.periodic_rd_r_cnt_reg ),
        .\read_fifo.tail_r_reg[1]_2 (\read_fifo.tail_r_reg[1]_0 ),
        .\read_fifo.tail_r_reg[2]_0 (\read_fifo.tail_r_reg[2] ),
        .\read_fifo.tail_r_reg[3]_0 (\read_fifo.tail_r_reg[3] ),
        .wr_data_en_ns(wr_data_en_ns),
        .wr_data_offset_ns(wr_data_offset_ns));
  FDRE mc_read_idle_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mc_read_idle_ns),
        .Q(idle),
        .R(1'b0));
  FDRE mc_ref_zq_wip_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mc_ref_zq_wip_ns),
        .Q(tempmon_sample_en),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_0_5_i_1__0
       (.I0(mc_ras_n[0]),
        .I1(\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .O(phy_dout[0]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_42_47_i_1__2
       (.I0(mc_cs_n),
        .I1(\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .O(\cmd_pipe_plus.mc_we_n_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_48_53_i_1__2
       (.I0(Q[0]),
        .I1(\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .O(\cmd_pipe_plus.mc_we_n_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_6_11_i_1__1
       (.I0(mc_cas_n[0]),
        .I1(\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .O(phy_dout[1]));
  LUT3 #(
    .INIT(8'h4F)) 
    \pointer_ram.rams[0].RAM32M0_i_1 
       (.I0(\cmd_pipe_plus.wr_data_addr_reg[3]_0 [0]),
        .I1(wr_data_en),
        .I2(ram_init_done_r),
        .O(\cmd_pipe_plus.wr_data_offset_reg[0]_0 ));
  mig_7series_nosysclock_mig_7series_v4_2_rank_mach rank_mach0
       (.CLK(CLK),
        .O({\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_7 }),
        .Q(\bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r ),
        .S({rank_mach0_n_21,rank_mach0_n_22,rank_mach0_n_23,rank_mach0_n_24}),
        .act_this_rank(\rank_cntrl[0].rank_cntrl0/act_this_rank ),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .auto_pre_r_lcl_reg(periodic_rd_cntr_r_reg),
        .cke_ns2_out(\arb_mux0/arb_select0/cke_ns2_out ),
        .cke_r(\arb_mux0/arb_select0/cke_r ),
        .\grant_r[2]_i_2 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\inhbt_act_faw.faw_cnt_r_reg[0] (bank_mach0_n_98),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .insert_maint_r1(insert_maint_r1),
        .\last_master_r_reg[2] (\last_master_r_reg[2] ),
        .maint_rank_r(maint_rank_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_ref_zq_wip_r_reg(maint_ref_zq_wip_r_reg),
        .maint_req_r(maint_req_r),
        .maint_srx_r(maint_srx_r),
        .maint_wip_r(maint_wip_r),
        .maint_zq_r(maint_zq_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0] (rank_mach0_n_19),
        .\maintenance_request.maint_req_r_lcl_reg (rank_mach0_n_18),
        .\maintenance_request.maint_sre_r_lcl_reg (rank_mach0_n_16),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (rank_mach0_n_17),
        .\maintenance_request.maint_sre_r_lcl_reg_1 (rank_mach0_n_20),
        .\maintenance_request.maint_sre_r_lcl_reg_2 (rank_mach0_n_42),
        .\maintenance_request.maint_sre_r_lcl_reg_3 (rank_mach0_n_43),
        .\maintenance_request.maint_zq_r_lcl_reg (\bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns ),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2] (bank_mach0_n_30),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 (\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .\periodic_rd_generation.read_this_rank (\rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\rank_cntrl[0].rank_cntrl0/periodic_rd_generation.read_this_rank_r1 ),
        .\periodic_read_request.periodic_rd_r_cnt_reg (\periodic_read_request.periodic_rd_r_cnt_reg ),
        .\periodic_read_request.periodic_rd_r_lcl_reg (\periodic_read_request.periodic_rd_r_lcl_reg ),
        .\periodic_read_request.periodic_rd_r_lcl_reg_0 (periodic_rd_ack_r_lcl_reg),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .rstdiv0_sync_r1_reg_rep__16(rank_mach0_n_44),
        .\rtw_timer.rtw_cnt_r_reg[1] (bank_mach0_n_25),
        .wait_for_maint_r(\bank_cntrl[1].bank0/wait_for_maint_r ),
        .wait_for_maint_r_0(\bank_cntrl[2].bank0/wait_for_maint_r ),
        .wait_for_maint_r_1(\bank_cntrl[3].bank0/wait_for_maint_r ),
        .wait_for_maint_r_2(\bank_cntrl[0].bank0/wait_for_maint_r ),
        .wait_for_maint_r_lcl_reg(rank_mach0_n_11),
        .wait_for_maint_r_lcl_reg_0(rank_mach0_n_12),
        .wait_for_maint_r_lcl_reg_1(rank_mach0_n_13),
        .wait_for_maint_r_lcl_reg_2(rank_mach0_n_14),
        .wait_for_maint_r_lcl_reg_3(bank_mach0_n_20),
        .wait_for_maint_r_lcl_reg_4(bank_mach0_n_21),
        .wait_for_maint_r_lcl_reg_5(bank_mach0_n_22),
        .wait_for_maint_r_lcl_reg_6(bank_mach0_n_19),
        .\wtr_timer.wtr_cnt_r_reg[1] (rank_mach0_n_45),
        .\wtr_timer.wtr_cnt_r_reg[1]_0 (bank_mach0_n_99),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[11] ({rank_mach0_n_29,rank_mach0_n_30,rank_mach0_n_31,rank_mach0_n_32}),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 ({\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_7 }),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[15] ({rank_mach0_n_33,rank_mach0_n_34,rank_mach0_n_35,rank_mach0_n_36}),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 ({\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_7 }),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[19] ({rank_mach0_n_37,rank_mach0_n_38,rank_mach0_n_39,rank_mach0_n_40}),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 ({\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_7 }),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[7] ({rank_mach0_n_25,rank_mach0_n_26,rank_mach0_n_27,rank_mach0_n_28}),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 ({\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_7 }));
  LUT2 #(
    .INIT(4'h2)) 
    \read_data_indx.rd_data_upd_indx_r_i_1 
       (.I0(wr_data_en),
        .I1(\cmd_pipe_plus.wr_data_addr_reg[3]_0 [0]),
        .O(E));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_0 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_1 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_2 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_7 }),
        .S({rank_mach0_n_21,rank_mach0_n_22,rank_mach0_n_23,rank_mach0_n_24}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1 
       (.CI(\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_0 ),
        .CO({\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_0 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_1 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_2 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_7 }),
        .S({rank_mach0_n_33,rank_mach0_n_34,rank_mach0_n_35,rank_mach0_n_36}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1 
       (.CI(\zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1_n_0 ),
        .CO({\NLW_zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_CO_UNCONNECTED [3],\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_1 ,\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_2 ,\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[16]_i_1_n_7 }),
        .S({rank_mach0_n_37,rank_mach0_n_38,rank_mach0_n_39,rank_mach0_n_40}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1 
       (.CI(\zq_cntrl.zq_timer.zq_timer_r_reg[0]_i_3_n_0 ),
        .CO({\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_0 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_1 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_2 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_7 }),
        .S({rank_mach0_n_25,rank_mach0_n_26,rank_mach0_n_27,rank_mach0_n_28}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1 
       (.CI(\zq_cntrl.zq_timer.zq_timer_r_reg[4]_i_1_n_0 ),
        .CO({\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_0 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_1 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_2 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_4 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_5 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_6 ,\zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1_n_7 }),
        .S({rank_mach0_n_29,rank_mach0_n_30,rank_mach0_n_31,rank_mach0_n_32}));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_mem_intfc" *) 
module mig_7series_nosysclock_mig_7series_v4_2_mem_intfc
   (bm_end_r1,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    periodic_rd_ack_r,
    accept_ns,
    \generate_maint_cmds.insert_maint_r_lcl_reg ,
    ddr3_ila_rdpath,
    periodic_rd_r,
    app_ref_ack,
    app_zq_ack,
    ADDRA,
    ddr3_addr,
    ddr3_ba,
    ddr3_cs_n,
    ddr3_odt,
    ddr3_cke,
    ddr3_reset_n,
    ddr3_dm,
    ddr3_cas_n,
    ddr3_ras_n,
    ddr3_we_n,
    \rd_ptr_timing_reg[1] ,
    A_rst_primitives_reg,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    ref_dll_lock,
    periodic_rd_cntr_r,
    app_sr_active,
    ddr3_ila_wrpath,
    ddr3_ila_basic,
    po_cnt_dec_reg,
    new_cnt_cpt_r_reg,
    samp_edge_cnt0_en_r,
    pi_cnt_dec_reg,
    prbs_rdlvl_done_pulse_reg,
    dbg_rddata,
    D,
    \ddr3_vio_sync_out[9] ,
    \ddr3_vio_sync_out[9]_0 ,
    \ddr3_vio_sync_out[9]_1 ,
    \ddr3_vio_sync_out[9]_2 ,
    \ddr3_vio_sync_out[9]_3 ,
    \ddr3_vio_sync_out[9]_4 ,
    \ddr3_vio_sync_out[9]_5 ,
    \ddr3_vio_sync_out[9]_6 ,
    \ddr3_vio_sync_out[9]_7 ,
    \ddr3_vio_sync_out[9]_8 ,
    \ddr3_vio_sync_out[9]_9 ,
    \ddr3_vio_sync_out[9]_10 ,
    \ddr3_vio_sync_out[9]_11 ,
    \ddr3_vio_sync_out[9]_12 ,
    \ddr3_vio_sync_out[9]_13 ,
    \ddr3_vio_sync_out[9]_14 ,
    \ddr3_vio_sync_out[9]_15 ,
    \ddr3_vio_sync_out[9]_16 ,
    \ddr3_vio_sync_out[9]_17 ,
    \ddr3_vio_sync_out[9]_18 ,
    \ddr3_vio_sync_out[9]_19 ,
    Q,
    \not_strict_mode.rd_buf_we ,
    init_complete_r1_timing_reg,
    \cmd_pipe_plus.wr_data_offset_reg[0] ,
    phy_dout,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    rstdiv0_sync_r1_reg_rep__12,
    rstdiv0_sync_r1_reg_rep__12_0,
    rstdiv0_sync_r1_reg_rep__12_1,
    rstdiv0_sync_r1_reg_rep__12_2,
    \req_row_r_lcl_reg[15] ,
    req_bank_r,
    dbg_po_counter_read_val,
    \pi_counter_read_val_reg[3] ,
    \pi_counter_read_val_reg[2] ,
    \pi_counter_read_val_reg[4] ,
    \pi_counter_read_val_reg[5] ,
    \pi_counter_read_val_reg[0] ,
    \pi_counter_read_val_reg[1] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ,
    \read_fifo.fifo_out_data_r_reg[4] ,
    \not_strict_mode.app_rd_data_end_ns ,
    \read_fifo.fifo_out_data_r_reg[6] ,
    \read_fifo.fifo_out_data_r_reg[6]_0 ,
    E,
    \read_fifo.fifo_out_data_r_reg[6]_1 ,
    \wr_ptr_reg[0] ,
    wr_ptr,
    \wr_ptr_reg[3] ,
    \wr_ptr_reg[3]_0 ,
    \wr_ptr_reg[3]_1 ,
    wr_en,
    ddr_ck_out,
    wr_en_1,
    wr_en_2,
    wr_en_3,
    init_calib_complete_reg_rep__0,
    ddr3_dq,
    ddr3_dqs_p,
    ddr3_dqs_n,
    CLK,
    req_wr_r_lcl0,
    hi_priority,
    rb_hit_busy_r_reg,
    maint_ref_zq_wip_r_reg,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    was_wr0,
    CLKB0,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    pll_locked,
    rstdiv0_sync_r1,
    RST0,
    \periodic_read_request.periodic_rd_r_cnt_reg ,
    S,
    row_hit_r_reg,
    row_hit_r_reg_0,
    row_hit_r_reg_1,
    SR,
    \po_rdval_cnt_reg[8] ,
    found_first_edge_r_reg,
    \wr_ptr_timing_reg[0] ,
    \samp_edge_cnt1_r_reg[0] ,
    \init_state_r1_reg[0] ,
    \init_state_r_reg[6] ,
    init_complete_r_reg,
    \calib_cke_reg[0] ,
    init_complete_r_timing_reg,
    \stable_pass_cnt_reg[5] ,
    dbg_sel_po_incdec,
    dbg_sel_pi_incdec,
    dbg_pi_f_inc,
    dbg_po_f_stg23_sel,
    dbg_po_f_inc,
    dbg_pi_f_dec,
    dbg_po_f_dec,
    ddr3_ila_wrpath_14_sp_1,
    ddr3_vio_sync_out,
    mem_out,
    ram_init_done_r,
    \last_master_r_reg[2] ,
    app_zq_req,
    app_sr_req,
    \maint_controller.maint_wip_r_lcl_reg ,
    app_en_r2,
    q_has_rd_r_reg,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ,
    \idelay_tap_cnt_r_reg[0][0][4] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ,
    complex_row0_rd_done_reg,
    ras_timer_zero_r_reg,
    app_ref_req,
    rd_wr_r_lcl_reg,
    app_hi_pri_r2,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    row,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ,
    DOC,
    DOB,
    DOA,
    \not_strict_mode.app_rd_data_reg[7] ,
    \not_strict_mode.app_rd_data_reg[9] ,
    \not_strict_mode.app_rd_data_reg[11] ,
    \not_strict_mode.app_rd_data_reg[13] ,
    \not_strict_mode.app_rd_data_reg[15] ,
    \not_strict_mode.app_rd_data_reg[17] ,
    \not_strict_mode.app_rd_data_reg[19] ,
    \not_strict_mode.app_rd_data_reg[21] ,
    \not_strict_mode.app_rd_data_reg[23] ,
    \not_strict_mode.app_rd_data_reg[25] ,
    \not_strict_mode.app_rd_data_reg[27] ,
    \not_strict_mode.app_rd_data_reg[29] ,
    \not_strict_mode.app_rd_data_reg[31] ,
    \not_strict_mode.app_rd_data_end_reg ,
    \not_strict_mode.app_rd_data_end_reg_0 ,
    ram_init_addr,
    \not_strict_mode.app_rd_data_end_reg_1 ,
    \req_data_buf_addr_r_reg[3] ,
    bank,
    \req_col_r_reg[9] ,
    SS,
    \tap_cnt_cpt_r_reg[5] ,
    \wait_cnt_r_reg[0] ,
    \device_temp_101_reg[11] ,
    \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,
    out_fifo,
    out_fifo_0,
    out_fifo_1);
  output bm_end_r1;
  output bm_end_r1_reg;
  output bm_end_r1_reg_0;
  output bm_end_r1_reg_1;
  output periodic_rd_ack_r;
  output accept_ns;
  output \generate_maint_cmds.insert_maint_r_lcl_reg ;
  output [101:0]ddr3_ila_rdpath;
  output periodic_rd_r;
  output app_ref_ack;
  output app_zq_ack;
  output [4:0]ADDRA;
  output [15:0]ddr3_addr;
  output [2:0]ddr3_ba;
  output [0:0]ddr3_cs_n;
  output [0:0]ddr3_odt;
  output [0:0]ddr3_cke;
  output ddr3_reset_n;
  output [0:0]ddr3_dm;
  output ddr3_cas_n;
  output ddr3_ras_n;
  output ddr3_we_n;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output A_rst_primitives_reg;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output ref_dll_lock;
  output periodic_rd_cntr_r;
  output app_sr_active;
  output [59:0]ddr3_ila_wrpath;
  output [23:0]ddr3_ila_basic;
  output po_cnt_dec_reg;
  output new_cnt_cpt_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_cnt_dec_reg;
  output prbs_rdlvl_done_pulse_reg;
  output [31:0]dbg_rddata;
  output [10:0]D;
  output \ddr3_vio_sync_out[9] ;
  output \ddr3_vio_sync_out[9]_0 ;
  output \ddr3_vio_sync_out[9]_1 ;
  output \ddr3_vio_sync_out[9]_2 ;
  output \ddr3_vio_sync_out[9]_3 ;
  output \ddr3_vio_sync_out[9]_4 ;
  output \ddr3_vio_sync_out[9]_5 ;
  output \ddr3_vio_sync_out[9]_6 ;
  output \ddr3_vio_sync_out[9]_7 ;
  output \ddr3_vio_sync_out[9]_8 ;
  output \ddr3_vio_sync_out[9]_9 ;
  output \ddr3_vio_sync_out[9]_10 ;
  output \ddr3_vio_sync_out[9]_11 ;
  output \ddr3_vio_sync_out[9]_12 ;
  output \ddr3_vio_sync_out[9]_13 ;
  output \ddr3_vio_sync_out[9]_14 ;
  output \ddr3_vio_sync_out[9]_15 ;
  output \ddr3_vio_sync_out[9]_16 ;
  output \ddr3_vio_sync_out[9]_17 ;
  output \ddr3_vio_sync_out[9]_18 ;
  output \ddr3_vio_sync_out[9]_19 ;
  output [59:0]Q;
  output \not_strict_mode.rd_buf_we ;
  output init_complete_r1_timing_reg;
  output \cmd_pipe_plus.wr_data_offset_reg[0] ;
  output [23:0]phy_dout;
  output [5:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  output rstdiv0_sync_r1_reg_rep__12;
  output rstdiv0_sync_r1_reg_rep__12_0;
  output rstdiv0_sync_r1_reg_rep__12_1;
  output rstdiv0_sync_r1_reg_rep__12_2;
  output [3:0]\req_row_r_lcl_reg[15] ;
  output [11:0]req_bank_r;
  output [8:0]dbg_po_counter_read_val;
  output \pi_counter_read_val_reg[3] ;
  output \pi_counter_read_val_reg[2] ;
  output \pi_counter_read_val_reg[4] ;
  output \pi_counter_read_val_reg[5] ;
  output \pi_counter_read_val_reg[0] ;
  output \pi_counter_read_val_reg[1] ;
  output [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  output \read_fifo.fifo_out_data_r_reg[4] ;
  output \not_strict_mode.app_rd_data_end_ns ;
  output [5:0]\read_fifo.fifo_out_data_r_reg[6] ;
  output \read_fifo.fifo_out_data_r_reg[6]_0 ;
  output [0:0]E;
  output [0:0]\read_fifo.fifo_out_data_r_reg[6]_1 ;
  output \wr_ptr_reg[0] ;
  output [0:0]wr_ptr;
  output [3:0]\wr_ptr_reg[3] ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output wr_en;
  output [1:0]ddr_ck_out;
  output wr_en_1;
  output wr_en_2;
  output wr_en_3;
  output [35:0]init_calib_complete_reg_rep__0;
  inout [7:0]ddr3_dq;
  inout [0:0]ddr3_dqs_p;
  inout [0:0]ddr3_dqs_n;
  input CLK;
  input req_wr_r_lcl0;
  input hi_priority;
  input rb_hit_busy_r_reg;
  input maint_ref_zq_wip_r_reg;
  input rb_hit_busy_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input was_wr0;
  input CLKB0;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input pll_locked;
  input rstdiv0_sync_r1;
  input RST0;
  input \periodic_read_request.periodic_rd_r_cnt_reg ;
  input [0:0]S;
  input [0:0]row_hit_r_reg;
  input [0:0]row_hit_r_reg_0;
  input [0:0]row_hit_r_reg_1;
  input [1:0]SR;
  input \po_rdval_cnt_reg[8] ;
  input [0:0]found_first_edge_r_reg;
  input [0:0]\wr_ptr_timing_reg[0] ;
  input \samp_edge_cnt1_r_reg[0] ;
  input \init_state_r1_reg[0] ;
  input \init_state_r_reg[6] ;
  input init_complete_r_reg;
  input \calib_cke_reg[0] ;
  input init_complete_r_timing_reg;
  input [0:0]\stable_pass_cnt_reg[5] ;
  input dbg_sel_po_incdec;
  input dbg_sel_pi_incdec;
  input dbg_pi_f_inc;
  input dbg_po_f_stg23_sel;
  input dbg_po_f_inc;
  input dbg_pi_f_dec;
  input dbg_po_f_dec;
  input ddr3_ila_wrpath_14_sp_1;
  input [4:0]ddr3_vio_sync_out;
  input [31:0]mem_out;
  input ram_init_done_r;
  input \last_master_r_reg[2] ;
  input app_zq_req;
  input app_sr_req;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input app_en_r2;
  input q_has_rd_r_reg;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  input \idelay_tap_cnt_r_reg[0][0][4] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ;
  input complex_row0_rd_done_reg;
  input ras_timer_zero_r_reg;
  input app_ref_req;
  input rd_wr_r_lcl_reg;
  input app_hi_pri_r2;
  input ras_timer_zero_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input ras_timer_zero_r_reg_2;
  input [15:0]row;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ;
  input [1:0]DOC;
  input [1:0]DOB;
  input [1:0]DOA;
  input [1:0]\not_strict_mode.app_rd_data_reg[7] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[9] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[11] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[13] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[15] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[17] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[19] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[21] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[23] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[25] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[27] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[29] ;
  input [1:0]\not_strict_mode.app_rd_data_reg[31] ;
  input [0:0]\not_strict_mode.app_rd_data_end_reg ;
  input \not_strict_mode.app_rd_data_end_reg_0 ;
  input [2:0]ram_init_addr;
  input \not_strict_mode.app_rd_data_end_reg_1 ;
  input [3:0]\req_data_buf_addr_r_reg[3] ;
  input [2:0]bank;
  input [9:0]\req_col_r_reg[9] ;
  input [0:0]SS;
  input [0:0]\tap_cnt_cpt_r_reg[5] ;
  input [0:0]\wait_cnt_r_reg[0] ;
  input [11:0]\device_temp_101_reg[11] ;
  input [35:0]\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  input [35:0]out_fifo;
  input [15:0]out_fifo_0;
  input [47:0]out_fifo_1;

  wire [4:0]ADDRA;
  wire A_rst_primitives_reg;
  wire CLK;
  wire CLKB0;
  wire [10:0]D;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire [0:0]E;
  wire [59:0]Q;
  wire RST0;
  wire [0:0]S;
  wire [1:0]SR;
  wire [0:0]SS;
  wire accept_ns;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_req;
  wire [2:0]bank;
  wire bm_end_r1;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire \calib_cke_reg[0] ;
  wire [5:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire \cmd_pipe_plus.wr_data_offset_reg[0] ;
  wire \col_mach0/p_0_in ;
  wire [0:0]\col_mach0/read_fifo.tail_ns ;
  wire [1:0]\col_mach0/read_fifo.tail_r_reg ;
  wire complex_row0_rd_done_reg;
  wire dbg_pi_f_dec;
  wire dbg_pi_f_inc;
  wire [8:0]dbg_po_counter_read_val;
  wire dbg_po_f_dec;
  wire dbg_po_f_inc;
  wire dbg_po_f_stg23_sel;
  wire [31:0]dbg_rddata;
  wire dbg_sel_pi_incdec;
  wire dbg_sel_po_incdec;
  wire [15:0]ddr3_addr;
  wire [2:0]ddr3_ba;
  wire ddr3_cas_n;
  wire [0:0]ddr3_cke;
  wire [0:0]ddr3_cs_n;
  wire [0:0]ddr3_dm;
  wire [7:0]ddr3_dq;
  wire [0:0]ddr3_dqs_n;
  wire [0:0]ddr3_dqs_p;
  wire [23:0]ddr3_ila_basic;
  wire [101:0]ddr3_ila_rdpath;
  wire [59:0]ddr3_ila_wrpath;
  wire ddr3_ila_wrpath_14_sn_1;
  wire [0:0]ddr3_odt;
  wire ddr3_ras_n;
  wire ddr3_reset_n;
  wire [4:0]ddr3_vio_sync_out;
  wire \ddr3_vio_sync_out[9] ;
  wire \ddr3_vio_sync_out[9]_0 ;
  wire \ddr3_vio_sync_out[9]_1 ;
  wire \ddr3_vio_sync_out[9]_10 ;
  wire \ddr3_vio_sync_out[9]_11 ;
  wire \ddr3_vio_sync_out[9]_12 ;
  wire \ddr3_vio_sync_out[9]_13 ;
  wire \ddr3_vio_sync_out[9]_14 ;
  wire \ddr3_vio_sync_out[9]_15 ;
  wire \ddr3_vio_sync_out[9]_16 ;
  wire \ddr3_vio_sync_out[9]_17 ;
  wire \ddr3_vio_sync_out[9]_18 ;
  wire \ddr3_vio_sync_out[9]_19 ;
  wire \ddr3_vio_sync_out[9]_2 ;
  wire \ddr3_vio_sync_out[9]_3 ;
  wire \ddr3_vio_sync_out[9]_4 ;
  wire \ddr3_vio_sync_out[9]_5 ;
  wire \ddr3_vio_sync_out[9]_6 ;
  wire \ddr3_vio_sync_out[9]_7 ;
  wire \ddr3_vio_sync_out[9]_8 ;
  wire \ddr3_vio_sync_out[9]_9 ;
  wire ddr3_we_n;
  wire [35:0]\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire [1:0]ddr_ck_out;
  wire ddr_phy_top0_n_227;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire ddr_phy_top0_n_261;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire ddr_phy_top0_n_262;
  wire ddr_phy_top0_n_357;
  wire ddr_phy_top0_n_358;
  wire ddr_phy_top0_n_359;
  wire ddr_phy_top0_n_363;
  wire ddr_phy_top0_n_364;
  wire ddr_phy_top0_n_365;
  wire ddr_phy_top0_n_366;
  wire ddr_phy_top0_n_367;
  wire [11:0]\device_temp_101_reg[11] ;
  wire [31:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  wire [0:0]found_first_edge_r_reg;
  wire freq_refclk;
  wire \generate_maint_cmds.insert_maint_r_lcl_reg ;
  wire hi_priority;
  wire \idelay_tap_cnt_r_reg[0][0][4] ;
  wire idle;
  wire [35:0]init_calib_complete_reg_rep__0;
  wire init_complete_r1_timing_reg;
  wire init_complete_r_reg;
  wire init_complete_r_timing_reg;
  wire \init_state_r1_reg[0] ;
  wire \init_state_r_reg[6] ;
  wire \last_master_r_reg[2] ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_ref_zq_wip_r_reg;
  wire mc0_n_37;
  wire [26:0]mc_address;
  wire [5:0]mc_bank;
  wire [1:0]mc_cas_n;
  wire [1:1]mc_cke;
  wire [0:0]mc_cmd;
  wire [0:0]mc_cs_n;
  wire [2:2]mc_data_offset_ns;
  wire [0:0]mc_odt;
  wire [1:0]mc_ras_n;
  wire [1:0]mc_we_n;
  wire mc_wrdata_en;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire new_cnt_cpt_r_reg;
  wire \not_strict_mode.app_rd_data_end_ns ;
  wire [0:0]\not_strict_mode.app_rd_data_end_reg ;
  wire \not_strict_mode.app_rd_data_end_reg_0 ;
  wire \not_strict_mode.app_rd_data_end_reg_1 ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[11] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[13] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[15] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[17] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[19] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[21] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[23] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[25] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[27] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[29] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[31] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[7] ;
  wire [1:0]\not_strict_mode.app_rd_data_reg[9] ;
  wire \not_strict_mode.rd_buf_we ;
  wire [35:0]out_fifo;
  wire [15:0]out_fifo_0;
  wire [47:0]out_fifo_1;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_r;
  wire \periodic_read_request.periodic_rd_r_cnt_reg ;
  wire [23:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire pi_cnt_dec_reg;
  wire \pi_counter_read_val_reg[0] ;
  wire \pi_counter_read_val_reg[1] ;
  wire \pi_counter_read_val_reg[2] ;
  wire \pi_counter_read_val_reg[3] ;
  wire \pi_counter_read_val_reg[4] ;
  wire \pi_counter_read_val_reg[5] ;
  wire pll_locked;
  wire po_cnt_dec_reg;
  wire \po_rdval_cnt_reg[8] ;
  wire prbs_rdlvl_done_pulse_reg;
  wire q_has_rd_r_reg;
  wire [2:0]ram_init_addr;
  wire ram_init_done_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire rd_wr_r_lcl_reg;
  wire \read_fifo.fifo_out_data_r_reg[4] ;
  wire [5:0]\read_fifo.fifo_out_data_r_reg[6] ;
  wire \read_fifo.fifo_out_data_r_reg[6]_0 ;
  wire [0:0]\read_fifo.fifo_out_data_r_reg[6]_1 ;
  wire ref_dll_lock;
  wire [11:0]req_bank_r;
  wire [9:0]\req_col_r_reg[9] ;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire [3:0]\req_row_r_lcl_reg[15] ;
  wire req_wr_r_lcl0;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ;
  wire [15:0]row;
  wire [0:0]row_hit_r_reg;
  wire [0:0]row_hit_r_reg_0;
  wire [0:0]row_hit_r_reg_1;
  wire rstdiv0_sync_r1;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__12_0;
  wire rstdiv0_sync_r1_reg_rep__12_1;
  wire rstdiv0_sync_r1_reg_rep__12_2;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt1_r_reg[0] ;
  wire sent_col;
  wire [0:0]\stable_pass_cnt_reg[5] ;
  wire sync_pulse;
  wire [0:0]\tap_cnt_cpt_r_reg[5] ;
  wire tempmon_sample_en;
  wire [0:0]\u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty ;
  wire [3:3]\u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_empty_r ;
  wire [4:2]\u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ;
  wire [0:0]\wait_cnt_r_reg[0] ;
  wire was_wr0;
  wire wr_en;
  wire wr_en_1;
  wire wr_en_2;
  wire wr_en_3;
  wire [0:0]wr_ptr;
  wire \wr_ptr_reg[0] ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;
  wire [0:0]\wr_ptr_timing_reg[0] ;

  assign ddr3_ila_wrpath_14_sn_1 = ddr3_ila_wrpath_14_sp_1;
  mig_7series_nosysclock_mig_7series_v4_2_ddr_phy_top ddr_phy_top0
       (.ADDRA({ddr_phy_top0_n_359,\col_mach0/read_fifo.tail_ns }),
        .A_rst_primitives_reg(A_rst_primitives_reg),
        .CLK(CLK),
        .CLKB0(CLKB0),
        .D(D),
        .DOA(DOA),
        .DOB(DOB),
        .DOC(DOC),
        .Q(Q),
        .RST0(RST0),
        .SR(SR),
        .SS(SS),
        .\calib_cke_reg[0] (\calib_cke_reg[0] ),
        .\cmd_pipe_plus.mc_data_offset_reg[2] (mc0_n_37),
        .\cmd_pipe_plus.mc_we_n_reg[1] ({\cmd_pipe_plus.mc_we_n_reg[1] [5],\cmd_pipe_plus.mc_we_n_reg[1] [3],\cmd_pipe_plus.mc_we_n_reg[1] [1:0]}),
        .complex_row0_rd_done_reg(complex_row0_rd_done_reg),
        .dbg_pi_f_dec(dbg_pi_f_dec),
        .dbg_pi_f_inc(dbg_pi_f_inc),
        .dbg_po_counter_read_val(dbg_po_counter_read_val),
        .dbg_po_f_dec(dbg_po_f_dec),
        .dbg_po_f_inc(dbg_po_f_inc),
        .dbg_po_f_stg23_sel(dbg_po_f_stg23_sel),
        .dbg_sel_pi_incdec(dbg_sel_pi_incdec),
        .dbg_sel_po_incdec(dbg_sel_po_incdec),
        .ddr3_addr(ddr3_addr),
        .ddr3_ba(ddr3_ba),
        .ddr3_cas_n(ddr3_cas_n),
        .ddr3_cke(ddr3_cke),
        .ddr3_cs_n(ddr3_cs_n),
        .ddr3_dm(ddr3_dm),
        .ddr3_dq(ddr3_dq),
        .ddr3_dqs_n(ddr3_dqs_n),
        .ddr3_dqs_p(ddr3_dqs_p),
        .ddr3_ila_basic(ddr3_ila_basic),
        .ddr3_ila_rdpath({ddr3_ila_rdpath[101:79],ddr3_ila_rdpath[70:0]}),
        .ddr3_ila_wrpath(ddr3_ila_wrpath),
        .ddr3_ila_wrpath_14_sp_1(ddr3_ila_wrpath_14_sn_1),
        .ddr3_odt(ddr3_odt),
        .ddr3_ras_n(ddr3_ras_n),
        .ddr3_reset_n(ddr3_reset_n),
        .ddr3_vio_sync_out(ddr3_vio_sync_out),
        .\ddr3_vio_sync_out[9] (\ddr3_vio_sync_out[9] ),
        .\ddr3_vio_sync_out[9]_0 (\ddr3_vio_sync_out[9]_0 ),
        .\ddr3_vio_sync_out[9]_1 (\ddr3_vio_sync_out[9]_1 ),
        .\ddr3_vio_sync_out[9]_10 (\ddr3_vio_sync_out[9]_10 ),
        .\ddr3_vio_sync_out[9]_11 (\ddr3_vio_sync_out[9]_11 ),
        .\ddr3_vio_sync_out[9]_12 (\ddr3_vio_sync_out[9]_12 ),
        .\ddr3_vio_sync_out[9]_13 (\ddr3_vio_sync_out[9]_13 ),
        .\ddr3_vio_sync_out[9]_14 (\ddr3_vio_sync_out[9]_14 ),
        .\ddr3_vio_sync_out[9]_15 (\ddr3_vio_sync_out[9]_15 ),
        .\ddr3_vio_sync_out[9]_16 (\ddr3_vio_sync_out[9]_16 ),
        .\ddr3_vio_sync_out[9]_17 (\ddr3_vio_sync_out[9]_17 ),
        .\ddr3_vio_sync_out[9]_18 (\ddr3_vio_sync_out[9]_18 ),
        .\ddr3_vio_sync_out[9]_19 (\ddr3_vio_sync_out[9]_19 ),
        .\ddr3_vio_sync_out[9]_2 (\ddr3_vio_sync_out[9]_2 ),
        .\ddr3_vio_sync_out[9]_3 (\ddr3_vio_sync_out[9]_3 ),
        .\ddr3_vio_sync_out[9]_4 (\ddr3_vio_sync_out[9]_4 ),
        .\ddr3_vio_sync_out[9]_5 (\ddr3_vio_sync_out[9]_5 ),
        .\ddr3_vio_sync_out[9]_6 (\ddr3_vio_sync_out[9]_6 ),
        .\ddr3_vio_sync_out[9]_7 (\ddr3_vio_sync_out[9]_7 ),
        .\ddr3_vio_sync_out[9]_8 (\ddr3_vio_sync_out[9]_8 ),
        .\ddr3_vio_sync_out[9]_9 (\ddr3_vio_sync_out[9]_9 ),
        .ddr3_we_n(ddr3_we_n),
        .\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 (\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ),
        .\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 (mc_we_n),
        .\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 (mc_bank),
        .ddr_ck_out(ddr_ck_out),
        .\device_temp_101_reg[11] (\device_temp_101_reg[11] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (ddr_phy_top0_n_365),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (ddr_phy_top0_n_366),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] (dbg_rddata[6]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] (dbg_rddata[16]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] (dbg_rddata[24]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] (dbg_rddata[1]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] (dbg_rddata[9]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] (dbg_rddata[17]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] (dbg_rddata[25]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] (dbg_rddata[14]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] (dbg_rddata[5]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] (dbg_rddata[13]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] (dbg_rddata[21]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] (dbg_rddata[29]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] (dbg_rddata[22]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] (dbg_rddata[2]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] (dbg_rddata[10]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] (dbg_rddata[18]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] (dbg_rddata[26]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] (dbg_rddata[30]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] (dbg_rddata[3]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] (dbg_rddata[11]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] (dbg_rddata[19]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] (dbg_rddata[27]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] (dbg_rddata[4]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] (dbg_rddata[12]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] (dbg_rddata[20]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] (dbg_rddata[28]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] (dbg_rddata[7]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] (dbg_rddata[15]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] (dbg_rddata[23]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] (dbg_rddata[31]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] (dbg_rddata[0]),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] (dbg_rddata[8]),
        .\entry_cnt_reg[4] (\u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ),
        .found_first_edge_r_reg(found_first_edge_r_reg),
        .freq_refclk(freq_refclk),
        .granted_col_r_reg(mc_data_offset_ns),
        .\idelay_tap_cnt_r_reg[0][0][4] (\idelay_tap_cnt_r_reg[0][0][4] ),
        .idle(idle),
        .if_empty_r(\u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_empty_r ),
        .init_calib_complete_reg_rep(ddr_phy_top0_n_261),
        .init_calib_complete_reg_rep__0(init_calib_complete_reg_rep__0),
        .init_calib_complete_reg_rep__4(ddr_phy_top0_n_262),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .init_complete_r_reg(init_complete_r_reg),
        .init_complete_r_timing_reg(init_complete_r_timing_reg),
        .\init_state_r1_reg[0] (\init_state_r1_reg[0] ),
        .\init_state_r_reg[6] (\init_state_r_reg[6] ),
        .mc_cas_n(mc_cas_n),
        .mc_cke(mc_cke),
        .mc_cmd(mc_cmd),
        .mc_cs_n(mc_cs_n),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mem_reg_0_15_30_35(mc_address),
        .\my_empty_reg[0] (\u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty ),
        .\my_full_reg[3] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ),
        .new_cnt_cpt_r_reg(new_cnt_cpt_r_reg),
        .\not_strict_mode.app_rd_data_reg[0] (\read_fifo.fifo_out_data_r_reg[4] ),
        .\not_strict_mode.app_rd_data_reg[11] (\not_strict_mode.app_rd_data_reg[11] ),
        .\not_strict_mode.app_rd_data_reg[13] (\not_strict_mode.app_rd_data_reg[13] ),
        .\not_strict_mode.app_rd_data_reg[15] (\not_strict_mode.app_rd_data_reg[15] ),
        .\not_strict_mode.app_rd_data_reg[17] (\not_strict_mode.app_rd_data_reg[17] ),
        .\not_strict_mode.app_rd_data_reg[19] (\not_strict_mode.app_rd_data_reg[19] ),
        .\not_strict_mode.app_rd_data_reg[21] (\not_strict_mode.app_rd_data_reg[21] ),
        .\not_strict_mode.app_rd_data_reg[23] (\not_strict_mode.app_rd_data_reg[23] ),
        .\not_strict_mode.app_rd_data_reg[25] (\not_strict_mode.app_rd_data_reg[25] ),
        .\not_strict_mode.app_rd_data_reg[27] (\not_strict_mode.app_rd_data_reg[27] ),
        .\not_strict_mode.app_rd_data_reg[29] (\not_strict_mode.app_rd_data_reg[29] ),
        .\not_strict_mode.app_rd_data_reg[31] (\not_strict_mode.app_rd_data_reg[31] ),
        .\not_strict_mode.app_rd_data_reg[7] (\not_strict_mode.app_rd_data_reg[7] ),
        .\not_strict_mode.app_rd_data_reg[9] (\not_strict_mode.app_rd_data_reg[9] ),
        .\not_strict_mode.rd_buf_we (\not_strict_mode.rd_buf_we ),
        .\not_strict_mode.status_ram.rd_buf_we_r1_reg (\col_mach0/p_0_in ),
        .out(ddr_phy_top0_n_227),
        .out_fifo(out_fifo),
        .out_fifo_0(out_fifo_0),
        .out_fifo_1(out_fifo_1),
        .phy_dout({phy_dout[23:3],phy_dout[1]}),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_ctl_full_r_reg(ddr3_ila_rdpath[77:71]),
        .pi_cnt_dec_reg(pi_cnt_dec_reg),
        .\pi_counter_read_val_reg[0] (\pi_counter_read_val_reg[0] ),
        .\pi_counter_read_val_reg[1] (\pi_counter_read_val_reg[1] ),
        .\pi_counter_read_val_reg[2] (\pi_counter_read_val_reg[2] ),
        .\pi_counter_read_val_reg[3] (\pi_counter_read_val_reg[3] ),
        .\pi_counter_read_val_reg[4] (\pi_counter_read_val_reg[4] ),
        .\pi_counter_read_val_reg[5] (\pi_counter_read_val_reg[5] ),
        .pll_locked(pll_locked),
        .po_cnt_dec_reg(po_cnt_dec_reg),
        .\po_rdval_cnt_reg[8] (\po_rdval_cnt_reg[8] ),
        .prbs_rdlvl_done_pulse_reg(prbs_rdlvl_done_pulse_reg),
        .ram_init_done_r(ram_init_done_r),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] (ddr_phy_top0_n_367),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] (ddr_phy_top0_n_364),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3] (ddr_phy_top0_n_357),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4] (ddr_phy_top0_n_363),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] (ddr_phy_top0_n_358),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[0]_1 (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[1]_1 (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[2]_1 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\read_fifo.tail_r_reg (\col_mach0/read_fifo.tail_r_reg ),
        .ref_dll_lock(ref_dll_lock),
        .rst_out_reg(\periodic_read_request.periodic_rd_r_cnt_reg ),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .\samp_edge_cnt1_r_reg[0] (\samp_edge_cnt1_r_reg[0] ),
        .sent_col(sent_col),
        .\stable_pass_cnt_reg[5] (\stable_pass_cnt_reg[5] ),
        .sync_pulse(sync_pulse),
        .\tap_cnt_cpt_r_reg[5] (\tap_cnt_cpt_r_reg[5] ),
        .tempmon_sample_en(tempmon_sample_en),
        .\wait_cnt_r_reg[0] (\wait_cnt_r_reg[0] ),
        .wr_en(wr_en),
        .wr_en_1(wr_en_1),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_ptr(wr_ptr),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[0]_0 (maint_ref_zq_wip_r_reg),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3]_0 ),
        .\wr_ptr_reg[3]_1 (\wr_ptr_reg[3]_1 ),
        .\wr_ptr_timing_reg[0] (\wr_ptr_timing_reg[0] ),
        .wrlvl_byte_done_reg(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ));
  mig_7series_nosysclock_mig_7series_v4_2_mc mc0
       (.ADDRA({ddr_phy_top0_n_359,\col_mach0/read_fifo.tail_ns }),
        .CLK(CLK),
        .D(mc_data_offset_ns),
        .E(E),
        .Q(mc_we_n),
        .S(S),
        .accept_ns(accept_ns),
        .app_en_r2(app_en_r2),
        .app_hi_pri_r2(app_hi_pri_r2),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .bank(bank),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_reg(bm_end_r1_reg),
        .bm_end_r1_reg_0(bm_end_r1_reg_0),
        .bm_end_r1_reg_1(bm_end_r1_reg_1),
        .\cmd_pipe_plus.mc_address_reg[26]_0 (mc_address),
        .\cmd_pipe_plus.mc_bank_reg[5]_0 (mc_bank),
        .\cmd_pipe_plus.mc_data_offset_reg[0]_0 (ddr_phy_top0_n_367),
        .\cmd_pipe_plus.mc_data_offset_reg[1]_0 (ddr_phy_top0_n_364),
        .\cmd_pipe_plus.mc_data_offset_reg[3]_0 (ddr_phy_top0_n_357),
        .\cmd_pipe_plus.mc_data_offset_reg[4]_0 (ddr_phy_top0_n_363),
        .\cmd_pipe_plus.mc_data_offset_reg[5]_0 (ddr_phy_top0_n_358),
        .\cmd_pipe_plus.mc_we_n_reg[0]_0 ({\cmd_pipe_plus.mc_we_n_reg[1] [4],\cmd_pipe_plus.mc_we_n_reg[1] [2]}),
        .\cmd_pipe_plus.wr_data_addr_reg[3]_0 (ADDRA),
        .\cmd_pipe_plus.wr_data_offset_reg[0]_0 (\cmd_pipe_plus.wr_data_offset_reg[0] ),
        .ddr3_ila_rdpath(ddr3_ila_rdpath[78:71]),
        .\generate_maint_cmds.insert_maint_r_lcl_reg (\generate_maint_cmds.insert_maint_r_lcl_reg ),
        .\grant_r_reg[0] (ddr_phy_top0_n_262),
        .\grant_r_reg[3] (mc0_n_37),
        .hi_priority(hi_priority),
        .idle(idle),
        .if_empty_r(\u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_empty_r ),
        .\last_master_r_reg[2] (\last_master_r_reg[2] ),
        .\maint_controller.maint_wip_r_lcl_reg (\maint_controller.maint_wip_r_lcl_reg ),
        .maint_ref_zq_wip_r_reg(maint_ref_zq_wip_r_reg),
        .mc_cas_n(mc_cas_n),
        .mc_cke(mc_cke),
        .mc_cmd(mc_cmd),
        .mc_cs_n(mc_cs_n),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .\not_strict_mode.app_rd_data_end_ns (\not_strict_mode.app_rd_data_end_ns ),
        .\not_strict_mode.app_rd_data_end_reg (\not_strict_mode.app_rd_data_end_reg ),
        .\not_strict_mode.app_rd_data_end_reg_0 (\not_strict_mode.app_rd_data_end_reg_0 ),
        .\not_strict_mode.app_rd_data_end_reg_1 (\not_strict_mode.app_rd_data_end_reg_1 ),
        .ofs_rdy_r_reg(\u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ),
        .out(ddr_phy_top0_n_227),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r),
        .periodic_rd_cntr_r_reg(periodic_rd_cntr_r),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2] (ddr_phy_top0_n_261),
        .\periodic_read_request.periodic_rd_r_cnt_reg (\periodic_read_request.periodic_rd_r_cnt_reg ),
        .\periodic_read_request.periodic_rd_r_lcl_reg (periodic_rd_r),
        .phy_dout({phy_dout[2],phy_dout[0]}),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .q_has_rd_r_reg(q_has_rd_r_reg),
        .ram_init_addr(ram_init_addr),
        .ram_init_done_r(ram_init_done_r),
        .ras_timer_zero_r_reg(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_1),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_2),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_1),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg_2),
        .rd_wr_r_lcl_reg(rd_wr_r_lcl_reg),
        .\read_fifo.fifo_out_data_r_reg[4] (\read_fifo.fifo_out_data_r_reg[4] ),
        .\read_fifo.fifo_out_data_r_reg[6] ({\read_fifo.fifo_out_data_r_reg[6] [5],\col_mach0/p_0_in ,\read_fifo.fifo_out_data_r_reg[6] [4:0]}),
        .\read_fifo.fifo_out_data_r_reg[6]_0 (\read_fifo.fifo_out_data_r_reg[6]_0 ),
        .\read_fifo.fifo_out_data_r_reg[6]_1 (\read_fifo.fifo_out_data_r_reg[6]_1 ),
        .\read_fifo.tail_r_reg[0] (ddr_phy_top0_n_366),
        .\read_fifo.tail_r_reg[1] (\col_mach0/read_fifo.tail_r_reg ),
        .\read_fifo.tail_r_reg[1]_0 (ddr_phy_top0_n_365),
        .\read_fifo.tail_r_reg[2] (\u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty ),
        .\read_fifo.tail_r_reg[3] (init_complete_r1_timing_reg),
        .req_bank_r(req_bank_r),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[3] (\req_data_buf_addr_r_reg[3] ),
        .\req_row_r_lcl_reg[15] (\req_row_r_lcl_reg[15] ),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] ),
        .row(row),
        .row_hit_r_reg(row_hit_r_reg),
        .row_hit_r_reg_0(row_hit_r_reg_0),
        .row_hit_r_reg_1(row_hit_r_reg_1),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__12_0(rstdiv0_sync_r1_reg_rep__12_0),
        .rstdiv0_sync_r1_reg_rep__12_1(rstdiv0_sync_r1_reg_rep__12_1),
        .rstdiv0_sync_r1_reg_rep__12_2(rstdiv0_sync_r1_reg_rep__12_2),
        .sent_col(sent_col),
        .tempmon_sample_en(tempmon_sample_en),
        .was_wr0(was_wr0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_memc_ui_top_std" *) 
module mig_7series_nosysclock_mig_7series_v4_2_memc_ui_top_std
   (bm_end_r1,
    bm_end_r1_0,
    bm_end_r1_1,
    bm_end_r1_2,
    insert_maint_r,
    ddr3_ila_rdpath,
    app_ref_ack,
    app_zq_ack,
    ddr3_addr,
    ddr3_ba,
    ddr3_cs_n,
    ddr3_odt,
    ddr3_cke,
    ddr3_reset_n,
    ddr3_dm,
    ddr3_cas_n,
    ddr3_ras_n,
    ddr3_we_n,
    E,
    app_wdf_rdy,
    app_rd_data_valid,
    \not_strict_mode.app_rd_data_end_reg ,
    \rd_ptr_timing_reg[1] ,
    A_rst_primitives_reg,
    \rd_ptr_reg[0] ,
    \rd_ptr_reg[1] ,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[1]_1 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[3]_1 ,
    ref_dll_lock,
    app_sr_active,
    ddr3_ila_wrpath,
    ddr3_ila_basic,
    po_cnt_dec,
    new_cnt_cpt_r_reg,
    samp_edge_cnt0_en_r,
    pi_cnt_dec,
    prbs_rdlvl_done_pulse,
    D,
    \ddr3_vio_sync_out[9] ,
    \ddr3_vio_sync_out[9]_0 ,
    \ddr3_vio_sync_out[9]_1 ,
    \ddr3_vio_sync_out[9]_2 ,
    \ddr3_vio_sync_out[9]_3 ,
    \ddr3_vio_sync_out[9]_4 ,
    \ddr3_vio_sync_out[9]_5 ,
    \ddr3_vio_sync_out[9]_6 ,
    \ddr3_vio_sync_out[9]_7 ,
    \ddr3_vio_sync_out[9]_8 ,
    \ddr3_vio_sync_out[9]_9 ,
    \ddr3_vio_sync_out[9]_10 ,
    \ddr3_vio_sync_out[9]_11 ,
    \ddr3_vio_sync_out[9]_12 ,
    \ddr3_vio_sync_out[9]_13 ,
    \ddr3_vio_sync_out[9]_14 ,
    \ddr3_vio_sync_out[9]_15 ,
    \ddr3_vio_sync_out[9]_16 ,
    \ddr3_vio_sync_out[9]_17 ,
    \ddr3_vio_sync_out[9]_18 ,
    \ddr3_vio_sync_out[9]_19 ,
    Q,
    init_complete_r1_timing_reg,
    phy_dout,
    \cmd_pipe_plus.mc_we_n_reg[1] ,
    dbg_po_counter_read_val,
    \pi_counter_read_val_reg[3] ,
    \pi_counter_read_val_reg[2] ,
    \pi_counter_read_val_reg[4] ,
    \pi_counter_read_val_reg[5] ,
    \pi_counter_read_val_reg[0] ,
    \pi_counter_read_val_reg[1] ,
    app_rd_data,
    \wr_ptr_reg[0] ,
    wr_ptr,
    \wr_ptr_reg[3] ,
    \wr_ptr_reg[3]_0 ,
    \wr_ptr_reg[3]_1 ,
    wr_en,
    ddr_ck_out,
    wr_en_1,
    wr_en_2,
    wr_en_3,
    init_calib_complete_reg_rep__0,
    ddr3_dq,
    ddr3_dqs_p,
    ddr3_dqs_n,
    CLK,
    maint_ref_zq_wip_r_reg,
    reset_reg_0,
    CLKB0,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    pll_locked,
    rstdiv0_sync_r1,
    RST0,
    \periodic_read_request.periodic_rd_r_cnt_reg ,
    app_en,
    SR,
    \po_rdval_cnt_reg[8] ,
    found_first_edge_r_reg,
    \wr_ptr_timing_reg[0] ,
    \samp_edge_cnt1_r_reg[0] ,
    \init_state_r1_reg[0] ,
    \init_state_r_reg[6] ,
    init_complete_r_reg,
    \calib_cke_reg[0] ,
    init_complete_r_timing_reg,
    \stable_pass_cnt_reg[5] ,
    dbg_sel_po_incdec,
    dbg_sel_pi_incdec,
    dbg_pi_f_inc,
    dbg_po_f_stg23_sel,
    dbg_po_f_inc,
    dbg_pi_f_dec,
    dbg_po_f_dec,
    ddr3_ila_wrpath_14_sp_1,
    ddr3_vio_sync_out,
    mem_out,
    app_wdf_wren,
    app_wdf_end,
    \last_master_r_reg[2] ,
    app_zq_req,
    app_sr_req,
    \maint_controller.maint_wip_r_lcl_reg ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ,
    \idelay_tap_cnt_r_reg[0][0][4] ,
    complex_row0_rd_done_reg,
    ras_timer_zero_r_reg,
    app_ref_req,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ,
    app_addr,
    app_cmd,
    app_wdf_data,
    app_wdf_mask,
    SS,
    \tap_cnt_cpt_r_reg[5] ,
    \wait_cnt_r_reg[0] ,
    \device_temp_101_reg[11] ,
    out_fifo,
    out_fifo_0,
    out_fifo_1);
  output bm_end_r1;
  output bm_end_r1_0;
  output bm_end_r1_1;
  output bm_end_r1_2;
  output insert_maint_r;
  output [101:0]ddr3_ila_rdpath;
  output app_ref_ack;
  output app_zq_ack;
  output [15:0]ddr3_addr;
  output [2:0]ddr3_ba;
  output [0:0]ddr3_cs_n;
  output [0:0]ddr3_odt;
  output [0:0]ddr3_cke;
  output ddr3_reset_n;
  output [0:0]ddr3_dm;
  output ddr3_cas_n;
  output ddr3_ras_n;
  output ddr3_we_n;
  output [0:0]E;
  output app_wdf_rdy;
  output app_rd_data_valid;
  output \not_strict_mode.app_rd_data_end_reg ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output A_rst_primitives_reg;
  output \rd_ptr_reg[0] ;
  output \rd_ptr_reg[1] ;
  output \rd_ptr_reg[2] ;
  output \rd_ptr_reg[3] ;
  output \rd_ptr_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rd_ptr_reg[2]_0 ;
  output \rd_ptr_reg[3]_0 ;
  output \rd_ptr_reg[0]_1 ;
  output \rd_ptr_reg[1]_1 ;
  output \rd_ptr_reg[2]_1 ;
  output \rd_ptr_reg[3]_1 ;
  output ref_dll_lock;
  output app_sr_active;
  output [59:0]ddr3_ila_wrpath;
  output [23:0]ddr3_ila_basic;
  output po_cnt_dec;
  output new_cnt_cpt_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_cnt_dec;
  output prbs_rdlvl_done_pulse;
  output [10:0]D;
  output \ddr3_vio_sync_out[9] ;
  output \ddr3_vio_sync_out[9]_0 ;
  output \ddr3_vio_sync_out[9]_1 ;
  output \ddr3_vio_sync_out[9]_2 ;
  output \ddr3_vio_sync_out[9]_3 ;
  output \ddr3_vio_sync_out[9]_4 ;
  output \ddr3_vio_sync_out[9]_5 ;
  output \ddr3_vio_sync_out[9]_6 ;
  output \ddr3_vio_sync_out[9]_7 ;
  output \ddr3_vio_sync_out[9]_8 ;
  output \ddr3_vio_sync_out[9]_9 ;
  output \ddr3_vio_sync_out[9]_10 ;
  output \ddr3_vio_sync_out[9]_11 ;
  output \ddr3_vio_sync_out[9]_12 ;
  output \ddr3_vio_sync_out[9]_13 ;
  output \ddr3_vio_sync_out[9]_14 ;
  output \ddr3_vio_sync_out[9]_15 ;
  output \ddr3_vio_sync_out[9]_16 ;
  output \ddr3_vio_sync_out[9]_17 ;
  output \ddr3_vio_sync_out[9]_18 ;
  output \ddr3_vio_sync_out[9]_19 ;
  output [59:0]Q;
  output init_complete_r1_timing_reg;
  output [23:0]phy_dout;
  output [5:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  output [8:0]dbg_po_counter_read_val;
  output \pi_counter_read_val_reg[3] ;
  output \pi_counter_read_val_reg[2] ;
  output \pi_counter_read_val_reg[4] ;
  output \pi_counter_read_val_reg[5] ;
  output \pi_counter_read_val_reg[0] ;
  output \pi_counter_read_val_reg[1] ;
  output [31:0]app_rd_data;
  output \wr_ptr_reg[0] ;
  output [0:0]wr_ptr;
  output [3:0]\wr_ptr_reg[3] ;
  output [3:0]\wr_ptr_reg[3]_0 ;
  output [3:0]\wr_ptr_reg[3]_1 ;
  output wr_en;
  output [1:0]ddr_ck_out;
  output wr_en_1;
  output wr_en_2;
  output wr_en_3;
  output [35:0]init_calib_complete_reg_rep__0;
  inout [7:0]ddr3_dq;
  inout [0:0]ddr3_dqs_p;
  inout [0:0]ddr3_dqs_n;
  input CLK;
  input maint_ref_zq_wip_r_reg;
  input reset_reg_0;
  input CLKB0;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input pll_locked;
  input rstdiv0_sync_r1;
  input RST0;
  input \periodic_read_request.periodic_rd_r_cnt_reg ;
  input app_en;
  input [1:0]SR;
  input \po_rdval_cnt_reg[8] ;
  input [0:0]found_first_edge_r_reg;
  input [0:0]\wr_ptr_timing_reg[0] ;
  input \samp_edge_cnt1_r_reg[0] ;
  input \init_state_r1_reg[0] ;
  input \init_state_r_reg[6] ;
  input init_complete_r_reg;
  input \calib_cke_reg[0] ;
  input init_complete_r_timing_reg;
  input [0:0]\stable_pass_cnt_reg[5] ;
  input dbg_sel_po_incdec;
  input dbg_sel_pi_incdec;
  input dbg_pi_f_inc;
  input dbg_po_f_stg23_sel;
  input dbg_po_f_inc;
  input dbg_pi_f_dec;
  input dbg_po_f_dec;
  input ddr3_ila_wrpath_14_sp_1;
  input [4:0]ddr3_vio_sync_out;
  input [31:0]mem_out;
  input app_wdf_wren;
  input app_wdf_end;
  input \last_master_r_reg[2] ;
  input app_zq_req;
  input app_sr_req;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  input \idelay_tap_cnt_r_reg[0][0][4] ;
  input complex_row0_rd_done_reg;
  input ras_timer_zero_r_reg;
  input app_ref_req;
  input ras_timer_zero_r_reg_0;
  input ras_timer_zero_r_reg_1;
  input ras_timer_zero_r_reg_2;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ;
  input [28:0]app_addr;
  input [1:0]app_cmd;
  input [31:0]app_wdf_data;
  input [3:0]app_wdf_mask;
  input [0:0]SS;
  input [0:0]\tap_cnt_cpt_r_reg[5] ;
  input [0:0]\wait_cnt_r_reg[0] ;
  input [11:0]\device_temp_101_reg[11] ;
  input [35:0]out_fifo;
  input [15:0]out_fifo_0;
  input [47:0]out_fifo_1;

  wire A_rst_primitives_reg;
  wire CLK;
  wire CLKB0;
  wire [10:0]D;
  wire [0:0]E;
  wire [59:0]Q;
  wire RST0;
  wire [1:0]SR;
  wire [0:0]SS;
  wire accept_ns;
  wire [28:0]app_addr;
  wire [1:0]app_cmd;
  wire app_en;
  wire [31:0]app_rd_data;
  wire app_rd_data_valid;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire [31:0]app_wdf_data;
  wire app_wdf_end;
  wire [3:0]app_wdf_mask;
  wire app_wdf_rdy;
  wire app_wdf_wren;
  wire app_zq_ack;
  wire app_zq_req;
  wire [2:0]bank;
  wire bm_end_r1;
  wire bm_end_r1_0;
  wire bm_end_r1_1;
  wire bm_end_r1_2;
  wire \calib_cke_reg[0] ;
  wire [5:0]\cmd_pipe_plus.mc_we_n_reg[1] ;
  wire [9:0]col;
  wire complex_row0_rd_done_reg;
  wire [3:0]data_buf_addr;
  wire dbg_pi_f_dec;
  wire dbg_pi_f_inc;
  wire [8:0]dbg_po_counter_read_val;
  wire dbg_po_f_dec;
  wire dbg_po_f_inc;
  wire dbg_po_f_stg23_sel;
  wire [31:0]dbg_rddata;
  wire dbg_sel_pi_incdec;
  wire dbg_sel_po_incdec;
  wire [15:0]ddr3_addr;
  wire [2:0]ddr3_ba;
  wire ddr3_cas_n;
  wire [0:0]ddr3_cke;
  wire [0:0]ddr3_cs_n;
  wire [0:0]ddr3_dm;
  wire [7:0]ddr3_dq;
  wire [0:0]ddr3_dqs_n;
  wire [0:0]ddr3_dqs_p;
  wire [23:0]ddr3_ila_basic;
  wire [101:0]ddr3_ila_rdpath;
  wire [59:0]ddr3_ila_wrpath;
  wire ddr3_ila_wrpath_14_sn_1;
  wire [0:0]ddr3_odt;
  wire ddr3_ras_n;
  wire ddr3_reset_n;
  wire [4:0]ddr3_vio_sync_out;
  wire \ddr3_vio_sync_out[9] ;
  wire \ddr3_vio_sync_out[9]_0 ;
  wire \ddr3_vio_sync_out[9]_1 ;
  wire \ddr3_vio_sync_out[9]_10 ;
  wire \ddr3_vio_sync_out[9]_11 ;
  wire \ddr3_vio_sync_out[9]_12 ;
  wire \ddr3_vio_sync_out[9]_13 ;
  wire \ddr3_vio_sync_out[9]_14 ;
  wire \ddr3_vio_sync_out[9]_15 ;
  wire \ddr3_vio_sync_out[9]_16 ;
  wire \ddr3_vio_sync_out[9]_17 ;
  wire \ddr3_vio_sync_out[9]_18 ;
  wire \ddr3_vio_sync_out[9]_19 ;
  wire \ddr3_vio_sync_out[9]_2 ;
  wire \ddr3_vio_sync_out[9]_3 ;
  wire \ddr3_vio_sync_out[9]_4 ;
  wire \ddr3_vio_sync_out[9]_5 ;
  wire \ddr3_vio_sync_out[9]_6 ;
  wire \ddr3_vio_sync_out[9]_7 ;
  wire \ddr3_vio_sync_out[9]_8 ;
  wire \ddr3_vio_sync_out[9]_9 ;
  wire ddr3_we_n;
  wire [1:0]ddr_ck_out;
  wire [11:0]\device_temp_101_reg[11] ;
  wire [0:0]found_first_edge_r_reg;
  wire freq_refclk;
  wire hi_priority;
  wire \idelay_tap_cnt_r_reg[0][0][4] ;
  wire [35:0]init_calib_complete_reg_rep__0;
  wire init_complete_r1_timing_reg;
  wire init_complete_r_reg;
  wire init_complete_r_timing_reg;
  wire \init_state_r1_reg[0] ;
  wire \init_state_r_reg[6] ;
  wire insert_maint_r;
  wire \last_master_r_reg[2] ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_ref_zq_wip_r_reg;
  wire \mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_wr_r_lcl0 ;
  wire \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ;
  wire \mc0/bank_mach0/bank_common0/was_wr0 ;
  wire [11:0]\mc0/bank_mach0/req_bank_r ;
  wire [63:15]\mc0/bank_mach0/req_row_r ;
  wire \mc0/periodic_rd_ack_r ;
  wire \mc0/periodic_rd_r ;
  wire mem_intfc0_n_377;
  wire mem_intfc0_n_408;
  wire mem_intfc0_n_409;
  wire mem_intfc0_n_410;
  wire mem_intfc0_n_411;
  wire mem_intfc0_n_475;
  wire mem_intfc0_n_483;
  wire [31:0]mem_out;
  wire mem_refclk;
  wire new_cnt_cpt_r_reg;
  wire \not_strict_mode.app_rd_data_end_reg ;
  wire [31:0]\not_strict_mode.app_rd_data_ns ;
  wire [35:0]out_fifo;
  wire [15:0]out_fifo_0;
  wire [47:0]out_fifo_1;
  wire \periodic_read_request.periodic_rd_r_cnt_reg ;
  wire [23:0]phy_dout;
  wire pi_cnt_dec;
  wire \pi_counter_read_val_reg[0] ;
  wire \pi_counter_read_val_reg[1] ;
  wire \pi_counter_read_val_reg[2] ;
  wire \pi_counter_read_val_reg[3] ;
  wire \pi_counter_read_val_reg[4] ;
  wire \pi_counter_read_val_reg[5] ;
  wire pll_locked;
  wire po_cnt_dec;
  wire \po_rdval_cnt_reg[8] ;
  wire prbs_rdlvl_done_pulse;
  wire [2:0]ram_init_addr;
  wire ram_init_done_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [3:0]rd_data_addr;
  wire rd_data_end;
  wire rd_data_offset;
  wire \rd_ptr_reg[0] ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[1] ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[1]_1 ;
  wire \rd_ptr_reg[2] ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[3] ;
  wire \rd_ptr_reg[3]_0 ;
  wire \rd_ptr_reg[3]_1 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire ref_dll_lock;
  wire reset_reg_0;
  wire reset_reg_n_0;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ;
  wire [15:0]row;
  wire rstdiv0_sync_r1;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt1_r_reg[0] ;
  wire [0:0]\stable_pass_cnt_reg[5] ;
  wire sync_pulse;
  wire [0:0]\tap_cnt_cpt_r_reg[5] ;
  wire u_ui_top_n_1;
  wire u_ui_top_n_10;
  wire u_ui_top_n_11;
  wire u_ui_top_n_12;
  wire u_ui_top_n_13;
  wire u_ui_top_n_14;
  wire u_ui_top_n_15;
  wire u_ui_top_n_16;
  wire u_ui_top_n_17;
  wire u_ui_top_n_18;
  wire u_ui_top_n_19;
  wire u_ui_top_n_20;
  wire u_ui_top_n_21;
  wire u_ui_top_n_22;
  wire u_ui_top_n_23;
  wire u_ui_top_n_24;
  wire u_ui_top_n_25;
  wire u_ui_top_n_26;
  wire u_ui_top_n_27;
  wire u_ui_top_n_28;
  wire u_ui_top_n_29;
  wire u_ui_top_n_30;
  wire u_ui_top_n_31;
  wire u_ui_top_n_32;
  wire u_ui_top_n_33;
  wire u_ui_top_n_34;
  wire u_ui_top_n_35;
  wire u_ui_top_n_36;
  wire u_ui_top_n_45;
  wire u_ui_top_n_46;
  wire u_ui_top_n_47;
  wire u_ui_top_n_48;
  wire u_ui_top_n_49;
  wire u_ui_top_n_5;
  wire u_ui_top_n_50;
  wire u_ui_top_n_51;
  wire u_ui_top_n_52;
  wire u_ui_top_n_53;
  wire u_ui_top_n_6;
  wire u_ui_top_n_63;
  wire u_ui_top_n_7;
  wire u_ui_top_n_8;
  wire u_ui_top_n_9;
  wire \ui_cmd0/app_en_r2 ;
  wire \ui_cmd0/app_hi_pri_r2 ;
  wire \ui_rd_data0/not_strict_mode.app_rd_data_end_ns ;
  wire \ui_rd_data0/not_strict_mode.rd_buf_we ;
  wire [1:1]\ui_rd_data0/not_strict_mode.rd_status ;
  wire [1:1]\ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_ns ;
  wire \ui_wr_data0/new_rd_data ;
  wire [0:0]\wait_cnt_r_reg[0] ;
  wire [31:0]wr_data;
  wire [3:0]wr_data_addr;
  wire [3:0]wr_data_mask;
  wire wr_data_offset;
  wire wr_en;
  wire wr_en_1;
  wire wr_en_2;
  wire wr_en_3;
  wire [0:0]wr_ptr;
  wire \wr_ptr_reg[0] ;
  wire [3:0]\wr_ptr_reg[3] ;
  wire [3:0]\wr_ptr_reg[3]_0 ;
  wire [3:0]\wr_ptr_reg[3]_1 ;
  wire [0:0]\wr_ptr_timing_reg[0] ;

  assign ddr3_ila_wrpath_14_sn_1 = ddr3_ila_wrpath_14_sp_1;
  mig_7series_nosysclock_mig_7series_v4_2_mem_intfc mem_intfc0
       (.ADDRA({wr_data_addr,wr_data_offset}),
        .A_rst_primitives_reg(A_rst_primitives_reg),
        .CLK(CLK),
        .CLKB0(CLKB0),
        .D(D),
        .DOA({u_ui_top_n_5,u_ui_top_n_6}),
        .DOB({u_ui_top_n_7,u_ui_top_n_8}),
        .DOC({u_ui_top_n_9,u_ui_top_n_10}),
        .E(\ui_wr_data0/new_rd_data ),
        .Q(Q),
        .RST0(RST0),
        .S(u_ui_top_n_46),
        .SR(SR),
        .SS(SS),
        .accept_ns(accept_ns),
        .app_en_r2(\ui_cmd0/app_en_r2 ),
        .app_hi_pri_r2(\ui_cmd0/app_hi_pri_r2 ),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .bank(bank),
        .bm_end_r1(bm_end_r1),
        .bm_end_r1_reg(bm_end_r1_0),
        .bm_end_r1_reg_0(bm_end_r1_1),
        .bm_end_r1_reg_1(bm_end_r1_2),
        .\calib_cke_reg[0] (\calib_cke_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[1] (\cmd_pipe_plus.mc_we_n_reg[1] ),
        .\cmd_pipe_plus.wr_data_offset_reg[0] (mem_intfc0_n_377),
        .complex_row0_rd_done_reg(complex_row0_rd_done_reg),
        .dbg_pi_f_dec(dbg_pi_f_dec),
        .dbg_pi_f_inc(dbg_pi_f_inc),
        .dbg_po_counter_read_val(dbg_po_counter_read_val),
        .dbg_po_f_dec(dbg_po_f_dec),
        .dbg_po_f_inc(dbg_po_f_inc),
        .dbg_po_f_stg23_sel(dbg_po_f_stg23_sel),
        .dbg_rddata(dbg_rddata),
        .dbg_sel_pi_incdec(dbg_sel_pi_incdec),
        .dbg_sel_po_incdec(dbg_sel_po_incdec),
        .ddr3_addr(ddr3_addr),
        .ddr3_ba(ddr3_ba),
        .ddr3_cas_n(ddr3_cas_n),
        .ddr3_cke(ddr3_cke),
        .ddr3_cs_n(ddr3_cs_n),
        .ddr3_dm(ddr3_dm),
        .ddr3_dq(ddr3_dq),
        .ddr3_dqs_n(ddr3_dqs_n),
        .ddr3_dqs_p(ddr3_dqs_p),
        .ddr3_ila_basic(ddr3_ila_basic),
        .ddr3_ila_rdpath(ddr3_ila_rdpath),
        .ddr3_ila_wrpath(ddr3_ila_wrpath),
        .ddr3_ila_wrpath_14_sp_1(ddr3_ila_wrpath_14_sn_1),
        .ddr3_odt(ddr3_odt),
        .ddr3_ras_n(ddr3_ras_n),
        .ddr3_reset_n(ddr3_reset_n),
        .ddr3_vio_sync_out(ddr3_vio_sync_out),
        .\ddr3_vio_sync_out[9] (\ddr3_vio_sync_out[9] ),
        .\ddr3_vio_sync_out[9]_0 (\ddr3_vio_sync_out[9]_0 ),
        .\ddr3_vio_sync_out[9]_1 (\ddr3_vio_sync_out[9]_1 ),
        .\ddr3_vio_sync_out[9]_10 (\ddr3_vio_sync_out[9]_10 ),
        .\ddr3_vio_sync_out[9]_11 (\ddr3_vio_sync_out[9]_11 ),
        .\ddr3_vio_sync_out[9]_12 (\ddr3_vio_sync_out[9]_12 ),
        .\ddr3_vio_sync_out[9]_13 (\ddr3_vio_sync_out[9]_13 ),
        .\ddr3_vio_sync_out[9]_14 (\ddr3_vio_sync_out[9]_14 ),
        .\ddr3_vio_sync_out[9]_15 (\ddr3_vio_sync_out[9]_15 ),
        .\ddr3_vio_sync_out[9]_16 (\ddr3_vio_sync_out[9]_16 ),
        .\ddr3_vio_sync_out[9]_17 (\ddr3_vio_sync_out[9]_17 ),
        .\ddr3_vio_sync_out[9]_18 (\ddr3_vio_sync_out[9]_18 ),
        .\ddr3_vio_sync_out[9]_19 (\ddr3_vio_sync_out[9]_19 ),
        .\ddr3_vio_sync_out[9]_2 (\ddr3_vio_sync_out[9]_2 ),
        .\ddr3_vio_sync_out[9]_3 (\ddr3_vio_sync_out[9]_3 ),
        .\ddr3_vio_sync_out[9]_4 (\ddr3_vio_sync_out[9]_4 ),
        .\ddr3_vio_sync_out[9]_5 (\ddr3_vio_sync_out[9]_5 ),
        .\ddr3_vio_sync_out[9]_6 (\ddr3_vio_sync_out[9]_6 ),
        .\ddr3_vio_sync_out[9]_7 (\ddr3_vio_sync_out[9]_7 ),
        .\ddr3_vio_sync_out[9]_8 (\ddr3_vio_sync_out[9]_8 ),
        .\ddr3_vio_sync_out[9]_9 (\ddr3_vio_sync_out[9]_9 ),
        .ddr3_we_n(ddr3_we_n),
        .\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ({wr_data_mask,wr_data}),
        .ddr_ck_out(ddr_ck_out),
        .\device_temp_101_reg[11] (\device_temp_101_reg[11] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] (\not_strict_mode.app_rd_data_ns ),
        .found_first_edge_r_reg(found_first_edge_r_reg),
        .freq_refclk(freq_refclk),
        .\generate_maint_cmds.insert_maint_r_lcl_reg (insert_maint_r),
        .hi_priority(hi_priority),
        .\idelay_tap_cnt_r_reg[0][0][4] (\idelay_tap_cnt_r_reg[0][0][4] ),
        .init_calib_complete_reg_rep__0(init_calib_complete_reg_rep__0),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .init_complete_r_reg(init_complete_r_reg),
        .init_complete_r_timing_reg(init_complete_r_timing_reg),
        .\init_state_r1_reg[0] (\init_state_r1_reg[0] ),
        .\init_state_r_reg[6] (\init_state_r_reg[6] ),
        .\last_master_r_reg[2] (\last_master_r_reg[2] ),
        .\maint_controller.maint_wip_r_lcl_reg (\maint_controller.maint_wip_r_lcl_reg ),
        .maint_ref_zq_wip_r_reg(maint_ref_zq_wip_r_reg),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .new_cnt_cpt_r_reg(new_cnt_cpt_r_reg),
        .\not_strict_mode.app_rd_data_end_ns (\ui_rd_data0/not_strict_mode.app_rd_data_end_ns ),
        .\not_strict_mode.app_rd_data_end_reg (\ui_rd_data0/not_strict_mode.rd_status ),
        .\not_strict_mode.app_rd_data_end_reg_0 (u_ui_top_n_1),
        .\not_strict_mode.app_rd_data_end_reg_1 (u_ui_top_n_63),
        .\not_strict_mode.app_rd_data_reg[11] ({u_ui_top_n_11,u_ui_top_n_12}),
        .\not_strict_mode.app_rd_data_reg[13] ({u_ui_top_n_21,u_ui_top_n_22}),
        .\not_strict_mode.app_rd_data_reg[15] ({u_ui_top_n_19,u_ui_top_n_20}),
        .\not_strict_mode.app_rd_data_reg[17] ({u_ui_top_n_17,u_ui_top_n_18}),
        .\not_strict_mode.app_rd_data_reg[19] ({u_ui_top_n_27,u_ui_top_n_28}),
        .\not_strict_mode.app_rd_data_reg[21] ({u_ui_top_n_25,u_ui_top_n_26}),
        .\not_strict_mode.app_rd_data_reg[23] ({u_ui_top_n_23,u_ui_top_n_24}),
        .\not_strict_mode.app_rd_data_reg[25] ({u_ui_top_n_33,u_ui_top_n_34}),
        .\not_strict_mode.app_rd_data_reg[27] ({u_ui_top_n_31,u_ui_top_n_32}),
        .\not_strict_mode.app_rd_data_reg[29] ({u_ui_top_n_29,u_ui_top_n_30}),
        .\not_strict_mode.app_rd_data_reg[31] ({u_ui_top_n_35,u_ui_top_n_36}),
        .\not_strict_mode.app_rd_data_reg[7] ({u_ui_top_n_15,u_ui_top_n_16}),
        .\not_strict_mode.app_rd_data_reg[9] ({u_ui_top_n_13,u_ui_top_n_14}),
        .\not_strict_mode.rd_buf_we (\ui_rd_data0/not_strict_mode.rd_buf_we ),
        .out_fifo(out_fifo),
        .out_fifo_0(out_fifo_0),
        .out_fifo_1(out_fifo_1),
        .periodic_rd_ack_r(\mc0/periodic_rd_ack_r ),
        .periodic_rd_cntr_r(\mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ),
        .periodic_rd_r(\mc0/periodic_rd_r ),
        .\periodic_read_request.periodic_rd_r_cnt_reg (\periodic_read_request.periodic_rd_r_cnt_reg ),
        .phy_dout(phy_dout),
        .pi_cnt_dec_reg(pi_cnt_dec),
        .\pi_counter_read_val_reg[0] (\pi_counter_read_val_reg[0] ),
        .\pi_counter_read_val_reg[1] (\pi_counter_read_val_reg[1] ),
        .\pi_counter_read_val_reg[2] (\pi_counter_read_val_reg[2] ),
        .\pi_counter_read_val_reg[3] (\pi_counter_read_val_reg[3] ),
        .\pi_counter_read_val_reg[4] (\pi_counter_read_val_reg[4] ),
        .\pi_counter_read_val_reg[5] (\pi_counter_read_val_reg[5] ),
        .pll_locked(pll_locked),
        .po_cnt_dec_reg(po_cnt_dec),
        .\po_rdval_cnt_reg[8] (\po_rdval_cnt_reg[8] ),
        .prbs_rdlvl_done_pulse_reg(prbs_rdlvl_done_pulse),
        .q_has_rd_r_reg(E),
        .ram_init_addr(ram_init_addr),
        .ram_init_done_r(ram_init_done_r),
        .ras_timer_zero_r_reg(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_1),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_2),
        .rb_hit_busy_r_reg(u_ui_top_n_52),
        .rb_hit_busy_r_reg_0(u_ui_top_n_49),
        .rb_hit_busy_r_reg_1(u_ui_top_n_50),
        .rb_hit_busy_r_reg_2(u_ui_top_n_51),
        .\rd_ptr_reg[0] (\rd_ptr_reg[0] ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0]_0 ),
        .\rd_ptr_reg[0]_1 (\rd_ptr_reg[0]_1 ),
        .\rd_ptr_reg[1] (\rd_ptr_reg[1] ),
        .\rd_ptr_reg[1]_0 (\rd_ptr_reg[1]_0 ),
        .\rd_ptr_reg[1]_1 (\rd_ptr_reg[1]_1 ),
        .\rd_ptr_reg[2] (\rd_ptr_reg[2] ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_0 ),
        .\rd_ptr_reg[2]_1 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .rd_wr_r_lcl_reg(u_ui_top_n_53),
        .\read_fifo.fifo_out_data_r_reg[4] (mem_intfc0_n_475),
        .\read_fifo.fifo_out_data_r_reg[6] ({rd_data_end,rd_data_addr,rd_data_offset}),
        .\read_fifo.fifo_out_data_r_reg[6]_0 (mem_intfc0_n_483),
        .\read_fifo.fifo_out_data_r_reg[6]_1 (\ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_ns ),
        .ref_dll_lock(ref_dll_lock),
        .req_bank_r(\mc0/bank_mach0/req_bank_r ),
        .\req_col_r_reg[9] (col),
        .\req_data_buf_addr_r_reg[3] (data_buf_addr),
        .\req_row_r_lcl_reg[15] ({\mc0/bank_mach0/req_row_r [63],\mc0/bank_mach0/req_row_r [47],\mc0/bank_mach0/req_row_r [31],\mc0/bank_mach0/req_row_r [15]}),
        .req_wr_r_lcl0(\mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_wr_r_lcl0 ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] (reset_reg_0),
        .row(row),
        .row_hit_r_reg(u_ui_top_n_45),
        .row_hit_r_reg_0(u_ui_top_n_47),
        .row_hit_r_reg_1(u_ui_top_n_48),
        .rstdiv0_sync_r1(rstdiv0_sync_r1),
        .rstdiv0_sync_r1_reg_rep__12(mem_intfc0_n_408),
        .rstdiv0_sync_r1_reg_rep__12_0(mem_intfc0_n_409),
        .rstdiv0_sync_r1_reg_rep__12_1(mem_intfc0_n_410),
        .rstdiv0_sync_r1_reg_rep__12_2(mem_intfc0_n_411),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .\samp_edge_cnt1_r_reg[0] (\samp_edge_cnt1_r_reg[0] ),
        .\stable_pass_cnt_reg[5] (\stable_pass_cnt_reg[5] ),
        .sync_pulse(sync_pulse),
        .\tap_cnt_cpt_r_reg[5] (\tap_cnt_cpt_r_reg[5] ),
        .\wait_cnt_r_reg[0] (\wait_cnt_r_reg[0] ),
        .was_wr0(\mc0/bank_mach0/bank_common0/was_wr0 ),
        .wr_en(wr_en),
        .wr_en_1(wr_en_1),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_ptr(wr_ptr),
        .\wr_ptr_reg[0] (\wr_ptr_reg[0] ),
        .\wr_ptr_reg[3] (\wr_ptr_reg[3] ),
        .\wr_ptr_reg[3]_0 (\wr_ptr_reg[3]_0 ),
        .\wr_ptr_reg[3]_1 (\wr_ptr_reg[3]_1 ),
        .\wr_ptr_timing_reg[0] (\wr_ptr_timing_reg[0] ));
  (* syn_maxfan = "10" *) 
  FDRE reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(reset_reg_0),
        .Q(reset_reg_n_0),
        .R(1'b0));
  mig_7series_nosysclock_mig_7series_v4_2_ui_top u_ui_top
       (.ADDRA({wr_data_addr,wr_data_offset}),
        .CLK(CLK),
        .D(\ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_ns ),
        .DOA({u_ui_top_n_5,u_ui_top_n_6}),
        .DOB({u_ui_top_n_7,u_ui_top_n_8}),
        .DOC({u_ui_top_n_9,u_ui_top_n_10}),
        .E(\ui_wr_data0/new_rd_data ),
        .Q({wr_data_mask,wr_data}),
        .S(u_ui_top_n_46),
        .accept_ns(accept_ns),
        .app_addr(app_addr),
        .\app_addr_r1_reg[9] (col),
        .\app_addr_r2_reg[25] (u_ui_top_n_45),
        .\app_addr_r2_reg[25]_0 (u_ui_top_n_47),
        .\app_addr_r2_reg[25]_1 (u_ui_top_n_48),
        .\app_addr_r2_reg[27] (u_ui_top_n_49),
        .\app_addr_r2_reg[27]_0 (u_ui_top_n_50),
        .\app_addr_r2_reg[27]_1 (u_ui_top_n_51),
        .\app_addr_r2_reg[27]_2 (u_ui_top_n_52),
        .app_cmd(app_cmd),
        .\app_cmd_r2_reg[0] (u_ui_top_n_53),
        .app_en(app_en),
        .app_en_r2(\ui_cmd0/app_en_r2 ),
        .app_hi_pri_r2(\ui_cmd0/app_hi_pri_r2 ),
        .app_rd_data(app_rd_data),
        .app_rd_data_valid(app_rd_data_valid),
        .app_rdy_r_reg(E),
        .app_wdf_data(app_wdf_data),
        .app_wdf_end(app_wdf_end),
        .app_wdf_end_r1_reg(reset_reg_n_0),
        .app_wdf_mask(app_wdf_mask),
        .app_wdf_rdy(app_wdf_rdy),
        .app_wdf_wren(app_wdf_wren),
        .bank(bank),
        .dbg_rddata(dbg_rddata),
        .hi_priority(hi_priority),
        .\not_strict_mode.app_rd_data_end_ns (\ui_rd_data0/not_strict_mode.app_rd_data_end_ns ),
        .\not_strict_mode.app_rd_data_end_reg (\not_strict_mode.app_rd_data_end_reg ),
        .\not_strict_mode.app_rd_data_reg[31] (\not_strict_mode.app_rd_data_ns ),
        .\not_strict_mode.app_rd_data_valid_copy_reg (mem_intfc0_n_475),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0] (mem_intfc0_n_483),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4] ({u_ui_top_n_11,u_ui_top_n_12}),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0 ({u_ui_top_n_13,u_ui_top_n_14}),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1 ({u_ui_top_n_15,u_ui_top_n_16}),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10 ({u_ui_top_n_33,u_ui_top_n_34}),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11 ({u_ui_top_n_35,u_ui_top_n_36}),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2 ({u_ui_top_n_17,u_ui_top_n_18}),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3 ({u_ui_top_n_19,u_ui_top_n_20}),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4 ({u_ui_top_n_21,u_ui_top_n_22}),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5 ({u_ui_top_n_23,u_ui_top_n_24}),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6 ({u_ui_top_n_25,u_ui_top_n_26}),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7 ({u_ui_top_n_27,u_ui_top_n_28}),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8 ({u_ui_top_n_29,u_ui_top_n_30}),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9 ({u_ui_top_n_31,u_ui_top_n_32}),
        .\not_strict_mode.rd_buf_we (\ui_rd_data0/not_strict_mode.rd_buf_we ),
        .\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3] (data_buf_addr),
        .\not_strict_mode.status_ram.rd_buf_we_r1_reg (\ui_rd_data0/not_strict_mode.rd_status ),
        .periodic_rd_ack_r(\mc0/periodic_rd_ack_r ),
        .periodic_rd_cntr_r(\mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ),
        .periodic_rd_r(\mc0/periodic_rd_r ),
        .ram_init_done_r(ram_init_done_r),
        .rb_hit_busy_r_reg(mem_intfc0_n_410),
        .rb_hit_busy_r_reg_0(mem_intfc0_n_409),
        .rb_hit_busy_r_reg_1(mem_intfc0_n_408),
        .rb_hit_busy_r_reg_2(mem_intfc0_n_411),
        .\rd_buf_indx.rd_buf_indx_r_reg[0] (u_ui_top_n_63),
        .\rd_buf_indx.rd_buf_indx_r_reg[2] (ram_init_addr),
        .\rd_buf_indx.rd_buf_indx_r_reg[4] (u_ui_top_n_1),
        .\rd_buf_indx.rd_buf_indx_r_reg[5] ({rd_data_end,rd_data_addr,rd_data_offset}),
        .req_bank_r(\mc0/bank_mach0/req_bank_r ),
        .req_wr_r_lcl0(\mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_wr_r_lcl0 ),
        .row(row),
        .row_hit_r_reg({\mc0/bank_mach0/req_row_r [63],\mc0/bank_mach0/req_row_r [47],\mc0/bank_mach0/req_row_r [31],\mc0/bank_mach0/req_row_r [15]}),
        .was_wr0(\mc0/bank_mach0/bank_common0/was_wr0 ),
        .\write_data_control.wb_wr_data_addr_r_reg[2] (mem_intfc0_n_377));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_rank_cntrl" *) 
module mig_7series_nosysclock_mig_7series_v4_2_rank_cntrl
   (\periodic_rd_generation.read_this_rank_r1 ,
    inhbt_act_faw_r,
    \periodic_rd_generation.periodic_rd_request_r ,
    \periodic_rd_generation.periodic_rd_cntr1_r ,
    \refresh_generation.refresh_bank_r ,
    rstdiv0_sync_r1_reg_rep__16,
    \wtr_timer.wtr_cnt_r_reg[1]_0 ,
    act_this_rank,
    CLK,
    \periodic_rd_generation.read_this_rank ,
    \periodic_rd_generation.periodic_rd_request_r_reg_0 ,
    \periodic_rd_generation.periodic_rd_cntr1_r_reg_0 ,
    \periodic_rd_generation.periodic_rd_cntr1_r_reg_1 ,
    \refresh_generation.refresh_bank_r_reg[0]_0 ,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ,
    clear_periodic_rd_request,
    \periodic_rd_generation.periodic_rd_request_r_reg_1 ,
    \rtw_timer.rtw_cnt_r_reg[2]_0 ,
    \rtw_timer.rtw_cnt_r_reg[1]_0 ,
    \inhbt_act_faw.inhbt_act_faw_r_reg_0 ,
    \inhbt_act_faw.faw_cnt_r_reg[0]_0 ,
    \wtr_timer.wtr_cnt_r_reg[1]_1 ,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ,
    maint_prescaler_tick_r,
    \grant_r[2]_i_2 );
  output \periodic_rd_generation.read_this_rank_r1 ;
  output inhbt_act_faw_r;
  output \periodic_rd_generation.periodic_rd_request_r ;
  output \periodic_rd_generation.periodic_rd_cntr1_r ;
  output \refresh_generation.refresh_bank_r ;
  output rstdiv0_sync_r1_reg_rep__16;
  output \wtr_timer.wtr_cnt_r_reg[1]_0 ;
  input act_this_rank;
  input CLK;
  input \periodic_rd_generation.read_this_rank ;
  input \periodic_rd_generation.periodic_rd_request_r_reg_0 ;
  input \periodic_rd_generation.periodic_rd_cntr1_r_reg_0 ;
  input \periodic_rd_generation.periodic_rd_cntr1_r_reg_1 ;
  input \refresh_generation.refresh_bank_r_reg[0]_0 ;
  input \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ;
  input clear_periodic_rd_request;
  input \periodic_rd_generation.periodic_rd_request_r_reg_1 ;
  input \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  input \rtw_timer.rtw_cnt_r_reg[1]_0 ;
  input \inhbt_act_faw.inhbt_act_faw_r_reg_0 ;
  input \inhbt_act_faw.faw_cnt_r_reg[0]_0 ;
  input \wtr_timer.wtr_cnt_r_reg[1]_1 ;
  input \periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ;
  input maint_prescaler_tick_r;
  input \grant_r[2]_i_2 ;

  wire CLK;
  wire act_this_rank;
  wire clear_periodic_rd_request;
  wire \grant_r[2]_i_2 ;
  wire \inhbt_act_faw.act_delayed ;
  wire [2:0]\inhbt_act_faw.faw_cnt_r ;
  wire \inhbt_act_faw.faw_cnt_r[0]_i_1_n_0 ;
  wire \inhbt_act_faw.faw_cnt_r[1]_i_1_n_0 ;
  wire \inhbt_act_faw.faw_cnt_r[2]_i_1_n_0 ;
  wire \inhbt_act_faw.faw_cnt_r_reg[0]_0 ;
  wire \inhbt_act_faw.inhbt_act_faw_r_i_1_n_0 ;
  wire \inhbt_act_faw.inhbt_act_faw_r_reg_0 ;
  wire inhbt_act_faw_r;
  wire maint_prescaler_tick_r;
  wire \periodic_rd_generation.periodic_rd_cntr1_r ;
  wire \periodic_rd_generation.periodic_rd_cntr1_r_reg_0 ;
  wire \periodic_rd_generation.periodic_rd_cntr1_r_reg_1 ;
  wire \periodic_rd_generation.periodic_rd_request_r ;
  wire \periodic_rd_generation.periodic_rd_request_r_i_1_n_0 ;
  wire \periodic_rd_generation.periodic_rd_request_r_i_2_n_0 ;
  wire \periodic_rd_generation.periodic_rd_request_r_reg_0 ;
  wire \periodic_rd_generation.periodic_rd_request_r_reg_1 ;
  wire [2:0]\periodic_rd_generation.periodic_rd_timer_r ;
  wire \periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire \refresh_generation.refresh_bank_r ;
  wire \refresh_generation.refresh_bank_r_reg[0]_0 ;
  wire rstdiv0_sync_r1_reg_rep__16;
  wire [2:1]\rtw_timer.rtw_cnt_ns ;
  wire [2:0]\rtw_timer.rtw_cnt_r ;
  wire \rtw_timer.rtw_cnt_r[0]_i_1_n_0 ;
  wire \rtw_timer.rtw_cnt_r_reg[1]_0 ;
  wire \rtw_timer.rtw_cnt_r_reg[2]_0 ;
  wire [1:0]\wtr_timer.wtr_cnt_ns ;
  wire [2:0]\wtr_timer.wtr_cnt_r ;
  wire \wtr_timer.wtr_cnt_r[2]_i_1_n_0 ;
  wire \wtr_timer.wtr_cnt_r_reg[1]_0 ;
  wire \wtr_timer.wtr_cnt_r_reg[1]_1 ;
  wire \NLW_inhbt_act_faw.SRLC32E0_Q31_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hAAAB)) 
    \grant_r[3]_i_6__0 
       (.I0(\grant_r[2]_i_2 ),
        .I1(\rtw_timer.rtw_cnt_r [2]),
        .I2(\rtw_timer.rtw_cnt_r [1]),
        .I3(\rtw_timer.rtw_cnt_r_reg[1]_0 ),
        .O(rstdiv0_sync_r1_reg_rep__16));
  LUT4 #(
    .INIT(16'hF1F0)) 
    \grant_r[3]_i_8__1 
       (.I0(\wtr_timer.wtr_cnt_r [1]),
        .I1(\wtr_timer.wtr_cnt_r [2]),
        .I2(\grant_r[2]_i_2 ),
        .I3(\wtr_timer.wtr_cnt_r_reg[1]_1 ),
        .O(\wtr_timer.wtr_cnt_r_reg[1]_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl " *) 
  (* srl_name = "\u_mig_7series_nosysclock_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.SRLC32E0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \inhbt_act_faw.SRLC32E0 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(CLK),
        .D(act_this_rank),
        .Q(\inhbt_act_faw.act_delayed ),
        .Q31(\NLW_inhbt_act_faw.SRLC32E0_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h1441)) 
    \inhbt_act_faw.faw_cnt_r[0]_i_1 
       (.I0(\inhbt_act_faw.inhbt_act_faw_r_reg_0 ),
        .I1(\inhbt_act_faw.act_delayed ),
        .I2(\inhbt_act_faw.faw_cnt_r_reg[0]_0 ),
        .I3(\inhbt_act_faw.faw_cnt_r [0]),
        .O(\inhbt_act_faw.faw_cnt_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'h44411444)) 
    \inhbt_act_faw.faw_cnt_r[1]_i_1 
       (.I0(\inhbt_act_faw.inhbt_act_faw_r_reg_0 ),
        .I1(\inhbt_act_faw.faw_cnt_r [1]),
        .I2(\inhbt_act_faw.faw_cnt_r_reg[0]_0 ),
        .I3(\inhbt_act_faw.act_delayed ),
        .I4(\inhbt_act_faw.faw_cnt_r [0]),
        .O(\inhbt_act_faw.faw_cnt_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5041505050501450)) 
    \inhbt_act_faw.faw_cnt_r[2]_i_1 
       (.I0(\inhbt_act_faw.inhbt_act_faw_r_reg_0 ),
        .I1(\inhbt_act_faw.faw_cnt_r [1]),
        .I2(\inhbt_act_faw.faw_cnt_r [2]),
        .I3(\inhbt_act_faw.faw_cnt_r [0]),
        .I4(\inhbt_act_faw.faw_cnt_r_reg[0]_0 ),
        .I5(\inhbt_act_faw.act_delayed ),
        .O(\inhbt_act_faw.faw_cnt_r[2]_i_1_n_0 ));
  FDRE \inhbt_act_faw.faw_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\inhbt_act_faw.faw_cnt_r[0]_i_1_n_0 ),
        .Q(\inhbt_act_faw.faw_cnt_r [0]),
        .R(1'b0));
  FDRE \inhbt_act_faw.faw_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\inhbt_act_faw.faw_cnt_r[1]_i_1_n_0 ),
        .Q(\inhbt_act_faw.faw_cnt_r [1]),
        .R(1'b0));
  FDRE \inhbt_act_faw.faw_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\inhbt_act_faw.faw_cnt_r[2]_i_1_n_0 ),
        .Q(\inhbt_act_faw.faw_cnt_r [2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001000020000220)) 
    \inhbt_act_faw.inhbt_act_faw_r_i_1 
       (.I0(\inhbt_act_faw.faw_cnt_r [2]),
        .I1(\inhbt_act_faw.inhbt_act_faw_r_reg_0 ),
        .I2(\inhbt_act_faw.act_delayed ),
        .I3(\inhbt_act_faw.faw_cnt_r_reg[0]_0 ),
        .I4(\inhbt_act_faw.faw_cnt_r [0]),
        .I5(\inhbt_act_faw.faw_cnt_r [1]),
        .O(\inhbt_act_faw.inhbt_act_faw_r_i_1_n_0 ));
  FDRE \inhbt_act_faw.inhbt_act_faw_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\inhbt_act_faw.inhbt_act_faw_r_i_1_n_0 ),
        .Q(inhbt_act_faw_r),
        .R(1'b0));
  FDRE \periodic_rd_generation.periodic_rd_cntr1_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_cntr1_r_reg_1 ),
        .Q(\periodic_rd_generation.periodic_rd_cntr1_r ),
        .R(\periodic_rd_generation.periodic_rd_cntr1_r_reg_0 ));
  LUT6 #(
    .INIT(64'h00545454FFFFFFFF)) 
    \periodic_rd_generation.periodic_rd_request_r_i_1 
       (.I0(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ),
        .I1(\periodic_rd_generation.periodic_rd_request_r_i_2_n_0 ),
        .I2(\periodic_rd_generation.periodic_rd_request_r ),
        .I3(clear_periodic_rd_request),
        .I4(\periodic_rd_generation.periodic_rd_cntr1_r ),
        .I5(\periodic_rd_generation.periodic_rd_request_r_reg_1 ),
        .O(\periodic_rd_generation.periodic_rd_request_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \periodic_rd_generation.periodic_rd_request_r_i_2 
       (.I0(\periodic_rd_generation.periodic_rd_timer_r [1]),
        .I1(maint_prescaler_tick_r),
        .I2(\periodic_rd_generation.periodic_rd_timer_r [0]),
        .I3(\periodic_rd_generation.periodic_rd_timer_r [2]),
        .O(\periodic_rd_generation.periodic_rd_request_r_i_2_n_0 ));
  FDRE \periodic_rd_generation.periodic_rd_request_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_request_r_i_1_n_0 ),
        .Q(\periodic_rd_generation.periodic_rd_request_r ),
        .R(\periodic_rd_generation.periodic_rd_request_r_reg_0 ));
  LUT6 #(
    .INIT(64'hBBFFFFBBBFFFFBBB)) 
    \periodic_rd_generation.periodic_rd_timer_r[0]_i_1 
       (.I0(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ),
        .I1(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ),
        .I2(\periodic_rd_generation.periodic_rd_timer_r [1]),
        .I3(maint_prescaler_tick_r),
        .I4(\periodic_rd_generation.periodic_rd_timer_r [0]),
        .I5(\periodic_rd_generation.periodic_rd_timer_r [2]),
        .O(\periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4040044040400040)) 
    \periodic_rd_generation.periodic_rd_timer_r[1]_i_1 
       (.I0(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ),
        .I1(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ),
        .I2(\periodic_rd_generation.periodic_rd_timer_r [1]),
        .I3(maint_prescaler_tick_r),
        .I4(\periodic_rd_generation.periodic_rd_timer_r [0]),
        .I5(\periodic_rd_generation.periodic_rd_timer_r [2]),
        .O(\periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFBFBBBBBB)) 
    \periodic_rd_generation.periodic_rd_timer_r[2]_i_1 
       (.I0(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ),
        .I1(\periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 ),
        .I2(\periodic_rd_generation.periodic_rd_timer_r [1]),
        .I3(maint_prescaler_tick_r),
        .I4(\periodic_rd_generation.periodic_rd_timer_r [0]),
        .I5(\periodic_rd_generation.periodic_rd_timer_r [2]),
        .O(\periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0 ));
  FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0 ),
        .Q(\periodic_rd_generation.periodic_rd_timer_r [0]),
        .R(1'b0));
  FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0 ),
        .Q(\periodic_rd_generation.periodic_rd_timer_r [1]),
        .R(1'b0));
  FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0 ),
        .Q(\periodic_rd_generation.periodic_rd_timer_r [2]),
        .R(1'b0));
  FDRE \periodic_rd_generation.read_this_rank_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.read_this_rank_r ),
        .Q(\periodic_rd_generation.read_this_rank_r1 ),
        .R(1'b0));
  FDRE \periodic_rd_generation.read_this_rank_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_rd_generation.read_this_rank ),
        .Q(\periodic_rd_generation.read_this_rank_r ),
        .R(1'b0));
  FDRE \refresh_generation.refresh_bank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\refresh_generation.refresh_bank_r_reg[0]_0 ),
        .Q(\refresh_generation.refresh_bank_r ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT5 #(
    .INIT(32'h00001110)) 
    \rtw_timer.rtw_cnt_r[0]_i_1 
       (.I0(\rtw_timer.rtw_cnt_r [0]),
        .I1(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .I2(\rtw_timer.rtw_cnt_r [2]),
        .I3(\rtw_timer.rtw_cnt_r [1]),
        .I4(\rtw_timer.rtw_cnt_r_reg[1]_0 ),
        .O(\rtw_timer.rtw_cnt_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00002210)) 
    \rtw_timer.rtw_cnt_r[1]_i_1 
       (.I0(\rtw_timer.rtw_cnt_r [0]),
        .I1(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .I2(\rtw_timer.rtw_cnt_r [2]),
        .I3(\rtw_timer.rtw_cnt_r [1]),
        .I4(\rtw_timer.rtw_cnt_r_reg[1]_0 ),
        .O(\rtw_timer.rtw_cnt_ns [1]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT5 #(
    .INIT(32'h0000FEAA)) 
    \rtw_timer.rtw_cnt_r[2]_i_1 
       (.I0(\rtw_timer.rtw_cnt_r_reg[1]_0 ),
        .I1(\rtw_timer.rtw_cnt_r [0]),
        .I2(\rtw_timer.rtw_cnt_r [1]),
        .I3(\rtw_timer.rtw_cnt_r [2]),
        .I4(\rtw_timer.rtw_cnt_r_reg[2]_0 ),
        .O(\rtw_timer.rtw_cnt_ns [2]));
  FDRE \rtw_timer.rtw_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtw_timer.rtw_cnt_r[0]_i_1_n_0 ),
        .Q(\rtw_timer.rtw_cnt_r [0]),
        .R(1'b0));
  FDRE \rtw_timer.rtw_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtw_timer.rtw_cnt_ns [1]),
        .Q(\rtw_timer.rtw_cnt_r [1]),
        .R(1'b0));
  FDRE \rtw_timer.rtw_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rtw_timer.rtw_cnt_ns [2]),
        .Q(\rtw_timer.rtw_cnt_r [2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT5 #(
    .INIT(32'h00002220)) 
    \wtr_timer.wtr_cnt_r[0]_i_1 
       (.I0(\wtr_timer.wtr_cnt_r_reg[1]_1 ),
        .I1(\inhbt_act_faw.inhbt_act_faw_r_reg_0 ),
        .I2(\wtr_timer.wtr_cnt_r [2]),
        .I3(\wtr_timer.wtr_cnt_r [1]),
        .I4(\wtr_timer.wtr_cnt_r [0]),
        .O(\wtr_timer.wtr_cnt_ns [0]));
  LUT5 #(
    .INIT(32'h0000F55D)) 
    \wtr_timer.wtr_cnt_r[1]_i_1 
       (.I0(\wtr_timer.wtr_cnt_r_reg[1]_1 ),
        .I1(\wtr_timer.wtr_cnt_r [2]),
        .I2(\wtr_timer.wtr_cnt_r [1]),
        .I3(\wtr_timer.wtr_cnt_r [0]),
        .I4(\inhbt_act_faw.inhbt_act_faw_r_reg_0 ),
        .O(\wtr_timer.wtr_cnt_ns [1]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT5 #(
    .INIT(32'h44405555)) 
    \wtr_timer.wtr_cnt_r[2]_i_1 
       (.I0(\inhbt_act_faw.inhbt_act_faw_r_reg_0 ),
        .I1(\wtr_timer.wtr_cnt_r [2]),
        .I2(\wtr_timer.wtr_cnt_r [1]),
        .I3(\wtr_timer.wtr_cnt_r [0]),
        .I4(\wtr_timer.wtr_cnt_r_reg[1]_1 ),
        .O(\wtr_timer.wtr_cnt_r[2]_i_1_n_0 ));
  FDRE \wtr_timer.wtr_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wtr_timer.wtr_cnt_ns [0]),
        .Q(\wtr_timer.wtr_cnt_r [0]),
        .R(1'b0));
  FDRE \wtr_timer.wtr_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wtr_timer.wtr_cnt_ns [1]),
        .Q(\wtr_timer.wtr_cnt_r [1]),
        .R(1'b0));
  FDRE \wtr_timer.wtr_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wtr_timer.wtr_cnt_r[2]_i_1_n_0 ),
        .Q(\wtr_timer.wtr_cnt_r [2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_rank_common" *) 
module mig_7series_nosysclock_mig_7series_v4_2_rank_common
   (maint_prescaler_tick_r,
    \maintenance_request.maint_req_r_lcl_reg_0 ,
    \periodic_read_request.periodic_rd_r_lcl_reg_0 ,
    app_ref_ack,
    app_zq_ack,
    \maintenance_request.maint_srx_r_lcl_reg_0 ,
    \maintenance_request.maint_zq_r_lcl_reg_0 ,
    \maintenance_request.maint_rank_r_lcl_reg[0]_0 ,
    app_sr_active,
    maint_ref_zq_wip,
    periodic_rd_ack_r_lcl_reg,
    wait_for_maint_r_lcl_reg,
    wait_for_maint_r_lcl_reg_0,
    wait_for_maint_r_lcl_reg_1,
    wait_for_maint_r_lcl_reg_2,
    init_calib_complete_reg_rep__4,
    cke_ns2_out,
    clear_periodic_rd_request,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    \maintenance_request.maint_sre_r_lcl_reg_1 ,
    \maintenance_request.maint_req_r_lcl_reg_1 ,
    \maintenance_request.maint_rank_r_lcl_reg[0]_1 ,
    \maintenance_request.maint_sre_r_lcl_reg_2 ,
    S,
    \zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 ,
    \maintenance_request.maint_zq_r_lcl_reg_1 ,
    \maintenance_request.maint_sre_r_lcl_reg_3 ,
    \maintenance_request.maint_sre_r_lcl_reg_4 ,
    CLK,
    \periodic_read_request.periodic_rd_r_cnt_reg_0 ,
    maint_ref_zq_wip_r_reg_0,
    O,
    \zq_cntrl.zq_timer.zq_timer_r_reg[7]_1 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[11]_1 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[15]_1 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[19]_1 ,
    \periodic_rd_generation.periodic_rd_request_r ,
    \grant_r_reg[0] ,
    insert_maint_r1,
    \refresh_generation.refresh_bank_r ,
    maint_wip_r,
    \periodic_read_request.periodic_rd_r_lcl_reg_1 ,
    \periodic_rd_generation.periodic_rd_cntr1_r ,
    app_zq_req,
    app_sr_req,
    \last_master_r_reg[2] ,
    wait_for_maint_r,
    wait_for_maint_r_lcl_reg_3,
    wait_for_maint_r_0,
    wait_for_maint_r_lcl_reg_4,
    wait_for_maint_r_1,
    wait_for_maint_r_lcl_reg_5,
    wait_for_maint_r_2,
    wait_for_maint_r_lcl_reg_6,
    app_ref_req,
    cke_r,
    auto_pre_r_lcl_reg,
    Q,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 );
  output maint_prescaler_tick_r;
  output \maintenance_request.maint_req_r_lcl_reg_0 ;
  output \periodic_read_request.periodic_rd_r_lcl_reg_0 ;
  output app_ref_ack;
  output app_zq_ack;
  output \maintenance_request.maint_srx_r_lcl_reg_0 ;
  output \maintenance_request.maint_zq_r_lcl_reg_0 ;
  output \maintenance_request.maint_rank_r_lcl_reg[0]_0 ;
  output app_sr_active;
  output maint_ref_zq_wip;
  output periodic_rd_ack_r_lcl_reg;
  output wait_for_maint_r_lcl_reg;
  output wait_for_maint_r_lcl_reg_0;
  output wait_for_maint_r_lcl_reg_1;
  output wait_for_maint_r_lcl_reg_2;
  output init_calib_complete_reg_rep__4;
  output cke_ns2_out;
  output clear_periodic_rd_request;
  output \maintenance_request.maint_sre_r_lcl_reg_0 ;
  output \maintenance_request.maint_sre_r_lcl_reg_1 ;
  output \maintenance_request.maint_req_r_lcl_reg_1 ;
  output \maintenance_request.maint_rank_r_lcl_reg[0]_1 ;
  output \maintenance_request.maint_sre_r_lcl_reg_2 ;
  output [3:0]S;
  output [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 ;
  output [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 ;
  output [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 ;
  output [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 ;
  output [0:0]\maintenance_request.maint_zq_r_lcl_reg_1 ;
  output \maintenance_request.maint_sre_r_lcl_reg_3 ;
  output \maintenance_request.maint_sre_r_lcl_reg_4 ;
  input CLK;
  input \periodic_read_request.periodic_rd_r_cnt_reg_0 ;
  input maint_ref_zq_wip_r_reg_0;
  input [3:0]O;
  input [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[7]_1 ;
  input [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[11]_1 ;
  input [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[15]_1 ;
  input [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[19]_1 ;
  input \periodic_rd_generation.periodic_rd_request_r ;
  input \grant_r_reg[0] ;
  input insert_maint_r1;
  input \refresh_generation.refresh_bank_r ;
  input maint_wip_r;
  input \periodic_read_request.periodic_rd_r_lcl_reg_1 ;
  input \periodic_rd_generation.periodic_rd_cntr1_r ;
  input app_zq_req;
  input app_sr_req;
  input \last_master_r_reg[2] ;
  input wait_for_maint_r;
  input wait_for_maint_r_lcl_reg_3;
  input wait_for_maint_r_0;
  input wait_for_maint_r_lcl_reg_4;
  input wait_for_maint_r_1;
  input wait_for_maint_r_lcl_reg_5;
  input wait_for_maint_r_2;
  input wait_for_maint_r_lcl_reg_6;
  input app_ref_req;
  input cke_r;
  input auto_pre_r_lcl_reg;
  input [0:0]Q;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;

  wire CLK;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire app_ref_ack;
  wire app_ref_ack_ns;
  wire app_ref_ns;
  wire app_ref_r;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_active_r_i_1_n_0;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_ack_ns;
  wire app_zq_ns;
  wire app_zq_r;
  wire app_zq_req;
  wire auto_pre_r_lcl_reg;
  wire cke_ns2_out;
  wire cke_r;
  wire clear_periodic_rd_request;
  wire \grant_r_reg[0] ;
  wire inhbt_srx;
  wire init_calib_complete_reg_rep__4;
  wire insert_maint_r1;
  wire \last_master_r_reg[2] ;
  wire [5:0]\maint_prescaler.maint_prescaler_r0 ;
  wire \maint_prescaler.maint_prescaler_r[1]_i_1_n_0 ;
  wire \maint_prescaler.maint_prescaler_r[5]_i_1_n_0 ;
  wire [5:0]\maint_prescaler.maint_prescaler_r_reg ;
  wire \maint_prescaler.maint_prescaler_tick_ns ;
  wire maint_prescaler_tick_r;
  wire maint_ref_zq_wip;
  wire maint_ref_zq_wip_r_i_1_n_0;
  wire maint_ref_zq_wip_r_reg_0;
  wire maint_sre_r;
  wire maint_wip_r;
  wire \maintenance_request.maint_arb0_n_0 ;
  wire \maintenance_request.maint_arb0_n_1 ;
  wire \maintenance_request.maint_arb0_n_3 ;
  wire \maintenance_request.maint_rank_r_lcl_reg[0]_0 ;
  wire \maintenance_request.maint_rank_r_lcl_reg[0]_1 ;
  wire \maintenance_request.maint_req_r_lcl_reg_0 ;
  wire \maintenance_request.maint_req_r_lcl_reg_1 ;
  wire \maintenance_request.maint_sre_ns ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire \maintenance_request.maint_sre_r_lcl_reg_1 ;
  wire \maintenance_request.maint_sre_r_lcl_reg_2 ;
  wire \maintenance_request.maint_sre_r_lcl_reg_3 ;
  wire \maintenance_request.maint_sre_r_lcl_reg_4 ;
  wire \maintenance_request.maint_srx_r_lcl_reg_0 ;
  wire \maintenance_request.maint_zq_r_lcl_reg_0 ;
  wire [0:0]\maintenance_request.maint_zq_r_lcl_reg_1 ;
  wire \maintenance_request.new_maint_rank_r ;
  wire \maintenance_request.upd_last_master_r ;
  wire \maintenance_request.upd_last_master_r_i_1_n_0 ;
  wire periodic_rd_ack_r_lcl_reg;
  wire \periodic_rd_generation.periodic_rd_cntr1_r ;
  wire \periodic_rd_generation.periodic_rd_request_r ;
  wire \periodic_read_request.periodic_rd_grant_r ;
  wire \periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0 ;
  wire \periodic_read_request.periodic_rd_ns ;
  wire \periodic_read_request.periodic_rd_r_cnt ;
  wire \periodic_read_request.periodic_rd_r_cnt_i_1_n_0 ;
  wire \periodic_read_request.periodic_rd_r_cnt_reg_0 ;
  wire \periodic_read_request.periodic_rd_r_lcl_reg_0 ;
  wire \periodic_read_request.periodic_rd_r_lcl_reg_1 ;
  wire \periodic_read_request.upd_last_master_ns ;
  wire \periodic_read_request.upd_last_master_r ;
  wire \refresh_generation.refresh_bank_r ;
  wire \refresh_generation.refresh_bank_r[0]_i_2_n_0 ;
  wire [5:0]\refresh_timer.refresh_timer_r0 ;
  wire \refresh_timer.refresh_timer_r0_0 ;
  wire \refresh_timer.refresh_timer_r[1]_i_1_n_0 ;
  wire \refresh_timer.refresh_timer_r[5]_i_1_n_0 ;
  wire \refresh_timer.refresh_timer_r[5]_i_4_n_0 ;
  wire \refresh_timer.refresh_timer_r[5]_i_5_n_0 ;
  wire \refresh_timer.refresh_timer_r[5]_i_6_n_0 ;
  wire [5:0]\refresh_timer.refresh_timer_r_reg ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;
  wire sel;
  wire [1:0]\sr_cntrl.ckesr_timer.ckesr_timer_r ;
  wire \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0 ;
  wire \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0 ;
  wire \sr_cntrl.sre_request_logic.sre_request_r ;
  wire \sr_cntrl.sre_request_logic.sre_request_r_i_1_n_0 ;
  wire wait_for_maint_r;
  wire wait_for_maint_r_0;
  wire wait_for_maint_r_1;
  wire wait_for_maint_r_2;
  wire wait_for_maint_r_lcl_reg;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire wait_for_maint_r_lcl_reg_2;
  wire wait_for_maint_r_lcl_reg_3;
  wire wait_for_maint_r_lcl_reg_4;
  wire wait_for_maint_r_lcl_reg_5;
  wire wait_for_maint_r_lcl_reg_6;
  wire \zq_cntrl.zq_request_logic.zq_request_r ;
  wire \zq_cntrl.zq_request_logic.zq_request_r_i_1_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r[0]_i_10_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r[0]_i_11_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r[0]_i_12_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r[0]_i_4_n_0 ;
  wire \zq_cntrl.zq_timer.zq_timer_r[0]_i_5_n_0 ;
  wire [19:0]\zq_cntrl.zq_timer.zq_timer_r_reg ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[11]_1 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[15]_1 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[19]_1 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[7]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    app_ref_ack_r_i_1
       (.I0(app_ref_r),
        .I1(\refresh_generation.refresh_bank_r ),
        .I2(\grant_r_reg[0] ),
        .O(app_ref_ack_ns));
  FDRE #(
    .INIT(1'b0)) 
    app_ref_ack_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_ref_ack_ns),
        .Q(app_ref_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    app_ref_r_i_1
       (.I0(\grant_r_reg[0] ),
        .I1(app_ref_r),
        .I2(\refresh_generation.refresh_bank_r ),
        .I3(app_ref_req),
        .O(app_ref_ns));
  FDRE #(
    .INIT(1'b0)) 
    app_ref_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_ref_ns),
        .Q(app_ref_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    app_sr_active_r_i_1
       (.I0(maint_sre_r),
        .I1(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .I2(insert_maint_r1),
        .I3(app_sr_active),
        .O(app_sr_active_r_i_1_n_0));
  FDRE app_sr_active_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_sr_active_r_i_1_n_0),
        .Q(app_sr_active),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    app_zq_ack_r_i_1
       (.I0(app_zq_r),
        .I1(\zq_cntrl.zq_request_logic.zq_request_r ),
        .I2(\grant_r_reg[0] ),
        .O(app_zq_ack_ns));
  FDRE #(
    .INIT(1'b0)) 
    app_zq_ack_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_zq_ack_ns),
        .Q(app_zq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    app_zq_r_i_1
       (.I0(\grant_r_reg[0] ),
        .I1(app_zq_req),
        .I2(\zq_cntrl.zq_request_logic.zq_request_r ),
        .I3(app_zq_r),
        .O(app_zq_ns));
  FDRE #(
    .INIT(1'b0)) 
    app_zq_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_zq_ns),
        .Q(app_zq_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0D0D0DFF0D0D0D0D)) 
    auto_pre_r_lcl_i_3
       (.I0(\maintenance_request.maint_req_r_lcl_reg_0 ),
        .I1(auto_pre_r_lcl_reg),
        .I2(maint_wip_r),
        .I3(maint_sre_r),
        .I4(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I5(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .O(\maintenance_request.maint_req_r_lcl_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'h0ECC)) 
    cke_r_i_1
       (.I0(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .I1(cke_r),
        .I2(maint_sre_r),
        .I3(insert_maint_r1),
        .O(cke_ns2_out));
  LUT6 #(
    .INIT(64'hFFFFFFFF1010FF10)) 
    \maint_controller.maint_hit_busies_r[3]_i_2 
       (.I0(maint_sre_r),
        .I1(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I2(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I3(\maintenance_request.maint_req_r_lcl_reg_0 ),
        .I4(auto_pre_r_lcl_reg),
        .I5(maint_wip_r),
        .O(\maintenance_request.maint_sre_r_lcl_reg_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \maint_prescaler.maint_prescaler_r[0]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [0]),
        .O(\maint_prescaler.maint_prescaler_r0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \maint_prescaler.maint_prescaler_r[1]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [1]),
        .O(\maint_prescaler.maint_prescaler_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \maint_prescaler.maint_prescaler_r[2]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [2]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [1]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [0]),
        .O(\maint_prescaler.maint_prescaler_r0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \maint_prescaler.maint_prescaler_r[3]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [3]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [2]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I3(\maint_prescaler.maint_prescaler_r_reg [1]),
        .O(\maint_prescaler.maint_prescaler_r0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \maint_prescaler.maint_prescaler_r[4]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [4]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [3]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [1]),
        .I3(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I4(\maint_prescaler.maint_prescaler_r_reg [2]),
        .O(\maint_prescaler.maint_prescaler_r0 [4]));
  LUT2 #(
    .INIT(4'hB)) 
    \maint_prescaler.maint_prescaler_r[5]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_tick_ns ),
        .I1(\grant_r_reg[0] ),
        .O(\maint_prescaler.maint_prescaler_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \maint_prescaler.maint_prescaler_r[5]_i_2 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [5]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [4]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [3]),
        .I3(\maint_prescaler.maint_prescaler_r_reg [1]),
        .I4(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I5(\maint_prescaler.maint_prescaler_r_reg [2]),
        .O(sel));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \maint_prescaler.maint_prescaler_r[5]_i_3 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [5]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [4]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [3]),
        .I3(\maint_prescaler.maint_prescaler_r_reg [1]),
        .I4(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I5(\maint_prescaler.maint_prescaler_r_reg [2]),
        .O(\maint_prescaler.maint_prescaler_r0 [5]));
  FDRE \maint_prescaler.maint_prescaler_r_reg[0] 
       (.C(CLK),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r0 [0]),
        .Q(\maint_prescaler.maint_prescaler_r_reg [0]),
        .R(\maint_prescaler.maint_prescaler_r[5]_i_1_n_0 ));
  FDRE \maint_prescaler.maint_prescaler_r_reg[1] 
       (.C(CLK),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r[1]_i_1_n_0 ),
        .Q(\maint_prescaler.maint_prescaler_r_reg [1]),
        .R(\maint_prescaler.maint_prescaler_r[5]_i_1_n_0 ));
  FDRE \maint_prescaler.maint_prescaler_r_reg[2] 
       (.C(CLK),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r0 [2]),
        .Q(\maint_prescaler.maint_prescaler_r_reg [2]),
        .R(\maint_prescaler.maint_prescaler_r[5]_i_1_n_0 ));
  FDRE \maint_prescaler.maint_prescaler_r_reg[3] 
       (.C(CLK),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r0 [3]),
        .Q(\maint_prescaler.maint_prescaler_r_reg [3]),
        .R(\maint_prescaler.maint_prescaler_r[5]_i_1_n_0 ));
  FDRE \maint_prescaler.maint_prescaler_r_reg[4] 
       (.C(CLK),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r0 [4]),
        .Q(\maint_prescaler.maint_prescaler_r_reg [4]),
        .R(\maint_prescaler.maint_prescaler_r[5]_i_1_n_0 ));
  FDSE \maint_prescaler.maint_prescaler_r_reg[5] 
       (.C(CLK),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r0 [5]),
        .Q(\maint_prescaler.maint_prescaler_r_reg [5]),
        .S(\maint_prescaler.maint_prescaler_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \maint_prescaler.maint_prescaler_tick_r_lcl_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg [1]),
        .I1(\maint_prescaler.maint_prescaler_r_reg [2]),
        .I2(\maint_prescaler.maint_prescaler_r_reg [5]),
        .I3(\maint_prescaler.maint_prescaler_r_reg [0]),
        .I4(\maint_prescaler.maint_prescaler_r_reg [4]),
        .I5(\maint_prescaler.maint_prescaler_r_reg [3]),
        .O(\maint_prescaler.maint_prescaler_tick_ns ));
  FDRE \maint_prescaler.maint_prescaler_tick_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maint_prescaler.maint_prescaler_tick_ns ),
        .Q(maint_prescaler_tick_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFD000D000D000)) 
    maint_ref_zq_wip_r_i_1
       (.I0(\refresh_generation.refresh_bank_r ),
        .I1(\zq_cntrl.zq_request_logic.zq_request_r ),
        .I2(\grant_r_reg[0] ),
        .I3(insert_maint_r1),
        .I4(maint_wip_r),
        .I5(maint_ref_zq_wip),
        .O(maint_ref_zq_wip_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    maint_ref_zq_wip_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(maint_ref_zq_wip_r_i_1_n_0),
        .Q(maint_ref_zq_wip),
        .R(maint_ref_zq_wip_r_reg_0));
  mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb \maintenance_request.maint_arb0 
       (.CLK(CLK),
        .app_sr_req(app_sr_req),
        .app_sr_req_0(\maintenance_request.maint_arb0_n_1 ),
        .\grant_r_reg[0]_0 (\grant_r_reg[0] ),
        .inhbt_srx(inhbt_srx),
        .\last_master_r_reg[2]_0 (\last_master_r_reg[2] ),
        .maint_sre_r(maint_sre_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0] (\maintenance_request.maint_arb0_n_0 ),
        .\maintenance_request.maint_rank_r_lcl_reg[0]_0 (\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .\maintenance_request.maint_sre_ns (\maintenance_request.maint_sre_ns ),
        .\maintenance_request.maint_srx_r_lcl_reg (\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .\maintenance_request.maint_zq_r_lcl_reg (\maintenance_request.maint_arb0_n_3 ),
        .\maintenance_request.maint_zq_r_lcl_reg_0 (\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .\maintenance_request.new_maint_rank_r (\maintenance_request.new_maint_rank_r ),
        .\maintenance_request.upd_last_master_r (\maintenance_request.upd_last_master_r ),
        .\refresh_generation.refresh_bank_r (\refresh_generation.refresh_bank_r ),
        .\sr_cntrl.sre_request_logic.sre_request_r (\sr_cntrl.sre_request_logic.sre_request_r ),
        .\zq_cntrl.zq_request_logic.zq_request_r (\zq_cntrl.zq_request_logic.zq_request_r ));
  FDRE \maintenance_request.maint_rank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\maintenance_request.maint_arb0_n_0 ),
        .Q(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .R(1'b0));
  FDRE \maintenance_request.maint_req_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maintenance_request.new_maint_rank_r ),
        .Q(\maintenance_request.maint_req_r_lcl_reg_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \maintenance_request.maint_sre_r_lcl_i_2 
       (.I0(\sr_cntrl.ckesr_timer.ckesr_timer_r [0]),
        .I1(\sr_cntrl.ckesr_timer.ckesr_timer_r [1]),
        .O(inhbt_srx));
  FDRE \maintenance_request.maint_sre_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maintenance_request.maint_sre_ns ),
        .Q(maint_sre_r),
        .R(1'b0));
  FDRE \maintenance_request.maint_srx_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maintenance_request.maint_arb0_n_1 ),
        .Q(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .R(\periodic_read_request.periodic_rd_r_cnt_reg_0 ));
  FDRE \maintenance_request.maint_zq_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maintenance_request.maint_arb0_n_3 ),
        .Q(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .R(\periodic_read_request.periodic_rd_r_cnt_reg_0 ));
  FDRE \maintenance_request.new_maint_rank_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maintenance_request.upd_last_master_r ),
        .Q(\maintenance_request.new_maint_rank_r ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44444044)) 
    \maintenance_request.upd_last_master_r_i_1 
       (.I0(maint_wip_r),
        .I1(\grant_r_reg[0] ),
        .I2(\sr_cntrl.sre_request_logic.sre_request_r ),
        .I3(\refresh_generation.refresh_bank_r ),
        .I4(\zq_cntrl.zq_request_logic.zq_request_r ),
        .O(\maintenance_request.upd_last_master_r_i_1_n_0 ));
  FDRE \maintenance_request.upd_last_master_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\maintenance_request.upd_last_master_r_i_1_n_0 ),
        .Q(\maintenance_request.upd_last_master_r ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'h02)) 
    pass_open_bank_r_lcl_i_5
       (.I0(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I1(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I2(maint_sre_r),
        .O(\maintenance_request.maint_rank_r_lcl_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \periodic_rd_generation.periodic_rd_cntr1_r_i_1 
       (.I0(\periodic_read_request.periodic_rd_r_lcl_reg_1 ),
        .I1(\periodic_read_request.periodic_rd_grant_r ),
        .I2(\periodic_rd_generation.periodic_rd_cntr1_r ),
        .O(periodic_rd_ack_r_lcl_reg));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \periodic_rd_generation.periodic_rd_request_r_i_3 
       (.I0(\periodic_read_request.periodic_rd_grant_r ),
        .I1(\periodic_read_request.periodic_rd_r_lcl_reg_1 ),
        .O(clear_periodic_rd_request));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    \periodic_read_request.periodic_rd_grant_r[0]_i_1 
       (.I0(\periodic_rd_generation.periodic_rd_request_r ),
        .I1(\grant_r_reg[0] ),
        .I2(\periodic_read_request.upd_last_master_r ),
        .I3(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .I4(\periodic_read_request.periodic_rd_grant_r ),
        .O(\periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0 ));
  FDRE \periodic_read_request.periodic_rd_grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0 ),
        .Q(\periodic_read_request.periodic_rd_grant_r ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    \periodic_read_request.periodic_rd_r_cnt_i_1 
       (.I0(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .I1(\periodic_read_request.periodic_rd_r_lcl_reg_1 ),
        .I2(\periodic_read_request.periodic_rd_r_cnt ),
        .O(\periodic_read_request.periodic_rd_r_cnt_i_1_n_0 ));
  FDRE \periodic_read_request.periodic_rd_r_cnt_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_read_request.periodic_rd_r_cnt_i_1_n_0 ),
        .Q(\periodic_read_request.periodic_rd_r_cnt ),
        .R(\periodic_read_request.periodic_rd_r_cnt_reg_0 ));
  LUT5 #(
    .INIT(32'hFF700000)) 
    \periodic_read_request.periodic_rd_r_lcl_i_1 
       (.I0(\periodic_read_request.periodic_rd_r_cnt ),
        .I1(\periodic_read_request.periodic_rd_r_lcl_reg_1 ),
        .I2(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .I3(\periodic_read_request.upd_last_master_r ),
        .I4(\grant_r_reg[0] ),
        .O(\periodic_read_request.periodic_rd_ns ));
  FDRE \periodic_read_request.periodic_rd_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_read_request.periodic_rd_ns ),
        .Q(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \periodic_read_request.upd_last_master_r_i_1 
       (.I0(\periodic_rd_generation.periodic_rd_request_r ),
        .I1(\grant_r_reg[0] ),
        .I2(\periodic_read_request.upd_last_master_r ),
        .I3(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .O(\periodic_read_request.upd_last_master_ns ));
  FDRE \periodic_read_request.upd_last_master_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\periodic_read_request.upd_last_master_ns ),
        .Q(\periodic_read_request.upd_last_master_r ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h10FF)) 
    q_has_rd_r_i_2
       (.I0(maint_sre_r),
        .I1(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I2(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I3(\maintenance_request.maint_req_r_lcl_reg_0 ),
        .O(\maintenance_request.maint_sre_r_lcl_reg_0 ));
  LUT5 #(
    .INIT(32'h88820008)) 
    \refresh_generation.refresh_bank_r[0]_i_1 
       (.I0(\grant_r_reg[0] ),
        .I1(\refresh_generation.refresh_bank_r ),
        .I2(app_ref_req),
        .I3(\refresh_timer.refresh_timer_r[5]_i_4_n_0 ),
        .I4(\refresh_generation.refresh_bank_r[0]_i_2_n_0 ),
        .O(init_calib_complete_reg_rep__4));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \refresh_generation.refresh_bank_r[0]_i_2 
       (.I0(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I1(insert_maint_r1),
        .I2(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .I3(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I4(maint_sre_r),
        .O(\refresh_generation.refresh_bank_r[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \refresh_timer.refresh_timer_r[0]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg [0]),
        .O(\refresh_timer.refresh_timer_r0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \refresh_timer.refresh_timer_r[1]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg [1]),
        .I1(\refresh_timer.refresh_timer_r_reg [0]),
        .O(\refresh_timer.refresh_timer_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \refresh_timer.refresh_timer_r[2]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg [2]),
        .I1(\refresh_timer.refresh_timer_r_reg [0]),
        .I2(\refresh_timer.refresh_timer_r_reg [1]),
        .O(\refresh_timer.refresh_timer_r0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \refresh_timer.refresh_timer_r[3]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg [3]),
        .I1(\refresh_timer.refresh_timer_r_reg [2]),
        .I2(\refresh_timer.refresh_timer_r_reg [1]),
        .I3(\refresh_timer.refresh_timer_r_reg [0]),
        .O(\refresh_timer.refresh_timer_r0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \refresh_timer.refresh_timer_r[4]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg [4]),
        .I1(\refresh_timer.refresh_timer_r_reg [3]),
        .I2(\refresh_timer.refresh_timer_r_reg [0]),
        .I3(\refresh_timer.refresh_timer_r_reg [1]),
        .I4(\refresh_timer.refresh_timer_r_reg [2]),
        .O(\refresh_timer.refresh_timer_r0 [4]));
  LUT2 #(
    .INIT(4'hB)) 
    \refresh_timer.refresh_timer_r[5]_i_1 
       (.I0(\refresh_timer.refresh_timer_r[5]_i_4_n_0 ),
        .I1(\grant_r_reg[0] ),
        .O(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \refresh_timer.refresh_timer_r[5]_i_2 
       (.I0(maint_prescaler_tick_r),
        .I1(\refresh_timer.refresh_timer_r_reg [5]),
        .I2(\refresh_timer.refresh_timer_r[5]_i_5_n_0 ),
        .I3(\refresh_timer.refresh_timer_r_reg [3]),
        .I4(\refresh_timer.refresh_timer_r_reg [4]),
        .O(\refresh_timer.refresh_timer_r0_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \refresh_timer.refresh_timer_r[5]_i_3 
       (.I0(\refresh_timer.refresh_timer_r_reg [5]),
        .I1(\refresh_timer.refresh_timer_r_reg [4]),
        .I2(\refresh_timer.refresh_timer_r_reg [3]),
        .I3(\refresh_timer.refresh_timer_r_reg [0]),
        .I4(\refresh_timer.refresh_timer_r_reg [1]),
        .I5(\refresh_timer.refresh_timer_r_reg [2]),
        .O(\refresh_timer.refresh_timer_r0 [5]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \refresh_timer.refresh_timer_r[5]_i_4 
       (.I0(\refresh_timer.refresh_timer_r_reg [1]),
        .I1(\refresh_timer.refresh_timer_r_reg [0]),
        .I2(\refresh_timer.refresh_timer_r[5]_i_6_n_0 ),
        .I3(\refresh_timer.refresh_timer_r_reg [2]),
        .I4(maint_prescaler_tick_r),
        .I5(\refresh_timer.refresh_timer_r_reg [5]),
        .O(\refresh_timer.refresh_timer_r[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \refresh_timer.refresh_timer_r[5]_i_5 
       (.I0(\refresh_timer.refresh_timer_r_reg [0]),
        .I1(\refresh_timer.refresh_timer_r_reg [1]),
        .I2(\refresh_timer.refresh_timer_r_reg [2]),
        .O(\refresh_timer.refresh_timer_r[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \refresh_timer.refresh_timer_r[5]_i_6 
       (.I0(\refresh_timer.refresh_timer_r_reg [4]),
        .I1(\refresh_timer.refresh_timer_r_reg [3]),
        .O(\refresh_timer.refresh_timer_r[5]_i_6_n_0 ));
  FDSE \refresh_timer.refresh_timer_r_reg[0] 
       (.C(CLK),
        .CE(\refresh_timer.refresh_timer_r0_0 ),
        .D(\refresh_timer.refresh_timer_r0 [0]),
        .Q(\refresh_timer.refresh_timer_r_reg [0]),
        .S(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDRE \refresh_timer.refresh_timer_r_reg[1] 
       (.C(CLK),
        .CE(\refresh_timer.refresh_timer_r0_0 ),
        .D(\refresh_timer.refresh_timer_r[1]_i_1_n_0 ),
        .Q(\refresh_timer.refresh_timer_r_reg [1]),
        .R(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDSE \refresh_timer.refresh_timer_r_reg[2] 
       (.C(CLK),
        .CE(\refresh_timer.refresh_timer_r0_0 ),
        .D(\refresh_timer.refresh_timer_r0 [2]),
        .Q(\refresh_timer.refresh_timer_r_reg [2]),
        .S(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDRE \refresh_timer.refresh_timer_r_reg[3] 
       (.C(CLK),
        .CE(\refresh_timer.refresh_timer_r0_0 ),
        .D(\refresh_timer.refresh_timer_r0 [3]),
        .Q(\refresh_timer.refresh_timer_r_reg [3]),
        .R(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDRE \refresh_timer.refresh_timer_r_reg[4] 
       (.C(CLK),
        .CE(\refresh_timer.refresh_timer_r0_0 ),
        .D(\refresh_timer.refresh_timer_r0 [4]),
        .Q(\refresh_timer.refresh_timer_r_reg [4]),
        .R(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDSE \refresh_timer.refresh_timer_r_reg[5] 
       (.C(CLK),
        .CE(\refresh_timer.refresh_timer_r0_0 ),
        .D(\refresh_timer.refresh_timer_r0 [5]),
        .Q(\refresh_timer.refresh_timer_r_reg [5]),
        .S(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000101000000FF)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1 
       (.I0(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I1(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .I2(maint_sre_r),
        .I3(Q),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .I5(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .O(\maintenance_request.maint_zq_r_lcl_reg_1 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_3 
       (.I0(maint_sre_r),
        .I1(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .I4(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .O(\maintenance_request.maint_sre_r_lcl_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_5 
       (.I0(maint_sre_r),
        .I1(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .O(\maintenance_request.maint_sre_r_lcl_reg_4 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[8]_i_3 
       (.I0(maint_sre_r),
        .I1(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .O(\maintenance_request.maint_sre_r_lcl_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1 
       (.I0(\sr_cntrl.ckesr_timer.ckesr_timer_r [0]),
        .I1(\sr_cntrl.ckesr_timer.ckesr_timer_r [1]),
        .I2(maint_sre_r),
        .I3(insert_maint_r1),
        .O(\sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1 
       (.I0(\sr_cntrl.ckesr_timer.ckesr_timer_r [1]),
        .I1(\sr_cntrl.ckesr_timer.ckesr_timer_r [0]),
        .I2(maint_sre_r),
        .I3(insert_maint_r1),
        .O(\sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1_n_0 ),
        .Q(\sr_cntrl.ckesr_timer.ckesr_timer_r [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\sr_cntrl.ckesr_timer.ckesr_timer_r[1]_i_1_n_0 ),
        .Q(\sr_cntrl.ckesr_timer.ckesr_timer_r [1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00F0F8F8)) 
    \sr_cntrl.sre_request_logic.sre_request_r_i_1 
       (.I0(app_sr_req),
        .I1(\grant_r_reg[0] ),
        .I2(\sr_cntrl.sre_request_logic.sre_request_r ),
        .I3(insert_maint_r1),
        .I4(maint_sre_r),
        .O(\sr_cntrl.sre_request_logic.sre_request_r_i_1_n_0 ));
  FDRE \sr_cntrl.sre_request_logic.sre_request_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\sr_cntrl.sre_request_logic.sre_request_r_i_1_n_0 ),
        .Q(\sr_cntrl.sre_request_logic.sre_request_r ),
        .R(\periodic_read_request.periodic_rd_r_cnt_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    wait_for_maint_r_lcl_i_1
       (.I0(wait_for_maint_r),
        .I1(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I2(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I3(maint_sre_r),
        .I4(wait_for_maint_r_lcl_reg_3),
        .O(wait_for_maint_r_lcl_reg));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    wait_for_maint_r_lcl_i_1__0
       (.I0(wait_for_maint_r_0),
        .I1(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I2(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I3(maint_sre_r),
        .I4(wait_for_maint_r_lcl_reg_4),
        .O(wait_for_maint_r_lcl_reg_0));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    wait_for_maint_r_lcl_i_1__1
       (.I0(wait_for_maint_r_1),
        .I1(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I2(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I3(maint_sre_r),
        .I4(wait_for_maint_r_lcl_reg_5),
        .O(wait_for_maint_r_lcl_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    wait_for_maint_r_lcl_i_2__2
       (.I0(wait_for_maint_r_2),
        .I1(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I2(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I3(maint_sre_r),
        .I4(wait_for_maint_r_lcl_reg_6),
        .O(wait_for_maint_r_lcl_reg_2));
  LUT5 #(
    .INIT(32'hFF2AFFFF)) 
    \zq_cntrl.zq_request_logic.zq_request_r_i_1 
       (.I0(\zq_cntrl.zq_request_logic.zq_request_r ),
        .I1(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I2(insert_maint_r1),
        .I3(app_zq_req),
        .I4(\zq_cntrl.zq_timer.zq_timer_r[0]_i_4_n_0 ),
        .O(\zq_cntrl.zq_request_logic.zq_request_r_i_1_n_0 ));
  FDRE \zq_cntrl.zq_request_logic.zq_request_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\zq_cntrl.zq_request_logic.zq_request_r_i_1_n_0 ),
        .Q(\zq_cntrl.zq_request_logic.zq_request_r ),
        .R(\periodic_read_request.periodic_rd_r_cnt_reg_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_1 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r[0]_i_4_n_0 ),
        .O(\zq_cntrl.zq_timer.zq_timer_r0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_10 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [16]),
        .I1(\zq_cntrl.zq_timer.zq_timer_r_reg [17]),
        .I2(\zq_cntrl.zq_timer.zq_timer_r_reg [18]),
        .I3(\zq_cntrl.zq_timer.zq_timer_r_reg [14]),
        .I4(\zq_cntrl.zq_timer.zq_timer_r_reg [8]),
        .I5(\zq_cntrl.zq_timer.zq_timer_r_reg [15]),
        .O(\zq_cntrl.zq_timer.zq_timer_r[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_11 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [4]),
        .I1(\zq_cntrl.zq_timer.zq_timer_r_reg [10]),
        .I2(\zq_cntrl.zq_timer.zq_timer_r_reg [3]),
        .I3(\zq_cntrl.zq_timer.zq_timer_r_reg [19]),
        .I4(\zq_cntrl.zq_timer.zq_timer_r[0]_i_12_n_0 ),
        .O(\zq_cntrl.zq_timer.zq_timer_r[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_12 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [12]),
        .I1(\zq_cntrl.zq_timer.zq_timer_r_reg [5]),
        .I2(\zq_cntrl.zq_timer.zq_timer_r_reg [13]),
        .I3(\zq_cntrl.zq_timer.zq_timer_r_reg [6]),
        .O(\zq_cntrl.zq_timer.zq_timer_r[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_2 
       (.I0(maint_prescaler_tick_r),
        .I1(\zq_cntrl.zq_timer.zq_timer_r_reg [0]),
        .I2(\zq_cntrl.zq_timer.zq_timer_r_reg [1]),
        .I3(\zq_cntrl.zq_timer.zq_timer_r[0]_i_5_n_0 ),
        .O(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_4 
       (.I0(\grant_r_reg[0] ),
        .I1(\zq_cntrl.zq_timer.zq_timer_r_reg [1]),
        .I2(\zq_cntrl.zq_timer.zq_timer_r_reg [0]),
        .I3(maint_prescaler_tick_r),
        .I4(\zq_cntrl.zq_timer.zq_timer_r[0]_i_5_n_0 ),
        .O(\zq_cntrl.zq_timer.zq_timer_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_5 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r[0]_i_10_n_0 ),
        .I1(\zq_cntrl.zq_timer.zq_timer_r[0]_i_11_n_0 ),
        .I2(\zq_cntrl.zq_timer.zq_timer_r_reg [11]),
        .I3(\zq_cntrl.zq_timer.zq_timer_r_reg [7]),
        .I4(\zq_cntrl.zq_timer.zq_timer_r_reg [9]),
        .I5(\zq_cntrl.zq_timer.zq_timer_r_reg [2]),
        .O(\zq_cntrl.zq_timer.zq_timer_r[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_6 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [3]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_7 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [2]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_8 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[0]_i_9 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [0]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[12]_i_2 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [15]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[12]_i_3 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [14]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[12]_i_4 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [13]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[12]_i_5 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [12]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[16]_i_2 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [19]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[16]_i_3 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [18]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[16]_i_4 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [17]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[16]_i_5 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [16]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[4]_i_2 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [7]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[4]_i_3 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [6]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[4]_i_4 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [5]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[4]_i_5 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [4]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[8]_i_2 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [11]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[8]_i_3 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [10]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[8]_i_4 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [9]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \zq_cntrl.zq_timer.zq_timer_r[8]_i_5 
       (.I0(\zq_cntrl.zq_timer.zq_timer_r_reg [8]),
        .O(\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 [0]));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[0] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(O[0]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [0]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDSE \zq_cntrl.zq_timer.zq_timer_r_reg[10] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[11]_1 [2]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [10]),
        .S(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[11] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[11]_1 [3]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [11]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[12] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[15]_1 [0]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [12]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[13] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[15]_1 [1]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [13]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDSE \zq_cntrl.zq_timer.zq_timer_r_reg[14] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[15]_1 [2]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [14]),
        .S(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDSE \zq_cntrl.zq_timer.zq_timer_r_reg[15] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[15]_1 [3]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [15]),
        .S(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDSE \zq_cntrl.zq_timer.zq_timer_r_reg[16] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[19]_1 [0]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [16]),
        .S(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[17] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[19]_1 [1]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [17]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[18] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[19]_1 [2]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [18]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDSE \zq_cntrl.zq_timer.zq_timer_r_reg[19] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[19]_1 [3]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [19]),
        .S(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[1] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(O[1]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [1]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[2] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(O[2]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [2]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[3] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(O[3]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [3]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[4] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[7]_1 [0]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [4]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[5] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[7]_1 [1]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [5]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[6] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[7]_1 [2]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [6]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[7] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[7]_1 [3]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [7]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[8] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[11]_1 [0]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [8]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
  FDRE \zq_cntrl.zq_timer.zq_timer_r_reg[9] 
       (.C(CLK),
        .CE(\zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0 ),
        .D(\zq_cntrl.zq_timer.zq_timer_r_reg[11]_1 [1]),
        .Q(\zq_cntrl.zq_timer.zq_timer_r_reg [9]),
        .R(\zq_cntrl.zq_timer.zq_timer_r0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_rank_mach" *) 
module mig_7series_nosysclock_mig_7series_v4_2_rank_mach
   (\periodic_rd_generation.read_this_rank_r1 ,
    inhbt_act_faw_r,
    maint_req_r,
    \periodic_read_request.periodic_rd_r_lcl_reg ,
    app_ref_ack,
    app_zq_ack,
    maint_srx_r,
    maint_zq_r,
    maint_rank_r,
    app_sr_active,
    maint_ref_zq_wip,
    wait_for_maint_r_lcl_reg,
    wait_for_maint_r_lcl_reg_0,
    wait_for_maint_r_lcl_reg_1,
    wait_for_maint_r_lcl_reg_2,
    cke_ns2_out,
    \maintenance_request.maint_sre_r_lcl_reg ,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    \maintenance_request.maint_req_r_lcl_reg ,
    \maintenance_request.maint_rank_r_lcl_reg[0] ,
    \maintenance_request.maint_sre_r_lcl_reg_1 ,
    S,
    \zq_cntrl.zq_timer.zq_timer_r_reg[7] ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[11] ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[15] ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[19] ,
    \maintenance_request.maint_zq_r_lcl_reg ,
    \maintenance_request.maint_sre_r_lcl_reg_2 ,
    \maintenance_request.maint_sre_r_lcl_reg_3 ,
    rstdiv0_sync_r1_reg_rep__16,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    act_this_rank,
    CLK,
    \periodic_rd_generation.read_this_rank ,
    \periodic_read_request.periodic_rd_r_cnt_reg ,
    maint_ref_zq_wip_r_reg,
    O,
    \zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 ,
    \zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 ,
    \grant_r_reg[0] ,
    insert_maint_r1,
    maint_wip_r,
    \periodic_read_request.periodic_rd_r_lcl_reg_0 ,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2] ,
    \last_master_r_reg[2] ,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    app_zq_req,
    app_sr_req,
    wait_for_maint_r,
    wait_for_maint_r_lcl_reg_3,
    wait_for_maint_r_0,
    wait_for_maint_r_lcl_reg_4,
    wait_for_maint_r_1,
    wait_for_maint_r_lcl_reg_5,
    wait_for_maint_r_2,
    wait_for_maint_r_lcl_reg_6,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ,
    \inhbt_act_faw.faw_cnt_r_reg[0] ,
    \wtr_timer.wtr_cnt_r_reg[1]_0 ,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ,
    app_ref_req,
    cke_r,
    auto_pre_r_lcl_reg,
    Q,
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ,
    \grant_r[2]_i_2 );
  output \periodic_rd_generation.read_this_rank_r1 ;
  output inhbt_act_faw_r;
  output maint_req_r;
  output \periodic_read_request.periodic_rd_r_lcl_reg ;
  output app_ref_ack;
  output app_zq_ack;
  output maint_srx_r;
  output maint_zq_r;
  output maint_rank_r;
  output app_sr_active;
  output maint_ref_zq_wip;
  output wait_for_maint_r_lcl_reg;
  output wait_for_maint_r_lcl_reg_0;
  output wait_for_maint_r_lcl_reg_1;
  output wait_for_maint_r_lcl_reg_2;
  output cke_ns2_out;
  output \maintenance_request.maint_sre_r_lcl_reg ;
  output \maintenance_request.maint_sre_r_lcl_reg_0 ;
  output \maintenance_request.maint_req_r_lcl_reg ;
  output \maintenance_request.maint_rank_r_lcl_reg[0] ;
  output \maintenance_request.maint_sre_r_lcl_reg_1 ;
  output [3:0]S;
  output [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[7] ;
  output [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[11] ;
  output [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[15] ;
  output [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[19] ;
  output [0:0]\maintenance_request.maint_zq_r_lcl_reg ;
  output \maintenance_request.maint_sre_r_lcl_reg_2 ;
  output \maintenance_request.maint_sre_r_lcl_reg_3 ;
  output rstdiv0_sync_r1_reg_rep__16;
  output \wtr_timer.wtr_cnt_r_reg[1] ;
  input act_this_rank;
  input CLK;
  input \periodic_rd_generation.read_this_rank ;
  input \periodic_read_request.periodic_rd_r_cnt_reg ;
  input maint_ref_zq_wip_r_reg;
  input [3:0]O;
  input [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 ;
  input [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 ;
  input [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 ;
  input [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 ;
  input \grant_r_reg[0] ;
  input insert_maint_r1;
  input maint_wip_r;
  input \periodic_read_request.periodic_rd_r_lcl_reg_0 ;
  input \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  input \last_master_r_reg[2] ;
  input \rtw_timer.rtw_cnt_r_reg[1] ;
  input app_zq_req;
  input app_sr_req;
  input wait_for_maint_r;
  input wait_for_maint_r_lcl_reg_3;
  input wait_for_maint_r_0;
  input wait_for_maint_r_lcl_reg_4;
  input wait_for_maint_r_1;
  input wait_for_maint_r_lcl_reg_5;
  input wait_for_maint_r_2;
  input wait_for_maint_r_lcl_reg_6;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  input \inhbt_act_faw.faw_cnt_r_reg[0] ;
  input \wtr_timer.wtr_cnt_r_reg[1]_0 ;
  input \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ;
  input app_ref_req;
  input cke_r;
  input auto_pre_r_lcl_reg;
  input [0:0]Q;
  input \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;
  input \grant_r[2]_i_2 ;

  wire CLK;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire act_this_rank;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_req;
  wire auto_pre_r_lcl_reg;
  wire cke_ns2_out;
  wire cke_r;
  wire clear_periodic_rd_request;
  wire \grant_r[2]_i_2 ;
  wire \grant_r_reg[0] ;
  wire \inhbt_act_faw.faw_cnt_r_reg[0] ;
  wire inhbt_act_faw_r;
  wire insert_maint_r1;
  wire \last_master_r_reg[2] ;
  wire maint_prescaler_tick_r;
  wire maint_rank_r;
  wire maint_ref_zq_wip;
  wire maint_ref_zq_wip_r_reg;
  wire maint_req_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire maint_zq_r;
  wire \maintenance_request.maint_rank_r_lcl_reg[0] ;
  wire \maintenance_request.maint_req_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire \maintenance_request.maint_sre_r_lcl_reg_1 ;
  wire \maintenance_request.maint_sre_r_lcl_reg_2 ;
  wire \maintenance_request.maint_sre_r_lcl_reg_3 ;
  wire [0:0]\maintenance_request.maint_zq_r_lcl_reg ;
  wire \periodic_rd_generation.periodic_rd_cntr1_r ;
  wire \periodic_rd_generation.periodic_rd_request_r ;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire \periodic_read_request.periodic_rd_r_cnt_reg ;
  wire \periodic_read_request.periodic_rd_r_lcl_reg ;
  wire \periodic_read_request.periodic_rd_r_lcl_reg_0 ;
  wire rank_common0_n_10;
  wire rank_common0_n_15;
  wire \refresh_generation.refresh_bank_r ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ;
  wire rstdiv0_sync_r1_reg_rep__16;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire wait_for_maint_r;
  wire wait_for_maint_r_0;
  wire wait_for_maint_r_1;
  wire wait_for_maint_r_2;
  wire wait_for_maint_r_lcl_reg;
  wire wait_for_maint_r_lcl_reg_0;
  wire wait_for_maint_r_lcl_reg_1;
  wire wait_for_maint_r_lcl_reg_2;
  wire wait_for_maint_r_lcl_reg_3;
  wire wait_for_maint_r_lcl_reg_4;
  wire wait_for_maint_r_lcl_reg_5;
  wire wait_for_maint_r_lcl_reg_6;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;
  wire \wtr_timer.wtr_cnt_r_reg[1]_0 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[11] ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[15] ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[19] ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[7] ;
  wire [3:0]\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 ;

  mig_7series_nosysclock_mig_7series_v4_2_rank_cntrl \rank_cntrl[0].rank_cntrl0 
       (.CLK(CLK),
        .act_this_rank(act_this_rank),
        .clear_periodic_rd_request(clear_periodic_rd_request),
        .\grant_r[2]_i_2 (\grant_r[2]_i_2 ),
        .\inhbt_act_faw.faw_cnt_r_reg[0]_0 (\inhbt_act_faw.faw_cnt_r_reg[0] ),
        .\inhbt_act_faw.inhbt_act_faw_r_reg_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .maint_prescaler_tick_r(maint_prescaler_tick_r),
        .\periodic_rd_generation.periodic_rd_cntr1_r (\periodic_rd_generation.periodic_rd_cntr1_r ),
        .\periodic_rd_generation.periodic_rd_cntr1_r_reg_0 (maint_ref_zq_wip_r_reg),
        .\periodic_rd_generation.periodic_rd_cntr1_r_reg_1 (rank_common0_n_10),
        .\periodic_rd_generation.periodic_rd_request_r (\periodic_rd_generation.periodic_rd_request_r ),
        .\periodic_rd_generation.periodic_rd_request_r_reg_0 (\periodic_read_request.periodic_rd_r_cnt_reg ),
        .\periodic_rd_generation.periodic_rd_request_r_reg_1 (\grant_r_reg[0] ),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 (\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2]_1 (\periodic_rd_generation.periodic_rd_timer_r_reg[2]_0 ),
        .\periodic_rd_generation.read_this_rank (\periodic_rd_generation.read_this_rank ),
        .\periodic_rd_generation.read_this_rank_r1 (\periodic_rd_generation.read_this_rank_r1 ),
        .\refresh_generation.refresh_bank_r (\refresh_generation.refresh_bank_r ),
        .\refresh_generation.refresh_bank_r_reg[0]_0 (rank_common0_n_15),
        .rstdiv0_sync_r1_reg_rep__16(rstdiv0_sync_r1_reg_rep__16),
        .\rtw_timer.rtw_cnt_r_reg[1]_0 (\rtw_timer.rtw_cnt_r_reg[1] ),
        .\rtw_timer.rtw_cnt_r_reg[2]_0 (\last_master_r_reg[2] ),
        .\wtr_timer.wtr_cnt_r_reg[1]_0 (\wtr_timer.wtr_cnt_r_reg[1] ),
        .\wtr_timer.wtr_cnt_r_reg[1]_1 (\wtr_timer.wtr_cnt_r_reg[1]_0 ));
  mig_7series_nosysclock_mig_7series_v4_2_rank_common rank_common0
       (.CLK(CLK),
        .O(O),
        .Q(Q),
        .S(S),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg),
        .cke_ns2_out(cke_ns2_out),
        .cke_r(cke_r),
        .clear_periodic_rd_request(clear_periodic_rd_request),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .init_calib_complete_reg_rep__4(rank_common0_n_15),
        .insert_maint_r1(insert_maint_r1),
        .\last_master_r_reg[2] (\last_master_r_reg[2] ),
        .maint_prescaler_tick_r(maint_prescaler_tick_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_ref_zq_wip_r_reg_0(maint_ref_zq_wip_r_reg),
        .maint_wip_r(maint_wip_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0]_0 (maint_rank_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0]_1 (\maintenance_request.maint_rank_r_lcl_reg[0] ),
        .\maintenance_request.maint_req_r_lcl_reg_0 (maint_req_r),
        .\maintenance_request.maint_req_r_lcl_reg_1 (\maintenance_request.maint_req_r_lcl_reg ),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (\maintenance_request.maint_sre_r_lcl_reg ),
        .\maintenance_request.maint_sre_r_lcl_reg_1 (\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .\maintenance_request.maint_sre_r_lcl_reg_2 (\maintenance_request.maint_sre_r_lcl_reg_1 ),
        .\maintenance_request.maint_sre_r_lcl_reg_3 (\maintenance_request.maint_sre_r_lcl_reg_2 ),
        .\maintenance_request.maint_sre_r_lcl_reg_4 (\maintenance_request.maint_sre_r_lcl_reg_3 ),
        .\maintenance_request.maint_srx_r_lcl_reg_0 (maint_srx_r),
        .\maintenance_request.maint_zq_r_lcl_reg_0 (maint_zq_r),
        .\maintenance_request.maint_zq_r_lcl_reg_1 (\maintenance_request.maint_zq_r_lcl_reg ),
        .periodic_rd_ack_r_lcl_reg(rank_common0_n_10),
        .\periodic_rd_generation.periodic_rd_cntr1_r (\periodic_rd_generation.periodic_rd_cntr1_r ),
        .\periodic_rd_generation.periodic_rd_request_r (\periodic_rd_generation.periodic_rd_request_r ),
        .\periodic_read_request.periodic_rd_r_cnt_reg_0 (\periodic_read_request.periodic_rd_r_cnt_reg ),
        .\periodic_read_request.periodic_rd_r_lcl_reg_0 (\periodic_read_request.periodic_rd_r_lcl_reg ),
        .\periodic_read_request.periodic_rd_r_lcl_reg_1 (\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .\refresh_generation.refresh_bank_r (\refresh_generation.refresh_bank_r ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] ),
        .\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 (\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]_0 ),
        .wait_for_maint_r(wait_for_maint_r),
        .wait_for_maint_r_0(wait_for_maint_r_0),
        .wait_for_maint_r_1(wait_for_maint_r_1),
        .wait_for_maint_r_2(wait_for_maint_r_2),
        .wait_for_maint_r_lcl_reg(wait_for_maint_r_lcl_reg),
        .wait_for_maint_r_lcl_reg_0(wait_for_maint_r_lcl_reg_0),
        .wait_for_maint_r_lcl_reg_1(wait_for_maint_r_lcl_reg_1),
        .wait_for_maint_r_lcl_reg_2(wait_for_maint_r_lcl_reg_2),
        .wait_for_maint_r_lcl_reg_3(wait_for_maint_r_lcl_reg_3),
        .wait_for_maint_r_lcl_reg_4(wait_for_maint_r_lcl_reg_4),
        .wait_for_maint_r_lcl_reg_5(wait_for_maint_r_lcl_reg_5),
        .wait_for_maint_r_lcl_reg_6(wait_for_maint_r_lcl_reg_6),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 (\zq_cntrl.zq_timer.zq_timer_r_reg[11] ),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[11]_1 (\zq_cntrl.zq_timer.zq_timer_r_reg[11]_0 ),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 (\zq_cntrl.zq_timer.zq_timer_r_reg[15] ),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[15]_1 (\zq_cntrl.zq_timer.zq_timer_r_reg[15]_0 ),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 (\zq_cntrl.zq_timer.zq_timer_r_reg[19] ),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[19]_1 (\zq_cntrl.zq_timer.zq_timer_r_reg[19]_0 ),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 (\zq_cntrl.zq_timer.zq_timer_r_reg[7] ),
        .\zq_cntrl.zq_timer.zq_timer_r_reg[7]_1 (\zq_cntrl.zq_timer.zq_timer_r_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_round_robin_arb" *) 
module mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb
   (\maintenance_request.maint_rank_r_lcl_reg[0] ,
    app_sr_req_0,
    \maintenance_request.maint_sre_ns ,
    \maintenance_request.maint_zq_r_lcl_reg ,
    \maintenance_request.maint_rank_r_lcl_reg[0]_0 ,
    \last_master_r_reg[2]_0 ,
    \maintenance_request.new_maint_rank_r ,
    \maintenance_request.upd_last_master_r ,
    \sr_cntrl.sre_request_logic.sre_request_r ,
    \grant_r_reg[0]_0 ,
    maint_sre_r,
    inhbt_srx,
    app_sr_req,
    \maintenance_request.maint_srx_r_lcl_reg ,
    \maintenance_request.maint_zq_r_lcl_reg_0 ,
    \zq_cntrl.zq_request_logic.zq_request_r ,
    \refresh_generation.refresh_bank_r ,
    CLK);
  output \maintenance_request.maint_rank_r_lcl_reg[0] ;
  output app_sr_req_0;
  output \maintenance_request.maint_sre_ns ;
  output \maintenance_request.maint_zq_r_lcl_reg ;
  input \maintenance_request.maint_rank_r_lcl_reg[0]_0 ;
  input \last_master_r_reg[2]_0 ;
  input \maintenance_request.new_maint_rank_r ;
  input \maintenance_request.upd_last_master_r ;
  input \sr_cntrl.sre_request_logic.sre_request_r ;
  input \grant_r_reg[0]_0 ;
  input maint_sre_r;
  input inhbt_srx;
  input app_sr_req;
  input \maintenance_request.maint_srx_r_lcl_reg ;
  input \maintenance_request.maint_zq_r_lcl_reg_0 ;
  input \zq_cntrl.zq_request_logic.zq_request_r ;
  input \refresh_generation.refresh_bank_r ;
  input CLK;

  wire CLK;
  wire app_sr_req;
  wire app_sr_req_0;
  wire \grant_r[0]_i_1_n_0 ;
  wire \grant_r[1]_i_1__1_n_0 ;
  wire \grant_r[1]_i_2_n_0 ;
  wire \grant_r[1]_i_3_n_0 ;
  wire \grant_r[2]_i_1_n_0 ;
  wire \grant_r_reg[0]_0 ;
  wire inhbt_srx;
  wire [2:0]last_master_r;
  wire \last_master_r[0]_i_1__2_n_0 ;
  wire \last_master_r[1]_i_1__2_n_0 ;
  wire \last_master_r[2]_i_1_n_0 ;
  wire \last_master_r_reg[2]_0 ;
  wire maint_sre_r;
  wire [2:0]\maintenance_request.maint_grant_r ;
  wire \maintenance_request.maint_rank_r_lcl[0]_i_2_n_0 ;
  wire \maintenance_request.maint_rank_r_lcl_reg[0] ;
  wire \maintenance_request.maint_rank_r_lcl_reg[0]_0 ;
  wire \maintenance_request.maint_sre_ns ;
  wire \maintenance_request.maint_sre_r_lcl_i_3_n_0 ;
  wire \maintenance_request.maint_srx_r_lcl_reg ;
  wire \maintenance_request.maint_zq_r_lcl_reg ;
  wire \maintenance_request.maint_zq_r_lcl_reg_0 ;
  wire \maintenance_request.new_maint_rank_r ;
  wire \maintenance_request.upd_last_master_r ;
  wire \refresh_generation.refresh_bank_r ;
  wire \sr_cntrl.sre_request_logic.sre_request_r ;
  wire \zq_cntrl.zq_request_logic.zq_request_r ;

  LUT6 #(
    .INIT(64'h0000070005000700)) 
    \grant_r[0]_i_1 
       (.I0(\last_master_r[0]_i_1__2_n_0 ),
        .I1(\zq_cntrl.zq_request_logic.zq_request_r ),
        .I2(\refresh_generation.refresh_bank_r ),
        .I3(\grant_r_reg[0]_0 ),
        .I4(\sr_cntrl.sre_request_logic.sre_request_r ),
        .I5(\last_master_r[1]_i_1__2_n_0 ),
        .O(\grant_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080A0A000800080)) 
    \grant_r[1]_i_1__1 
       (.I0(\zq_cntrl.zq_request_logic.zq_request_r ),
        .I1(\refresh_generation.refresh_bank_r ),
        .I2(\grant_r_reg[0]_0 ),
        .I3(\grant_r[1]_i_2_n_0 ),
        .I4(\last_master_r[2]_i_1_n_0 ),
        .I5(\grant_r[1]_i_3_n_0 ),
        .O(\grant_r[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00B8000000000000)) 
    \grant_r[1]_i_2 
       (.I0(\maintenance_request.maint_grant_r [1]),
        .I1(\maintenance_request.maint_sre_r_lcl_i_3_n_0 ),
        .I2(last_master_r[1]),
        .I3(\last_master_r_reg[2]_0 ),
        .I4(\sr_cntrl.sre_request_logic.sre_request_r ),
        .I5(\grant_r_reg[0]_0 ),
        .O(\grant_r[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h04F7)) 
    \grant_r[1]_i_3 
       (.I0(\maintenance_request.maint_grant_r [1]),
        .I1(\maintenance_request.upd_last_master_r ),
        .I2(\maintenance_request.new_maint_rank_r ),
        .I3(last_master_r[1]),
        .O(\grant_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000A00008A8A0000)) 
    \grant_r[2]_i_1 
       (.I0(\sr_cntrl.sre_request_logic.sre_request_r ),
        .I1(\refresh_generation.refresh_bank_r ),
        .I2(\last_master_r[2]_i_1_n_0 ),
        .I3(\last_master_r[0]_i_1__2_n_0 ),
        .I4(\grant_r_reg[0]_0 ),
        .I5(\zq_cntrl.zq_request_logic.zq_request_r ),
        .O(\grant_r[2]_i_1_n_0 ));
  FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[0]_i_1_n_0 ),
        .Q(\maintenance_request.maint_grant_r [0]),
        .R(1'b0));
  FDRE \grant_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[1]_i_1__1_n_0 ),
        .Q(\maintenance_request.maint_grant_r [1]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[2]_i_1_n_0 ),
        .Q(\maintenance_request.maint_grant_r [2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT5 #(
    .INIT(32'h45444044)) 
    \last_master_r[0]_i_1__2 
       (.I0(\last_master_r_reg[2]_0 ),
        .I1(last_master_r[0]),
        .I2(\maintenance_request.new_maint_rank_r ),
        .I3(\maintenance_request.upd_last_master_r ),
        .I4(\maintenance_request.maint_grant_r [0]),
        .O(\last_master_r[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT5 #(
    .INIT(32'h45444044)) 
    \last_master_r[1]_i_1__2 
       (.I0(\last_master_r_reg[2]_0 ),
        .I1(last_master_r[1]),
        .I2(\maintenance_request.new_maint_rank_r ),
        .I3(\maintenance_request.upd_last_master_r ),
        .I4(\maintenance_request.maint_grant_r [1]),
        .O(\last_master_r[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hEFEEEAEE)) 
    \last_master_r[2]_i_1 
       (.I0(\last_master_r_reg[2]_0 ),
        .I1(last_master_r[2]),
        .I2(\maintenance_request.new_maint_rank_r ),
        .I3(\maintenance_request.upd_last_master_r ),
        .I4(\maintenance_request.maint_grant_r [2]),
        .O(\last_master_r[2]_i_1_n_0 ));
  FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[0]_i_1__2_n_0 ),
        .Q(last_master_r[0]),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[1]_i_1__2_n_0 ),
        .Q(last_master_r[1]),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[2]_i_1_n_0 ),
        .Q(last_master_r[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    \maintenance_request.maint_rank_r_lcl[0]_i_1 
       (.I0(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I1(app_sr_req_0),
        .I2(\maintenance_request.maint_rank_r_lcl[0]_i_2_n_0 ),
        .I3(\maintenance_request.maint_sre_ns ),
        .O(\maintenance_request.maint_rank_r_lcl_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAFCAAAA)) 
    \maintenance_request.maint_rank_r_lcl[0]_i_2 
       (.I0(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I1(\maintenance_request.maint_grant_r [1]),
        .I2(\maintenance_request.maint_grant_r [0]),
        .I3(\maintenance_request.new_maint_rank_r ),
        .I4(\maintenance_request.upd_last_master_r ),
        .I5(\last_master_r_reg[2]_0 ),
        .O(\maintenance_request.maint_rank_r_lcl[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFA800A8)) 
    \maintenance_request.maint_sre_r_lcl_i_1 
       (.I0(maint_sre_r),
        .I1(inhbt_srx),
        .I2(app_sr_req),
        .I3(\maintenance_request.maint_sre_r_lcl_i_3_n_0 ),
        .I4(\maintenance_request.maint_grant_r [2]),
        .I5(\last_master_r_reg[2]_0 ),
        .O(\maintenance_request.maint_sre_ns ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \maintenance_request.maint_sre_r_lcl_i_3 
       (.I0(\maintenance_request.upd_last_master_r ),
        .I1(\maintenance_request.new_maint_rank_r ),
        .O(\maintenance_request.maint_sre_r_lcl_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1F1010101F101F10)) 
    \maintenance_request.maint_srx_r_lcl_i_1 
       (.I0(app_sr_req),
        .I1(inhbt_srx),
        .I2(maint_sre_r),
        .I3(\maintenance_request.maint_srx_r_lcl_reg ),
        .I4(\maintenance_request.maint_grant_r [2]),
        .I5(\maintenance_request.maint_sre_r_lcl_i_3_n_0 ),
        .O(app_sr_req_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \maintenance_request.maint_zq_r_lcl_i_1 
       (.I0(\maintenance_request.maint_zq_r_lcl_reg_0 ),
        .I1(\maintenance_request.new_maint_rank_r ),
        .I2(\maintenance_request.upd_last_master_r ),
        .I3(\maintenance_request.maint_grant_r [1]),
        .O(\maintenance_request.maint_zq_r_lcl_reg ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_round_robin_arb" *) 
module mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1
   (granted_col_r_reg,
    \grant_r_reg[3]_0 ,
    rd_wr_r_lcl_reg,
    Q,
    D,
    \grant_r_reg[0]_0 ,
    \periodic_rd_generation.read_this_rank_r1_reg ,
    \periodic_rd_generation.read_this_rank ,
    DIA,
    col_rd_wr,
    mc_cmd_ns,
    E,
    mc_odt_ns,
    \data_valid_2_1.offset_r_reg[0] ,
    offset_ns0,
    col_size,
    \grant_r_reg[1]_0 ,
    \grant_r_reg[3]_1 ,
    \grant_r_reg[1]_1 ,
    \grant_r_reg[2]_0 ,
    granted_col_r_reg_0,
    col_data_buf_addr,
    \grant_r_reg[3]_2 ,
    granted_col_r_reg_1,
    granted_col_r_reg_2,
    \grant_r_reg[3]_3 ,
    granted_col_r_reg_3,
    \cmd_pipe_plus.mc_data_offset_reg[0] ,
    col_rd_wr_r,
    \grant_r_reg[1]_2 ,
    \grant_r_reg[3]_4 ,
    \grant_r_reg[1]_3 ,
    \grant_r_reg[1]_4 ,
    \periodic_rd_generation.read_this_rank_r1 ,
    rd_this_rank_r,
    req_periodic_rd_r,
    \col_mux.col_periodic_rd_r ,
    \data_valid_2_1.offset_r_reg[0]_0 ,
    DIC,
    mc_aux_out_r_1,
    ddr3_ila_rdpath,
    mc_aux_out_r_2,
    rd_wr_r,
    \col_mux.col_size_r ,
    \grant_r[3]_i_3 ,
    \grant_r[2]_i_2 ,
    ofs_rdy_r,
    \grant_r[2]_i_2_0 ,
    \grant_r[3]_i_4 ,
    ofs_rdy_r_1,
    \grant_r[3]_i_5 ,
    ofs_rdy_r_2,
    \grant_r[2]_i_2_1 ,
    ofs_rdy_r_3,
    \last_master_r_reg[3]_0 ,
    req_data_buf_addr_r,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    wr_this_rank_r,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \cmd_pipe_plus.mc_address_reg[25]_0 ,
    \cmd_pipe_plus.mc_address_reg[25]_1 ,
    \cmd_pipe_plus.mc_address_reg[25]_2 ,
    auto_pre_r,
    auto_pre_r_4,
    auto_pre_r_5,
    auto_pre_r_6,
    req_bank_r,
    CLK);
  output granted_col_r_reg;
  output \grant_r_reg[3]_0 ;
  output rd_wr_r_lcl_reg;
  output [3:0]Q;
  output [0:0]D;
  output \grant_r_reg[0]_0 ;
  output \periodic_rd_generation.read_this_rank_r1_reg ;
  output \periodic_rd_generation.read_this_rank ;
  output [1:0]DIA;
  output col_rd_wr;
  output [0:0]mc_cmd_ns;
  output [0:0]E;
  output [0:0]mc_odt_ns;
  output [0:0]\data_valid_2_1.offset_r_reg[0] ;
  output offset_ns0;
  output col_size;
  output \grant_r_reg[1]_0 ;
  output \grant_r_reg[3]_1 ;
  output \grant_r_reg[1]_1 ;
  output \grant_r_reg[2]_0 ;
  output granted_col_r_reg_0;
  output [2:0]col_data_buf_addr;
  output \grant_r_reg[3]_2 ;
  output [10:0]granted_col_r_reg_1;
  output [2:0]granted_col_r_reg_2;
  output \grant_r_reg[3]_3 ;
  output granted_col_r_reg_3;
  input \cmd_pipe_plus.mc_data_offset_reg[0] ;
  input col_rd_wr_r;
  input \grant_r_reg[1]_2 ;
  input \grant_r_reg[3]_4 ;
  input \grant_r_reg[1]_3 ;
  input \grant_r_reg[1]_4 ;
  input \periodic_rd_generation.read_this_rank_r1 ;
  input [3:0]rd_this_rank_r;
  input [3:0]req_periodic_rd_r;
  input \col_mux.col_periodic_rd_r ;
  input \data_valid_2_1.offset_r_reg[0]_0 ;
  input [0:0]DIC;
  input mc_aux_out_r_1;
  input [0:0]ddr3_ila_rdpath;
  input mc_aux_out_r_2;
  input [3:0]rd_wr_r;
  input \col_mux.col_size_r ;
  input \grant_r[3]_i_3 ;
  input \grant_r[2]_i_2 ;
  input ofs_rdy_r;
  input \grant_r[2]_i_2_0 ;
  input \grant_r[3]_i_4 ;
  input ofs_rdy_r_1;
  input \grant_r[3]_i_5 ;
  input ofs_rdy_r_2;
  input \grant_r[2]_i_2_1 ;
  input ofs_rdy_r_3;
  input \last_master_r_reg[3]_0 ;
  input [15:0]req_data_buf_addr_r;
  input [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  input [3:0]wr_this_rank_r;
  input [9:0]\cmd_pipe_plus.mc_address_reg[25] ;
  input [9:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  input [9:0]\cmd_pipe_plus.mc_address_reg[25]_1 ;
  input [9:0]\cmd_pipe_plus.mc_address_reg[25]_2 ;
  input auto_pre_r;
  input auto_pre_r_4;
  input auto_pre_r_5;
  input auto_pre_r_6;
  input [11:0]req_bank_r;
  input CLK;

  wire CLK;
  wire [0:0]D;
  wire [1:0]DIA;
  wire [0:0]DIC;
  wire [0:0]E;
  wire [3:0]Q;
  wire auto_pre_r;
  wire auto_pre_r_4;
  wire auto_pre_r_5;
  wire auto_pre_r_6;
  wire \cmd_pipe_plus.mc_address[16]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[17]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[18]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[19]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[20]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[21]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[22]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[23]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[24]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[25]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[26]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[26]_i_3_n_0 ;
  wire [9:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [9:0]\cmd_pipe_plus.mc_address_reg[25]_0 ;
  wire [9:0]\cmd_pipe_plus.mc_address_reg[25]_1 ;
  wire [9:0]\cmd_pipe_plus.mc_address_reg[25]_2 ;
  wire \cmd_pipe_plus.mc_bank[3]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[4]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[5]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_data_offset_reg[0] ;
  wire [2:0]col_data_buf_addr;
  wire \col_mux.col_periodic_rd_r ;
  wire \col_mux.col_periodic_rd_r_i_2_n_0 ;
  wire \col_mux.col_size_r ;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire col_size;
  wire [0:0]\data_valid_2_1.offset_r_reg[0] ;
  wire \data_valid_2_1.offset_r_reg[0]_0 ;
  wire [0:0]ddr3_ila_rdpath;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire \grant_r[0]_i_1__0_n_0 ;
  wire \grant_r[1]_i_1_n_0 ;
  wire \grant_r[2]_i_1__0_n_0 ;
  wire \grant_r[2]_i_2 ;
  wire \grant_r[2]_i_2_0 ;
  wire \grant_r[2]_i_2_1 ;
  wire \grant_r[2]_i_3_n_0 ;
  wire \grant_r[3]_i_1_n_0 ;
  wire \grant_r[3]_i_2_n_0 ;
  wire \grant_r[3]_i_3 ;
  wire \grant_r[3]_i_4 ;
  wire \grant_r[3]_i_5 ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[1]_2 ;
  wire \grant_r_reg[1]_3 ;
  wire \grant_r_reg[1]_4 ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire \grant_r_reg[3]_3 ;
  wire \grant_r_reg[3]_4 ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire [10:0]granted_col_r_reg_1;
  wire [2:0]granted_col_r_reg_2;
  wire granted_col_r_reg_3;
  wire [3:0]last_master_r;
  wire \last_master_r[0]_i_1_n_0 ;
  wire \last_master_r[1]_i_1_n_0 ;
  wire \last_master_r[2]_i_1__0_n_0 ;
  wire \last_master_r[3]_i_1_n_0 ;
  wire \last_master_r_reg[3]_0 ;
  wire mc_aux_out_r_1;
  wire mc_aux_out_r_2;
  wire [0:0]mc_cmd_ns;
  wire [0:0]mc_odt_ns;
  wire offset_ns0;
  wire ofs_rdy_r;
  wire ofs_rdy_r_1;
  wire ofs_rdy_r_2;
  wire ofs_rdy_r_3;
  wire \periodic_rd_generation.read_this_rank ;
  wire \periodic_rd_generation.read_this_rank_r1 ;
  wire \periodic_rd_generation.read_this_rank_r1_reg ;
  wire \periodic_rd_generation.read_this_rank_r_i_2_n_0 ;
  wire [3:0]rd_this_rank_r;
  wire [3:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_10_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_12_n_0 ;
  wire \read_fifo.fifo_ram[0].RAM32M0_i_13_n_0 ;
  wire \read_fifo.fifo_ram[1].RAM32M0_i_2_n_0 ;
  wire [11:0]req_bank_r;
  wire [15:0]req_data_buf_addr_r;
  wire [3:0]req_periodic_rd_r;
  wire \rtw_timer.rtw_cnt_r[2]_i_3_n_0 ;
  wire [3:0]wr_this_rank_r;
  wire \wtr_timer.wtr_cnt_r[2]_i_3_n_0 ;

  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[16]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(\cmd_pipe_plus.mc_address_reg[25] [0]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[16]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[26]_i_3_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [0]),
        .O(granted_col_r_reg_1[0]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[16]_i_2 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(Q[3]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_2 [0]),
        .O(\cmd_pipe_plus.mc_address[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[17]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(\cmd_pipe_plus.mc_address_reg[25] [1]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[17]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[26]_i_3_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [1]),
        .O(granted_col_r_reg_1[1]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[17]_i_2 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(Q[3]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [1]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_2 [1]),
        .O(\cmd_pipe_plus.mc_address[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[18]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(\cmd_pipe_plus.mc_address_reg[25] [2]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[18]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[26]_i_3_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [2]),
        .O(granted_col_r_reg_1[2]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[18]_i_2 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(Q[3]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [2]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_2 [2]),
        .O(\cmd_pipe_plus.mc_address[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[19]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(\cmd_pipe_plus.mc_address_reg[25] [3]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[19]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[26]_i_3_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [3]),
        .O(granted_col_r_reg_1[3]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[19]_i_2 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(Q[3]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_2 [3]),
        .O(\cmd_pipe_plus.mc_address[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[20]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(\cmd_pipe_plus.mc_address_reg[25] [4]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[20]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[26]_i_3_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [4]),
        .O(granted_col_r_reg_1[4]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[20]_i_2 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(Q[3]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_2 [4]),
        .O(\cmd_pipe_plus.mc_address[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[21]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(\cmd_pipe_plus.mc_address_reg[25] [5]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[21]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[26]_i_3_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [5]),
        .O(granted_col_r_reg_1[5]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[21]_i_2 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(Q[3]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_2 [5]),
        .O(\cmd_pipe_plus.mc_address[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[22]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(\cmd_pipe_plus.mc_address_reg[25] [6]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[22]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[26]_i_3_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [6]),
        .O(granted_col_r_reg_1[6]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[22]_i_2 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(Q[3]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [6]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_2 [6]),
        .O(\cmd_pipe_plus.mc_address[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[23]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(\cmd_pipe_plus.mc_address_reg[25] [7]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[23]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[26]_i_3_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [7]),
        .O(granted_col_r_reg_1[7]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[23]_i_2 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(Q[3]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [7]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_2 [7]),
        .O(\cmd_pipe_plus.mc_address[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[24]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(\cmd_pipe_plus.mc_address_reg[25] [8]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[24]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[26]_i_3_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [8]),
        .O(granted_col_r_reg_1[8]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[24]_i_2 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(Q[3]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [8]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_2 [8]),
        .O(\cmd_pipe_plus.mc_address[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[25]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(\cmd_pipe_plus.mc_address_reg[25] [9]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[25]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[26]_i_3_n_0 ),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_0 [9]),
        .O(granted_col_r_reg_1[9]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[25]_i_2 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(Q[3]),
        .I2(\cmd_pipe_plus.mc_address_reg[25]_1 [9]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\cmd_pipe_plus.mc_address_reg[25]_2 [9]),
        .O(\cmd_pipe_plus.mc_address[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_address[26]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(auto_pre_r),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_address[26]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[26]_i_3_n_0 ),
        .I5(auto_pre_r_4),
        .O(granted_col_r_reg_1[10]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_address[26]_i_2 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(Q[3]),
        .I2(auto_pre_r_5),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(auto_pre_r_6),
        .O(\cmd_pipe_plus.mc_address[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cmd_pipe_plus.mc_address[26]_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\cmd_pipe_plus.mc_address[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_bank[3]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(req_bank_r[9]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_bank[3]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[26]_i_3_n_0 ),
        .I5(req_bank_r[0]),
        .O(granted_col_r_reg_2[0]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_bank[3]_i_2 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(Q[3]),
        .I2(req_bank_r[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(req_bank_r[6]),
        .O(\cmd_pipe_plus.mc_bank[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_bank[4]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(req_bank_r[10]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_bank[4]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[26]_i_3_n_0 ),
        .I5(req_bank_r[1]),
        .O(granted_col_r_reg_2[1]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_bank[4]_i_2 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(Q[3]),
        .I2(req_bank_r[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(req_bank_r[7]),
        .O(\cmd_pipe_plus.mc_bank[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFDFDF00DF00)) 
    \cmd_pipe_plus.mc_bank[5]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(req_bank_r[11]),
        .I2(Q[3]),
        .I3(\cmd_pipe_plus.mc_bank[5]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[26]_i_3_n_0 ),
        .I5(req_bank_r[2]),
        .O(granted_col_r_reg_2[2]));
  LUT6 #(
    .INIT(64'hFFFFFDDDDDDDFDDD)) 
    \cmd_pipe_plus.mc_bank[5]_i_2 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(Q[3]),
        .I2(req_bank_r[5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(req_bank_r[8]),
        .O(\cmd_pipe_plus.mc_bank[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cmd_pipe_plus.mc_cmd[1]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(\grant_r_reg[3]_0 ),
        .O(mc_cmd_ns));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cmd_pipe_plus.mc_data_offset[5]_i_1 
       (.I0(\grant_r_reg[3]_0 ),
        .I1(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .O(granted_col_r_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cmd_pipe_plus.mc_data_offset_1[2]_i_1 
       (.I0(\grant_r_reg[3]_0 ),
        .I1(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .O(granted_col_r_reg));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \cmd_pipe_plus.mc_data_offset_1[2]_i_2 
       (.I0(rd_wr_r_lcl_reg),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(col_rd_wr_r),
        .O(\grant_r_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \cmd_pipe_plus.mc_odt[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(\grant_r_reg[3]_0 ),
        .I2(mc_aux_out_r_1),
        .I3(ddr3_ila_rdpath),
        .I4(mc_aux_out_r_2),
        .O(mc_odt_ns));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \cmd_pipe_plus.mc_ras_n[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .O(\grant_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cmd_pipe_plus.mc_we_n[1]_i_1 
       (.I0(rd_wr_r_lcl_reg),
        .I1(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .O(D));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    \col_mux.col_periodic_rd_r_i_1 
       (.I0(\col_mux.col_periodic_rd_r_i_2_n_0 ),
        .I1(req_periodic_rd_r[2]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(req_periodic_rd_r[3]),
        .O(DIA[1]));
  LUT6 #(
    .INIT(64'h1D3F1D3F1D0C1D3F)) 
    \col_mux.col_periodic_rd_r_i_2 
       (.I0(req_periodic_rd_r[0]),
        .I1(Q[1]),
        .I2(req_periodic_rd_r[1]),
        .I3(Q[0]),
        .I4(\col_mux.col_periodic_rd_r ),
        .I5(\data_valid_2_1.offset_r_reg[0]_0 ),
        .O(\col_mux.col_periodic_rd_r_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \col_mux.col_rd_wr_r_i_1 
       (.I0(\grant_r_reg[3]_0 ),
        .O(col_rd_wr));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \col_mux.col_size_r_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\data_valid_2_1.offset_r_reg[0]_0 ),
        .I5(\col_mux.col_size_r ),
        .O(col_size));
  LUT6 #(
    .INIT(64'h00000000FFFB0000)) 
    \data_valid_2_1.offset_r[0]_i_1 
       (.I0(\col_mux.col_size_r ),
        .I1(\read_fifo.fifo_ram[1].RAM32M0_i_2_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I5(\data_valid_2_1.offset_r_reg[0]_0 ),
        .O(offset_ns0));
  LUT6 #(
    .INIT(64'h00000000404040F0)) 
    \grant_r[0]_i_1__0 
       (.I0(\grant_r_reg[1]_2 ),
        .I1(\grant_r_reg[3]_4 ),
        .I2(\grant_r[2]_i_3_n_0 ),
        .I3(\last_master_r[0]_i_1_n_0 ),
        .I4(\last_master_r[1]_i_1_n_0 ),
        .I5(\grant_r_reg[1]_3 ),
        .O(\grant_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0008888800080008)) 
    \grant_r[1]_i_1 
       (.I0(\grant_r[3]_i_2_n_0 ),
        .I1(\grant_r_reg[1]_4 ),
        .I2(\last_master_r[1]_i_1_n_0 ),
        .I3(\last_master_r[2]_i_1__0_n_0 ),
        .I4(\grant_r_reg[1]_2 ),
        .I5(\grant_r_reg[1]_3 ),
        .O(\grant_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000404040F0)) 
    \grant_r[2]_i_1__0 
       (.I0(\grant_r_reg[1]_4 ),
        .I1(\grant_r_reg[1]_3 ),
        .I2(\grant_r[2]_i_3_n_0 ),
        .I3(\last_master_r[2]_i_1__0_n_0 ),
        .I4(\last_master_r[3]_i_1_n_0 ),
        .I5(\grant_r_reg[3]_4 ),
        .O(\grant_r[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \grant_r[2]_i_3 
       (.I0(\grant_r_reg[1]_2 ),
        .I1(\last_master_r[2]_i_1__0_n_0 ),
        .I2(\grant_r_reg[1]_4 ),
        .I3(\last_master_r[0]_i_1_n_0 ),
        .O(\grant_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \grant_r[2]_i_4__0 
       (.I0(\grant_r[2]_i_2_1 ),
        .I1(\grant_r[2]_i_2 ),
        .I2(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I3(ofs_rdy_r_3),
        .I4(Q[0]),
        .I5(\grant_r[2]_i_2_0 ),
        .O(granted_col_r_reg_0));
  LUT6 #(
    .INIT(64'h0008888800080008)) 
    \grant_r[3]_i_1 
       (.I0(\grant_r[3]_i_2_n_0 ),
        .I1(\grant_r_reg[1]_2 ),
        .I2(\last_master_r[0]_i_1_n_0 ),
        .I3(\last_master_r[3]_i_1_n_0 ),
        .I4(\grant_r_reg[1]_4 ),
        .I5(\grant_r_reg[3]_4 ),
        .O(\grant_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \grant_r[3]_i_10 
       (.I0(\grant_r[3]_i_5 ),
        .I1(\grant_r[2]_i_2 ),
        .I2(Q[2]),
        .I3(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I4(ofs_rdy_r_2),
        .I5(\grant_r[2]_i_2_0 ),
        .O(\grant_r_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \grant_r[3]_i_2 
       (.I0(\last_master_r[3]_i_1_n_0 ),
        .I1(\grant_r_reg[1]_3 ),
        .I2(\grant_r_reg[3]_4 ),
        .I3(\last_master_r[1]_i_1_n_0 ),
        .O(\grant_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \grant_r[3]_i_7 
       (.I0(\grant_r[3]_i_3 ),
        .I1(\grant_r[2]_i_2 ),
        .I2(Q[3]),
        .I3(ofs_rdy_r),
        .I4(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I5(\grant_r[2]_i_2_0 ),
        .O(\grant_r_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \grant_r[3]_i_9__0 
       (.I0(\grant_r[3]_i_4 ),
        .I1(\grant_r[2]_i_2 ),
        .I2(Q[1]),
        .I3(ofs_rdy_r_1),
        .I4(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I5(\grant_r[2]_i_2_0 ),
        .O(\grant_r_reg[1]_1 ));
  FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \grant_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \grant_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[0]_i_1 
       (.I0(last_master_r[0]),
        .I1(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I2(Q[0]),
        .I3(\last_master_r_reg[3]_0 ),
        .O(\last_master_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[1]_i_1 
       (.I0(last_master_r[1]),
        .I1(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I2(Q[1]),
        .I3(\last_master_r_reg[3]_0 ),
        .O(\last_master_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[2]_i_1__0 
       (.I0(last_master_r[2]),
        .I1(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I2(Q[2]),
        .I3(\last_master_r_reg[3]_0 ),
        .O(\last_master_r[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \last_master_r[3]_i_1 
       (.I0(\last_master_r_reg[3]_0 ),
        .I1(last_master_r[3]),
        .I2(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I3(Q[3]),
        .O(\last_master_r[3]_i_1_n_0 ));
  FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[0]_i_1_n_0 ),
        .Q(last_master_r[0]),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[1]_i_1_n_0 ),
        .Q(last_master_r[1]),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[2]_i_1__0_n_0 ),
        .Q(last_master_r[2]),
        .R(1'b0));
  FDRE \last_master_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[3]_i_1_n_0 ),
        .Q(last_master_r[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \periodic_rd_generation.periodic_rd_timer_r[2]_i_2 
       (.I0(\periodic_rd_generation.read_this_rank_r1 ),
        .I1(\periodic_rd_generation.read_this_rank_r_i_2_n_0 ),
        .I2(Q[2]),
        .I3(rd_this_rank_r[2]),
        .I4(Q[1]),
        .I5(rd_this_rank_r[1]),
        .O(\periodic_rd_generation.read_this_rank_r1_reg ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \periodic_rd_generation.read_this_rank_r_i_1 
       (.I0(\periodic_rd_generation.read_this_rank_r_i_2_n_0 ),
        .I1(Q[2]),
        .I2(rd_this_rank_r[2]),
        .I3(Q[1]),
        .I4(rd_this_rank_r[1]),
        .O(\periodic_rd_generation.read_this_rank ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \periodic_rd_generation.read_this_rank_r_i_2 
       (.I0(Q[0]),
        .I1(rd_this_rank_r[0]),
        .I2(Q[3]),
        .I3(rd_this_rank_r[3]),
        .O(\periodic_rd_generation.read_this_rank_r_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ras_timer_zero_r_i_3
       (.I0(Q[1]),
        .I1(rd_wr_r[1]),
        .O(\grant_r_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_1 
       (.I0(req_data_buf_addr_r[15]),
        .I1(Q[3]),
        .I2(req_data_buf_addr_r[11]),
        .I3(Q[2]),
        .I4(\read_fifo.fifo_ram[0].RAM32M0_i_10_n_0 ),
        .O(DIA[0]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_10 
       (.I0(req_data_buf_addr_r[3]),
        .I1(Q[0]),
        .I2(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [3]),
        .I3(req_data_buf_addr_r[7]),
        .I4(Q[1]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_11 
       (.I0(req_data_buf_addr_r[6]),
        .I1(Q[1]),
        .I2(req_data_buf_addr_r[2]),
        .I3(Q[0]),
        .I4(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [2]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_12 
       (.I0(req_data_buf_addr_r[1]),
        .I1(Q[0]),
        .I2(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [1]),
        .I3(req_data_buf_addr_r[5]),
        .I4(Q[1]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_13 
       (.I0(req_data_buf_addr_r[0]),
        .I1(Q[0]),
        .I2(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [0]),
        .I3(req_data_buf_addr_r[4]),
        .I4(Q[1]),
        .O(\read_fifo.fifo_ram[0].RAM32M0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_2 
       (.I0(req_data_buf_addr_r[14]),
        .I1(Q[3]),
        .I2(req_data_buf_addr_r[10]),
        .I3(Q[2]),
        .I4(\read_fifo.fifo_ram[0].RAM32M0_i_11_n_0 ),
        .O(col_data_buf_addr[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_3 
       (.I0(req_data_buf_addr_r[13]),
        .I1(Q[3]),
        .I2(req_data_buf_addr_r[9]),
        .I3(Q[2]),
        .I4(\read_fifo.fifo_ram[0].RAM32M0_i_12_n_0 ),
        .O(col_data_buf_addr[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \read_fifo.fifo_ram[0].RAM32M0_i_4 
       (.I0(req_data_buf_addr_r[12]),
        .I1(Q[3]),
        .I2(req_data_buf_addr_r[8]),
        .I3(Q[2]),
        .I4(\read_fifo.fifo_ram[0].RAM32M0_i_13_n_0 ),
        .O(col_data_buf_addr[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFBAA)) 
    \read_fifo.fifo_ram[1].RAM32M0_i_1 
       (.I0(DIC),
        .I1(\col_mux.col_size_r ),
        .I2(\data_valid_2_1.offset_r_reg[0]_0 ),
        .I3(\read_fifo.fifo_ram[1].RAM32M0_i_2_n_0 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\data_valid_2_1.offset_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_fifo.fifo_ram[1].RAM32M0_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\read_fifo.fifo_ram[1].RAM32M0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \read_fifo.head_r[4]_i_1 
       (.I0(DIC),
        .I1(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I2(\grant_r_reg[3]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'hEFEAEAEA)) 
    \rtw_timer.rtw_cnt_r[2]_i_2 
       (.I0(\rtw_timer.rtw_cnt_r[2]_i_3_n_0 ),
        .I1(rd_wr_r[3]),
        .I2(Q[3]),
        .I3(rd_wr_r[2]),
        .I4(Q[2]),
        .O(rd_wr_r_lcl_reg));
  LUT6 #(
    .INIT(64'h0203020002000200)) 
    \rtw_timer.rtw_cnt_r[2]_i_3 
       (.I0(rd_wr_r[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(rd_wr_r[0]),
        .I5(Q[0]),
        .O(\rtw_timer.rtw_cnt_r[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \starve_limit_cntr_r[2]_i_2__2 
       (.I0(Q[3]),
        .I1(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .O(\grant_r_reg[3]_3 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \wtr_timer.wtr_cnt_r[2]_i_2 
       (.I0(Q[3]),
        .I1(wr_this_rank_r[3]),
        .I2(Q[0]),
        .I3(wr_this_rank_r[0]),
        .I4(\wtr_timer.wtr_cnt_r[2]_i_3_n_0 ),
        .O(\grant_r_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \wtr_timer.wtr_cnt_r[2]_i_3 
       (.I0(wr_this_rank_r[1]),
        .I1(Q[1]),
        .I2(wr_this_rank_r[2]),
        .I3(Q[2]),
        .O(\wtr_timer.wtr_cnt_r[2]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_round_robin_arb" *) 
module mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1_3
   (\grant_r_reg[0]_0 ,
    rnk_config_valid_r_lcl_reg,
    rnk_config_strobe_ns,
    \genblk3[1].rnk_config_strobe_r_reg[1] ,
    rnk_config_0,
    rnk_config_strobe,
    rnk_config_r,
    \rnk_config_r_reg[0] ,
    rnk_config_valid_r,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[2]_1 ,
    p_15_in,
    \grant_r_reg[2]_2 ,
    \grant_r_reg[2]_3 ,
    \grant_r_reg[2]_4 ,
    p_15_in_0,
    \rnk_config_strobe_r_reg[0] ,
    rnk_config_strobe_0,
    CLK);
  output \grant_r_reg[0]_0 ;
  output rnk_config_valid_r_lcl_reg;
  output rnk_config_strobe_ns;
  output \genblk3[1].rnk_config_strobe_r_reg[1] ;
  output rnk_config_0;
  input rnk_config_strobe;
  input rnk_config_r;
  input \rnk_config_r_reg[0] ;
  input rnk_config_valid_r;
  input \grant_r_reg[2]_0 ;
  input \grant_r_reg[2]_1 ;
  input p_15_in;
  input \grant_r_reg[2]_2 ;
  input \grant_r_reg[2]_3 ;
  input \grant_r_reg[2]_4 ;
  input p_15_in_0;
  input \rnk_config_strobe_r_reg[0] ;
  input [4:0]rnk_config_strobe_0;
  input CLK;

  wire CLK;
  wire \genblk3[1].rnk_config_strobe_r_reg[1] ;
  wire [3:0]grant_config_r;
  wire \grant_r[0]_i_1__1_n_0 ;
  wire \grant_r[1]_i_1__0_n_0 ;
  wire \grant_r[2]_i_1__1_n_0 ;
  wire \grant_r[2]_i_2__1_n_0 ;
  wire \grant_r[2]_i_3__0_n_0 ;
  wire \grant_r[2]_i_4__1_n_0 ;
  wire \grant_r[3]_i_1__0_n_0 ;
  wire \grant_r[3]_i_2__0_n_0 ;
  wire \grant_r[3]_i_3__1_n_0 ;
  wire \grant_r[3]_i_4__1_n_0 ;
  wire \grant_r[3]_i_5__1_n_0 ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[2]_3 ;
  wire \grant_r_reg[2]_4 ;
  wire [3:0]last_master_r;
  wire \last_master_r[0]_i_1__0_n_0 ;
  wire \last_master_r[1]_i_1__0_n_0 ;
  wire \last_master_r[2]_i_1__1_n_0 ;
  wire \last_master_r[3]_i_1__0_n_0 ;
  wire p_15_in;
  wire p_15_in_0;
  wire rnk_config_0;
  wire rnk_config_r;
  wire \rnk_config_r[0]_i_2_n_0 ;
  wire \rnk_config_r_reg[0] ;
  wire rnk_config_strobe;
  wire [4:0]rnk_config_strobe_0;
  wire rnk_config_strobe_ns;
  wire \rnk_config_strobe_r_reg[0] ;
  wire rnk_config_valid_r;
  wire rnk_config_valid_r_lcl_reg;

  LUT6 #(
    .INIT(64'h00000000404040F0)) 
    \grant_r[0]_i_1__1 
       (.I0(\grant_r[3]_i_3__1_n_0 ),
        .I1(\grant_r[3]_i_5__1_n_0 ),
        .I2(\grant_r[2]_i_3__0_n_0 ),
        .I3(\last_master_r[0]_i_1__0_n_0 ),
        .I4(\last_master_r[1]_i_1__0_n_0 ),
        .I5(\grant_r[2]_i_2__1_n_0 ),
        .O(\grant_r[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h202020AA00000000)) 
    \grant_r[1]_i_1__0 
       (.I0(\grant_r[3]_i_2__0_n_0 ),
        .I1(\grant_r[3]_i_3__1_n_0 ),
        .I2(\grant_r[2]_i_2__1_n_0 ),
        .I3(\last_master_r[1]_i_1__0_n_0 ),
        .I4(\last_master_r[2]_i_1__1_n_0 ),
        .I5(\grant_r[3]_i_4__1_n_0 ),
        .O(\grant_r[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000404040F0)) 
    \grant_r[2]_i_1__1 
       (.I0(\grant_r[3]_i_4__1_n_0 ),
        .I1(\grant_r[2]_i_2__1_n_0 ),
        .I2(\grant_r[2]_i_3__0_n_0 ),
        .I3(\grant_r[2]_i_4__1_n_0 ),
        .I4(\last_master_r[3]_i_1__0_n_0 ),
        .I5(\grant_r[3]_i_5__1_n_0 ),
        .O(\grant_r[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \grant_r[2]_i_2__1 
       (.I0(\genblk3[1].rnk_config_strobe_r_reg[1] ),
        .I1(\grant_r_reg[0]_0 ),
        .I2(\grant_r_reg[2]_0 ),
        .I3(\grant_r_reg[2]_1 ),
        .O(\grant_r[2]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    \grant_r[2]_i_3__0 
       (.I0(\grant_r[3]_i_3__1_n_0 ),
        .I1(\last_master_r[2]_i_1__1_n_0 ),
        .I2(\grant_r[3]_i_4__1_n_0 ),
        .I3(\last_master_r[0]_i_1__0_n_0 ),
        .O(\grant_r[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \grant_r[2]_i_4__1 
       (.I0(grant_config_r[2]),
        .I1(rnk_config_strobe),
        .I2(last_master_r[2]),
        .O(\grant_r[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0800080008008888)) 
    \grant_r[3]_i_1__0 
       (.I0(\grant_r[3]_i_2__0_n_0 ),
        .I1(\grant_r[3]_i_3__1_n_0 ),
        .I2(\grant_r[3]_i_4__1_n_0 ),
        .I3(\grant_r[3]_i_5__1_n_0 ),
        .I4(\last_master_r[0]_i_1__0_n_0 ),
        .I5(\last_master_r[3]_i_1__0_n_0 ),
        .O(\grant_r[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \grant_r[3]_i_2__0 
       (.I0(\last_master_r[3]_i_1__0_n_0 ),
        .I1(\grant_r[2]_i_2__1_n_0 ),
        .I2(\grant_r[3]_i_5__1_n_0 ),
        .I3(\last_master_r[1]_i_1__0_n_0 ),
        .O(\grant_r[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \grant_r[3]_i_3__1 
       (.I0(\genblk3[1].rnk_config_strobe_r_reg[1] ),
        .I1(\grant_r_reg[0]_0 ),
        .I2(p_15_in_0),
        .I3(\rnk_config_strobe_r_reg[0] ),
        .O(\grant_r[3]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \grant_r[3]_i_4__1 
       (.I0(\genblk3[1].rnk_config_strobe_r_reg[1] ),
        .I1(\grant_r_reg[0]_0 ),
        .I2(p_15_in),
        .I3(\grant_r_reg[2]_2 ),
        .O(\grant_r[3]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \grant_r[3]_i_5__1 
       (.I0(\genblk3[1].rnk_config_strobe_r_reg[1] ),
        .I1(\grant_r_reg[0]_0 ),
        .I2(\grant_r_reg[2]_3 ),
        .I3(\grant_r_reg[2]_4 ),
        .O(\grant_r[3]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h00001500FFFFFFFF)) 
    \grant_r[3]_i_6__1 
       (.I0(\rnk_config_r[0]_i_2_n_0 ),
        .I1(grant_config_r[0]),
        .I2(rnk_config_strobe),
        .I3(rnk_config_r),
        .I4(\rnk_config_r_reg[0] ),
        .I5(rnk_config_valid_r),
        .O(\grant_r_reg[0]_0 ));
  FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[0]_i_1__1_n_0 ),
        .Q(grant_config_r[0]),
        .R(1'b0));
  FDRE \grant_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[1]_i_1__0_n_0 ),
        .Q(grant_config_r[1]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[2]_i_1__1_n_0 ),
        .Q(grant_config_r[2]),
        .R(1'b0));
  FDRE \grant_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[3]_i_1__0_n_0 ),
        .Q(grant_config_r[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[0]_i_1__0 
       (.I0(last_master_r[0]),
        .I1(rnk_config_strobe),
        .I2(grant_config_r[0]),
        .I3(\rnk_config_r_reg[0] ),
        .O(\last_master_r[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[1]_i_1__0 
       (.I0(last_master_r[1]),
        .I1(rnk_config_strobe),
        .I2(grant_config_r[1]),
        .I3(\rnk_config_r_reg[0] ),
        .O(\last_master_r[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[2]_i_1__1 
       (.I0(last_master_r[2]),
        .I1(rnk_config_strobe),
        .I2(grant_config_r[2]),
        .I3(\rnk_config_r_reg[0] ),
        .O(\last_master_r[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \last_master_r[3]_i_1__0 
       (.I0(\rnk_config_r_reg[0] ),
        .I1(last_master_r[3]),
        .I2(rnk_config_strobe),
        .I3(grant_config_r[3]),
        .O(\last_master_r[3]_i_1__0_n_0 ));
  FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[0]_i_1__0_n_0 ),
        .Q(last_master_r[0]),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[1]_i_1__0_n_0 ),
        .Q(last_master_r[1]),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[2]_i_1__1_n_0 ),
        .Q(last_master_r[2]),
        .R(1'b0));
  FDRE \last_master_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[3]_i_1__0_n_0 ),
        .Q(last_master_r[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    override_demand_r_i_1
       (.I0(rnk_config_strobe_0[0]),
        .I1(rnk_config_strobe_0[3]),
        .I2(rnk_config_strobe_0[4]),
        .I3(rnk_config_strobe_0[1]),
        .I4(rnk_config_strobe),
        .I5(rnk_config_strobe_0[2]),
        .O(\genblk3[1].rnk_config_strobe_r_reg[1] ));
  LUT5 #(
    .INIT(32'h00000444)) 
    \rnk_config_r[0]_i_1 
       (.I0(\rnk_config_r_reg[0] ),
        .I1(rnk_config_r),
        .I2(rnk_config_strobe),
        .I3(grant_config_r[0]),
        .I4(\rnk_config_r[0]_i_2_n_0 ),
        .O(rnk_config_0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \rnk_config_r[0]_i_2 
       (.I0(grant_config_r[3]),
        .I1(grant_config_r[1]),
        .I2(grant_config_r[2]),
        .I3(rnk_config_strobe),
        .O(\rnk_config_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \rnk_config_strobe_r[0]_i_1 
       (.I0(\grant_r[3]_i_4__1_n_0 ),
        .I1(\grant_r[2]_i_2__1_n_0 ),
        .I2(\grant_r[3]_i_3__1_n_0 ),
        .I3(\grant_r[3]_i_5__1_n_0 ),
        .O(rnk_config_strobe_ns));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    rnk_config_valid_r_lcl_i_1
       (.I0(\grant_r[3]_i_4__1_n_0 ),
        .I1(\grant_r[2]_i_2__1_n_0 ),
        .I2(\grant_r[3]_i_3__1_n_0 ),
        .I3(\grant_r[3]_i_5__1_n_0 ),
        .I4(rnk_config_valid_r),
        .O(rnk_config_valid_r_lcl_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_round_robin_arb" *) 
module mig_7series_nosysclock_mig_7series_v4_2_round_robin_arb__parameterized1_4
   (D,
    Q,
    mc_ras_n_ns,
    mc_cas_n_ns,
    mc_cs_n_ns,
    \grant_r_reg[0]_0 ,
    \grant_r_reg[0]_1 ,
    \grant_r_reg[1]_0 ,
    act_this_rank,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[3]_1 ,
    \grant_r_reg[0]_2 ,
    act_wait_r_lcl_reg,
    act_wait_r_lcl_reg_0,
    \grant_r_reg[1]_1 ,
    \grant_r_reg[3]_2 ,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[0]_3 ,
    demand_act_priority_r_reg,
    demand_act_priority_r_reg_0,
    \grant_r_reg[1]_2 ,
    \grant_r_reg[1]_3 ,
    \grant_r_reg[1]_4 ,
    \grant_r_reg[3]_3 ,
    \grant_r_reg[1]_5 ,
    row_cmd_wr,
    \cmd_pipe_plus.mc_cs_n_reg[0] ,
    \cmd_pipe_plus.mc_cas_n_reg[0] ,
    maint_zq_r,
    maint_srx_r,
    sent_row,
    maint_rank_r,
    req_row_r,
    \cmd_pipe_plus.mc_address_reg[15] ,
    req_bank_r,
    act_this_rank_r,
    inhbt_act_faw_r,
    demand_act_priority_r,
    demand_act_priority_r_7,
    \grant_r[3]_i_2__1 ,
    demand_act_priority_r_8,
    demand_act_priority_r_9,
    CLK);
  output [0:0]D;
  output [3:0]Q;
  output [0:0]mc_ras_n_ns;
  output [0:0]mc_cas_n_ns;
  output [0:0]mc_cs_n_ns;
  output [15:0]\grant_r_reg[0]_0 ;
  output [2:0]\grant_r_reg[0]_1 ;
  output \grant_r_reg[1]_0 ;
  output act_this_rank;
  output \grant_r_reg[3]_0 ;
  output \grant_r_reg[3]_1 ;
  output \grant_r_reg[0]_2 ;
  output act_wait_r_lcl_reg;
  output act_wait_r_lcl_reg_0;
  output \grant_r_reg[1]_1 ;
  output \grant_r_reg[3]_2 ;
  output \grant_r_reg[2]_0 ;
  output \grant_r_reg[0]_3 ;
  output demand_act_priority_r_reg;
  output demand_act_priority_r_reg_0;
  output \grant_r_reg[1]_2 ;
  input \grant_r_reg[1]_3 ;
  input \grant_r_reg[1]_4 ;
  input \grant_r_reg[3]_3 ;
  input \grant_r_reg[1]_5 ;
  input [3:0]row_cmd_wr;
  input \cmd_pipe_plus.mc_cs_n_reg[0] ;
  input \cmd_pipe_plus.mc_cas_n_reg[0] ;
  input maint_zq_r;
  input maint_srx_r;
  input sent_row;
  input maint_rank_r;
  input [59:0]req_row_r;
  input [3:0]\cmd_pipe_plus.mc_address_reg[15] ;
  input [11:0]req_bank_r;
  input [3:0]act_this_rank_r;
  input inhbt_act_faw_r;
  input demand_act_priority_r;
  input demand_act_priority_r_7;
  input \grant_r[3]_i_2__1 ;
  input demand_act_priority_r_8;
  input demand_act_priority_r_9;
  input CLK;

  wire CLK;
  wire [0:0]D;
  wire [3:0]Q;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire \cmd_pipe_plus.mc_address[0]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[10]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[10]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_address[11]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[12]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[13]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[14]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[15]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[1]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[2]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[3]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[4]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[5]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[6]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[7]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[8]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[9]_i_2_n_0 ;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[15] ;
  wire \cmd_pipe_plus.mc_bank[0]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[1]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[2]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_cas_n_reg[0] ;
  wire \cmd_pipe_plus.mc_cs_n_reg[0] ;
  wire \cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_ras_n[0]_i_3_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[0]_i_3_n_0 ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_7;
  wire demand_act_priority_r_8;
  wire demand_act_priority_r_9;
  wire demand_act_priority_r_reg;
  wire demand_act_priority_r_reg_0;
  wire \grant_r[0]_i_1__2_n_0 ;
  wire \grant_r[1]_i_1__2_n_0 ;
  wire \grant_r[2]_i_1__2_n_0 ;
  wire \grant_r[2]_i_3__1_n_0 ;
  wire \grant_r[3]_i_14_n_0 ;
  wire \grant_r[3]_i_17_n_0 ;
  wire \grant_r[3]_i_1__1_n_0 ;
  wire \grant_r[3]_i_2__1 ;
  wire \grant_r[3]_i_5__0_n_0 ;
  wire [15:0]\grant_r_reg[0]_0 ;
  wire [2:0]\grant_r_reg[0]_1 ;
  wire \grant_r_reg[0]_2 ;
  wire \grant_r_reg[0]_3 ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[1]_2 ;
  wire \grant_r_reg[1]_3 ;
  wire \grant_r_reg[1]_4 ;
  wire \grant_r_reg[1]_5 ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire \grant_r_reg[3]_3 ;
  wire \inhbt_act_faw.SRLC32E0_i_3_n_0 ;
  wire inhbt_act_faw_r;
  wire [3:0]last_master_r;
  wire \last_master_r[0]_i_1__1_n_0 ;
  wire \last_master_r[1]_i_1__1_n_0 ;
  wire \last_master_r[2]_i_1__2_n_0 ;
  wire \last_master_r[3]_i_1__1_n_0 ;
  wire maint_rank_r;
  wire maint_srx_r;
  wire maint_zq_r;
  wire [0:0]mc_cas_n_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_ras_n_ns;
  wire [11:0]req_bank_r;
  wire [59:0]req_row_r;
  wire [3:0]row_cmd_wr;
  wire sent_row;

  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[0]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[0]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[0]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[15]),
        .I2(req_row_r[30]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[45]),
        .O(\cmd_pipe_plus.mc_address[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80FF000080FF80FF)) 
    \cmd_pipe_plus.mc_address[10]_i_1 
       (.I0(req_row_r[10]),
        .I1(row_cmd_wr[0]),
        .I2(Q[0]),
        .I3(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[10]_i_2_n_0 ),
        .I5(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ),
        .O(\grant_r_reg[0]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    \cmd_pipe_plus.mc_address[10]_i_2 
       (.I0(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I1(row_cmd_wr[2]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(req_row_r[40]),
        .O(\cmd_pipe_plus.mc_address[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h77FF770F77FF77FF)) 
    \cmd_pipe_plus.mc_address[10]_i_3 
       (.I0(row_cmd_wr[3]),
        .I1(req_row_r[55]),
        .I2(\grant_r_reg[1]_0 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(req_row_r[25]),
        .O(\cmd_pipe_plus.mc_address[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[11]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[11]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[11]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_0 [11]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[11]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[26]),
        .I2(req_row_r[41]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[56]),
        .O(\cmd_pipe_plus.mc_address[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[12]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[12]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[12]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_0 [12]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[12]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[27]),
        .I2(req_row_r[42]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[57]),
        .O(\cmd_pipe_plus.mc_address[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[13]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[13]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[13]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_0 [13]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[13]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[28]),
        .I2(req_row_r[43]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[58]),
        .O(\cmd_pipe_plus.mc_address[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[14]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[14]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[14]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_0 [14]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[14]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[29]),
        .I2(req_row_r[44]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[59]),
        .O(\cmd_pipe_plus.mc_address[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[15]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[15]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\cmd_pipe_plus.mc_address_reg[15] [0]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_0 [15]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[15]_i_2 
       (.I0(Q[1]),
        .I1(\cmd_pipe_plus.mc_address_reg[15] [1]),
        .I2(\cmd_pipe_plus.mc_address_reg[15] [2]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\cmd_pipe_plus.mc_address_reg[15] [3]),
        .O(\cmd_pipe_plus.mc_address[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[1]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[1]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[1]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[1]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[16]),
        .I2(req_row_r[31]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[46]),
        .O(\cmd_pipe_plus.mc_address[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[2]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[2]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[2]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[2]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[17]),
        .I2(req_row_r[32]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[47]),
        .O(\cmd_pipe_plus.mc_address[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[3]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[3]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[3]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[3]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[18]),
        .I2(req_row_r[33]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[48]),
        .O(\cmd_pipe_plus.mc_address[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[4]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[4]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[4]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[4]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[19]),
        .I2(req_row_r[34]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[49]),
        .O(\cmd_pipe_plus.mc_address[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[5]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[5]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[5]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[5]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[20]),
        .I2(req_row_r[35]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[50]),
        .O(\cmd_pipe_plus.mc_address[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[6]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[6]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[6]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[6]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[21]),
        .I2(req_row_r[36]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[51]),
        .O(\cmd_pipe_plus.mc_address[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[7]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[7]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[7]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[7]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[22]),
        .I2(req_row_r[37]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[52]),
        .O(\cmd_pipe_plus.mc_address[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[8]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[8]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[8]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[8]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[23]),
        .I2(req_row_r[38]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[53]),
        .O(\cmd_pipe_plus.mc_address[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_address[9]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[9]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_row_r[9]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_address[9]_i_2 
       (.I0(Q[1]),
        .I1(req_row_r[24]),
        .I2(req_row_r[39]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_row_r[54]),
        .O(\cmd_pipe_plus.mc_address[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_bank[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[0]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_bank_r[0]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_bank[0]_i_2 
       (.I0(Q[1]),
        .I1(req_bank_r[3]),
        .I2(req_bank_r[6]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_bank_r[9]),
        .O(\cmd_pipe_plus.mc_bank[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_bank[1]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[1]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_bank_r[1]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_bank[1]_i_2 
       (.I0(Q[1]),
        .I1(req_bank_r[4]),
        .I2(req_bank_r[7]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_bank_r[10]),
        .O(\cmd_pipe_plus.mc_bank[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    \cmd_pipe_plus.mc_bank[2]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[2]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(req_bank_r[2]),
        .I4(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .O(\grant_r_reg[0]_1 [2]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_bank[2]_i_2 
       (.I0(Q[1]),
        .I1(req_bank_r[5]),
        .I2(req_bank_r[8]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(req_bank_r[11]),
        .O(\cmd_pipe_plus.mc_bank[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF75FF75FF75FF55)) 
    \cmd_pipe_plus.mc_cas_n[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .I2(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I3(Q[0]),
        .I4(maint_zq_r),
        .I5(maint_srx_r),
        .O(mc_cas_n_ns));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h01010100)) 
    \cmd_pipe_plus.mc_cas_n[0]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(sent_row),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .O(\cmd_pipe_plus.mc_cas_n[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000AA08AA)) 
    \cmd_pipe_plus.mc_cs_n[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I1(maint_rank_r),
        .I2(\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .I3(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I4(Q[0]),
        .I5(sent_row),
        .O(mc_cs_n_ns));
  LUT6 #(
    .INIT(64'h888088808880AAAA)) 
    \cmd_pipe_plus.mc_ras_n[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ),
        .I1(\cmd_pipe_plus.mc_ras_n[0]_i_3_n_0 ),
        .I2(maint_zq_r),
        .I3(maint_srx_r),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I5(sent_row),
        .O(mc_ras_n_ns));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h1111111F)) 
    \cmd_pipe_plus.mc_ras_n[0]_i_2 
       (.I0(sent_row),
        .I1(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\cmd_pipe_plus.mc_ras_n[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \cmd_pipe_plus.mc_ras_n[0]_i_3 
       (.I0(Q[0]),
        .I1(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I2(\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .O(\cmd_pipe_plus.mc_ras_n[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEEAF)) 
    \cmd_pipe_plus.mc_we_n[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ),
        .I1(row_cmd_wr[1]),
        .I2(\cmd_pipe_plus.mc_we_n[0]_i_3_n_0 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D));
  LUT6 #(
    .INIT(64'hF808F808F808FFFF)) 
    \cmd_pipe_plus.mc_we_n[0]_i_2 
       (.I0(Q[2]),
        .I1(row_cmd_wr[2]),
        .I2(Q[3]),
        .I3(row_cmd_wr[3]),
        .I4(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I5(sent_row),
        .O(\cmd_pipe_plus.mc_we_n[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT5 #(
    .INIT(32'h00FFFDFD)) 
    \cmd_pipe_plus.mc_we_n[0]_i_3 
       (.I0(\cmd_pipe_plus.mc_cs_n_reg[0] ),
        .I1(\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .I2(maint_zq_r),
        .I3(row_cmd_wr[0]),
        .I4(Q[0]),
        .O(\cmd_pipe_plus.mc_we_n[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000202020F0)) 
    \grant_r[0]_i_1__2 
       (.I0(\grant_r_reg[3]_3 ),
        .I1(\grant_r_reg[1]_5 ),
        .I2(\grant_r[2]_i_3__1_n_0 ),
        .I3(\last_master_r[0]_i_1__1_n_0 ),
        .I4(\last_master_r[1]_i_1__1_n_0 ),
        .I5(\grant_r_reg[1]_4 ),
        .O(\grant_r[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000222F)) 
    \grant_r[1]_i_1__2 
       (.I0(\grant_r_reg[1]_4 ),
        .I1(\grant_r_reg[1]_5 ),
        .I2(\last_master_r[2]_i_1__2_n_0 ),
        .I3(\last_master_r[1]_i_1__1_n_0 ),
        .I4(\grant_r[3]_i_5__0_n_0 ),
        .I5(\grant_r_reg[1]_3 ),
        .O(\grant_r[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000808080F0)) 
    \grant_r[2]_i_1__2 
       (.I0(\grant_r_reg[1]_3 ),
        .I1(\grant_r_reg[1]_4 ),
        .I2(\grant_r[2]_i_3__1_n_0 ),
        .I3(\last_master_r[2]_i_1__2_n_0 ),
        .I4(\last_master_r[3]_i_1__1_n_0 ),
        .I5(\grant_r_reg[3]_3 ),
        .O(\grant_r[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h7077)) 
    \grant_r[2]_i_3__1 
       (.I0(\grant_r_reg[1]_5 ),
        .I1(\last_master_r[2]_i_1__2_n_0 ),
        .I2(\grant_r_reg[1]_3 ),
        .I3(\last_master_r[0]_i_1__1_n_0 ),
        .O(\grant_r[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \grant_r[2]_i_5 
       (.I0(\grant_r_reg[3]_2 ),
        .I1(Q[1]),
        .I2(row_cmd_wr[1]),
        .I3(Q[2]),
        .I4(row_cmd_wr[2]),
        .I5(inhbt_act_faw_r),
        .O(\grant_r_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F2)) 
    \grant_r[2]_i_6__0 
       (.I0(demand_act_priority_r_7),
        .I1(Q[3]),
        .I2(\grant_r[3]_i_17_n_0 ),
        .I3(demand_act_priority_r),
        .I4(\grant_r[3]_i_2__1 ),
        .I5(Q[0]),
        .O(demand_act_priority_r_reg_0));
  LUT6 #(
    .INIT(64'hD0DD0000D0DDD0DD)) 
    \grant_r[3]_i_10__1 
       (.I0(demand_act_priority_r),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(demand_act_priority_r_7),
        .I4(Q[2]),
        .I5(demand_act_priority_r_8),
        .O(demand_act_priority_r_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \grant_r[3]_i_12 
       (.I0(row_cmd_wr[1]),
        .I1(Q[1]),
        .I2(inhbt_act_faw_r),
        .I3(row_cmd_wr[2]),
        .I4(Q[2]),
        .I5(\grant_r_reg[0]_2 ),
        .O(act_wait_r_lcl_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F4)) 
    \grant_r[3]_i_13 
       (.I0(Q[0]),
        .I1(demand_act_priority_r),
        .I2(\grant_r[3]_i_17_n_0 ),
        .I3(demand_act_priority_r_7),
        .I4(\grant_r[3]_i_2__1 ),
        .I5(Q[3]),
        .O(\grant_r_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    \grant_r[3]_i_14 
       (.I0(demand_act_priority_r_7),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(demand_act_priority_r),
        .O(\grant_r[3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \grant_r[3]_i_15 
       (.I0(row_cmd_wr[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(row_cmd_wr[2]),
        .I4(inhbt_act_faw_r),
        .O(act_wait_r_lcl_reg_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \grant_r[3]_i_17 
       (.I0(Q[1]),
        .I1(demand_act_priority_r_9),
        .I2(Q[2]),
        .I3(demand_act_priority_r_8),
        .O(\grant_r[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000888F0000)) 
    \grant_r[3]_i_1__1 
       (.I0(\grant_r_reg[3]_3 ),
        .I1(\grant_r_reg[1]_3 ),
        .I2(\last_master_r[3]_i_1__1_n_0 ),
        .I3(\last_master_r[0]_i_1__1_n_0 ),
        .I4(\grant_r_reg[1]_5 ),
        .I5(\grant_r[3]_i_5__0_n_0 ),
        .O(\grant_r[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \grant_r[3]_i_5__0 
       (.I0(\grant_r_reg[1]_4 ),
        .I1(\last_master_r[3]_i_1__1_n_0 ),
        .I2(\grant_r_reg[3]_3 ),
        .I3(\last_master_r[1]_i_1__1_n_0 ),
        .O(\grant_r[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \grant_r[3]_i_7__0 
       (.I0(Q[3]),
        .I1(row_cmd_wr[3]),
        .I2(Q[1]),
        .I3(row_cmd_wr[1]),
        .I4(\grant_r_reg[0]_2 ),
        .I5(inhbt_act_faw_r),
        .O(\grant_r_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \grant_r[3]_i_8__0 
       (.I0(\grant_r[3]_i_14_n_0 ),
        .I1(Q[1]),
        .I2(demand_act_priority_r_9),
        .I3(demand_act_priority_r_8),
        .I4(\grant_r[3]_i_2__1 ),
        .I5(Q[2]),
        .O(\grant_r_reg[1]_2 ));
  FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \grant_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \grant_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\grant_r[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \inhbt_act_faw.SRLC32E0_i_1 
       (.I0(\grant_r_reg[3]_0 ),
        .O(act_this_rank));
  LUT5 #(
    .INIT(32'h00000777)) 
    \inhbt_act_faw.SRLC32E0_i_2 
       (.I0(Q[3]),
        .I1(act_this_rank_r[3]),
        .I2(Q[0]),
        .I3(act_this_rank_r[0]),
        .I4(\inhbt_act_faw.SRLC32E0_i_3_n_0 ),
        .O(\grant_r_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \inhbt_act_faw.SRLC32E0_i_3 
       (.I0(act_this_rank_r[2]),
        .I1(Q[2]),
        .I2(act_this_rank_r[1]),
        .I3(Q[1]),
        .O(\inhbt_act_faw.SRLC32E0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[0]_i_1__1 
       (.I0(last_master_r[0]),
        .I1(sent_row),
        .I2(Q[0]),
        .I3(\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .O(\last_master_r[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[1]_i_1__1 
       (.I0(last_master_r[1]),
        .I1(sent_row),
        .I2(Q[1]),
        .I3(\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .O(\last_master_r[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[2]_i_1__2 
       (.I0(last_master_r[2]),
        .I1(sent_row),
        .I2(Q[2]),
        .I3(\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .O(\last_master_r[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \last_master_r[3]_i_1__1 
       (.I0(\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .I1(last_master_r[3]),
        .I2(sent_row),
        .I3(Q[3]),
        .O(\last_master_r[3]_i_1__1_n_0 ));
  FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[0]_i_1__1_n_0 ),
        .Q(last_master_r[0]),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[1]_i_1__1_n_0 ),
        .Q(last_master_r[1]),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[2]_i_1__2_n_0 ),
        .Q(last_master_r[2]),
        .R(1'b0));
  FDRE \last_master_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\last_master_r[3]_i_1__1_n_0 ),
        .Q(last_master_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ras_timer_zero_r_i_2
       (.I0(Q[0]),
        .I1(row_cmd_wr[0]),
        .O(\grant_r_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ras_timer_zero_r_i_2__0
       (.I0(Q[1]),
        .I1(row_cmd_wr[1]),
        .O(\grant_r_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ras_timer_zero_r_i_2__1
       (.I0(Q[2]),
        .I1(row_cmd_wr[2]),
        .O(\grant_r_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ras_timer_zero_r_i_2__2
       (.I0(Q[3]),
        .I1(row_cmd_wr[3]),
        .O(\grant_r_reg[3]_2 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_tempmon" *) 
module mig_7series_nosysclock_mig_7series_v4_2_tempmon
   (out,
    device_temp_sync_r4_neq_r3,
    D,
    device_temp_i,
    CLK,
    SR);
  output [11:0]out;
  output device_temp_sync_r4_neq_r3;
  output [11:0]D;
  input [11:0]device_temp_i;
  input CLK;
  input [0:0]SR;

  wire CLK;
  wire [11:0]D;
  wire [0:0]SR;
  wire \device_temp_101[11]_i_2_n_0 ;
  wire \device_temp_101[11]_i_4_n_0 ;
  wire \device_temp_101[11]_i_5_n_0 ;
  wire [11:0]device_temp_lcl;
  (* async_reg = "true" *) wire [11:0]device_temp_r;
  wire \device_temp_r[11]_i_1_n_0 ;
  (* async_reg = "true" *) wire [11:0]device_temp_sync_r1;
  (* async_reg = "true" *) wire [11:0]device_temp_sync_r2;
  (* async_reg = "true" *) (* syn_srlstyle = "registers" *) wire [11:0]device_temp_sync_r3;
  (* async_reg = "true" *) wire [11:0]device_temp_sync_r4;
  wire device_temp_sync_r4_neq_r3;
  wire device_temp_sync_r4_neq_r3_i_2_n_0;
  wire device_temp_sync_r4_neq_r3_i_3_n_0;
  wire device_temp_sync_r4_neq_r3_i_4_n_0;
  wire device_temp_sync_r4_neq_r3_i_5_n_0;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_0;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_1;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_2;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_3;
  (* async_reg = "true" *) wire [11:0]device_temp_sync_r5;
  wire [3:0]p_0_in__0;
  wire \sync_cntr[2]_i_1_n_0 ;
  wire \sync_cntr[3]_i_2_n_0 ;
  wire [3:0]sync_cntr_reg;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ;
  wire [3:0]NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED;

  assign device_temp_lcl = device_temp_i[11:0];
  assign out[11:0] = device_temp_r;
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[0]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h8A)) 
    \device_temp_101[10]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \device_temp_101[11]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA88888)) 
    \device_temp_101[11]_i_2 
       (.I0(device_temp_r[11]),
        .I1(device_temp_r[9]),
        .I2(device_temp_r[6]),
        .I3(\device_temp_101[11]_i_4_n_0 ),
        .I4(device_temp_r[7]),
        .I5(device_temp_r[8]),
        .O(\device_temp_101[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \device_temp_101[11]_i_3 
       (.I0(device_temp_r[8]),
        .I1(device_temp_r[10]),
        .I2(device_temp_r[9]),
        .I3(\device_temp_101[11]_i_5_n_0 ),
        .I4(device_temp_r[11]),
        .O(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA88888)) 
    \device_temp_101[11]_i_4 
       (.I0(device_temp_r[5]),
        .I1(device_temp_r[4]),
        .I2(device_temp_r[1]),
        .I3(device_temp_r[0]),
        .I4(device_temp_r[2]),
        .I5(device_temp_r[3]),
        .O(\device_temp_101[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00155555FFFFFFFF)) 
    \device_temp_101[11]_i_5 
       (.I0(device_temp_r[6]),
        .I1(device_temp_r[2]),
        .I2(device_temp_r[3]),
        .I3(device_temp_r[4]),
        .I4(device_temp_r[5]),
        .I5(device_temp_r[7]),
        .O(\device_temp_101[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[1]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \device_temp_101[2]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \device_temp_101[3]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[4]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \device_temp_101[5]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[6]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \device_temp_101[7]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[8]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h0700)) 
    \device_temp_101[9]_i_1 
       (.I0(device_temp_r[10]),
        .I1(\device_temp_101[11]_i_2_n_0 ),
        .I2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I3(device_temp_r[9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h8000)) 
    \device_temp_r[11]_i_1 
       (.I0(sync_cntr_reg[1]),
        .I1(sync_cntr_reg[0]),
        .I2(sync_cntr_reg[3]),
        .I3(sync_cntr_reg[2]),
        .O(\device_temp_r[11]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[0] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[0]),
        .Q(device_temp_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[10] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[10]),
        .Q(device_temp_r[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[11] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[11]),
        .Q(device_temp_r[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[1] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[1]),
        .Q(device_temp_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[2] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[2]),
        .Q(device_temp_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[3] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[3]),
        .Q(device_temp_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[4] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[4]),
        .Q(device_temp_r[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[5] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[5]),
        .Q(device_temp_r[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[6] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[6]),
        .Q(device_temp_r[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[7] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[7]),
        .Q(device_temp_r[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[8] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[8]),
        .Q(device_temp_r[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[9] 
       (.C(CLK),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[9]),
        .Q(device_temp_r[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[0]),
        .Q(device_temp_sync_r1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[10]),
        .Q(device_temp_sync_r1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[11]),
        .Q(device_temp_sync_r1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[1]),
        .Q(device_temp_sync_r1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[2]),
        .Q(device_temp_sync_r1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[3]),
        .Q(device_temp_sync_r1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[4]),
        .Q(device_temp_sync_r1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[5]),
        .Q(device_temp_sync_r1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[6]),
        .Q(device_temp_sync_r1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[7]),
        .Q(device_temp_sync_r1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[8]),
        .Q(device_temp_sync_r1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_lcl[9]),
        .Q(device_temp_sync_r1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[0]),
        .Q(device_temp_sync_r2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[10]),
        .Q(device_temp_sync_r2[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[11]),
        .Q(device_temp_sync_r2[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[1]),
        .Q(device_temp_sync_r2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[2]),
        .Q(device_temp_sync_r2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[3]),
        .Q(device_temp_sync_r2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[4]),
        .Q(device_temp_sync_r2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[5]),
        .Q(device_temp_sync_r2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[6]),
        .Q(device_temp_sync_r2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[7]),
        .Q(device_temp_sync_r2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[8]),
        .Q(device_temp_sync_r2[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[9]),
        .Q(device_temp_sync_r2[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[0]),
        .Q(device_temp_sync_r3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[10]),
        .Q(device_temp_sync_r3[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[11]),
        .Q(device_temp_sync_r3[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[1]),
        .Q(device_temp_sync_r3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[2]),
        .Q(device_temp_sync_r3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[3]),
        .Q(device_temp_sync_r3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[4]),
        .Q(device_temp_sync_r3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[5]),
        .Q(device_temp_sync_r3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[6]),
        .Q(device_temp_sync_r3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[7]),
        .Q(device_temp_sync_r3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[8]),
        .Q(device_temp_sync_r3[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[9]),
        .Q(device_temp_sync_r3[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_2
       (.I0(device_temp_sync_r4[9]),
        .I1(device_temp_sync_r3[9]),
        .I2(device_temp_sync_r3[11]),
        .I3(device_temp_sync_r4[11]),
        .I4(device_temp_sync_r3[10]),
        .I5(device_temp_sync_r4[10]),
        .O(device_temp_sync_r4_neq_r3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_3
       (.I0(device_temp_sync_r4[6]),
        .I1(device_temp_sync_r3[6]),
        .I2(device_temp_sync_r3[8]),
        .I3(device_temp_sync_r4[8]),
        .I4(device_temp_sync_r3[7]),
        .I5(device_temp_sync_r4[7]),
        .O(device_temp_sync_r4_neq_r3_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_4
       (.I0(device_temp_sync_r4[3]),
        .I1(device_temp_sync_r3[3]),
        .I2(device_temp_sync_r3[5]),
        .I3(device_temp_sync_r4[5]),
        .I4(device_temp_sync_r3[4]),
        .I5(device_temp_sync_r4[4]),
        .O(device_temp_sync_r4_neq_r3_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_5
       (.I0(device_temp_sync_r4[0]),
        .I1(device_temp_sync_r3[0]),
        .I2(device_temp_sync_r3[2]),
        .I3(device_temp_sync_r4[2]),
        .I4(device_temp_sync_r3[1]),
        .I5(device_temp_sync_r4[1]),
        .O(device_temp_sync_r4_neq_r3_i_5_n_0));
  FDRE device_temp_sync_r4_neq_r3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4_neq_r3_reg_i_1_n_0),
        .Q(device_temp_sync_r4_neq_r3),
        .R(1'b0));
  CARRY4 device_temp_sync_r4_neq_r3_reg_i_1
       (.CI(1'b0),
        .CO({device_temp_sync_r4_neq_r3_reg_i_1_n_0,device_temp_sync_r4_neq_r3_reg_i_1_n_1,device_temp_sync_r4_neq_r3_reg_i_1_n_2,device_temp_sync_r4_neq_r3_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED[3:0]),
        .S({device_temp_sync_r4_neq_r3_i_2_n_0,device_temp_sync_r4_neq_r3_i_3_n_0,device_temp_sync_r4_neq_r3_i_4_n_0,device_temp_sync_r4_neq_r3_i_5_n_0}));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[0]),
        .Q(device_temp_sync_r4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[10]),
        .Q(device_temp_sync_r4[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[11]),
        .Q(device_temp_sync_r4[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[1]),
        .Q(device_temp_sync_r4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[2]),
        .Q(device_temp_sync_r4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[3]),
        .Q(device_temp_sync_r4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[4]),
        .Q(device_temp_sync_r4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[5]),
        .Q(device_temp_sync_r4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[6]),
        .Q(device_temp_sync_r4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[7]),
        .Q(device_temp_sync_r4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[8]),
        .Q(device_temp_sync_r4[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[9]),
        .Q(device_temp_sync_r4[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[0]),
        .Q(device_temp_sync_r5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[10]),
        .Q(device_temp_sync_r5[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[11]),
        .Q(device_temp_sync_r5[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[1]),
        .Q(device_temp_sync_r5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[2]),
        .Q(device_temp_sync_r5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[3]),
        .Q(device_temp_sync_r5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[4]),
        .Q(device_temp_sync_r5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[5]),
        .Q(device_temp_sync_r5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[6]),
        .Q(device_temp_sync_r5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[7]),
        .Q(device_temp_sync_r5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[8]),
        .Q(device_temp_sync_r5[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[9]),
        .Q(device_temp_sync_r5[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_cntr[0]_i_1 
       (.I0(sync_cntr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_cntr[1]_i_1 
       (.I0(sync_cntr_reg[0]),
        .I1(sync_cntr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sync_cntr[2]_i_1 
       (.I0(sync_cntr_reg[1]),
        .I1(sync_cntr_reg[0]),
        .I2(sync_cntr_reg[2]),
        .O(\sync_cntr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sync_cntr[3]_i_2 
       (.I0(sync_cntr_reg[2]),
        .I1(sync_cntr_reg[3]),
        .I2(sync_cntr_reg[0]),
        .I3(sync_cntr_reg[1]),
        .O(\sync_cntr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sync_cntr[3]_i_3 
       (.I0(sync_cntr_reg[0]),
        .I1(sync_cntr_reg[1]),
        .I2(sync_cntr_reg[2]),
        .I3(sync_cntr_reg[3]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[0] 
       (.C(CLK),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(p_0_in__0[0]),
        .Q(sync_cntr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[1] 
       (.C(CLK),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(sync_cntr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[2] 
       (.C(CLK),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(\sync_cntr[2]_i_1_n_0 ),
        .Q(sync_cntr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[3] 
       (.C(CLK),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(p_0_in__0[3]),
        .Q(sync_cntr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ui_cmd" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ui_cmd
   (E,
    app_hi_pri_r2,
    hi_priority,
    app_en_r2_reg_0,
    \read_data_indx.rd_data_upd_indx_r_reg ,
    \app_addr_r2_reg[25]_0 ,
    S,
    \app_addr_r2_reg[25]_1 ,
    \app_addr_r2_reg[25]_2 ,
    \app_addr_r2_reg[27]_0 ,
    \app_addr_r2_reg[27]_1 ,
    \app_addr_r2_reg[27]_2 ,
    \app_addr_r2_reg[27]_3 ,
    \app_cmd_r2_reg[0]_0 ,
    was_wr0,
    \app_addr_r1_reg[28]_0 ,
    bank,
    req_wr_r_lcl0,
    wr_accepted,
    app_rdy_r_reg_0,
    D,
    app_rdy_r_reg_1,
    \app_cmd_r2_reg[0]_1 ,
    \not_strict_mode.rd_data_buf_addr_r_lcl_reg[3] ,
    row,
    \app_addr_r1_reg[9]_0 ,
    app_rdy_ns,
    CLK,
    app_en_r2_reg_1,
    app_en,
    p_0_in,
    row_hit_r_reg,
    rb_hit_busy_r_reg,
    req_bank_r,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    periodic_rd_ack_r,
    periodic_rd_cntr_r,
    periodic_rd_r,
    Q,
    \not_strict_mode.app_rd_data_valid_copy ,
    \not_strict_mode.occ_cnt_r_reg[0] ,
    \req_data_buf_addr_r_reg[3] ,
    wr_data_buf_addr,
    app_addr,
    app_cmd);
  output [0:0]E;
  output app_hi_pri_r2;
  output hi_priority;
  output app_en_r2_reg_0;
  output \read_data_indx.rd_data_upd_indx_r_reg ;
  output [0:0]\app_addr_r2_reg[25]_0 ;
  output [0:0]S;
  output [0:0]\app_addr_r2_reg[25]_1 ;
  output [0:0]\app_addr_r2_reg[25]_2 ;
  output \app_addr_r2_reg[27]_0 ;
  output \app_addr_r2_reg[27]_1 ;
  output \app_addr_r2_reg[27]_2 ;
  output \app_addr_r2_reg[27]_3 ;
  output \app_cmd_r2_reg[0]_0 ;
  output was_wr0;
  output \app_addr_r1_reg[28]_0 ;
  output [1:0]bank;
  output req_wr_r_lcl0;
  output wr_accepted;
  output [0:0]app_rdy_r_reg_0;
  output [0:0]D;
  output app_rdy_r_reg_1;
  output \app_cmd_r2_reg[0]_1 ;
  output [3:0]\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3] ;
  output [15:0]row;
  output [9:0]\app_addr_r1_reg[9]_0 ;
  input app_rdy_ns;
  input CLK;
  input app_en_r2_reg_1;
  input app_en;
  input [0:0]p_0_in;
  input [3:0]row_hit_r_reg;
  input rb_hit_busy_r_reg;
  input [11:0]req_bank_r;
  input rb_hit_busy_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input periodic_rd_ack_r;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input [0:0]Q;
  input \not_strict_mode.app_rd_data_valid_copy ;
  input \not_strict_mode.occ_cnt_r_reg[0] ;
  input [3:0]\req_data_buf_addr_r_reg[3] ;
  input [3:0]wr_data_buf_addr;
  input [28:0]app_addr;
  input [1:0]app_cmd;

  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire [28:0]app_addr;
  wire app_addr_r10;
  wire \app_addr_r1_reg[28]_0 ;
  wire [9:0]\app_addr_r1_reg[9]_0 ;
  wire \app_addr_r1_reg_n_0_[0] ;
  wire \app_addr_r1_reg_n_0_[10] ;
  wire \app_addr_r1_reg_n_0_[11] ;
  wire \app_addr_r1_reg_n_0_[12] ;
  wire \app_addr_r1_reg_n_0_[13] ;
  wire \app_addr_r1_reg_n_0_[14] ;
  wire \app_addr_r1_reg_n_0_[15] ;
  wire \app_addr_r1_reg_n_0_[16] ;
  wire \app_addr_r1_reg_n_0_[17] ;
  wire \app_addr_r1_reg_n_0_[18] ;
  wire \app_addr_r1_reg_n_0_[19] ;
  wire \app_addr_r1_reg_n_0_[1] ;
  wire \app_addr_r1_reg_n_0_[20] ;
  wire \app_addr_r1_reg_n_0_[21] ;
  wire \app_addr_r1_reg_n_0_[22] ;
  wire \app_addr_r1_reg_n_0_[23] ;
  wire \app_addr_r1_reg_n_0_[24] ;
  wire \app_addr_r1_reg_n_0_[25] ;
  wire \app_addr_r1_reg_n_0_[2] ;
  wire \app_addr_r1_reg_n_0_[3] ;
  wire \app_addr_r1_reg_n_0_[4] ;
  wire \app_addr_r1_reg_n_0_[5] ;
  wire \app_addr_r1_reg_n_0_[6] ;
  wire \app_addr_r1_reg_n_0_[7] ;
  wire \app_addr_r1_reg_n_0_[8] ;
  wire \app_addr_r1_reg_n_0_[9] ;
  wire [0:0]\app_addr_r2_reg[25]_0 ;
  wire [0:0]\app_addr_r2_reg[25]_1 ;
  wire [0:0]\app_addr_r2_reg[25]_2 ;
  wire \app_addr_r2_reg[27]_0 ;
  wire \app_addr_r2_reg[27]_1 ;
  wire \app_addr_r2_reg[27]_2 ;
  wire \app_addr_r2_reg[27]_3 ;
  wire \app_addr_r2_reg_n_0_[0] ;
  wire \app_addr_r2_reg_n_0_[10] ;
  wire \app_addr_r2_reg_n_0_[11] ;
  wire \app_addr_r2_reg_n_0_[12] ;
  wire \app_addr_r2_reg_n_0_[13] ;
  wire \app_addr_r2_reg_n_0_[14] ;
  wire \app_addr_r2_reg_n_0_[15] ;
  wire \app_addr_r2_reg_n_0_[16] ;
  wire \app_addr_r2_reg_n_0_[17] ;
  wire \app_addr_r2_reg_n_0_[18] ;
  wire \app_addr_r2_reg_n_0_[19] ;
  wire \app_addr_r2_reg_n_0_[1] ;
  wire \app_addr_r2_reg_n_0_[20] ;
  wire \app_addr_r2_reg_n_0_[21] ;
  wire \app_addr_r2_reg_n_0_[22] ;
  wire \app_addr_r2_reg_n_0_[23] ;
  wire \app_addr_r2_reg_n_0_[24] ;
  wire \app_addr_r2_reg_n_0_[25] ;
  wire \app_addr_r2_reg_n_0_[2] ;
  wire \app_addr_r2_reg_n_0_[3] ;
  wire \app_addr_r2_reg_n_0_[4] ;
  wire \app_addr_r2_reg_n_0_[5] ;
  wire \app_addr_r2_reg_n_0_[6] ;
  wire \app_addr_r2_reg_n_0_[7] ;
  wire \app_addr_r2_reg_n_0_[8] ;
  wire \app_addr_r2_reg_n_0_[9] ;
  wire [1:0]app_cmd;
  wire [1:0]app_cmd_r1;
  wire [1:0]app_cmd_r2;
  wire \app_cmd_r2_reg[0]_0 ;
  wire \app_cmd_r2_reg[0]_1 ;
  wire app_en;
  wire app_en_r1;
  wire app_en_r2_reg_0;
  wire app_en_r2_reg_1;
  wire app_hi_pri_r2;
  wire app_rdy_ns;
  wire [0:0]app_rdy_r_reg_0;
  wire app_rdy_r_reg_1;
  wire [1:0]bank;
  wire hi_priority;
  wire \not_strict_mode.app_rd_data_valid_copy ;
  wire \not_strict_mode.occ_cnt_r_reg[0] ;
  wire [3:0]\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3] ;
  wire [0:0]p_0_in;
  wire [2:0]p_0_in_0;
  wire [2:0]p_1_in;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_r;
  wire rb_hit_busy_r_i_2__0_n_0;
  wire rb_hit_busy_r_i_2__1_n_0;
  wire rb_hit_busy_r_i_2__2_n_0;
  wire rb_hit_busy_r_i_2_n_0;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire \read_data_indx.rd_data_upd_indx_r_reg ;
  wire [11:0]req_bank_r;
  wire [3:0]\req_data_buf_addr_r_reg[3] ;
  wire req_wr_r_lcl0;
  wire req_wr_r_lcl_i_2_n_0;
  wire [15:0]row;
  wire [3:0]row_hit_r_reg;
  wire was_wr0;
  wire wr_accepted;
  wire [3:0]wr_data_buf_addr;

  LUT2 #(
    .INIT(4'h8)) 
    \app_addr_r1[28]_i_1 
       (.I0(E),
        .I1(app_en),
        .O(app_addr_r10));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[0] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[0]),
        .Q(\app_addr_r1_reg_n_0_[0] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[10] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[10]),
        .Q(\app_addr_r1_reg_n_0_[10] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[11] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[11]),
        .Q(\app_addr_r1_reg_n_0_[11] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[12] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[12]),
        .Q(\app_addr_r1_reg_n_0_[12] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[13] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[13]),
        .Q(\app_addr_r1_reg_n_0_[13] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[14] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[14]),
        .Q(\app_addr_r1_reg_n_0_[14] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[15] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[15]),
        .Q(\app_addr_r1_reg_n_0_[15] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[16] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[16]),
        .Q(\app_addr_r1_reg_n_0_[16] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[17] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[17]),
        .Q(\app_addr_r1_reg_n_0_[17] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[18] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[18]),
        .Q(\app_addr_r1_reg_n_0_[18] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[19] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[19]),
        .Q(\app_addr_r1_reg_n_0_[19] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[1] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[1]),
        .Q(\app_addr_r1_reg_n_0_[1] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[20] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[20]),
        .Q(\app_addr_r1_reg_n_0_[20] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[21] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[21]),
        .Q(\app_addr_r1_reg_n_0_[21] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[22] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[22]),
        .Q(\app_addr_r1_reg_n_0_[22] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[23] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[23]),
        .Q(\app_addr_r1_reg_n_0_[23] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[24] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[24]),
        .Q(\app_addr_r1_reg_n_0_[24] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[25] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[25]),
        .Q(\app_addr_r1_reg_n_0_[25] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[26] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[26]),
        .Q(p_1_in[0]),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[27] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[27]),
        .Q(p_1_in[1]),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[28] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[28]),
        .Q(p_1_in[2]),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[2] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[2]),
        .Q(\app_addr_r1_reg_n_0_[2] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[3] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[3]),
        .Q(\app_addr_r1_reg_n_0_[3] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[4] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[4]),
        .Q(\app_addr_r1_reg_n_0_[4] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[5] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[5]),
        .Q(\app_addr_r1_reg_n_0_[5] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[6] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[6]),
        .Q(\app_addr_r1_reg_n_0_[6] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[7] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[7]),
        .Q(\app_addr_r1_reg_n_0_[7] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[8] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[8]),
        .Q(\app_addr_r1_reg_n_0_[8] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[9] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[9]),
        .Q(\app_addr_r1_reg_n_0_[9] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[0] ),
        .Q(\app_addr_r2_reg_n_0_[0] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[10] ),
        .Q(\app_addr_r2_reg_n_0_[10] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[11] ),
        .Q(\app_addr_r2_reg_n_0_[11] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[12] ),
        .Q(\app_addr_r2_reg_n_0_[12] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[13] ),
        .Q(\app_addr_r2_reg_n_0_[13] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[14] ),
        .Q(\app_addr_r2_reg_n_0_[14] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[15] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[15] ),
        .Q(\app_addr_r2_reg_n_0_[15] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[16] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[16] ),
        .Q(\app_addr_r2_reg_n_0_[16] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[17] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[17] ),
        .Q(\app_addr_r2_reg_n_0_[17] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[18] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[18] ),
        .Q(\app_addr_r2_reg_n_0_[18] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[19] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[19] ),
        .Q(\app_addr_r2_reg_n_0_[19] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[1] ),
        .Q(\app_addr_r2_reg_n_0_[1] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[20] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[20] ),
        .Q(\app_addr_r2_reg_n_0_[20] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[21] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[21] ),
        .Q(\app_addr_r2_reg_n_0_[21] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[22] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[22] ),
        .Q(\app_addr_r2_reg_n_0_[22] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[23] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[23] ),
        .Q(\app_addr_r2_reg_n_0_[23] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[24] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[24] ),
        .Q(\app_addr_r2_reg_n_0_[24] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[25] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[25] ),
        .Q(\app_addr_r2_reg_n_0_[25] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[26] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[0]),
        .Q(p_0_in_0[0]),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[27] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[1]),
        .Q(p_0_in_0[1]),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[28] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[2]),
        .Q(p_0_in_0[2]),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[2] ),
        .Q(\app_addr_r2_reg_n_0_[2] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[3] ),
        .Q(\app_addr_r2_reg_n_0_[3] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[4] ),
        .Q(\app_addr_r2_reg_n_0_[4] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[5] ),
        .Q(\app_addr_r2_reg_n_0_[5] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[6] ),
        .Q(\app_addr_r2_reg_n_0_[6] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[7] ),
        .Q(\app_addr_r2_reg_n_0_[7] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[8] ),
        .Q(\app_addr_r2_reg_n_0_[8] ),
        .R(app_en_r2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[9] ),
        .Q(\app_addr_r2_reg_n_0_[9] ),
        .R(app_en_r2_reg_1));
  FDRE \app_cmd_r1_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(app_cmd[0]),
        .Q(app_cmd_r1[0]),
        .R(1'b0));
  FDRE \app_cmd_r1_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(app_cmd[1]),
        .Q(app_cmd_r1[1]),
        .R(1'b0));
  FDRE \app_cmd_r2_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(app_cmd_r1[0]),
        .Q(app_cmd_r2[0]),
        .R(1'b0));
  FDRE \app_cmd_r2_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(app_cmd_r1[1]),
        .Q(app_cmd_r2[1]),
        .R(1'b0));
  FDRE app_en_r1_reg
       (.C(CLK),
        .CE(E),
        .D(app_en),
        .Q(app_en_r1),
        .R(app_en_r2_reg_1));
  FDRE app_en_r2_reg
       (.C(CLK),
        .CE(E),
        .D(app_en_r1),
        .Q(app_en_r2_reg_0),
        .R(app_en_r2_reg_1));
  FDRE app_hi_pri_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(hi_priority),
        .Q(app_hi_pri_r2),
        .R(1'b0));
  (* syn_maxfan = "10" *) 
  FDRE #(
    .INIT(1'b0)) 
    app_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_rdy_ns),
        .Q(E),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1 
       (.I0(app_en_r2_reg_0),
        .I1(E),
        .I2(app_cmd_r2[1]),
        .I3(app_cmd_r2[0]),
        .O(wr_accepted));
  LUT3 #(
    .INIT(8'h09)) 
    \not_strict_mode.occ_cnt_r[0]_i_1 
       (.I0(app_rdy_r_reg_1),
        .I1(Q),
        .I2(app_en_r2_reg_1),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \not_strict_mode.occ_cnt_r[2]_i_3 
       (.I0(app_cmd_r2[0]),
        .I1(app_cmd_r2[1]),
        .I2(app_en_r2_reg_0),
        .I3(E),
        .O(\app_cmd_r2_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0800F7FFF7FFF7FF)) 
    \not_strict_mode.occ_cnt_r[3]_i_3 
       (.I0(E),
        .I1(app_en_r2_reg_0),
        .I2(app_cmd_r2[1]),
        .I3(app_cmd_r2[0]),
        .I4(\not_strict_mode.app_rd_data_valid_copy ),
        .I5(\not_strict_mode.occ_cnt_r_reg[0] ),
        .O(app_rdy_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \not_strict_mode.rd_data_buf_addr_r_lcl[3]_i_1 
       (.I0(E),
        .I1(app_en_r2_reg_0),
        .I2(app_cmd_r2[1]),
        .I3(app_cmd_r2[0]),
        .O(app_rdy_r_reg_0));
  LUT6 #(
    .INIT(64'h2220002000022202)) 
    rb_hit_busy_r_i_1
       (.I0(rb_hit_busy_r_reg),
        .I1(rb_hit_busy_r_i_2__0_n_0),
        .I2(p_0_in_0[1]),
        .I3(E),
        .I4(p_1_in[1]),
        .I5(req_bank_r[4]),
        .O(\app_addr_r2_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h2220002000022202)) 
    rb_hit_busy_r_i_1__0
       (.I0(rb_hit_busy_r_reg_0),
        .I1(rb_hit_busy_r_i_2_n_0),
        .I2(p_0_in_0[1]),
        .I3(E),
        .I4(p_1_in[1]),
        .I5(req_bank_r[7]),
        .O(\app_addr_r2_reg[27]_1 ));
  LUT6 #(
    .INIT(64'h2220002000022202)) 
    rb_hit_busy_r_i_1__1
       (.I0(rb_hit_busy_r_reg_1),
        .I1(rb_hit_busy_r_i_2__2_n_0),
        .I2(p_0_in_0[1]),
        .I3(E),
        .I4(p_1_in[1]),
        .I5(req_bank_r[10]),
        .O(\app_addr_r2_reg[27]_2 ));
  LUT6 #(
    .INIT(64'h2220002000022202)) 
    rb_hit_busy_r_i_1__2
       (.I0(rb_hit_busy_r_reg_2),
        .I1(rb_hit_busy_r_i_2__1_n_0),
        .I2(p_0_in_0[1]),
        .I3(E),
        .I4(p_1_in[1]),
        .I5(req_bank_r[1]),
        .O(\app_addr_r2_reg[27]_3 ));
  LUT6 #(
    .INIT(64'h656AFFFFFFFF656A)) 
    rb_hit_busy_r_i_2
       (.I0(req_bank_r[6]),
        .I1(p_1_in[0]),
        .I2(E),
        .I3(p_0_in_0[0]),
        .I4(req_bank_r[8]),
        .I5(\app_addr_r1_reg[28]_0 ),
        .O(rb_hit_busy_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h656AFFFFFFFF656A)) 
    rb_hit_busy_r_i_2__0
       (.I0(req_bank_r[5]),
        .I1(p_1_in[2]),
        .I2(E),
        .I3(p_0_in_0[2]),
        .I4(req_bank_r[3]),
        .I5(bank[0]),
        .O(rb_hit_busy_r_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h656AFFFFFFFF656A)) 
    rb_hit_busy_r_i_2__1
       (.I0(req_bank_r[0]),
        .I1(p_1_in[0]),
        .I2(E),
        .I3(p_0_in_0[0]),
        .I4(req_bank_r[2]),
        .I5(\app_addr_r1_reg[28]_0 ),
        .O(rb_hit_busy_r_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h656AFFFFFFFF656A)) 
    rb_hit_busy_r_i_2__2
       (.I0(req_bank_r[9]),
        .I1(p_1_in[0]),
        .I2(E),
        .I3(p_0_in_0[0]),
        .I4(req_bank_r[11]),
        .I5(\app_addr_r1_reg[28]_0 ),
        .O(rb_hit_busy_r_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2E2E2E2)) 
    rd_wr_r_lcl_i_2
       (.I0(app_cmd_r2[0]),
        .I1(E),
        .I2(app_cmd_r1[0]),
        .I3(periodic_rd_ack_r),
        .I4(periodic_rd_cntr_r),
        .I5(periodic_rd_r),
        .O(\app_cmd_r2_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_bank_r_lcl[0]_i_1 
       (.I0(p_1_in[0]),
        .I1(E),
        .I2(p_0_in_0[0]),
        .O(bank[0]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_bank_r_lcl[1]_i_1 
       (.I0(p_1_in[1]),
        .I1(E),
        .I2(p_0_in_0[1]),
        .O(bank[1]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_bank_r_lcl[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .O(\app_addr_r1_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[0]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[0] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[0] ),
        .O(\app_addr_r1_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[1]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[1] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[1] ),
        .O(\app_addr_r1_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[2]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[2] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[2] ),
        .O(\app_addr_r1_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[3]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[3] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[3] ),
        .O(\app_addr_r1_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[4]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[4] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[4] ),
        .O(\app_addr_r1_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[5]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[5] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[5] ),
        .O(\app_addr_r1_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[6]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[6] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[6] ),
        .O(\app_addr_r1_reg[9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[7]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[7] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[7] ),
        .O(\app_addr_r1_reg[9]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[8]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[8] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[8] ),
        .O(\app_addr_r1_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[9]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[9] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[9] ),
        .O(\app_addr_r1_reg[9]_0 [9]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \req_data_buf_addr_r[0]_i_1 
       (.I0(\req_data_buf_addr_r_reg[3] [0]),
        .I1(app_cmd_r2[0]),
        .I2(app_cmd_r2[1]),
        .I3(wr_data_buf_addr[0]),
        .O(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3] [0]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \req_data_buf_addr_r[1]_i_1 
       (.I0(\req_data_buf_addr_r_reg[3] [1]),
        .I1(app_cmd_r2[0]),
        .I2(app_cmd_r2[1]),
        .I3(wr_data_buf_addr[1]),
        .O(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3] [1]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \req_data_buf_addr_r[2]_i_1 
       (.I0(\req_data_buf_addr_r_reg[3] [2]),
        .I1(app_cmd_r2[0]),
        .I2(app_cmd_r2[1]),
        .I3(wr_data_buf_addr[2]),
        .O(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3] [2]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \req_data_buf_addr_r[3]_i_1 
       (.I0(\req_data_buf_addr_r_reg[3] [3]),
        .I1(app_cmd_r2[0]),
        .I2(app_cmd_r2[1]),
        .I3(wr_data_buf_addr[3]),
        .O(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h2)) 
    req_priority_r_i_1
       (.I0(app_hi_pri_r2),
        .I1(E),
        .O(hi_priority));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[0]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[10] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[10] ),
        .O(row[0]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[10]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[20] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[20] ),
        .O(row[10]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[11]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[21] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[21] ),
        .O(row[11]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[12]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[22] ),
        .O(row[12]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[13]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[23] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[23] ),
        .O(row[13]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[14]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[24] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[24] ),
        .O(row[14]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[15]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[25] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[25] ),
        .O(row[15]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[1]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[11] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[11] ),
        .O(row[1]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[2]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[12] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[12] ),
        .O(row[2]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[3]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[13] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[13] ),
        .O(row[3]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[4]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[14] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[14] ),
        .O(row[4]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[5]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[15] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[15] ),
        .O(row[5]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[6]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[16] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[16] ),
        .O(row[6]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[7]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[17] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[17] ),
        .O(row[7]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[8]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[18] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[18] ),
        .O(row[8]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[9]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[19] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[19] ),
        .O(row[9]));
  LUT2 #(
    .INIT(4'hB)) 
    req_wr_r_lcl_i_1
       (.I0(req_wr_r_lcl_i_2_n_0),
        .I1(\app_cmd_r2_reg[0]_0 ),
        .O(req_wr_r_lcl0));
  LUT6 #(
    .INIT(64'hE2000000E2E2E2E2)) 
    req_wr_r_lcl_i_2
       (.I0(app_cmd_r2[1]),
        .I1(E),
        .I2(app_cmd_r1[1]),
        .I3(periodic_rd_ack_r),
        .I4(periodic_rd_cntr_r),
        .I5(periodic_rd_r),
        .O(req_wr_r_lcl_i_2_n_0));
  LUT4 #(
    .INIT(16'hE21D)) 
    row_hit_ns_carry__0_i_1
       (.I0(\app_addr_r2_reg_n_0_[25] ),
        .I1(E),
        .I2(\app_addr_r1_reg_n_0_[25] ),
        .I3(row_hit_r_reg[1]),
        .O(\app_addr_r2_reg[25]_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    row_hit_ns_carry__0_i_1__0
       (.I0(\app_addr_r2_reg_n_0_[25] ),
        .I1(E),
        .I2(\app_addr_r1_reg_n_0_[25] ),
        .I3(row_hit_r_reg[0]),
        .O(S));
  LUT4 #(
    .INIT(16'hE21D)) 
    row_hit_ns_carry__0_i_1__1
       (.I0(\app_addr_r2_reg_n_0_[25] ),
        .I1(E),
        .I2(\app_addr_r1_reg_n_0_[25] ),
        .I3(row_hit_r_reg[2]),
        .O(\app_addr_r2_reg[25]_1 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    row_hit_ns_carry__0_i_1__2
       (.I0(\app_addr_r2_reg_n_0_[25] ),
        .I1(E),
        .I2(\app_addr_r1_reg_n_0_[25] ),
        .I3(row_hit_r_reg[3]),
        .O(\app_addr_r2_reg[25]_2 ));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    was_wr_i_1
       (.I0(app_cmd_r2[0]),
        .I1(E),
        .I2(app_cmd_r1[0]),
        .I3(periodic_rd_ack_r),
        .I4(periodic_rd_r),
        .O(was_wr0));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT5 #(
    .INIT(32'h96555555)) 
    \wr_req_counter.wr_req_cnt_r[4]_i_2 
       (.I0(p_0_in),
        .I1(app_cmd_r2[0]),
        .I2(app_cmd_r2[1]),
        .I3(E),
        .I4(app_en_r2_reg_0),
        .O(\read_data_indx.rd_data_upd_indx_r_reg ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ui_rd_data" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ui_rd_data
   (\not_strict_mode.status_ram.rd_buf_we_r1_reg_0 ,
    ADDRA,
    DOA,
    DOB,
    DOC,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_12 ,
    \rd_buf_indx.ram_init_done_r_lcl_reg_0 ,
    app_rd_data_valid,
    \not_strict_mode.app_rd_data_end_reg_0 ,
    \not_strict_mode.app_rd_data_valid_copy ,
    Q,
    D,
    \rd_buf_indx.rd_buf_indx_r_reg[0]_0 ,
    \not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 ,
    ADDRD,
    \pointer_ram.pointer_wr_data ,
    app_rd_data,
    CLK,
    \not_strict_mode.rd_buf_we ,
    dbg_rddata,
    \rd_buf_indx.rd_buf_indx_r_reg[5]_0 ,
    \not_strict_mode.app_rd_data_end_ns ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]_0 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ,
    \not_strict_mode.app_rd_data_valid_copy_reg_0 ,
    \not_strict_mode.occ_cnt_r_reg[1]_0 ,
    \not_strict_mode.occ_cnt_r_reg[3]_0 ,
    \write_data_control.wb_wr_data_addr_r_reg[2] ,
    \write_data_control.wb_wr_data_addr_r_reg[4] ,
    \not_strict_mode.app_rd_data_reg[31]_0 ,
    \not_strict_mode.occ_cnt_r_reg[0]_0 ,
    \not_strict_mode.status_ram.status_ram_wr_data_r_reg[1]_0 ,
    E);
  output [0:0]\not_strict_mode.status_ram.rd_buf_we_r1_reg_0 ;
  output [3:0]ADDRA;
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_12 ;
  output \rd_buf_indx.ram_init_done_r_lcl_reg_0 ;
  output app_rd_data_valid;
  output \not_strict_mode.app_rd_data_end_reg_0 ;
  output \not_strict_mode.app_rd_data_valid_copy ;
  output [0:0]Q;
  output [0:0]D;
  output \rd_buf_indx.rd_buf_indx_r_reg[0]_0 ;
  output [3:0]\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 ;
  output [3:0]ADDRD;
  output [3:0]\pointer_ram.pointer_wr_data ;
  output [31:0]app_rd_data;
  input CLK;
  input \not_strict_mode.rd_buf_we ;
  input [31:0]dbg_rddata;
  input [5:0]\rd_buf_indx.rd_buf_indx_r_reg[5]_0 ;
  input \not_strict_mode.app_rd_data_end_ns ;
  input \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]_0 ;
  input \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ;
  input \not_strict_mode.app_rd_data_valid_copy_reg_0 ;
  input \not_strict_mode.occ_cnt_r_reg[1]_0 ;
  input \not_strict_mode.occ_cnt_r_reg[3]_0 ;
  input [3:0]\write_data_control.wb_wr_data_addr_r_reg[2] ;
  input [3:0]\write_data_control.wb_wr_data_addr_r_reg[4] ;
  input [31:0]\not_strict_mode.app_rd_data_reg[31]_0 ;
  input [0:0]\not_strict_mode.occ_cnt_r_reg[0]_0 ;
  input [0:0]\not_strict_mode.status_ram.status_ram_wr_data_r_reg[1]_0 ;
  input [0:0]E;

  wire [3:0]ADDRA;
  wire [3:0]ADDRD;
  wire CLK;
  wire [0:0]D;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]app_rd_data;
  wire app_rd_data_valid;
  wire app_rd_data_valid_ns;
  wire [31:0]dbg_rddata;
  wire \not_strict_mode.app_rd_data_end_ns ;
  wire \not_strict_mode.app_rd_data_end_reg_0 ;
  wire [31:0]\not_strict_mode.app_rd_data_reg[31]_0 ;
  wire \not_strict_mode.app_rd_data_valid_copy ;
  wire \not_strict_mode.app_rd_data_valid_copy_reg_0 ;
  wire [4:1]\not_strict_mode.occ_cnt_r ;
  wire \not_strict_mode.occ_cnt_r[1]_i_1_n_0 ;
  wire \not_strict_mode.occ_cnt_r[2]_i_1_n_0 ;
  wire \not_strict_mode.occ_cnt_r[2]_i_2_n_0 ;
  wire \not_strict_mode.occ_cnt_r[3]_i_1_n_0 ;
  wire \not_strict_mode.occ_cnt_r[3]_i_2_n_0 ;
  wire \not_strict_mode.occ_cnt_r[4]_i_2_n_0 ;
  wire [0:0]\not_strict_mode.occ_cnt_r_reg[0]_0 ;
  wire \not_strict_mode.occ_cnt_r_reg[1]_0 ;
  wire \not_strict_mode.occ_cnt_r_reg[3]_0 ;
  (* RTL_KEEP = "true" *) (* syn_keep = "true" *) wire [4:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r ;
  wire \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]_0 ;
  wire \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_12 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9 ;
  wire \not_strict_mode.rd_buf_we ;
  wire [3:0]\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 ;
  wire [0:0]\not_strict_mode.rd_status ;
  wire \not_strict_mode.status_ram.rd_buf_we_r1 ;
  wire [0:0]\not_strict_mode.status_ram.rd_buf_we_r1_reg_0 ;
  wire [4:0]\not_strict_mode.status_ram.status_ram_wr_addr_ns ;
  wire [4:0]\not_strict_mode.status_ram.status_ram_wr_addr_r ;
  wire [0:0]\not_strict_mode.status_ram.status_ram_wr_data_ns ;
  wire [1:0]\not_strict_mode.status_ram.status_ram_wr_data_r ;
  wire [0:0]\not_strict_mode.status_ram.status_ram_wr_data_r_reg[1]_0 ;
  wire \not_strict_mode.status_ram.wr_status ;
  wire \not_strict_mode.status_ram.wr_status_r1 ;
  wire [3:0]p_0_in__2;
  wire [3:0]\pointer_ram.pointer_wr_data ;
  wire [3:3]ram_init_addr;
  wire \rd_buf_indx.ram_init_done_ns ;
  wire \rd_buf_indx.ram_init_done_r_lcl_i_2_n_0 ;
  wire \rd_buf_indx.ram_init_done_r_lcl_reg_0 ;
  wire \rd_buf_indx.rd_buf_indx_r[0]_i_1_n_0 ;
  wire \rd_buf_indx.rd_buf_indx_r[0]_i_3_n_0 ;
  wire \rd_buf_indx.rd_buf_indx_r[1]_i_1_n_0 ;
  wire \rd_buf_indx.rd_buf_indx_r[2]_i_1_n_0 ;
  wire \rd_buf_indx.rd_buf_indx_r[3]_i_1_n_0 ;
  wire \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ;
  wire \rd_buf_indx.rd_buf_indx_r[5]_i_1_n_0 ;
  wire \rd_buf_indx.rd_buf_indx_r[5]_i_2_n_0 ;
  wire \rd_buf_indx.rd_buf_indx_r_reg[0]_0 ;
  wire [5:0]\rd_buf_indx.rd_buf_indx_r_reg[5]_0 ;
  wire \rd_buf_indx.rd_buf_indx_r_reg_n_0_[5] ;
  wire [3:0]\write_data_control.wb_wr_data_addr_r_reg[2] ;
  wire [3:0]\write_data_control.wb_wr_data_addr_r_reg[4] ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOB_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.status_ram.RAM32M0_DOB_UNCONNECTED ;
  wire [1:1]\NLW_not_strict_mode.status_ram.RAM32M0_DOC_UNCONNECTED ;
  wire [1:0]\NLW_not_strict_mode.status_ram.RAM32M0_DOD_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \not_strict_mode.app_rd_data[31]_i_4 
       (.I0(ADDRA[0]),
        .I1(\rd_buf_indx.rd_buf_indx_r_reg[5]_0 [0]),
        .I2(ram_init_addr),
        .I3(\rd_buf_indx.rd_buf_indx_r_reg[5]_0 [3]),
        .I4(ADDRA[3]),
        .I5(\rd_buf_indx.rd_buf_indx_r_reg[5]_0 [4]),
        .O(\rd_buf_indx.rd_buf_indx_r_reg[0]_0 ));
  FDRE \not_strict_mode.app_rd_data_end_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_end_ns ),
        .Q(\not_strict_mode.app_rd_data_end_reg_0 ),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [0]),
        .Q(app_rd_data[0]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [10]),
        .Q(app_rd_data[10]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [11]),
        .Q(app_rd_data[11]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [12]),
        .Q(app_rd_data[12]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [13]),
        .Q(app_rd_data[13]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [14]),
        .Q(app_rd_data[14]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [15]),
        .Q(app_rd_data[15]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [16]),
        .Q(app_rd_data[16]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [17]),
        .Q(app_rd_data[17]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [18]),
        .Q(app_rd_data[18]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [19]),
        .Q(app_rd_data[19]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [1]),
        .Q(app_rd_data[1]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [20]),
        .Q(app_rd_data[20]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [21]),
        .Q(app_rd_data[21]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [22]),
        .Q(app_rd_data[22]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [23]),
        .Q(app_rd_data[23]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [24]),
        .Q(app_rd_data[24]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [25]),
        .Q(app_rd_data[25]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [26]),
        .Q(app_rd_data[26]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [27]),
        .Q(app_rd_data[27]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [28]),
        .Q(app_rd_data[28]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [29]),
        .Q(app_rd_data[29]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [2]),
        .Q(app_rd_data[2]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [30]),
        .Q(app_rd_data[30]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [31]),
        .Q(app_rd_data[31]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [3]),
        .Q(app_rd_data[3]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [4]),
        .Q(app_rd_data[4]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [5]),
        .Q(app_rd_data[5]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [6]),
        .Q(app_rd_data[6]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [7]),
        .Q(app_rd_data[7]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [8]),
        .Q(app_rd_data[8]),
        .R(1'b0));
  FDRE \not_strict_mode.app_rd_data_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.app_rd_data_reg[31]_0 [9]),
        .Q(app_rd_data[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \not_strict_mode.app_rd_data_valid_copy_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data_valid_ns),
        .Q(\not_strict_mode.app_rd_data_valid_copy ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT4 #(
    .INIT(16'h82AA)) 
    \not_strict_mode.app_rd_data_valid_i_1 
       (.I0(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I1(\not_strict_mode.rd_status ),
        .I2(\rd_buf_indx.rd_buf_indx_r_reg_n_0_[5] ),
        .I3(\not_strict_mode.app_rd_data_valid_copy_reg_0 ),
        .O(app_rd_data_valid_ns));
  (* syn_maxfan = "10" *) 
  FDRE \not_strict_mode.app_rd_data_valid_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(app_rd_data_valid_ns),
        .Q(app_rd_data_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AA956AAA)) 
    \not_strict_mode.occ_cnt_r[1]_i_1 
       (.I0(\not_strict_mode.occ_cnt_r [1]),
        .I1(\not_strict_mode.app_rd_data_end_reg_0 ),
        .I2(\not_strict_mode.app_rd_data_valid_copy ),
        .I3(\not_strict_mode.occ_cnt_r_reg[1]_0 ),
        .I4(Q),
        .I5(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ),
        .O(\not_strict_mode.occ_cnt_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFF71008)) 
    \not_strict_mode.occ_cnt_r[2]_i_1 
       (.I0(\not_strict_mode.occ_cnt_r[2]_i_2_n_0 ),
        .I1(\not_strict_mode.occ_cnt_r_reg[1]_0 ),
        .I2(\not_strict_mode.occ_cnt_r [1]),
        .I3(Q),
        .I4(\not_strict_mode.occ_cnt_r [2]),
        .I5(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ),
        .O(\not_strict_mode.occ_cnt_r[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \not_strict_mode.occ_cnt_r[2]_i_2 
       (.I0(\not_strict_mode.app_rd_data_end_reg_0 ),
        .I1(\not_strict_mode.app_rd_data_valid_copy ),
        .O(\not_strict_mode.occ_cnt_r[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F906)) 
    \not_strict_mode.occ_cnt_r[3]_i_1 
       (.I0(\not_strict_mode.occ_cnt_r[3]_i_2_n_0 ),
        .I1(\not_strict_mode.occ_cnt_r [2]),
        .I2(\not_strict_mode.occ_cnt_r_reg[3]_0 ),
        .I3(\not_strict_mode.occ_cnt_r [3]),
        .I4(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ),
        .O(\not_strict_mode.occ_cnt_r[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF02)) 
    \not_strict_mode.occ_cnt_r[3]_i_2 
       (.I0(\not_strict_mode.occ_cnt_r_reg[1]_0 ),
        .I1(Q),
        .I2(\not_strict_mode.occ_cnt_r [1]),
        .I3(\not_strict_mode.occ_cnt_r [2]),
        .O(\not_strict_mode.occ_cnt_r[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \not_strict_mode.occ_cnt_r[4]_i_1 
       (.I0(\not_strict_mode.occ_cnt_r [4]),
        .I1(\not_strict_mode.occ_cnt_r[4]_i_2_n_0 ),
        .I2(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFEBFFFFFFF)) 
    \not_strict_mode.occ_cnt_r[4]_i_2 
       (.I0(\not_strict_mode.occ_cnt_r_reg[3]_0 ),
        .I1(\not_strict_mode.occ_cnt_r [3]),
        .I2(\not_strict_mode.occ_cnt_r [2]),
        .I3(\not_strict_mode.occ_cnt_r [1]),
        .I4(Q),
        .I5(\not_strict_mode.occ_cnt_r_reg[1]_0 ),
        .O(\not_strict_mode.occ_cnt_r[4]_i_2_n_0 ));
  FDRE \not_strict_mode.occ_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.occ_cnt_r_reg[0]_0 ),
        .Q(Q),
        .R(1'b0));
  FDRE \not_strict_mode.occ_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.occ_cnt_r[1]_i_1_n_0 ),
        .Q(\not_strict_mode.occ_cnt_r [1]),
        .R(1'b0));
  FDRE \not_strict_mode.occ_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.occ_cnt_r[2]_i_1_n_0 ),
        .Q(\not_strict_mode.occ_cnt_r [2]),
        .R(1'b0));
  FDRE \not_strict_mode.occ_cnt_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.occ_cnt_r[3]_i_1_n_0 ),
        .Q(\not_strict_mode.occ_cnt_r [3]),
        .R(1'b0));
  FDRE \not_strict_mode.occ_cnt_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D),
        .Q(\not_strict_mode.occ_cnt_r [4]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_buf_indx.rd_buf_indx_r[0]_i_1_n_0 ),
        .Q(\not_strict_mode.rd_buf.rd_buf_indx_copy_r [0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_buf_indx.rd_buf_indx_r[1]_i_1_n_0 ),
        .Q(\not_strict_mode.rd_buf.rd_buf_indx_copy_r [1]),
        .R(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_buf_indx.rd_buf_indx_r[2]_i_1_n_0 ),
        .Q(\not_strict_mode.rd_buf.rd_buf_indx_copy_r [2]),
        .R(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_buf_indx.rd_buf_indx_r[3]_i_1_n_0 ),
        .Q(\not_strict_mode.rd_buf.rd_buf_indx_copy_r [3]),
        .R(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ));
  (* KEEP = "yes" *) 
  (* syn_keep = "true" *) 
  FDRE \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ),
        .Q(\not_strict_mode.rd_buf.rd_buf_indx_copy_r [4]),
        .R(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0 
       (.ADDRA(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRB(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRC(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRD(\rd_buf_indx.rd_buf_indx_r_reg[5]_0 [4:0]),
        .DIA(dbg_rddata[5:4]),
        .DIB(dbg_rddata[3:2]),
        .DIC(dbg_rddata[1:0]),
        .DID({1'b0,1'b0}),
        .DOA(DOA),
        .DOB(DOB),
        .DOC(DOC),
        .DOD(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(\not_strict_mode.rd_buf_we ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0 
       (.ADDRA(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRB(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRC(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRD(\rd_buf_indx.rd_buf_indx_r_reg[5]_0 [4:0]),
        .DIA(dbg_rddata[11:10]),
        .DIB(dbg_rddata[9:8]),
        .DIC(dbg_rddata[7:6]),
        .DID({1'b0,1'b0}),
        .DOA(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0 ),
        .DOB(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1 ),
        .DOC(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2 ),
        .DOD(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(\not_strict_mode.rd_buf_we ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0 
       (.ADDRA(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRB(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRC(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRD(\rd_buf_indx.rd_buf_indx_r_reg[5]_0 [4:0]),
        .DIA(dbg_rddata[17:16]),
        .DIB(dbg_rddata[15:14]),
        .DIC(dbg_rddata[13:12]),
        .DID({1'b0,1'b0}),
        .DOA(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3 ),
        .DOB(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4 ),
        .DOC(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5 ),
        .DOD(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(\not_strict_mode.rd_buf_we ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0 
       (.ADDRA(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRB(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRC(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRD(\rd_buf_indx.rd_buf_indx_r_reg[5]_0 [4:0]),
        .DIA(dbg_rddata[23:22]),
        .DIB(dbg_rddata[21:20]),
        .DIC(dbg_rddata[19:18]),
        .DID({1'b0,1'b0}),
        .DOA(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6 ),
        .DOB(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7 ),
        .DOC(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8 ),
        .DOD(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(\not_strict_mode.rd_buf_we ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0 
       (.ADDRA(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRB(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRC(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRD(\rd_buf_indx.rd_buf_indx_r_reg[5]_0 [4:0]),
        .DIA(dbg_rddata[29:28]),
        .DIB(dbg_rddata[27:26]),
        .DIC(dbg_rddata[25:24]),
        .DID({1'b0,1'b0}),
        .DOA(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9 ),
        .DOB(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10 ),
        .DOC(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11 ),
        .DOD(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(\not_strict_mode.rd_buf_we ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0 
       (.ADDRA(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRB(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRC(\not_strict_mode.rd_buf.rd_buf_indx_copy_r ),
        .ADDRD(\rd_buf_indx.rd_buf_indx_r_reg[5]_0 [4:0]),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(dbg_rddata[31:30]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOB_UNCONNECTED [1:0]),
        .DOC(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_12 ),
        .DOD(\NLW_not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(\not_strict_mode.rd_buf_we ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \not_strict_mode.rd_data_buf_addr_r_lcl[0]_i_1 
       (.I0(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \not_strict_mode.rd_data_buf_addr_r_lcl[1]_i_1 
       (.I0(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 [0]),
        .I1(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \not_strict_mode.rd_data_buf_addr_r_lcl[2]_i_1 
       (.I0(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 [2]),
        .I1(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 [1]),
        .I2(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 [0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \not_strict_mode.rd_data_buf_addr_r_lcl[3]_i_2 
       (.I0(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 [3]),
        .I1(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 [0]),
        .I2(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 [1]),
        .I3(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 [2]),
        .O(p_0_in__2[3]));
  FDRE \not_strict_mode.rd_data_buf_addr_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__2[0]),
        .Q(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 [0]),
        .R(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ));
  FDRE \not_strict_mode.rd_data_buf_addr_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__2[1]),
        .Q(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 [1]),
        .R(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ));
  FDRE \not_strict_mode.rd_data_buf_addr_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__2[2]),
        .Q(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 [2]),
        .R(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ));
  FDRE \not_strict_mode.rd_data_buf_addr_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__2[3]),
        .Q(\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 [3]),
        .R(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \not_strict_mode.status_ram.RAM32M0 
       (.ADDRA({ADDRA[3],ram_init_addr,ADDRA[2:0]}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRC(\not_strict_mode.status_ram.status_ram_wr_addr_ns ),
        .ADDRD(\not_strict_mode.status_ram.status_ram_wr_addr_r ),
        .DIA(\not_strict_mode.status_ram.status_ram_wr_data_r ),
        .DIB({1'b0,1'b0}),
        .DIC(\not_strict_mode.status_ram.status_ram_wr_data_r ),
        .DID(\not_strict_mode.status_ram.status_ram_wr_data_r ),
        .DOA({\not_strict_mode.status_ram.rd_buf_we_r1_reg_0 ,\not_strict_mode.rd_status }),
        .DOB(\NLW_not_strict_mode.status_ram.RAM32M0_DOB_UNCONNECTED [1:0]),
        .DOC({\NLW_not_strict_mode.status_ram.RAM32M0_DOC_UNCONNECTED [1],\not_strict_mode.status_ram.wr_status }),
        .DOD(\NLW_not_strict_mode.status_ram.RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(\not_strict_mode.status_ram.rd_buf_we_r1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \not_strict_mode.status_ram.RAM32M0_i_1 
       (.I0(\rd_buf_indx.rd_buf_indx_r_reg[5]_0 [4]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ADDRA[3]),
        .O(\not_strict_mode.status_ram.status_ram_wr_addr_ns [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \not_strict_mode.status_ram.RAM32M0_i_2 
       (.I0(\rd_buf_indx.rd_buf_indx_r_reg[5]_0 [3]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr),
        .O(\not_strict_mode.status_ram.status_ram_wr_addr_ns [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \not_strict_mode.status_ram.RAM32M0_i_3 
       (.I0(\rd_buf_indx.rd_buf_indx_r_reg[5]_0 [2]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ADDRA[2]),
        .O(\not_strict_mode.status_ram.status_ram_wr_addr_ns [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \not_strict_mode.status_ram.RAM32M0_i_4 
       (.I0(\rd_buf_indx.rd_buf_indx_r_reg[5]_0 [1]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ADDRA[1]),
        .O(\not_strict_mode.status_ram.status_ram_wr_addr_ns [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \not_strict_mode.status_ram.RAM32M0_i_5 
       (.I0(\rd_buf_indx.rd_buf_indx_r_reg[5]_0 [0]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ADDRA[0]),
        .O(\not_strict_mode.status_ram.status_ram_wr_addr_ns [0]));
  FDRE \not_strict_mode.status_ram.rd_buf_we_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.rd_buf_we ),
        .Q(\not_strict_mode.status_ram.rd_buf_we_r1 ),
        .R(1'b0));
  FDRE \not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.status_ram.status_ram_wr_addr_ns [0]),
        .Q(\not_strict_mode.status_ram.status_ram_wr_addr_r [0]),
        .R(1'b0));
  FDRE \not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.status_ram.status_ram_wr_addr_ns [1]),
        .Q(\not_strict_mode.status_ram.status_ram_wr_addr_r [1]),
        .R(1'b0));
  FDRE \not_strict_mode.status_ram.status_ram_wr_addr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.status_ram.status_ram_wr_addr_ns [2]),
        .Q(\not_strict_mode.status_ram.status_ram_wr_addr_r [2]),
        .R(1'b0));
  FDRE \not_strict_mode.status_ram.status_ram_wr_addr_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.status_ram.status_ram_wr_addr_ns [3]),
        .Q(\not_strict_mode.status_ram.status_ram_wr_addr_r [3]),
        .R(1'b0));
  FDRE \not_strict_mode.status_ram.status_ram_wr_addr_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.status_ram.status_ram_wr_addr_ns [4]),
        .Q(\not_strict_mode.status_ram.status_ram_wr_addr_r [4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h02A2)) 
    \not_strict_mode.status_ram.status_ram_wr_data_r[0]_i_1 
       (.I0(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I1(\not_strict_mode.status_ram.wr_status ),
        .I2(\rd_buf_indx.rd_buf_indx_r_reg[5]_0 [0]),
        .I3(\not_strict_mode.status_ram.wr_status_r1 ),
        .O(\not_strict_mode.status_ram.status_ram_wr_data_ns ));
  FDRE \not_strict_mode.status_ram.status_ram_wr_data_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.status_ram.status_ram_wr_data_ns ),
        .Q(\not_strict_mode.status_ram.status_ram_wr_data_r [0]),
        .R(1'b0));
  FDRE \not_strict_mode.status_ram.status_ram_wr_data_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.status_ram.status_ram_wr_data_r_reg[1]_0 ),
        .Q(\not_strict_mode.status_ram.status_ram_wr_data_r [1]),
        .R(1'b0));
  FDRE \not_strict_mode.status_ram.wr_status_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\not_strict_mode.status_ram.wr_status ),
        .Q(\not_strict_mode.status_ram.wr_status_r1 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_2 
       (.I0(\write_data_control.wb_wr_data_addr_r_reg[4] [1]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ADDRA[1]),
        .O(\pointer_ram.pointer_wr_data [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_3 
       (.I0(\write_data_control.wb_wr_data_addr_r_reg[4] [0]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ADDRA[0]),
        .O(\pointer_ram.pointer_wr_data [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_4 
       (.I0(\write_data_control.wb_wr_data_addr_r_reg[2] [3]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr),
        .O(ADDRD[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_5 
       (.I0(\write_data_control.wb_wr_data_addr_r_reg[2] [2]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ADDRA[2]),
        .O(ADDRD[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_6 
       (.I0(\write_data_control.wb_wr_data_addr_r_reg[2] [1]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ADDRA[1]),
        .O(ADDRD[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_7 
       (.I0(\write_data_control.wb_wr_data_addr_r_reg[2] [0]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ADDRA[0]),
        .O(ADDRD[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[1].RAM32M0_i_1 
       (.I0(\write_data_control.wb_wr_data_addr_r_reg[4] [3]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr),
        .O(\pointer_ram.pointer_wr_data [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[1].RAM32M0_i_2 
       (.I0(\write_data_control.wb_wr_data_addr_r_reg[4] [2]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ADDRA[2]),
        .O(\pointer_ram.pointer_wr_data [2]));
  LUT6 #(
    .INIT(64'h0E0A0A0A0A0A0A0A)) 
    \rd_buf_indx.ram_init_done_r_lcl_i_1 
       (.I0(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I1(ADDRA[1]),
        .I2(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ),
        .I3(ADDRA[2]),
        .I4(ADDRA[0]),
        .I5(\rd_buf_indx.ram_init_done_r_lcl_i_2_n_0 ),
        .O(\rd_buf_indx.ram_init_done_ns ));
  LUT2 #(
    .INIT(4'h8)) 
    \rd_buf_indx.ram_init_done_r_lcl_i_2 
       (.I0(ram_init_addr),
        .I1(ADDRA[3]),
        .O(\rd_buf_indx.ram_init_done_r_lcl_i_2_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_buf_indx.ram_init_done_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_buf_indx.ram_init_done_ns ),
        .Q(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000C03B)) 
    \rd_buf_indx.rd_buf_indx_r[0]_i_1 
       (.I0(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]_0 ),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(\rd_buf_indx.rd_buf_indx_r[0]_i_3_n_0 ),
        .I3(ADDRA[0]),
        .I4(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ),
        .O(\rd_buf_indx.rd_buf_indx_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rd_buf_indx.rd_buf_indx_r[0]_i_3 
       (.I0(\not_strict_mode.app_rd_data_valid_copy_reg_0 ),
        .I1(\rd_buf_indx.rd_buf_indx_r_reg_n_0_[5] ),
        .I2(\not_strict_mode.rd_status ),
        .O(\rd_buf_indx.rd_buf_indx_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_buf_indx.rd_buf_indx_r[1]_i_1 
       (.I0(ADDRA[1]),
        .I1(\rd_buf_indx.rd_buf_indx_r[5]_i_2_n_0 ),
        .O(\rd_buf_indx.rd_buf_indx_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \rd_buf_indx.rd_buf_indx_r[2]_i_1 
       (.I0(ADDRA[2]),
        .I1(ADDRA[1]),
        .I2(\rd_buf_indx.rd_buf_indx_r[5]_i_2_n_0 ),
        .O(\rd_buf_indx.rd_buf_indx_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \rd_buf_indx.rd_buf_indx_r[3]_i_1 
       (.I0(ram_init_addr),
        .I1(ADDRA[2]),
        .I2(\rd_buf_indx.rd_buf_indx_r[5]_i_2_n_0 ),
        .I3(ADDRA[1]),
        .O(\rd_buf_indx.rd_buf_indx_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \rd_buf_indx.rd_buf_indx_r[4]_i_1 
       (.I0(ADDRA[3]),
        .I1(ram_init_addr),
        .I2(ADDRA[1]),
        .I3(\rd_buf_indx.rd_buf_indx_r[5]_i_2_n_0 ),
        .I4(ADDRA[2]),
        .O(\rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \rd_buf_indx.rd_buf_indx_r[5]_i_1 
       (.I0(\rd_buf_indx.rd_buf_indx_r_reg_n_0_[5] ),
        .I1(ADDRA[1]),
        .I2(\rd_buf_indx.rd_buf_indx_r[5]_i_2_n_0 ),
        .I3(ADDRA[2]),
        .I4(ram_init_addr),
        .I5(ADDRA[3]),
        .O(\rd_buf_indx.rd_buf_indx_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000FF1DFFFF)) 
    \rd_buf_indx.rd_buf_indx_r[5]_i_2 
       (.I0(\rd_buf_indx.rd_buf_indx_r_reg[5]_0 [5]),
        .I1(\not_strict_mode.app_rd_data_valid_copy_reg_0 ),
        .I2(\not_strict_mode.status_ram.rd_buf_we_r1_reg_0 ),
        .I3(\rd_buf_indx.rd_buf_indx_r[0]_i_3_n_0 ),
        .I4(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I5(ADDRA[0]),
        .O(\rd_buf_indx.rd_buf_indx_r[5]_i_2_n_0 ));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_buf_indx.rd_buf_indx_r[0]_i_1_n_0 ),
        .Q(ADDRA[0]),
        .R(1'b0));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_buf_indx.rd_buf_indx_r[1]_i_1_n_0 ),
        .Q(ADDRA[1]),
        .R(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_buf_indx.rd_buf_indx_r[2]_i_1_n_0 ),
        .Q(ADDRA[2]),
        .R(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_buf_indx.rd_buf_indx_r[3]_i_1_n_0 ),
        .Q(ram_init_addr),
        .R(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ),
        .Q(ADDRA[3]),
        .R(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\rd_buf_indx.rd_buf_indx_r[5]_i_1_n_0 ),
        .Q(\rd_buf_indx.rd_buf_indx_r_reg_n_0_[5] ),
        .R(\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ui_top" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ui_top
   (\not_strict_mode.status_ram.rd_buf_we_r1_reg ,
    \rd_buf_indx.rd_buf_indx_r_reg[4] ,
    \rd_buf_indx.rd_buf_indx_r_reg[2] ,
    DOA,
    DOB,
    DOC,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4] ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10 ,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11 ,
    app_rdy_r_reg,
    app_hi_pri_r2,
    hi_priority,
    ram_init_done_r,
    app_wdf_rdy,
    app_rd_data_valid,
    \not_strict_mode.app_rd_data_end_reg ,
    app_en_r2,
    \app_addr_r2_reg[25] ,
    S,
    \app_addr_r2_reg[25]_0 ,
    \app_addr_r2_reg[25]_1 ,
    \app_addr_r2_reg[27] ,
    \app_addr_r2_reg[27]_0 ,
    \app_addr_r2_reg[27]_1 ,
    \app_addr_r2_reg[27]_2 ,
    \app_cmd_r2_reg[0] ,
    was_wr0,
    bank,
    req_wr_r_lcl0,
    \not_strict_mode.rd_data_buf_addr_r_lcl_reg[3] ,
    \rd_buf_indx.rd_buf_indx_r_reg[0] ,
    row,
    \app_addr_r1_reg[9] ,
    Q,
    app_rd_data,
    CLK,
    \write_data_control.wb_wr_data_addr_r_reg[2] ,
    ADDRA,
    \not_strict_mode.rd_buf_we ,
    dbg_rddata,
    \rd_buf_indx.rd_buf_indx_r_reg[5] ,
    E,
    \not_strict_mode.app_rd_data_end_ns ,
    app_wdf_end_r1_reg,
    app_en,
    app_wdf_wren,
    app_wdf_end,
    row_hit_r_reg,
    rb_hit_busy_r_reg,
    req_bank_r,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    periodic_rd_ack_r,
    periodic_rd_cntr_r,
    periodic_rd_r,
    accept_ns,
    \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0] ,
    \not_strict_mode.app_rd_data_valid_copy_reg ,
    app_wdf_mask,
    app_wdf_data,
    D,
    app_addr,
    app_cmd,
    \not_strict_mode.app_rd_data_reg[31] );
  output [0:0]\not_strict_mode.status_ram.rd_buf_we_r1_reg ;
  output \rd_buf_indx.rd_buf_indx_r_reg[4] ;
  output [2:0]\rd_buf_indx.rd_buf_indx_r_reg[2] ;
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4] ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10 ;
  output [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11 ;
  output app_rdy_r_reg;
  output app_hi_pri_r2;
  output hi_priority;
  output ram_init_done_r;
  output app_wdf_rdy;
  output app_rd_data_valid;
  output \not_strict_mode.app_rd_data_end_reg ;
  output app_en_r2;
  output [0:0]\app_addr_r2_reg[25] ;
  output [0:0]S;
  output [0:0]\app_addr_r2_reg[25]_0 ;
  output [0:0]\app_addr_r2_reg[25]_1 ;
  output \app_addr_r2_reg[27] ;
  output \app_addr_r2_reg[27]_0 ;
  output \app_addr_r2_reg[27]_1 ;
  output \app_addr_r2_reg[27]_2 ;
  output \app_cmd_r2_reg[0] ;
  output was_wr0;
  output [2:0]bank;
  output req_wr_r_lcl0;
  output [3:0]\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3] ;
  output \rd_buf_indx.rd_buf_indx_r_reg[0] ;
  output [15:0]row;
  output [9:0]\app_addr_r1_reg[9] ;
  output [35:0]Q;
  output [31:0]app_rd_data;
  input CLK;
  input \write_data_control.wb_wr_data_addr_r_reg[2] ;
  input [4:0]ADDRA;
  input \not_strict_mode.rd_buf_we ;
  input [31:0]dbg_rddata;
  input [5:0]\rd_buf_indx.rd_buf_indx_r_reg[5] ;
  input [0:0]E;
  input \not_strict_mode.app_rd_data_end_ns ;
  input app_wdf_end_r1_reg;
  input app_en;
  input app_wdf_wren;
  input app_wdf_end;
  input [3:0]row_hit_r_reg;
  input rb_hit_busy_r_reg;
  input [11:0]req_bank_r;
  input rb_hit_busy_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input periodic_rd_ack_r;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input accept_ns;
  input \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0] ;
  input \not_strict_mode.app_rd_data_valid_copy_reg ;
  input [3:0]app_wdf_mask;
  input [31:0]app_wdf_data;
  input [0:0]D;
  input [28:0]app_addr;
  input [1:0]app_cmd;
  input [31:0]\not_strict_mode.app_rd_data_reg[31] ;

  wire [4:0]ADDRA;
  wire CLK;
  wire [0:0]D;
  wire [1:0]DOA;
  wire [1:0]DOB;
  wire [1:0]DOC;
  wire [0:0]E;
  wire [35:0]Q;
  wire [0:0]S;
  wire accept_ns;
  wire [28:0]app_addr;
  wire [9:0]\app_addr_r1_reg[9] ;
  wire [0:0]\app_addr_r2_reg[25] ;
  wire [0:0]\app_addr_r2_reg[25]_0 ;
  wire [0:0]\app_addr_r2_reg[25]_1 ;
  wire \app_addr_r2_reg[27] ;
  wire \app_addr_r2_reg[27]_0 ;
  wire \app_addr_r2_reg[27]_1 ;
  wire \app_addr_r2_reg[27]_2 ;
  wire [1:0]app_cmd;
  wire \app_cmd_r2_reg[0] ;
  wire app_en;
  wire app_en_r2;
  wire app_hi_pri_r2;
  wire [31:0]app_rd_data;
  wire app_rd_data_valid;
  wire app_rdy_ns;
  wire app_rdy_r_reg;
  wire [31:0]app_wdf_data;
  wire app_wdf_end;
  wire app_wdf_end_r1_reg;
  wire [3:0]app_wdf_mask;
  wire app_wdf_rdy;
  wire app_wdf_wren;
  wire [2:0]bank;
  wire [31:0]dbg_rddata;
  wire hi_priority;
  wire \not_strict_mode.app_rd_data_end_ns ;
  wire \not_strict_mode.app_rd_data_end_reg ;
  wire [31:0]\not_strict_mode.app_rd_data_reg[31] ;
  wire \not_strict_mode.app_rd_data_valid_copy ;
  wire \not_strict_mode.app_rd_data_valid_copy_reg ;
  wire [0:0]\not_strict_mode.occ_cnt_r ;
  wire \not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0] ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4] ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8 ;
  wire [1:0]\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9 ;
  wire \not_strict_mode.rd_buf_we ;
  wire [3:0]\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3] ;
  wire [0:0]\not_strict_mode.status_ram.rd_buf_we_r1_reg ;
  wire [0:0]p_0_in;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_r;
  wire [3:0]\pointer_ram.pointer_wr_addr ;
  wire [3:0]\pointer_ram.pointer_wr_data ;
  wire ram_init_done_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rd_accepted;
  wire \rd_buf_indx.rd_buf_indx_r_reg[0] ;
  wire [2:0]\rd_buf_indx.rd_buf_indx_r_reg[2] ;
  wire \rd_buf_indx.rd_buf_indx_r_reg[4] ;
  wire [5:0]\rd_buf_indx.rd_buf_indx_r_reg[5] ;
  wire [3:0]rd_data_buf_addr_r;
  wire [3:0]\read_data_indx.rd_data_indx_r_reg ;
  wire [11:0]req_bank_r;
  wire req_wr_r_lcl0;
  wire [15:0]row;
  wire [3:0]row_hit_r_reg;
  wire ui_cmd0_n_21;
  wire ui_cmd0_n_22;
  wire ui_cmd0_n_23;
  wire ui_cmd0_n_4;
  wire ui_rd_data0_n_42;
  wire was_wr0;
  wire wr_accepted;
  wire [3:0]wr_data_buf_addr;
  wire \write_data_control.wb_wr_data_addr_r_reg[2] ;

  mig_7series_nosysclock_mig_7series_v4_2_ui_cmd ui_cmd0
       (.CLK(CLK),
        .D(ui_cmd0_n_21),
        .E(app_rdy_r_reg),
        .Q(\not_strict_mode.occ_cnt_r ),
        .S(S),
        .app_addr(app_addr),
        .\app_addr_r1_reg[28]_0 (bank[2]),
        .\app_addr_r1_reg[9]_0 (\app_addr_r1_reg[9] ),
        .\app_addr_r2_reg[25]_0 (\app_addr_r2_reg[25] ),
        .\app_addr_r2_reg[25]_1 (\app_addr_r2_reg[25]_0 ),
        .\app_addr_r2_reg[25]_2 (\app_addr_r2_reg[25]_1 ),
        .\app_addr_r2_reg[27]_0 (\app_addr_r2_reg[27] ),
        .\app_addr_r2_reg[27]_1 (\app_addr_r2_reg[27]_0 ),
        .\app_addr_r2_reg[27]_2 (\app_addr_r2_reg[27]_1 ),
        .\app_addr_r2_reg[27]_3 (\app_addr_r2_reg[27]_2 ),
        .app_cmd(app_cmd),
        .\app_cmd_r2_reg[0]_0 (\app_cmd_r2_reg[0] ),
        .\app_cmd_r2_reg[0]_1 (ui_cmd0_n_23),
        .app_en(app_en),
        .app_en_r2_reg_0(app_en_r2),
        .app_en_r2_reg_1(app_wdf_end_r1_reg),
        .app_hi_pri_r2(app_hi_pri_r2),
        .app_rdy_ns(app_rdy_ns),
        .app_rdy_r_reg_0(rd_accepted),
        .app_rdy_r_reg_1(ui_cmd0_n_22),
        .bank(bank[1:0]),
        .hi_priority(hi_priority),
        .\not_strict_mode.app_rd_data_valid_copy (\not_strict_mode.app_rd_data_valid_copy ),
        .\not_strict_mode.occ_cnt_r_reg[0] (\not_strict_mode.app_rd_data_end_reg ),
        .\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3] (\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3] ),
        .p_0_in(p_0_in),
        .periodic_rd_ack_r(periodic_rd_ack_r),
        .periodic_rd_cntr_r(periodic_rd_cntr_r),
        .periodic_rd_r(periodic_rd_r),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_1),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg_2),
        .\read_data_indx.rd_data_upd_indx_r_reg (ui_cmd0_n_4),
        .req_bank_r(req_bank_r),
        .\req_data_buf_addr_r_reg[3] (rd_data_buf_addr_r),
        .req_wr_r_lcl0(req_wr_r_lcl0),
        .row(row),
        .row_hit_r_reg(row_hit_r_reg),
        .was_wr0(was_wr0),
        .wr_accepted(wr_accepted),
        .wr_data_buf_addr(wr_data_buf_addr));
  mig_7series_nosysclock_mig_7series_v4_2_ui_rd_data ui_rd_data0
       (.ADDRA({\rd_buf_indx.rd_buf_indx_r_reg[4] ,\rd_buf_indx.rd_buf_indx_r_reg[2] }),
        .ADDRD(\pointer_ram.pointer_wr_addr ),
        .CLK(CLK),
        .D(ui_rd_data0_n_42),
        .DOA(DOA),
        .DOB(DOB),
        .DOC(DOC),
        .E(rd_accepted),
        .Q(\not_strict_mode.occ_cnt_r ),
        .app_rd_data(app_rd_data),
        .app_rd_data_valid(app_rd_data_valid),
        .dbg_rddata(dbg_rddata),
        .\not_strict_mode.app_rd_data_end_ns (\not_strict_mode.app_rd_data_end_ns ),
        .\not_strict_mode.app_rd_data_end_reg_0 (\not_strict_mode.app_rd_data_end_reg ),
        .\not_strict_mode.app_rd_data_reg[31]_0 (\not_strict_mode.app_rd_data_reg[31] ),
        .\not_strict_mode.app_rd_data_valid_copy (\not_strict_mode.app_rd_data_valid_copy ),
        .\not_strict_mode.app_rd_data_valid_copy_reg_0 (\not_strict_mode.app_rd_data_valid_copy_reg ),
        .\not_strict_mode.occ_cnt_r_reg[0]_0 (ui_cmd0_n_21),
        .\not_strict_mode.occ_cnt_r_reg[1]_0 (ui_cmd0_n_23),
        .\not_strict_mode.occ_cnt_r_reg[3]_0 (ui_cmd0_n_22),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0]_0 (\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[0] ),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[1]_0 (app_wdf_end_r1_reg),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0 (\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4] ),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1 (\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_0 ),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10 (\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9 ),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11 (\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_10 ),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_12 (\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_11 ),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2 (\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_1 ),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3 (\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_2 ),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4 (\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_3 ),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5 (\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_4 ),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6 (\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_5 ),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7 (\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_6 ),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8 (\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_7 ),
        .\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_9 (\not_strict_mode.rd_buf.rd_buf_indx_copy_r_reg[4]_8 ),
        .\not_strict_mode.rd_buf_we (\not_strict_mode.rd_buf_we ),
        .\not_strict_mode.rd_data_buf_addr_r_lcl_reg[3]_0 (rd_data_buf_addr_r),
        .\not_strict_mode.status_ram.rd_buf_we_r1_reg_0 (\not_strict_mode.status_ram.rd_buf_we_r1_reg ),
        .\not_strict_mode.status_ram.status_ram_wr_data_r_reg[1]_0 (D),
        .\pointer_ram.pointer_wr_data (\pointer_ram.pointer_wr_data ),
        .\rd_buf_indx.ram_init_done_r_lcl_reg_0 (ram_init_done_r),
        .\rd_buf_indx.rd_buf_indx_r_reg[0]_0 (\rd_buf_indx.rd_buf_indx_r_reg[0] ),
        .\rd_buf_indx.rd_buf_indx_r_reg[5]_0 (\rd_buf_indx.rd_buf_indx_r_reg[5] ),
        .\write_data_control.wb_wr_data_addr_r_reg[2] (\read_data_indx.rd_data_indx_r_reg ),
        .\write_data_control.wb_wr_data_addr_r_reg[4] (ADDRA[4:1]));
  mig_7series_nosysclock_mig_7series_v4_2_ui_wr_data ui_wr_data0
       (.ADDRA(ADDRA),
        .ADDRD(\pointer_ram.pointer_wr_addr ),
        .CLK(CLK),
        .D(ui_rd_data0_n_42),
        .E(E),
        .Q(\read_data_indx.rd_data_indx_r_reg ),
        .accept_ns(accept_ns),
        .app_rdy_ns(app_rdy_ns),
        .app_wdf_data(app_wdf_data),
        .app_wdf_end(app_wdf_end),
        .app_wdf_end_r1_reg_0(app_wdf_end_r1_reg),
        .app_wdf_mask(app_wdf_mask),
        .app_wdf_rdy(app_wdf_rdy),
        .app_wdf_wren(app_wdf_wren),
        .p_0_in(p_0_in),
        .\pointer_ram.pointer_wr_data (\pointer_ram.pointer_wr_data ),
        .ram_init_done_r(ram_init_done_r),
        .wr_accepted(wr_accepted),
        .wr_data_buf_addr(wr_data_buf_addr),
        .\wr_req_counter.wr_req_cnt_r_reg[4]_0 (ui_cmd0_n_4),
        .\write_buffer.wr_buf_out_data_reg[35]_0 (Q),
        .\write_data_control.wb_wr_data_addr_r_reg[2]_0 (\write_data_control.wb_wr_data_addr_r_reg[2] ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_2_ui_wr_data" *) 
module mig_7series_nosysclock_mig_7series_v4_2_ui_wr_data
   (wr_data_buf_addr,
    p_0_in,
    app_wdf_rdy,
    app_rdy_ns,
    Q,
    \write_buffer.wr_buf_out_data_reg[35]_0 ,
    CLK,
    \write_data_control.wb_wr_data_addr_r_reg[2]_0 ,
    \pointer_ram.pointer_wr_data ,
    ADDRD,
    ADDRA,
    E,
    app_wdf_end_r1_reg_0,
    app_wdf_wren,
    app_wdf_end,
    accept_ns,
    D,
    \wr_req_counter.wr_req_cnt_r_reg[4]_0 ,
    wr_accepted,
    ram_init_done_r,
    app_wdf_mask,
    app_wdf_data);
  output [3:0]wr_data_buf_addr;
  output [0:0]p_0_in;
  output app_wdf_rdy;
  output app_rdy_ns;
  output [3:0]Q;
  output [35:0]\write_buffer.wr_buf_out_data_reg[35]_0 ;
  input CLK;
  input \write_data_control.wb_wr_data_addr_r_reg[2]_0 ;
  input [3:0]\pointer_ram.pointer_wr_data ;
  input [3:0]ADDRD;
  input [4:0]ADDRA;
  input [0:0]E;
  input app_wdf_end_r1_reg_0;
  input app_wdf_wren;
  input app_wdf_end;
  input accept_ns;
  input [0:0]D;
  input \wr_req_counter.wr_req_cnt_r_reg[4]_0 ;
  input wr_accepted;
  input ram_init_done_r;
  input [3:0]app_wdf_mask;
  input [31:0]app_wdf_data;

  wire [4:0]ADDRA;
  wire [3:0]ADDRD;
  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire accept_ns;
  wire app_rdy_ns;
  wire app_rdy_r_i_2_n_0;
  wire [31:0]app_wdf_data;
  wire [31:0]app_wdf_data_r1;
  wire app_wdf_end;
  wire app_wdf_end_r1;
  wire app_wdf_end_r1_i_1_n_0;
  wire app_wdf_end_r1_reg_0;
  wire [3:0]app_wdf_mask;
  wire [3:0]app_wdf_mask_r1;
  wire app_wdf_rdy;
  wire app_wdf_rdy_r_copy1;
  wire app_wdf_rdy_r_copy2;
  wire app_wdf_rdy_r_copy3;
  wire app_wdf_wren;
  wire app_wdf_wren_r1;
  wire app_wdf_wren_r1_i_1_n_0;
  wire [3:0]\data_buf_address_counter.data_buf_addr_cnt_r_reg ;
  wire \occupied_counter.app_wdf_rdy_r_i_2_n_0 ;
  wire \occupied_counter.occ_cnt[0]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt[10]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt[11]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt[12]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt[13]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt[14]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt[15]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt[15]_i_2_n_0 ;
  wire \occupied_counter.occ_cnt[1]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt[2]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt[3]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt[4]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt[5]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt[6]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt[7]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt[8]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt[9]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt_reg_n_0_[0] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[10] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[11] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[12] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[13] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[15] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[1] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[2] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[3] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[4] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[5] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[6] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[7] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[8] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[9] ;
  wire [0:0]p_0_in;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire [3:0]p_0_in__1;
  wire p_4_in;
  wire [3:0]\pointer_ram.pointer_wr_data ;
  wire ram_init_done_r;
  wire [4:1]wb_wr_data_addr_w;
  wire wdf_rdy_ns;
  wire wr_accepted;
  wire [35:0]wr_buf_out_data_w;
  wire [3:0]wr_data_buf_addr;
  wire [3:0]wr_data_pntr;
  wire [4:0]\wr_req_counter.wr_req_cnt_r ;
  wire \wr_req_counter.wr_req_cnt_r[0]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[1]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[4]_i_3_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r_reg[4]_0 ;
  wire [35:0]\write_buffer.wr_buf_in_data ;
  wire [35:0]\write_buffer.wr_buf_out_data_reg[35]_0 ;
  wire \write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 ;
  wire \write_data_control.wb_wr_data_addr0_ns ;
  wire \write_data_control.wb_wr_data_addr0_r ;
  wire [4:1]\write_data_control.wb_wr_data_addr_r ;
  wire \write_data_control.wb_wr_data_addr_r_reg[2]_0 ;
  wire \write_data_control.wr_data_addr_le ;
  wire [3:0]\write_data_control.wr_data_indx_r_reg ;
  wire [1:0]\NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000FEFF0000)) 
    app_rdy_r_i_1
       (.I0(app_rdy_r_i_2_n_0),
        .I1(\wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ),
        .I2(\wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ),
        .I3(\wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ),
        .I4(accept_ns),
        .I5(D),
        .O(app_rdy_ns));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT5 #(
    .INIT(32'h31232332)) 
    app_rdy_r_i_2
       (.I0(\wr_req_counter.wr_req_cnt_r [1]),
        .I1(app_wdf_end_r1_reg_0),
        .I2(p_0_in),
        .I3(wr_accepted),
        .I4(\wr_req_counter.wr_req_cnt_r [0]),
        .O(app_rdy_r_i_2_n_0));
  FDRE \app_wdf_data_r1_reg[0] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[0]),
        .Q(app_wdf_data_r1[0]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[10] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[10]),
        .Q(app_wdf_data_r1[10]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[11] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[11]),
        .Q(app_wdf_data_r1[11]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[12] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[12]),
        .Q(app_wdf_data_r1[12]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[13] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[13]),
        .Q(app_wdf_data_r1[13]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[14] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[14]),
        .Q(app_wdf_data_r1[14]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[15] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[15]),
        .Q(app_wdf_data_r1[15]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[16] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[16]),
        .Q(app_wdf_data_r1[16]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[17] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[17]),
        .Q(app_wdf_data_r1[17]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[18] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[18]),
        .Q(app_wdf_data_r1[18]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[19] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[19]),
        .Q(app_wdf_data_r1[19]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[1] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[1]),
        .Q(app_wdf_data_r1[1]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[20] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[20]),
        .Q(app_wdf_data_r1[20]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[21] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[21]),
        .Q(app_wdf_data_r1[21]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[22] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[22]),
        .Q(app_wdf_data_r1[22]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[23] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[23]),
        .Q(app_wdf_data_r1[23]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[24] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[24]),
        .Q(app_wdf_data_r1[24]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[25] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[25]),
        .Q(app_wdf_data_r1[25]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[26] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[26]),
        .Q(app_wdf_data_r1[26]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[27] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[27]),
        .Q(app_wdf_data_r1[27]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[28] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[28]),
        .Q(app_wdf_data_r1[28]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[29] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[29]),
        .Q(app_wdf_data_r1[29]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[2] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[2]),
        .Q(app_wdf_data_r1[2]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[30] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[30]),
        .Q(app_wdf_data_r1[30]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[31] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[31]),
        .Q(app_wdf_data_r1[31]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[3] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[3]),
        .Q(app_wdf_data_r1[3]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[4] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[4]),
        .Q(app_wdf_data_r1[4]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[5] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[5]),
        .Q(app_wdf_data_r1[5]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[6] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[6]),
        .Q(app_wdf_data_r1[6]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[7] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[7]),
        .Q(app_wdf_data_r1[7]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[8] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[8]),
        .Q(app_wdf_data_r1[8]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[9] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_data[9]),
        .Q(app_wdf_data_r1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    app_wdf_end_r1_i_1
       (.I0(app_wdf_end),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_end_r1),
        .O(app_wdf_end_r1_i_1_n_0));
  FDRE app_wdf_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_wdf_end_r1_i_1_n_0),
        .Q(app_wdf_end_r1),
        .R(app_wdf_end_r1_reg_0));
  FDRE \app_wdf_mask_r1_reg[0] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_mask[0]),
        .Q(app_wdf_mask_r1[0]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[1] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_mask[1]),
        .Q(app_wdf_mask_r1[1]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[2] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_mask[2]),
        .Q(app_wdf_mask_r1[2]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[3] 
       (.C(CLK),
        .CE(app_wdf_rdy_r_copy2),
        .D(app_wdf_mask[3]),
        .Q(app_wdf_mask_r1[3]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE app_wdf_rdy_r_copy1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(app_wdf_rdy_r_copy1),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE app_wdf_rdy_r_copy2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(app_wdf_rdy_r_copy2),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE app_wdf_rdy_r_copy3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(app_wdf_rdy_r_copy3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    app_wdf_wren_r1_i_1
       (.I0(app_wdf_wren),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_wren_r1),
        .O(app_wdf_wren_r1_i_1_n_0));
  FDRE app_wdf_wren_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_wdf_wren_r1_i_1_n_0),
        .Q(app_wdf_wren_r1),
        .R(app_wdf_end_r1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg [0]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg [2]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg [1]),
        .I2(\data_buf_address_counter.data_buf_addr_cnt_r_reg [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg [3]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg [0]),
        .I2(\data_buf_address_counter.data_buf_addr_cnt_r_reg [1]),
        .I3(\data_buf_address_counter.data_buf_addr_cnt_r_reg [2]),
        .O(p_0_in__0[3]));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[0] 
       (.C(CLK),
        .CE(wr_accepted),
        .D(p_0_in__0[0]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg [0]),
        .R(app_wdf_end_r1_reg_0));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[1] 
       (.C(CLK),
        .CE(wr_accepted),
        .D(p_0_in__0[1]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg [1]),
        .R(app_wdf_end_r1_reg_0));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[2] 
       (.C(CLK),
        .CE(wr_accepted),
        .D(p_0_in__0[2]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg [2]),
        .R(app_wdf_end_r1_reg_0));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[3] 
       (.C(CLK),
        .CE(wr_accepted),
        .D(p_0_in__0[3]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg [3]),
        .R(app_wdf_end_r1_reg_0));
  LUT6 #(
    .INIT(64'h4444444400040404)) 
    \occupied_counter.app_wdf_rdy_r_i_1 
       (.I0(app_wdf_end_r1_reg_0),
        .I1(ram_init_done_r),
        .I2(\occupied_counter.occ_cnt_reg_n_0_[15] ),
        .I3(\occupied_counter.app_wdf_rdy_r_i_2_n_0 ),
        .I4(p_4_in),
        .I5(p_0_in),
        .O(wdf_rdy_ns));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \occupied_counter.app_wdf_rdy_r_i_2 
       (.I0(app_wdf_end_r1),
        .I1(app_wdf_rdy_r_copy1),
        .I2(app_wdf_wren_r1),
        .O(\occupied_counter.app_wdf_rdy_r_i_2_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE \occupied_counter.app_wdf_rdy_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(app_wdf_rdy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \occupied_counter.occ_cnt[0]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[1] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_end_r1),
        .O(\occupied_counter.occ_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[10]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[9] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[11] ),
        .O(\occupied_counter.occ_cnt[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[11]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[10] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[12] ),
        .O(\occupied_counter.occ_cnt[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[12]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[11] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[13] ),
        .O(\occupied_counter.occ_cnt[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[13]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[12] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1),
        .I4(p_4_in),
        .O(\occupied_counter.occ_cnt[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[14]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[13] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[15] ),
        .O(\occupied_counter.occ_cnt[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \occupied_counter.occ_cnt[15]_i_1 
       (.I0(p_0_in),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_end_r1),
        .O(\occupied_counter.occ_cnt[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \occupied_counter.occ_cnt[15]_i_2 
       (.I0(p_4_in),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_end_r1),
        .O(\occupied_counter.occ_cnt[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[1]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[0] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[2] ),
        .O(\occupied_counter.occ_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[2]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[1] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[3] ),
        .O(\occupied_counter.occ_cnt[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[3]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[2] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[4] ),
        .O(\occupied_counter.occ_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[4]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[3] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[5] ),
        .O(\occupied_counter.occ_cnt[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[5]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[4] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[6] ),
        .O(\occupied_counter.occ_cnt[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[6]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[5] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[7] ),
        .O(\occupied_counter.occ_cnt[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[7]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[6] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[8] ),
        .O(\occupied_counter.occ_cnt[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[8]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[7] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[9] ),
        .O(\occupied_counter.occ_cnt[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[9]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[8] ),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(app_wdf_wren_r1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[10] ),
        .O(\occupied_counter.occ_cnt[9]_i_1_n_0 ));
  FDRE \occupied_counter.occ_cnt_reg[0] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(\occupied_counter.occ_cnt[0]_i_1_n_0 ),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[0] ),
        .R(app_wdf_end_r1_reg_0));
  FDRE \occupied_counter.occ_cnt_reg[10] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(\occupied_counter.occ_cnt[10]_i_1_n_0 ),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[10] ),
        .R(app_wdf_end_r1_reg_0));
  FDRE \occupied_counter.occ_cnt_reg[11] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(\occupied_counter.occ_cnt[11]_i_1_n_0 ),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[11] ),
        .R(app_wdf_end_r1_reg_0));
  FDRE \occupied_counter.occ_cnt_reg[12] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(\occupied_counter.occ_cnt[12]_i_1_n_0 ),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[12] ),
        .R(app_wdf_end_r1_reg_0));
  FDRE \occupied_counter.occ_cnt_reg[13] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(\occupied_counter.occ_cnt[13]_i_1_n_0 ),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[13] ),
        .R(app_wdf_end_r1_reg_0));
  FDRE \occupied_counter.occ_cnt_reg[14] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(\occupied_counter.occ_cnt[14]_i_1_n_0 ),
        .Q(p_4_in),
        .R(app_wdf_end_r1_reg_0));
  FDRE \occupied_counter.occ_cnt_reg[15] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(\occupied_counter.occ_cnt[15]_i_2_n_0 ),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[15] ),
        .R(app_wdf_end_r1_reg_0));
  FDRE \occupied_counter.occ_cnt_reg[1] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(\occupied_counter.occ_cnt[1]_i_1_n_0 ),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[1] ),
        .R(app_wdf_end_r1_reg_0));
  FDRE \occupied_counter.occ_cnt_reg[2] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(\occupied_counter.occ_cnt[2]_i_1_n_0 ),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[2] ),
        .R(app_wdf_end_r1_reg_0));
  FDRE \occupied_counter.occ_cnt_reg[3] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(\occupied_counter.occ_cnt[3]_i_1_n_0 ),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[3] ),
        .R(app_wdf_end_r1_reg_0));
  FDRE \occupied_counter.occ_cnt_reg[4] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(\occupied_counter.occ_cnt[4]_i_1_n_0 ),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[4] ),
        .R(app_wdf_end_r1_reg_0));
  FDRE \occupied_counter.occ_cnt_reg[5] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(\occupied_counter.occ_cnt[5]_i_1_n_0 ),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[5] ),
        .R(app_wdf_end_r1_reg_0));
  FDRE \occupied_counter.occ_cnt_reg[6] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(\occupied_counter.occ_cnt[6]_i_1_n_0 ),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[6] ),
        .R(app_wdf_end_r1_reg_0));
  FDRE \occupied_counter.occ_cnt_reg[7] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(\occupied_counter.occ_cnt[7]_i_1_n_0 ),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[7] ),
        .R(app_wdf_end_r1_reg_0));
  FDRE \occupied_counter.occ_cnt_reg[8] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(\occupied_counter.occ_cnt[8]_i_1_n_0 ),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[8] ),
        .R(app_wdf_end_r1_reg_0));
  FDRE \occupied_counter.occ_cnt_reg[9] 
       (.C(CLK),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(\occupied_counter.occ_cnt[9]_i_1_n_0 ),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[9] ),
        .R(app_wdf_end_r1_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \pointer_ram.rams[0].RAM32M0 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRB({1'b0,\data_buf_address_counter.data_buf_addr_cnt_r_reg }),
        .ADDRC({1'b0,\write_data_control.wr_data_indx_r_reg }),
        .ADDRD({1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(\pointer_ram.pointer_wr_data [1:0]),
        .DIC(\pointer_ram.pointer_wr_data [1:0]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(wr_data_buf_addr[1:0]),
        .DOC(wr_data_pntr[1:0]),
        .DOD(\NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(\write_data_control.wb_wr_data_addr_r_reg[2]_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \pointer_ram.rams[1].RAM32M0 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRB({1'b0,\data_buf_address_counter.data_buf_addr_cnt_r_reg }),
        .ADDRC({1'b0,\write_data_control.wr_data_indx_r_reg }),
        .ADDRD({1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(\pointer_ram.pointer_wr_data [3:2]),
        .DIC(\pointer_ram.pointer_wr_data [3:2]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(wr_data_buf_addr[3:2]),
        .DOC(wr_data_pntr[3:2]),
        .DOD(\NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(\write_data_control.wb_wr_data_addr_r_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \read_data_indx.rd_data_indx_r[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_data_indx.rd_data_indx_r[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \read_data_indx.rd_data_indx_r[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \read_data_indx.rd_data_indx_r[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_in__1[3]));
  FDRE \read_data_indx.rd_data_indx_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[0]),
        .Q(Q[0]),
        .R(app_wdf_end_r1_reg_0));
  FDRE \read_data_indx.rd_data_indx_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[1]),
        .Q(Q[1]),
        .R(app_wdf_end_r1_reg_0));
  FDRE \read_data_indx.rd_data_indx_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[2]),
        .Q(Q[2]),
        .R(app_wdf_end_r1_reg_0));
  FDRE \read_data_indx.rd_data_indx_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[3]),
        .Q(Q[3]),
        .R(app_wdf_end_r1_reg_0));
  FDRE \read_data_indx.rd_data_upd_indx_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(p_0_in),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0096)) 
    \wr_req_counter.wr_req_cnt_r[0]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r [0]),
        .I1(wr_accepted),
        .I2(p_0_in),
        .I3(app_wdf_end_r1_reg_0),
        .O(\wr_req_counter.wr_req_cnt_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT5 #(
    .INIT(32'h0000A96A)) 
    \wr_req_counter.wr_req_cnt_r[1]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r [1]),
        .I1(\wr_req_counter.wr_req_cnt_r [0]),
        .I2(wr_accepted),
        .I3(p_0_in),
        .I4(app_wdf_end_r1_reg_0),
        .O(\wr_req_counter.wr_req_cnt_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAA96AAA)) 
    \wr_req_counter.wr_req_cnt_r[2]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r [2]),
        .I1(\wr_req_counter.wr_req_cnt_r [0]),
        .I2(\wr_req_counter.wr_req_cnt_r [1]),
        .I3(wr_accepted),
        .I4(p_0_in),
        .I5(app_wdf_end_r1_reg_0),
        .O(\wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F66F0990)) 
    \wr_req_counter.wr_req_cnt_r[3]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r[4]_i_3_n_0 ),
        .I1(\wr_req_counter.wr_req_cnt_r [2]),
        .I2(wr_accepted),
        .I3(p_0_in),
        .I4(\wr_req_counter.wr_req_cnt_r [3]),
        .I5(app_wdf_end_r1_reg_0),
        .O(\wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000009AAAAAA9)) 
    \wr_req_counter.wr_req_cnt_r[4]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r [4]),
        .I1(\wr_req_counter.wr_req_cnt_r_reg[4]_0 ),
        .I2(\wr_req_counter.wr_req_cnt_r [3]),
        .I3(\wr_req_counter.wr_req_cnt_r [2]),
        .I4(\wr_req_counter.wr_req_cnt_r[4]_i_3_n_0 ),
        .I5(app_wdf_end_r1_reg_0),
        .O(\wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD554)) 
    \wr_req_counter.wr_req_cnt_r[4]_i_3 
       (.I0(\wr_req_counter.wr_req_cnt_r [2]),
        .I1(\wr_req_counter.wr_req_cnt_r [1]),
        .I2(wr_accepted),
        .I3(\wr_req_counter.wr_req_cnt_r [0]),
        .O(\wr_req_counter.wr_req_cnt_r[4]_i_3_n_0 ));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[0]_i_1_n_0 ),
        .Q(\wr_req_counter.wr_req_cnt_r [0]),
        .R(1'b0));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[1]_i_1_n_0 ),
        .Q(\wr_req_counter.wr_req_cnt_r [1]),
        .R(1'b0));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ),
        .Q(\wr_req_counter.wr_req_cnt_r [2]),
        .R(1'b0));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ),
        .Q(\wr_req_counter.wr_req_cnt_r [3]),
        .R(1'b0));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ),
        .Q(\wr_req_counter.wr_req_cnt_r [4]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[0]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [0]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[10]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [10]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[11]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [11]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[12]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [12]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[13]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [13]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[14]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [14]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[15]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [15]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[16]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [16]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[17]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [17]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[18]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [18]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[19]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [19]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[1]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [1]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[20]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [20]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[21]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [21]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[22]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [22]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[23]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [23]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[24]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [24]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[25]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [25]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[26]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [26]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[27]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [27]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[28]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [28]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[29]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [29]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[2]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [2]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[30]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [30]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[31]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [31]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[32]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [32]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[33]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [33]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[34]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [34]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[35]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [35]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[3]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [3]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[4]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [4]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[5]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [5]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[6]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [6]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[7]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [7]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[8]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [8]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_buf_out_data_w[9]),
        .Q(\write_buffer.wr_buf_out_data_reg[35]_0 [9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [5:4]),
        .DIB(\write_buffer.wr_buf_in_data [3:2]),
        .DIC(\write_buffer.wr_buf_in_data [1:0]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[5:4]),
        .DOB(wr_buf_out_data_w[3:2]),
        .DOC(wr_buf_out_data_w[1:0]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_1 
       (.I0(app_wdf_data[5]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[5]),
        .O(\write_buffer.wr_buf_in_data [5]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_10 
       (.I0(wr_data_pntr[0]),
        .I1(\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 ),
        .I2(\write_data_control.wb_wr_data_addr_r [1]),
        .I3(app_wdf_end_r1_reg_0),
        .O(wb_wr_data_addr_w[1]));
  LUT5 #(
    .INIT(32'h00004F40)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_11 
       (.I0(app_wdf_end_r1),
        .I1(app_wdf_rdy_r_copy3),
        .I2(app_wdf_wren_r1),
        .I3(\write_data_control.wb_wr_data_addr0_r ),
        .I4(app_wdf_end_r1_reg_0),
        .O(\write_data_control.wb_wr_data_addr0_ns ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT5 #(
    .INIT(32'h3F55FF55)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_12 
       (.I0(p_0_in),
        .I1(wdf_rdy_ns),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(app_wdf_wren_r1),
        .O(\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_2 
       (.I0(app_wdf_data[4]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[4]),
        .O(\write_buffer.wr_buf_in_data [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_3 
       (.I0(app_wdf_data[3]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[3]),
        .O(\write_buffer.wr_buf_in_data [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_4 
       (.I0(app_wdf_data[2]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[2]),
        .O(\write_buffer.wr_buf_in_data [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_5 
       (.I0(app_wdf_data[1]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[1]),
        .O(\write_buffer.wr_buf_in_data [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_6 
       (.I0(app_wdf_data[0]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[0]),
        .O(\write_buffer.wr_buf_in_data [0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_7 
       (.I0(wr_data_pntr[3]),
        .I1(\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 ),
        .I2(\write_data_control.wb_wr_data_addr_r [4]),
        .I3(app_wdf_end_r1_reg_0),
        .O(wb_wr_data_addr_w[4]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_8 
       (.I0(wr_data_pntr[2]),
        .I1(\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 ),
        .I2(\write_data_control.wb_wr_data_addr_r [3]),
        .I3(app_wdf_end_r1_reg_0),
        .O(wb_wr_data_addr_w[3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_9 
       (.I0(wr_data_pntr[1]),
        .I1(\write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0 ),
        .I2(\write_data_control.wb_wr_data_addr_r [2]),
        .I3(app_wdf_end_r1_reg_0),
        .O(wb_wr_data_addr_w[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [11:10]),
        .DIB(\write_buffer.wr_buf_in_data [9:8]),
        .DIC(\write_buffer.wr_buf_in_data [7:6]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[11:10]),
        .DOB(wr_buf_out_data_w[9:8]),
        .DOC(wr_buf_out_data_w[7:6]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_1 
       (.I0(app_wdf_data[11]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[11]),
        .O(\write_buffer.wr_buf_in_data [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_2 
       (.I0(app_wdf_data[10]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[10]),
        .O(\write_buffer.wr_buf_in_data [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_3 
       (.I0(app_wdf_data[9]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[9]),
        .O(\write_buffer.wr_buf_in_data [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_4 
       (.I0(app_wdf_data[8]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[8]),
        .O(\write_buffer.wr_buf_in_data [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_5 
       (.I0(app_wdf_data[7]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[7]),
        .O(\write_buffer.wr_buf_in_data [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_6 
       (.I0(app_wdf_data[6]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[6]),
        .O(\write_buffer.wr_buf_in_data [6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [17:16]),
        .DIB(\write_buffer.wr_buf_in_data [15:14]),
        .DIC(\write_buffer.wr_buf_in_data [13:12]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[17:16]),
        .DOB(wr_buf_out_data_w[15:14]),
        .DOC(wr_buf_out_data_w[13:12]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_1 
       (.I0(app_wdf_data[17]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[17]),
        .O(\write_buffer.wr_buf_in_data [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_2 
       (.I0(app_wdf_data[16]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[16]),
        .O(\write_buffer.wr_buf_in_data [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_3 
       (.I0(app_wdf_data[15]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[15]),
        .O(\write_buffer.wr_buf_in_data [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_4 
       (.I0(app_wdf_data[14]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[14]),
        .O(\write_buffer.wr_buf_in_data [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_5 
       (.I0(app_wdf_data[13]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[13]),
        .O(\write_buffer.wr_buf_in_data [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_6 
       (.I0(app_wdf_data[12]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[12]),
        .O(\write_buffer.wr_buf_in_data [12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [23:22]),
        .DIB(\write_buffer.wr_buf_in_data [21:20]),
        .DIC(\write_buffer.wr_buf_in_data [19:18]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[23:22]),
        .DOB(wr_buf_out_data_w[21:20]),
        .DOC(wr_buf_out_data_w[19:18]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_1 
       (.I0(app_wdf_data[23]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[23]),
        .O(\write_buffer.wr_buf_in_data [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_2 
       (.I0(app_wdf_data[22]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[22]),
        .O(\write_buffer.wr_buf_in_data [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_3 
       (.I0(app_wdf_data[21]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[21]),
        .O(\write_buffer.wr_buf_in_data [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_4 
       (.I0(app_wdf_data[20]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[20]),
        .O(\write_buffer.wr_buf_in_data [20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_5 
       (.I0(app_wdf_data[19]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[19]),
        .O(\write_buffer.wr_buf_in_data [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_6 
       (.I0(app_wdf_data[18]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[18]),
        .O(\write_buffer.wr_buf_in_data [18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [29:28]),
        .DIB(\write_buffer.wr_buf_in_data [27:26]),
        .DIC(\write_buffer.wr_buf_in_data [25:24]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[29:28]),
        .DOB(wr_buf_out_data_w[27:26]),
        .DOC(wr_buf_out_data_w[25:24]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_1 
       (.I0(app_wdf_data[29]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[29]),
        .O(\write_buffer.wr_buf_in_data [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_2 
       (.I0(app_wdf_data[28]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[28]),
        .O(\write_buffer.wr_buf_in_data [28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_3 
       (.I0(app_wdf_data[27]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[27]),
        .O(\write_buffer.wr_buf_in_data [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_4 
       (.I0(app_wdf_data[26]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[26]),
        .O(\write_buffer.wr_buf_in_data [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_5 
       (.I0(app_wdf_data[25]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[25]),
        .O(\write_buffer.wr_buf_in_data [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_6 
       (.I0(app_wdf_data[24]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[24]),
        .O(\write_buffer.wr_buf_in_data [24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0 
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD({wb_wr_data_addr_w,\write_data_control.wb_wr_data_addr0_ns }),
        .DIA(\write_buffer.wr_buf_in_data [35:34]),
        .DIB(\write_buffer.wr_buf_in_data [33:32]),
        .DIC(\write_buffer.wr_buf_in_data [31:30]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[35:34]),
        .DOB(wr_buf_out_data_w[33:32]),
        .DOC(wr_buf_out_data_w[31:30]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_1 
       (.I0(app_wdf_mask[3]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[3]),
        .O(\write_buffer.wr_buf_in_data [35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_2 
       (.I0(app_wdf_mask[2]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[2]),
        .O(\write_buffer.wr_buf_in_data [34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_3 
       (.I0(app_wdf_mask[1]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[1]),
        .O(\write_buffer.wr_buf_in_data [33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_4 
       (.I0(app_wdf_mask[0]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[0]),
        .O(\write_buffer.wr_buf_in_data [32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_5 
       (.I0(app_wdf_data[31]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[31]),
        .O(\write_buffer.wr_buf_in_data [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_6 
       (.I0(app_wdf_data[30]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[30]),
        .O(\write_buffer.wr_buf_in_data [30]));
  FDRE \write_data_control.wb_wr_data_addr0_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\write_data_control.wb_wr_data_addr0_ns ),
        .Q(\write_data_control.wb_wr_data_addr0_r ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB3338000)) 
    \write_data_control.wb_wr_data_addr_r[4]_i_1 
       (.I0(app_wdf_wren_r1),
        .I1(app_wdf_rdy_r_copy1),
        .I2(app_wdf_end_r1),
        .I3(wdf_rdy_ns),
        .I4(p_0_in),
        .O(\write_data_control.wr_data_addr_le ));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[1] 
       (.C(CLK),
        .CE(\write_data_control.wr_data_addr_le ),
        .D(wr_data_pntr[0]),
        .Q(\write_data_control.wb_wr_data_addr_r [1]),
        .R(app_wdf_end_r1_reg_0));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[2] 
       (.C(CLK),
        .CE(\write_data_control.wr_data_addr_le ),
        .D(wr_data_pntr[1]),
        .Q(\write_data_control.wb_wr_data_addr_r [2]),
        .R(app_wdf_end_r1_reg_0));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[3] 
       (.C(CLK),
        .CE(\write_data_control.wr_data_addr_le ),
        .D(wr_data_pntr[2]),
        .Q(\write_data_control.wb_wr_data_addr_r [3]),
        .R(app_wdf_end_r1_reg_0));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[4] 
       (.C(CLK),
        .CE(\write_data_control.wr_data_addr_le ),
        .D(wr_data_pntr[3]),
        .Q(\write_data_control.wb_wr_data_addr_r [4]),
        .R(app_wdf_end_r1_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \write_data_control.wr_data_indx_r[0]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg [0]),
        .O(p_0_in__0__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \write_data_control.wr_data_indx_r[1]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg [0]),
        .I1(\write_data_control.wr_data_indx_r_reg [1]),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \write_data_control.wr_data_indx_r[2]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg [2]),
        .I1(\write_data_control.wr_data_indx_r_reg [1]),
        .I2(\write_data_control.wr_data_indx_r_reg [0]),
        .O(p_0_in__0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \write_data_control.wr_data_indx_r[3]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg [3]),
        .I1(\write_data_control.wr_data_indx_r_reg [0]),
        .I2(\write_data_control.wr_data_indx_r_reg [1]),
        .I3(\write_data_control.wr_data_indx_r_reg [2]),
        .O(p_0_in__0__0[3]));
  FDSE \write_data_control.wr_data_indx_r_reg[0] 
       (.C(CLK),
        .CE(\write_data_control.wr_data_addr_le ),
        .D(p_0_in__0__0[0]),
        .Q(\write_data_control.wr_data_indx_r_reg [0]),
        .S(app_wdf_end_r1_reg_0));
  FDRE \write_data_control.wr_data_indx_r_reg[1] 
       (.C(CLK),
        .CE(\write_data_control.wr_data_addr_le ),
        .D(p_0_in__0__0[1]),
        .Q(\write_data_control.wr_data_indx_r_reg [1]),
        .R(app_wdf_end_r1_reg_0));
  FDRE \write_data_control.wr_data_indx_r_reg[2] 
       (.C(CLK),
        .CE(\write_data_control.wr_data_addr_le ),
        .D(p_0_in__0__0[2]),
        .Q(\write_data_control.wr_data_indx_r_reg [2]),
        .R(app_wdf_end_r1_reg_0));
  FDRE \write_data_control.wr_data_indx_r_reg[3] 
       (.C(CLK),
        .CE(\write_data_control.wr_data_addr_le ),
        .D(p_0_in__0__0[3]),
        .Q(\write_data_control.wr_data_indx_r_reg [3]),
        .R(app_wdf_end_r1_reg_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
