
*** Running vivado
    with args -log mtf7_core_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mtf7_core_top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mtf7_core_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/user_ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top mtf7_core_top -part xc7vx690tffg1927-2
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'ctoc_mmcm_in' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'ctoc_mmcm_in' (customized with software release 2020.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'usrclk_mmcm' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'usrclk_mmcm' (customized with software release 2020.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'ctoc_mmcm' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'ctoc_mmcm' (customized with software release 2020.1) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 102554
WARNING: [Synth 8-6901] identifier 'bw_addr' is used before its declaration [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/core_params_axi.sv:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in core_params_axi with formal parameter declaration list [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/../core/spbits.sv:65]
WARNING: [Synth 8-2507] parameter declaration becomes local in core_params_axi with formal parameter declaration list [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/../core/spbits.sv:66]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2616.465 ; gain = 82.715 ; free physical = 41630 ; free virtual = 117308
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mtf7_core_top' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/mtf7_core_top.sv:24]
	Parameter seg_ch bound to: 2 - type: integer 
	Parameter bw_ph bound to: 8 - type: integer 
	Parameter bw_th bound to: 7 - type: integer 
	Parameter bw_fph bound to: 13 - type: integer 
	Parameter bw_fth bound to: 8 - type: integer 
	Parameter bw_wg bound to: 7 - type: integer 
	Parameter bw_ds bound to: 7 - type: integer 
	Parameter bw_hs bound to: 8 - type: integer 
	Parameter pat_w_st3 bound to: 3 - type: integer 
	Parameter pat_w_st1 bound to: 4 - type: integer 
	Parameter full_pat_w_st3 bound to: 15 - type: integer 
	Parameter full_pat_w_st1 bound to: 31 - type: integer 
	Parameter padding_w_st1 bound to: 15 - type: integer 
	Parameter padding_w_st3 bound to: 7 - type: integer 
	Parameter red_pat_w_st3 bound to: 7 - type: integer 
	Parameter red_pat_w_st1 bound to: 9 - type: integer 
	Parameter fold bound to: 4 - type: integer 
	Parameter th_ch11 bound to: 4 - type: integer 
	Parameter bw_q bound to: 4 - type: integer 
	Parameter bw_addr bound to: 7 - type: integer 
	Parameter ph_raw_w bound to: 160 - type: integer 
	Parameter max_drift bound to: 3 - type: integer 
	Parameter bw_phi bound to: 12 - type: integer 
	Parameter bw_eta bound to: 7 - type: integer 
	Parameter ph_hit_w bound to: 44 - type: integer 
	Parameter ph_hit_w20 bound to: 44 - type: integer 
	Parameter ph_hit_w10 bound to: 24 - type: integer 
	Parameter th_hit_w bound to: 64 - type: integer 
	Parameter station bound to: 1 - type: integer 
	Parameter cscid bound to: 1 - type: integer 
	Parameter n_strips bound to: 64 - type: integer 
	Parameter ph_coverage bound to: 20 - type: integer 
	Parameter th_ch bound to: 4 - type: integer 
	Parameter th_mem_sz bound to: 128 - type: integer 
	Parameter th_corr_mem_sz bound to: 128 - type: integer 
	Parameter mult_bw bound to: 24 - type: integer 
	Parameter ph_zone_bnd1 bound to: 41 - type: integer 
	Parameter ph_zone_bnd2 bound to: 127 - type: integer 
	Parameter zone_overlap bound to: 2 - type: integer 
	Parameter bwr bound to: 6 - type: integer 
	Parameter bpow bound to: 7 - type: integer 
	Parameter cnr bound to: 128 - type: integer 
	Parameter cnrex bound to: 160 - type: integer 
	Parameter CORE_LINK_MEM_OFF bound to: 524288 - type: integer 
	Parameter AP_BEG bound to: 65536 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33448]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (1#1) [/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33448]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33137]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (3#1) [/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33137]
INFO: [Synth 8-6157] synthesizing module 'axi_in' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:2]
	Parameter DW bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_in' (3#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:2]
INFO: [Synth 8-6157] synthesizing module 'axi_out' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
	Parameter DW bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_out' (3#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
INFO: [Synth 8-6157] synthesizing module 'axi_out' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
	Parameter DW bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_out' (3#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
INFO: [Synth 8-6157] synthesizing module 'axi_out' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
	Parameter DW bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_out' (3#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
INFO: [Synth 8-6157] synthesizing module 'axi_or_mux' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/axi_or_mux.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'axi_or_mux' (4#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/axi_or_mux.sv:2]
INFO: [Synth 8-6157] synthesizing module 'control_to_core_slave_axi' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/control_to_core_axi.sv:21]
	Parameter SB bound to: 5 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter RX_PHASE bound to: 57 - type: integer 
	Parameter RX_PH_CLK bound to: 912 - type: integer 
	Parameter BS_IDLE bound to: 2'b00 
	Parameter BS_CHECK bound to: 2'b01 
	Parameter BS_PAUSE bound to: 2'b10 
	Parameter BS_TO bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38620]
	Parameter DATA_RATE bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (5#1) [/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:38620]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (6#1) [/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:50398]
INFO: [Synth 8-638] synthesizing module 'ctoc_mmcm_in' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-102362-correlator2.fnal.gov/realtime/ctoc_mmcm_in_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'ctoc_mmcm' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-102362-correlator2.fnal.gov/realtime/ctoc_mmcm_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'ctoc_ififo' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-102362-correlator2.fnal.gov/realtime/ctoc_ififo_stub.vhdl:21]
INFO: [Synth 8-6155] done synthesizing module 'control_to_core_slave_axi' (7#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/control_to_core_axi.sv:21]
INFO: [Synth 8-6157] synthesizing module 'core_params_axi' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/core_params_axi.sv:4]
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter BA bound to: 65536 - type: integer 
	Parameter seg_ch bound to: 2 - type: integer 
	Parameter bw_ph bound to: 8 - type: integer 
	Parameter bw_th bound to: 7 - type: integer 
	Parameter bw_fph bound to: 13 - type: integer 
	Parameter bw_fth bound to: 8 - type: integer 
	Parameter bw_wg bound to: 7 - type: integer 
	Parameter bw_ds bound to: 7 - type: integer 
	Parameter bw_hs bound to: 8 - type: integer 
	Parameter pat_w_st3 bound to: 3 - type: integer 
	Parameter pat_w_st1 bound to: 4 - type: integer 
	Parameter full_pat_w_st3 bound to: 15 - type: integer 
	Parameter full_pat_w_st1 bound to: 31 - type: integer 
	Parameter padding_w_st1 bound to: 15 - type: integer 
	Parameter padding_w_st3 bound to: 7 - type: integer 
	Parameter red_pat_w_st3 bound to: 7 - type: integer 
	Parameter red_pat_w_st1 bound to: 9 - type: integer 
	Parameter fold bound to: 4 - type: integer 
	Parameter th_ch11 bound to: 4 - type: integer 
	Parameter bw_q bound to: 4 - type: integer 
	Parameter bw_addr bound to: 7 - type: integer 
	Parameter ph_raw_w bound to: 160 - type: integer 
	Parameter max_drift bound to: 3 - type: integer 
	Parameter bw_phi bound to: 12 - type: integer 
	Parameter bw_eta bound to: 7 - type: integer 
	Parameter ph_hit_w bound to: 44 - type: integer 
	Parameter ph_hit_w20 bound to: 44 - type: integer 
	Parameter ph_hit_w10 bound to: 24 - type: integer 
	Parameter th_hit_w bound to: 64 - type: integer 
	Parameter station bound to: 1 - type: integer 
	Parameter cscid bound to: 1 - type: integer 
	Parameter n_strips bound to: 64 - type: integer 
	Parameter ph_coverage bound to: 20 - type: integer 
	Parameter th_ch bound to: 4 - type: integer 
	Parameter th_mem_sz bound to: 128 - type: integer 
	Parameter th_corr_mem_sz bound to: 128 - type: integer 
	Parameter mult_bw bound to: 24 - type: integer 
	Parameter ph_zone_bnd1 bound to: 41 - type: integer 
	Parameter ph_zone_bnd2 bound to: 127 - type: integer 
	Parameter zone_overlap bound to: 2 - type: integer 
	Parameter bwr bound to: 6 - type: integer 
	Parameter bpow bound to: 7 - type: integer 
	Parameter cnr bound to: 128 - type: integer 
	Parameter cnrex bound to: 160 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
	Parameter READ_PAUSE bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/core_params_axi.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'core_params_axi' (8#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/core_params_axi.sv:4]
INFO: [Synth 8-6157] synthesizing module 'inject_mem_axi_64' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/inject_mem_axi.sv:1]
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter BA bound to: 98304 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/inject_mem_axi.sv:53]
INFO: [Synth 8-638] synthesizing module 'inject_mem_64' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-102362-correlator2.fnal.gov/realtime/inject_mem_64_stub.vhdl:22]
INFO: [Synth 8-6155] done synthesizing module 'inject_mem_axi_64' (9#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/inject_mem_axi.sv:1]
INFO: [Synth 8-638] synthesizing module 'usrclk_mmcm' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-102362-correlator2.fnal.gov/realtime/usrclk_mmcm_stub.vhdl:24]
INFO: [Synth 8-6157] synthesizing module 'register_bank' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/register_bank.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/register_bank.sv:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/register_bank.sv:68]
INFO: [Synth 8-6157] synthesizing module 'USR_ACCESSE2' [/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81679]
INFO: [Synth 8-6155] done synthesizing module 'USR_ACCESSE2' (10#1) [/data/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81679]
INFO: [Synth 8-6155] done synthesizing module 'register_bank' (11#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/register_bank.sv:24]
INFO: [Synth 8-638] synthesizing module 'test_algo' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:15]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-102362-correlator2.fnal.gov/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'my_bram_label' of component 'blk_mem_gen_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:321]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-102362-correlator2.fnal.gov/realtime/blk_mem_gen_0_stub.vhdl:17]
WARNING: [Synth 8-5640] Port 'layer12_out_0_v_ap_vld' is missing in component declaration [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:52]
WARNING: [Synth 8-5640] Port 'layer12_out_1_v_ap_vld' is missing in component declaration [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:52]
INFO: [Synth 8-3491] module 'emtfptnn' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:12' bound to instance 'my_hls_label' of component 'emtfptnn' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:330]
INFO: [Synth 8-638] synthesizing module 'emtfptnn' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:60]
INFO: [Synth 8-3491] module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:12' bound to instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_324' of component 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:663]
INFO: [Synth 8-638] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' (12#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:69]
INFO: [Synth 8-3491] module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:12' bound to instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_357' of component 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:718]
INFO: [Synth 8-638] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' (13#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:56]
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s.vhd:12' bound to instance 'grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381' of component 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:760]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s.vhd:63]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb.vhd:2342' bound to instance 'tanh_table1_U' of component 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s.vhd:700]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb.vhd:2412]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb.vhd:9' bound to instance 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U' of component 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb.vhd:2481]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb.vhd:81]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom' (14#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb' (15#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb.vhd:2412]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s' (16#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s.vhd:63]
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s.vhd:12' bound to instance 'grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407' of component 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:809]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s.vhd:55]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud.vhd:1882' bound to instance 'tanh_table3_U' of component 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s.vhd:576]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud.vhd:1940]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud.vhd:9' bound to instance 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U' of component 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud.vhd:1997]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud.vhd:69]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom' (17#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud' (18#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud.vhd:1940]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s' (19#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s.vhd:55]
INFO: [Synth 8-3491] module 'dense_latency_ap_fixed_ap_fixed_config11_0_0_0' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_ap_fixed_ap_fixed_config11_0_0_0.vhd:12' bound to instance 'grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_429' of component 'dense_latency_ap_fixed_ap_fixed_config11_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:850]
INFO: [Synth 8-638] synthesizing module 'dense_latency_ap_fixed_ap_fixed_config11_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_ap_fixed_ap_fixed_config11_0_0_0.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_config11_0_0_0' (20#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_ap_fixed_ap_fixed_config11_0_0_0.vhd:38]
INFO: [Synth 8-3491] module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.vhd:12' bound to instance 'call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449' of component 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:874]
INFO: [Synth 8-638] synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' (21#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.vhd:76]
INFO: [Synth 8-3491] module 'relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s.vhd:12' bound to instance 'call_ret_relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s_fu_511' of component 'relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:936]
INFO: [Synth 8-638] synthesizing module 'relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s' (22#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'emtfptnn' (23#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:60]
INFO: [Synth 8-3491] module 'eleven2nine_lut' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-102362-correlator2.fnal.gov/realtime/eleven2nine_lut_stub.vhdl:5' bound to instance 'my_11_9_lut' of component 'eleven2nine_lut' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:437]
INFO: [Synth 8-638] synthesizing module 'eleven2nine_lut' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-102362-correlator2.fnal.gov/realtime/eleven2nine_lut_stub.vhdl:14]
INFO: [Synth 8-3491] module 'eleven2two_lut' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-102362-correlator2.fnal.gov/realtime/eleven2two_lut_stub.vhdl:5' bound to instance 'my_11_2_lut' of component 'eleven2two_lut' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:443]
INFO: [Synth 8-638] synthesizing module 'eleven2two_lut' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-102362-correlator2.fnal.gov/realtime/eleven2two_lut_stub.vhdl:14]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_hls_label'. This will prevent further optimization [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'test_algo' (24#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:15]
WARNING: [Synth 8-689] width (1440) of port connection 'data_in' does not match port width (702) of module 'test_algo' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/mtf7_core_top.sv:180]
INFO: [Synth 8-6155] done synthesizing module 'mtf7_core_top' (25#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/mtf7_core_top.sv:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2781.344 ; gain = 247.594 ; free physical = 43193 ; free virtual = 118877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2791.246 ; gain = 257.496 ; free physical = 40206 ; free virtual = 115890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2791.246 ; gain = 257.496 ; free physical = 40205 ; free virtual = 115889
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2797.184 ; gain = 0.000 ; free physical = 45897 ; free virtual = 121582
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'ctoc/ext_clk_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-432] The IBUFG primitive 'pcie_clk_buff' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2two_lut/eleven2two_lut/eleven2two_lut_in_context.xdc] for cell 'my_test_algo/my_11_2_lut'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2two_lut/eleven2two_lut/eleven2two_lut_in_context.xdc] for cell 'my_test_algo/my_11_2_lut'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2nine_lut/eleven2nine_lut/eleven2nine_lut_in_context.xdc] for cell 'my_test_algo/my_11_9_lut'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2nine_lut/eleven2nine_lut/eleven2nine_lut_in_context.xdc] for cell 'my_test_algo/my_11_9_lut'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo/ctoc_ififo_in_context.xdc] for cell 'ctoc/ctoc_ififo_'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo/ctoc_ififo_in_context.xdc] for cell 'ctoc/ctoc_ififo_'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/inject_mem_64/inject_mem_64/inject_mem_64_in_context.xdc] for cell 'imem/im64_0'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/inject_mem_64/inject_mem_64/inject_mem_64_in_context.xdc] for cell 'imem/im64_0'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in/ctoc_mmcm_in_in_context.xdc] for cell 'ctoc/ctoc_mmcm_in_'
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in/ctoc_mmcm_in_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in/ctoc_mmcm_in_in_context.xdc:4]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in/ctoc_mmcm_in_in_context.xdc] for cell 'ctoc/ctoc_mmcm_in_'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc] for cell 'usrclk_mmcm_'
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:8]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:10]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:12]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc] for cell 'usrclk_mmcm_'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/cgn/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'my_test_algo/my_bram_label'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/cgn/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'my_test_algo/my_bram_label'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm/ctoc_mmcm_in_context.xdc] for cell 'ctoc/ctoc_mmcm_out'
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm/ctoc_mmcm_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm/ctoc_mmcm_in_context.xdc:4]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm/ctoc_mmcm_in_context.xdc] for cell 'ctoc/ctoc_mmcm_out'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT1_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:60]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:60]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT1_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:61]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:61]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT2_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:63]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:63]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT2_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:64]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:64]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT4_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:66]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:66]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT4_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:67]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:67]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mtf7_core_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mtf7_core_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mtf7_core_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc]
WARNING: [Constraints 18-619] A clock with name 'pcie_clk' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:1]
WARNING: [Constraints 18-619] A clock with name 'ext_clk_in' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:3]
WARNING: [Constraints 18-619] A clock with name 'clk40_in_p' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:5]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.777 ; gain = 0.000 ; free physical = 52324 ; free virtual = 128024
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2985.777 ; gain = 0.000 ; free physical = 52190 ; free virtual = 127891
WARNING: [Timing 38-316] Clock period '25.000' specified during out-of-context synthesis of instance 'usrclk_mmcm_' at clock pin 'CLK_IN1' is different from the actual clock period '24.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'imem/im64_0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_test_algo/my_11_2_lut' at clock pin 'clka' is different from the actual clock period '7.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_test_algo/my_11_9_lut' at clock pin 'clka' is different from the actual clock period '7.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_test_algo/my_bram_label' at clock pin 'clka' is different from the actual clock period '7.750', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2985.777 ; gain = 452.027 ; free physical = 51796 ; free virtual = 127497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2985.777 ; gain = 452.027 ; free physical = 51804 ; free virtual = 127504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for my_test_algo/my_11_2_lut. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for my_test_algo/my_11_9_lut. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ctoc/ctoc_ififo_. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for imem/im64_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ctoc/ctoc_mmcm_in_. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for usrclk_mmcm_. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for my_test_algo/my_bram_label. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ctoc/ctoc_mmcm_out. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2985.777 ; gain = 452.027 ; free physical = 51800 ; free virtual = 127501
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'bs_st_reg' in module 'control_to_core_slave_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'core_params_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'inject_mem_axi_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 BS_IDLE |                             0001 |                               00
                   BS_TO |                             0010 |                               11
                BS_CHECK |                             0100 |                               01
                BS_PAUSE |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bs_st_reg' using encoding 'one-hot' in module 'control_to_core_slave_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    READ |                              010 |                               10
                   WRITE |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'core_params_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    READ |                              010 |                               10
                   WRITE |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'inject_mem_axi_64'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2985.777 ; gain = 452.027 ; free physical = 51678 ; free virtual = 127384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   39 Bit       Adders := 1     
	   3 Input   38 Bit       Adders := 1     
	   2 Input   37 Bit       Adders := 1     
	   3 Input   35 Bit       Adders := 1     
	   3 Input   34 Bit       Adders := 2     
	   2 Input   34 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 5     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 1     
	   3 Input   30 Bit       Adders := 3     
	   3 Input   29 Bit       Adders := 5     
	   3 Input   28 Bit       Adders := 1     
	   3 Input   27 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 112   
	   3 Input   18 Bit       Adders := 68    
	  11 Input   18 Bit       Adders := 6     
	  14 Input   18 Bit       Adders := 2     
	  12 Input   18 Bit       Adders := 5     
	  15 Input   18 Bit       Adders := 2     
	  13 Input   18 Bit       Adders := 3     
	  10 Input   18 Bit       Adders := 1     
	   9 Input   18 Bit       Adders := 1     
	   4 Input   18 Bit       Adders := 3     
	   5 Input   18 Bit       Adders := 17    
	   6 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 45    
	   3 Input   17 Bit       Adders := 19    
	   2 Input   16 Bit       Adders := 106   
	   3 Input   16 Bit       Adders := 8     
	   2 Input   15 Bit       Adders := 64    
	   3 Input   15 Bit       Adders := 3     
	   2 Input   14 Bit       Adders := 25    
	   3 Input   14 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               70 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 709   
	               23 Bit    Registers := 4     
	               18 Bit    Registers := 228   
	               17 Bit    Registers := 53    
	               16 Bit    Registers := 30    
	               15 Bit    Registers := 30    
	               14 Bit    Registers := 26    
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 39    
	               10 Bit    Registers := 42    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 75    
+---ROMs : 
	                    ROMs := 36    
+---Muxes : 
	   2 Input  377 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 38    
	   2 Input   18 Bit        Muxes := 38    
	   2 Input   15 Bit        Muxes := 2     
	   3 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 96    
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_ln1118_252_fu_1980_p2, operation Mode is: A''*(B:0x3057).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_252_fu_1980_p2.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP mul_ln1118_252_fu_1980_p2.
DSP Report: operator mul_ln1118_252_fu_1980_p2 is absorbed into DSP mul_ln1118_252_fu_1980_p2.
DSP Report: Generating DSP mul_ln1118_234_fu_1602_p2, operation Mode is: A''*(B:0x3fea7).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_234_fu_1602_p2.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP mul_ln1118_234_fu_1602_p2.
DSP Report: operator mul_ln1118_234_fu_1602_p2 is absorbed into DSP mul_ln1118_234_fu_1602_p2.
DSP Report: Generating DSP mul_ln1118_294_fu_1899_p2, operation Mode is: A''*(B:0x3f99b).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_294_fu_1899_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_294_fu_1899_p2.
DSP Report: operator mul_ln1118_294_fu_1899_p2 is absorbed into DSP mul_ln1118_294_fu_1899_p2.
DSP Report: Generating DSP mul_ln1118_274_fu_2063_p2, operation Mode is: A''*(B:0x3b50b).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_274_fu_2063_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_274_fu_2063_p2.
DSP Report: operator mul_ln1118_274_fu_2063_p2 is absorbed into DSP mul_ln1118_274_fu_2063_p2.
DSP Report: Generating DSP trunc_ln708_3_reg_1091804_reg, operation Mode is: (A''*(B:0x25f))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln708_3_reg_1091804_reg.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP trunc_ln708_3_reg_1091804_reg.
DSP Report: register trunc_ln708_3_reg_1091804_reg is absorbed into DSP trunc_ln708_3_reg_1091804_reg.
DSP Report: operator mul_ln1118_25_fu_1992_p2 is absorbed into DSP trunc_ln708_3_reg_1091804_reg.
DSP Report: Generating DSP mul_ln1118_65_fu_1950_p2, operation Mode is: A''*(B:0x3ea54).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_65_fu_1950_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_65_fu_1950_p2.
DSP Report: operator mul_ln1118_65_fu_1950_p2 is absorbed into DSP mul_ln1118_65_fu_1950_p2.
DSP Report: Generating DSP mul_ln1118_45_fu_2090_p2, operation Mode is: A''*(B:0x3e3ab).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_45_fu_2090_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_45_fu_2090_p2.
DSP Report: operator mul_ln1118_45_fu_2090_p2 is absorbed into DSP mul_ln1118_45_fu_2090_p2.
DSP Report: Generating DSP mul_ln1118_247_fu_2020_p2, operation Mode is: A''*(B:0x438).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_247_fu_2020_p2.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP mul_ln1118_247_fu_2020_p2.
DSP Report: operator mul_ln1118_247_fu_2020_p2 is absorbed into DSP mul_ln1118_247_fu_2020_p2.
DSP Report: Generating DSP mul_ln1118_230_fu_1579_p2, operation Mode is: A''*(B:0x3fccd).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_230_fu_1579_p2.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP mul_ln1118_230_fu_1579_p2.
DSP Report: operator mul_ln1118_230_fu_1579_p2 is absorbed into DSP mul_ln1118_230_fu_1579_p2.
DSP Report: Generating DSP tmp_230_reg_1091934_reg, operation Mode is: (A''*(B:0x5fc))'.
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP tmp_230_reg_1091934_reg.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP tmp_230_reg_1091934_reg.
DSP Report: register tmp_230_reg_1091934_reg is absorbed into DSP tmp_230_reg_1091934_reg.
DSP Report: operator mul_ln1118_210_fu_2060_p2 is absorbed into DSP tmp_230_reg_1091934_reg.
DSP Report: Generating DSP mul_ln1118_172_fu_1664_p2, operation Mode is: A''*(B:0x3fd02).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_172_fu_1664_p2.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP mul_ln1118_172_fu_1664_p2.
DSP Report: operator mul_ln1118_172_fu_1664_p2 is absorbed into DSP mul_ln1118_172_fu_1664_p2.
DSP Report: Generating DSP mul_ln1118_152_fu_1835_p2, operation Mode is: A''*(B:0x3fe94).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_152_fu_1835_p2.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP mul_ln1118_152_fu_1835_p2.
DSP Report: operator mul_ln1118_152_fu_1835_p2 is absorbed into DSP mul_ln1118_152_fu_1835_p2.
DSP Report: Generating DSP tmp_280_reg_1092004_reg, operation Mode is: (A''*(B:0xde8))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP tmp_280_reg_1092004_reg.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP tmp_280_reg_1092004_reg.
DSP Report: register tmp_280_reg_1092004_reg is absorbed into DSP tmp_280_reg_1092004_reg.
DSP Report: operator mul_ln1118_305_fu_1957_p2 is absorbed into DSP tmp_280_reg_1092004_reg.
DSP Report: Generating DSP mul_ln1118_344_fu_1797_p2, operation Mode is: A''*(B:0x3faaf).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_344_fu_1797_p2.
DSP Report: register data_17_V_read_3_reg_1091162_reg is absorbed into DSP mul_ln1118_344_fu_1797_p2.
DSP Report: operator mul_ln1118_344_fu_1797_p2 is absorbed into DSP mul_ln1118_344_fu_1797_p2.
DSP Report: Generating DSP mul_ln1118_324_fu_1740_p2, operation Mode is: A''*(B:0xe97).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_324_fu_1740_p2.
DSP Report: register data_16_V_read_3_reg_1091177_reg is absorbed into DSP mul_ln1118_324_fu_1740_p2.
DSP Report: operator mul_ln1118_324_fu_1740_p2 is absorbed into DSP mul_ln1118_324_fu_1740_p2.
DSP Report: Generating DSP mul_ln1118_498_fu_2019_p2, operation Mode is: A''*(B:0x3eff9).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_498_fu_2019_p2.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP mul_ln1118_498_fu_2019_p2.
DSP Report: operator mul_ln1118_498_fu_2019_p2 is absorbed into DSP mul_ln1118_498_fu_2019_p2.
DSP Report: Generating DSP mul_ln1118_478_fu_1766_p2, operation Mode is: A''*(B:0x2f5).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_478_fu_1766_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_478_fu_1766_p2.
DSP Report: operator mul_ln1118_478_fu_1766_p2 is absorbed into DSP mul_ln1118_478_fu_1766_p2.
DSP Report: Generating DSP mul_ln1118_382_fu_1858_p2, operation Mode is: A''*(B:0x214b).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_382_fu_1858_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_382_fu_1858_p2.
DSP Report: operator mul_ln1118_382_fu_1858_p2 is absorbed into DSP mul_ln1118_382_fu_1858_p2.
DSP Report: Generating DSP mul_ln1118_362_fu_1624_p2, operation Mode is: A''*(B:0x3bdfe).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_362_fu_1624_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_362_fu_1624_p2.
DSP Report: operator mul_ln1118_362_fu_1624_p2 is absorbed into DSP mul_ln1118_362_fu_1624_p2.
DSP Report: Generating DSP mul_ln1118_421_fu_1588_p2, operation Mode is: A2*(B:0x3fad4).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_421_fu_1588_p2.
DSP Report: operator mul_ln1118_421_fu_1588_p2 is absorbed into DSP mul_ln1118_421_fu_1588_p2.
DSP Report: Generating DSP mul_ln1118_401_fu_1862_p2, operation Mode is: A2*(B:0x3fdd3).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_401_fu_1862_p2.
DSP Report: operator mul_ln1118_401_fu_1862_p2 is absorbed into DSP mul_ln1118_401_fu_1862_p2.
DSP Report: Generating DSP mul_ln1118_286_fu_1619_p2, operation Mode is: A''*(B:0x3f7cd).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_286_fu_1619_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_286_fu_1619_p2.
DSP Report: operator mul_ln1118_286_fu_1619_p2 is absorbed into DSP mul_ln1118_286_fu_1619_p2.
DSP Report: Generating DSP mul_ln1118_267_fu_1786_p2, operation Mode is: A''*(B:0x3c81d).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_267_fu_1786_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_267_fu_1786_p2.
DSP Report: operator mul_ln1118_267_fu_1786_p2 is absorbed into DSP mul_ln1118_267_fu_1786_p2.
DSP Report: Generating DSP mul_ln1118_fu_1661_p2, operation Mode is: A''*(B:0x11007).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_fu_1661_p2.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP mul_ln1118_fu_1661_p2.
DSP Report: operator mul_ln1118_fu_1661_p2 is absorbed into DSP mul_ln1118_fu_1661_p2.
DSP Report: Generating DSP mul_ln1118_fu_1661_p2, operation Mode is: C'+A''*(B:0x11007).
DSP Report: register mul_ln1118_fu_1661_p2 is absorbed into DSP mul_ln1118_fu_1661_p2.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_fu_1661_p2.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP mul_ln1118_fu_1661_p2.
DSP Report: operator mul_ln1118_fu_1661_p2 is absorbed into DSP mul_ln1118_fu_1661_p2.
DSP Report: operator mul_ln1118_fu_1661_p2 is absorbed into DSP mul_ln1118_fu_1661_p2.
DSP Report: Generating DSP mul_ln1118_54_fu_1829_p2, operation Mode is: A''*(B:0x3ee30).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_54_fu_1829_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_54_fu_1829_p2.
DSP Report: operator mul_ln1118_54_fu_1829_p2 is absorbed into DSP mul_ln1118_54_fu_1829_p2.
DSP Report: Generating DSP mul_ln1118_34_fu_1927_p2, operation Mode is: A''*(B:0xcfc).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_34_fu_1927_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_34_fu_1927_p2.
DSP Report: operator mul_ln1118_34_fu_1927_p2 is absorbed into DSP mul_ln1118_34_fu_1927_p2.
DSP Report: Generating DSP mul_ln1118_161_fu_2053_p2, operation Mode is: A''*(B:0x3fdbd).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_161_fu_2053_p2.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP mul_ln1118_161_fu_2053_p2.
DSP Report: operator mul_ln1118_161_fu_2053_p2 is absorbed into DSP mul_ln1118_161_fu_2053_p2.
DSP Report: Generating DSP mul_ln1118_142_fu_1553_p2, operation Mode is: A''*(B:0x36134).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_142_fu_1553_p2.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP mul_ln1118_142_fu_1553_p2.
DSP Report: operator mul_ln1118_142_fu_1553_p2 is absorbed into DSP mul_ln1118_142_fu_1553_p2.
DSP Report: Generating DSP mul_ln1118_237_fu_1630_p2, operation Mode is: A''*(B:0x7373).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_237_fu_1630_p2.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP mul_ln1118_237_fu_1630_p2.
DSP Report: operator mul_ln1118_237_fu_1630_p2 is absorbed into DSP mul_ln1118_237_fu_1630_p2.
DSP Report: Generating DSP trunc_ln708_60_reg_1091939_reg, operation Mode is: (A''*(B:0x3f990))'.
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP trunc_ln708_60_reg_1091939_reg.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP trunc_ln708_60_reg_1091939_reg.
DSP Report: register trunc_ln708_60_reg_1091939_reg is absorbed into DSP trunc_ln708_60_reg_1091939_reg.
DSP Report: operator mul_ln1118_219_fu_1933_p2 is absorbed into DSP trunc_ln708_60_reg_1091939_reg.
DSP Report: Generating DSP mul_ln1118_295_fu_1944_p2, operation Mode is: A''*(B:0x9783).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_295_fu_1944_p2.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP mul_ln1118_295_fu_1944_p2.
DSP Report: operator mul_ln1118_295_fu_1944_p2 is absorbed into DSP mul_ln1118_295_fu_1944_p2.
DSP Report: Generating DSP mul_ln1118_333_fu_2057_p2, operation Mode is: A''*(B:0x3fd87).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_333_fu_2057_p2.
DSP Report: register data_17_V_read_3_reg_1091162_reg is absorbed into DSP mul_ln1118_333_fu_2057_p2.
DSP Report: operator mul_ln1118_333_fu_2057_p2 is absorbed into DSP mul_ln1118_333_fu_2057_p2.
DSP Report: Generating DSP tmp_284_reg_1091397_reg, operation Mode is: (A2*(B:0x338))'.
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP tmp_284_reg_1091397_reg.
DSP Report: register tmp_284_reg_1091397_reg is absorbed into DSP tmp_284_reg_1091397_reg.
DSP Report: operator mul_ln1118_314_fu_1750_p2 is absorbed into DSP tmp_284_reg_1091397_reg.
DSP Report: Generating DSP trunc_ln708_150_reg_1091432_reg, operation Mode is: (A2*(B:0x3fe44))'.
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP trunc_ln708_150_reg_1091432_reg.
DSP Report: register trunc_ln708_150_reg_1091432_reg is absorbed into DSP trunc_ln708_150_reg_1091432_reg.
DSP Report: operator mul_ln1118_487_fu_1729_p2 is absorbed into DSP trunc_ln708_150_reg_1091432_reg.
DSP Report: Generating DSP mul_ln1118_467_fu_1550_p2, operation Mode is: A''*(B:0x190a5).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_467_fu_1550_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_467_fu_1550_p2.
DSP Report: operator mul_ln1118_467_fu_1550_p2 is absorbed into DSP mul_ln1118_467_fu_1550_p2.
DSP Report: Generating DSP mul_ln1118_371_fu_1763_p2, operation Mode is: A''*(B:0x605).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_371_fu_1763_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_371_fu_1763_p2.
DSP Report: operator mul_ln1118_371_fu_1763_p2 is absorbed into DSP mul_ln1118_371_fu_1763_p2.
DSP Report: Generating DSP mul_ln1118_351_fu_1701_p2, operation Mode is: A''*(B:0x39b61).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_351_fu_1701_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_351_fu_1701_p2.
DSP Report: operator mul_ln1118_351_fu_1701_p2 is absorbed into DSP mul_ln1118_351_fu_1701_p2.
DSP Report: Generating DSP mul_ln1118_410_fu_1529_p2, operation Mode is: A2*(B:0x3f0a5).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_410_fu_1529_p2.
DSP Report: operator mul_ln1118_410_fu_1529_p2 is absorbed into DSP mul_ln1118_410_fu_1529_p2.
DSP Report: Generating DSP mul_ln1118_391_fu_1878_p2, operation Mode is: A2*(B:0x3cc3d).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_391_fu_1878_p2.
DSP Report: operator mul_ln1118_391_fu_1878_p2 is absorbed into DSP mul_ln1118_391_fu_1878_p2.
DSP Report: Generating DSP mul_ln1118_275_fu_2087_p2, operation Mode is: A''*(B:0x3deb5).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_275_fu_2087_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_275_fu_2087_p2.
DSP Report: operator mul_ln1118_275_fu_2087_p2 is absorbed into DSP mul_ln1118_275_fu_2087_p2.
DSP Report: Generating DSP mul_ln1118_256_fu_1743_p2, operation Mode is: A''*(B:0x34c7).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_256_fu_1743_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_256_fu_1743_p2.
DSP Report: operator mul_ln1118_256_fu_1743_p2 is absorbed into DSP mul_ln1118_256_fu_1743_p2.
DSP Report: Generating DSP trunc_ln708_6_reg_1091814_reg, operation Mode is: (A''*(B:0x21cc))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln708_6_reg_1091814_reg.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP trunc_ln708_6_reg_1091814_reg.
DSP Report: register trunc_ln708_6_reg_1091814_reg is absorbed into DSP trunc_ln708_6_reg_1091814_reg.
DSP Report: operator mul_ln1118_28_fu_2004_p2 is absorbed into DSP trunc_ln708_6_reg_1091814_reg.
DSP Report: Generating DSP mul_ln1118_68_fu_1746_p2, operation Mode is: A''*(B:0xc66).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_68_fu_1746_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_68_fu_1746_p2.
DSP Report: operator mul_ln1118_68_fu_1746_p2 is absorbed into DSP mul_ln1118_68_fu_1746_p2.
DSP Report: Generating DSP mul_ln1118_48_fu_1908_p2, operation Mode is: A''*(B:0x3ffda).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_48_fu_1908_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_48_fu_1908_p2.
DSP Report: operator mul_ln1118_48_fu_1908_p2 is absorbed into DSP mul_ln1118_48_fu_1908_p2.
DSP Report: Generating DSP mul_ln1118_250_fu_1636_p2, operation Mode is: A''*(B:0x3250).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_250_fu_1636_p2.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP mul_ln1118_250_fu_1636_p2.
DSP Report: operator mul_ln1118_250_fu_1636_p2 is absorbed into DSP mul_ln1118_250_fu_1636_p2.
DSP Report: Generating DSP mul_ln1118_232_fu_2023_p2, operation Mode is: A''*(B:0x3ff50).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_232_fu_2023_p2.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP mul_ln1118_232_fu_2023_p2.
DSP Report: operator mul_ln1118_232_fu_2023_p2 is absorbed into DSP mul_ln1118_232_fu_2023_p2.
DSP Report: Generating DSP mul_ln1118_175_fu_1668_p2, operation Mode is: A''*(B:0x25b).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_175_fu_1668_p2.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP mul_ln1118_175_fu_1668_p2.
DSP Report: operator mul_ln1118_175_fu_1668_p2 is absorbed into DSP mul_ln1118_175_fu_1668_p2.
DSP Report: Generating DSP mul_ln1118_155_fu_1994_p2, operation Mode is: A''*(B:0x2e).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_155_fu_1994_p2.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP mul_ln1118_155_fu_1994_p2.
DSP Report: operator mul_ln1118_155_fu_1994_p2 is absorbed into DSP mul_ln1118_155_fu_1994_p2.
DSP Report: Generating DSP mul_ln1118_213_fu_1793_p2, operation Mode is: A''*(B:0x209).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_213_fu_1793_p2.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP mul_ln1118_213_fu_1793_p2.
DSP Report: operator mul_ln1118_213_fu_1793_p2 is absorbed into DSP mul_ln1118_213_fu_1793_p2.
DSP Report: Generating DSP mul_ln1118_194_fu_2009_p2, operation Mode is: A''*(B:0x3ffce).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_194_fu_2009_p2.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP mul_ln1118_194_fu_2009_p2.
DSP Report: operator mul_ln1118_194_fu_2009_p2 is absorbed into DSP mul_ln1118_194_fu_2009_p2.
DSP Report: Generating DSP mul_ln1118_501_fu_1916_p2, operation Mode is: A''*(B:0x336f9).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_501_fu_1916_p2.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP mul_ln1118_501_fu_1916_p2.
DSP Report: operator mul_ln1118_501_fu_1916_p2 is absorbed into DSP mul_ln1118_501_fu_1916_p2.
DSP Report: Generating DSP mul_ln1118_481_fu_2051_p2, operation Mode is: A''*(B:0x3fc0c).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_481_fu_2051_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_481_fu_2051_p2.
DSP Report: operator mul_ln1118_481_fu_2051_p2 is absorbed into DSP mul_ln1118_481_fu_2051_p2.
DSP Report: Generating DSP tmp_330_reg_1091422_reg, operation Mode is: (A2*(B:0x1885))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP tmp_330_reg_1091422_reg.
DSP Report: register tmp_330_reg_1091422_reg is absorbed into DSP tmp_330_reg_1091422_reg.
DSP Report: operator mul_ln1118_404_fu_1946_p2 is absorbed into DSP tmp_330_reg_1091422_reg.
DSP Report: Generating DSP mul_ln1118_385_fu_1615_p2, operation Mode is: A''*(B:0x83a).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_385_fu_1615_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_385_fu_1615_p2.
DSP Report: operator mul_ln1118_385_fu_1615_p2 is absorbed into DSP mul_ln1118_385_fu_1615_p2.
DSP Report: Generating DSP mul_ln1118_365_fu_1605_p2, operation Mode is: A''*(B:0x3d83a).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_365_fu_1605_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_365_fu_1605_p2.
DSP Report: operator mul_ln1118_365_fu_1605_p2 is absorbed into DSP mul_ln1118_365_fu_1605_p2.
DSP Report: Generating DSP mul_ln1118_289_fu_1787_p2, operation Mode is: A''*(B:0x3fad3).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_289_fu_1787_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_289_fu_1787_p2.
DSP Report: operator mul_ln1118_289_fu_1787_p2 is absorbed into DSP mul_ln1118_289_fu_1787_p2.
DSP Report: Generating DSP mul_ln1118_66_fu_1541_p2, operation Mode is: A''*(B:0x232).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_66_fu_1541_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_66_fu_1541_p2.
DSP Report: operator mul_ln1118_66_fu_1541_p2 is absorbed into DSP mul_ln1118_66_fu_1541_p2.
DSP Report: Generating DSP mul_ln1118_26_fu_1993_p2, operation Mode is: A''*(B:0x74c).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_26_fu_1993_p2.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP mul_ln1118_26_fu_1993_p2.
DSP Report: operator mul_ln1118_26_fu_1993_p2 is absorbed into DSP mul_ln1118_26_fu_1993_p2.
DSP Report: Generating DSP mul_ln1118_46_fu_1675_p2, operation Mode is: A''*(B:0x175d).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_46_fu_1675_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_46_fu_1675_p2.
DSP Report: operator mul_ln1118_46_fu_1675_p2 is absorbed into DSP mul_ln1118_46_fu_1675_p2.
DSP Report: Generating DSP mul_ln1118_16_fu_1753_p2, operation Mode is: A''*(B:0x35d91).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_16_fu_1753_p2.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP mul_ln1118_16_fu_1753_p2.
DSP Report: operator mul_ln1118_16_fu_1753_p2 is absorbed into DSP mul_ln1118_16_fu_1753_p2.
DSP Report: Generating DSP mul_ln1118_238_fu_2068_p2, operation Mode is: A''*(B:0x31c73).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_238_fu_2068_p2.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP mul_ln1118_238_fu_2068_p2.
DSP Report: operator mul_ln1118_238_fu_2068_p2 is absorbed into DSP mul_ln1118_238_fu_2068_p2.
DSP Report: Generating DSP mul_ln1118_220_fu_1896_p2, operation Mode is: A''*(B:0x3f938).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_220_fu_1896_p2.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP mul_ln1118_220_fu_1896_p2.
DSP Report: operator mul_ln1118_220_fu_1896_p2 is absorbed into DSP mul_ln1118_220_fu_1896_p2.
DSP Report: Generating DSP mul_ln1118_276_fu_2065_p2, operation Mode is: A''*(B:0x245b).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_276_fu_2065_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_276_fu_2065_p2.
DSP Report: operator mul_ln1118_276_fu_2065_p2 is absorbed into DSP mul_ln1118_276_fu_2065_p2.
DSP Report: Generating DSP mul_ln1118_257_fu_1942_p2, operation Mode is: A''*(B:0x8e24).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_257_fu_1942_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_257_fu_1942_p2.
DSP Report: operator mul_ln1118_257_fu_1942_p2 is absorbed into DSP mul_ln1118_257_fu_1942_p2.
DSP Report: Generating DSP tmp_194_reg_1091874_reg, operation Mode is: (A''*(B:0x3f6d2))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP tmp_194_reg_1091874_reg.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP tmp_194_reg_1091874_reg.
DSP Report: register tmp_194_reg_1091874_reg is absorbed into DSP tmp_194_reg_1091874_reg.
DSP Report: operator mul_ln1118_160_fu_1544_p2 is absorbed into DSP tmp_194_reg_1091874_reg.
DSP Report: Generating DSP tmp_208_reg_1091904_reg, operation Mode is: (A''*(B:0x21d))'.
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP tmp_208_reg_1091904_reg.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP tmp_208_reg_1091904_reg.
DSP Report: register tmp_208_reg_1091904_reg is absorbed into DSP tmp_208_reg_1091904_reg.
DSP Report: operator mul_ln1118_180_fu_1634_p2 is absorbed into DSP tmp_208_reg_1091904_reg.
DSP Report: Generating DSP mul_ln1118_255_fu_1776_p2, operation Mode is: A''*(B:0x3e4f8).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_255_fu_1776_p2.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP mul_ln1118_255_fu_1776_p2.
DSP Report: operator mul_ln1118_255_fu_1776_p2 is absorbed into DSP mul_ln1118_255_fu_1776_p2.
DSP Report: Generating DSP mul_ln1118_17_fu_1982_p2, operation Mode is: A''*(B:0x37951).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_17_fu_1982_p2.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP mul_ln1118_17_fu_1982_p2.
DSP Report: operator mul_ln1118_17_fu_1982_p2 is absorbed into DSP mul_ln1118_17_fu_1982_p2.
DSP Report: Generating DSP mul_ln1118_56_fu_1564_p2, operation Mode is: A''*(B:0x143cc).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_56_fu_1564_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_56_fu_1564_p2.
DSP Report: operator mul_ln1118_56_fu_1564_p2 is absorbed into DSP mul_ln1118_56_fu_1564_p2.
DSP Report: Generating DSP mul_ln1118_36_fu_1580_p2, operation Mode is: A''*(B:0x8d67).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_36_fu_1580_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_36_fu_1580_p2.
DSP Report: operator mul_ln1118_36_fu_1580_p2 is absorbed into DSP mul_ln1118_36_fu_1580_p2.
DSP Report: Generating DSP mul_ln1118_163_fu_1984_p2, operation Mode is: A''*(B:0x2dd53).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_163_fu_1984_p2.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP mul_ln1118_163_fu_1984_p2.
DSP Report: operator mul_ln1118_163_fu_1984_p2 is absorbed into DSP mul_ln1118_163_fu_1984_p2.
DSP Report: Generating DSP mul_ln1118_143_fu_1515_p2, operation Mode is: A''*(B:0x3eeac).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_143_fu_1515_p2.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP mul_ln1118_143_fu_1515_p2.
DSP Report: operator mul_ln1118_143_fu_1515_p2 is absorbed into DSP mul_ln1118_143_fu_1515_p2.
DSP Report: Generating DSP mul_ln1118_239_fu_1762_p2, operation Mode is: A''*(B:0x358fa).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_239_fu_1762_p2.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP mul_ln1118_239_fu_1762_p2.
DSP Report: operator mul_ln1118_239_fu_1762_p2 is absorbed into DSP mul_ln1118_239_fu_1762_p2.
DSP Report: Generating DSP mul_ln1118_221_fu_2033_p2, operation Mode is: A''*(B:0x183c8).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_221_fu_2033_p2.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP mul_ln1118_221_fu_2033_p2.
DSP Report: operator mul_ln1118_221_fu_2033_p2 is absorbed into DSP mul_ln1118_221_fu_2033_p2.
DSP Report: Generating DSP trunc_ln708_128_reg_1092024_reg, operation Mode is: (A''*(B:0x3fdc1))'.
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP trunc_ln708_128_reg_1092024_reg.
DSP Report: register data_21_V_read_2_reg_1091135_reg is absorbed into DSP trunc_ln708_128_reg_1092024_reg.
DSP Report: register trunc_ln708_128_reg_1092024_reg is absorbed into DSP trunc_ln708_128_reg_1092024_reg.
DSP Report: operator mul_ln1118_412_fu_1812_p2 is absorbed into DSP trunc_ln708_128_reg_1092024_reg.
DSP Report: Generating DSP mul_ln1118_373_fu_1866_p2, operation Mode is: A''*(B:0x8a4).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_373_fu_1866_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_373_fu_1866_p2.
DSP Report: operator mul_ln1118_373_fu_1866_p2 is absorbed into DSP mul_ln1118_373_fu_1866_p2.
DSP Report: Generating DSP mul_ln1118_353_fu_1631_p2, operation Mode is: A''*(B:0x3e18c).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_353_fu_1631_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_353_fu_1631_p2.
DSP Report: operator mul_ln1118_353_fu_1631_p2 is absorbed into DSP mul_ln1118_353_fu_1631_p2.
DSP Report: Generating DSP mul_ln1118_489_fu_1547_p2, operation Mode is: A''*(B:0x1067).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_489_fu_1547_p2.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP mul_ln1118_489_fu_1547_p2.
DSP Report: operator mul_ln1118_489_fu_1547_p2 is absorbed into DSP mul_ln1118_489_fu_1547_p2.
DSP Report: Generating DSP mul_ln1118_469_fu_2071_p2, operation Mode is: A''*(B:0x3daf7).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_469_fu_2071_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_469_fu_2071_p2.
DSP Report: operator mul_ln1118_469_fu_2071_p2 is absorbed into DSP mul_ln1118_469_fu_2071_p2.
DSP Report: Generating DSP trunc_ln708_122_reg_1091412_reg, operation Mode is: (A2*(B:0x2607))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP trunc_ln708_122_reg_1091412_reg.
DSP Report: register trunc_ln708_122_reg_1091412_reg is absorbed into DSP trunc_ln708_122_reg_1091412_reg.
DSP Report: operator mul_ln1118_393_fu_2002_p2 is absorbed into DSP trunc_ln708_122_reg_1091412_reg.
DSP Report: Generating DSP mul_ln1118_277_fu_2075_p2, operation Mode is: A''*(B:0x9f06).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_277_fu_2075_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_277_fu_2075_p2.
DSP Report: operator mul_ln1118_277_fu_2075_p2 is absorbed into DSP mul_ln1118_277_fu_2075_p2.
DSP Report: Generating DSP mul_ln1118_258_fu_1767_p2, operation Mode is: A''*(B:0x2178).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_258_fu_1767_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_258_fu_1767_p2.
DSP Report: operator mul_ln1118_258_fu_1767_p2 is absorbed into DSP mul_ln1118_258_fu_1767_p2.
DSP Report: Generating DSP mul_ln1118_306_fu_1911_p2, operation Mode is: A''*(B:0x8ac5).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_306_fu_1911_p2.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP mul_ln1118_306_fu_1911_p2.
DSP Report: operator mul_ln1118_306_fu_1911_p2 is absorbed into DSP mul_ln1118_306_fu_1911_p2.
DSP Report: Generating DSP mul_ln1118_246_fu_1639_p2, operation Mode is: A''*(B:0x3f4af).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_246_fu_1639_p2.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP mul_ln1118_246_fu_1639_p2.
DSP Report: operator mul_ln1118_246_fu_1639_p2 is absorbed into DSP mul_ln1118_246_fu_1639_p2.
DSP Report: Generating DSP mul_ln1118_229_fu_1985_p2, operation Mode is: A''*(B:0xf4).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_229_fu_1985_p2.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP mul_ln1118_229_fu_1985_p2.
DSP Report: operator mul_ln1118_229_fu_1985_p2 is absorbed into DSP mul_ln1118_229_fu_1985_p2.
DSP Report: Generating DSP tmp_202_reg_1091889_reg, operation Mode is: (A''*(B:0x49))'.
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP tmp_202_reg_1091889_reg.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP tmp_202_reg_1091889_reg.
DSP Report: register tmp_202_reg_1091889_reg is absorbed into DSP tmp_202_reg_1091889_reg.
DSP Report: operator mul_ln1118_171_fu_1622_p2 is absorbed into DSP tmp_202_reg_1091889_reg.
DSP Report: Generating DSP tmp_188_reg_1091859_reg, operation Mode is: (A''*(B:0x55e))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP tmp_188_reg_1091859_reg.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP tmp_188_reg_1091859_reg.
DSP Report: register tmp_188_reg_1091859_reg is absorbed into DSP tmp_188_reg_1091859_reg.
DSP Report: operator mul_ln1118_151_fu_1834_p2 is absorbed into DSP tmp_188_reg_1091859_reg.
DSP Report: Generating DSP mul_ln1118_209_fu_1789_p2, operation Mode is: A''*(B:0x3ff3e).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_209_fu_1789_p2.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP mul_ln1118_209_fu_1789_p2.
DSP Report: operator mul_ln1118_209_fu_1789_p2 is absorbed into DSP mul_ln1118_209_fu_1789_p2.
DSP Report: Generating DSP mul_ln1118_191_fu_1659_p2, operation Mode is: A''*(B:0x323).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_191_fu_1659_p2.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP mul_ln1118_191_fu_1659_p2.
DSP Report: operator mul_ln1118_191_fu_1659_p2 is absorbed into DSP mul_ln1118_191_fu_1659_p2.
DSP Report: Generating DSP mul_ln1118_285_fu_1654_p2, operation Mode is: A''*(B:0x3fccb).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_285_fu_1654_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_285_fu_1654_p2.
DSP Report: operator mul_ln1118_285_fu_1654_p2 is absorbed into DSP mul_ln1118_285_fu_1654_p2.
DSP Report: Generating DSP mul_ln1118_266_fu_1720_p2, operation Mode is: A''*(B:0x3f20b).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_266_fu_1720_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_266_fu_1720_p2.
DSP Report: operator mul_ln1118_266_fu_1720_p2 is absorbed into DSP mul_ln1118_266_fu_1720_p2.
DSP Report: Generating DSP trunc_ln708_1_reg_1091834_reg, operation Mode is: (A''*(B:0x36bb))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln708_1_reg_1091834_reg.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP trunc_ln708_1_reg_1091834_reg.
DSP Report: register trunc_ln708_1_reg_1091834_reg is absorbed into DSP trunc_ln708_1_reg_1091834_reg.
DSP Report: operator mul_ln1118_32_fu_1997_p2 is absorbed into DSP trunc_ln708_1_reg_1091834_reg.
DSP Report: Generating DSP mul_ln1118_71_fu_2010_p2, operation Mode is: A''*(B:0xa2).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_71_fu_2010_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_71_fu_2010_p2.
DSP Report: operator mul_ln1118_71_fu_2010_p2 is absorbed into DSP mul_ln1118_71_fu_2010_p2.
DSP Report: Generating DSP mul_ln1118_52_fu_1827_p2, operation Mode is: A''*(B:0x94f8).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_52_fu_1827_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_52_fu_1827_p2.
DSP Report: operator mul_ln1118_52_fu_1827_p2 is absorbed into DSP mul_ln1118_52_fu_1827_p2.
DSP Report: Generating DSP mul_ln1118_179_fu_1951_p2, operation Mode is: A''*(B:0x3feb3).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_179_fu_1951_p2.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP mul_ln1118_179_fu_1951_p2.
DSP Report: operator mul_ln1118_179_fu_1951_p2 is absorbed into DSP mul_ln1118_179_fu_1951_p2.
DSP Report: Generating DSP mul_ln1118_159_fu_1711_p2, operation Mode is: A''*(B:0x3c69d).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_159_fu_1711_p2.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP mul_ln1118_159_fu_1711_p2.
DSP Report: operator mul_ln1118_159_fu_1711_p2 is absorbed into DSP mul_ln1118_159_fu_1711_p2.
DSP Report: Generating DSP mul_ln1118_217_fu_1725_p2, operation Mode is: A''*(B:0x3ff46).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_217_fu_1725_p2.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP mul_ln1118_217_fu_1725_p2.
DSP Report: operator mul_ln1118_217_fu_1725_p2 is absorbed into DSP mul_ln1118_217_fu_1725_p2.
DSP Report: Generating DSP mul_ln1118_198_fu_1551_p2, operation Mode is: A''*(B:0x1b2e).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_198_fu_1551_p2.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP mul_ln1118_198_fu_1551_p2.
DSP Report: operator mul_ln1118_198_fu_1551_p2 is absorbed into DSP mul_ln1118_198_fu_1551_p2.
DSP Report: Generating DSP mul_ln1118_312_fu_1839_p2, operation Mode is: A''*(B:0x31d9).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_312_fu_1839_p2.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP mul_ln1118_312_fu_1839_p2.
DSP Report: operator mul_ln1118_312_fu_1839_p2 is absorbed into DSP mul_ln1118_312_fu_1839_p2.
DSP Report: Generating DSP mul_ln1118_349_fu_1847_p2, operation Mode is: A2*(B:0xa7).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_349_fu_1847_p2.
DSP Report: operator mul_ln1118_349_fu_1847_p2 is absorbed into DSP mul_ln1118_349_fu_1847_p2.
DSP Report: Generating DSP mul_ln1118_331_fu_2047_p2, operation Mode is: A2*(B:0x3fd44).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_331_fu_2047_p2.
DSP Report: operator mul_ln1118_331_fu_2047_p2 is absorbed into DSP mul_ln1118_331_fu_2047_p2.
DSP Report: Generating DSP mul_ln1118_505_fu_1757_p2, operation Mode is: A''*(B:0x3803).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_505_fu_1757_p2.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP mul_ln1118_505_fu_1757_p2.
DSP Report: operator mul_ln1118_505_fu_1757_p2 is absorbed into DSP mul_ln1118_505_fu_1757_p2.
DSP Report: Generating DSP mul_ln1118_485_fu_1650_p2, operation Mode is: A''*(B:0x14f6).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_485_fu_1650_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_485_fu_1650_p2.
DSP Report: operator mul_ln1118_485_fu_1650_p2 is absorbed into DSP mul_ln1118_485_fu_1650_p2.
DSP Report: Generating DSP mul_ln1118_389_fu_1608_p2, operation Mode is: A''*(B:0x3f8d7).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_389_fu_1608_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_389_fu_1608_p2.
DSP Report: operator mul_ln1118_389_fu_1608_p2 is absorbed into DSP mul_ln1118_389_fu_1608_p2.
DSP Report: Generating DSP mul_ln1118_369_fu_1904_p2, operation Mode is: A''*(B:0x2138).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_369_fu_1904_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_369_fu_1904_p2.
DSP Report: operator mul_ln1118_369_fu_1904_p2 is absorbed into DSP mul_ln1118_369_fu_1904_p2.
DSP Report: Generating DSP mul_ln1118_427_fu_1692_p2, operation Mode is: A2*(B:0x3fb50).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_427_fu_1692_p2.
DSP Report: operator mul_ln1118_427_fu_1692_p2 is absorbed into DSP mul_ln1118_427_fu_1692_p2.
DSP Report: Generating DSP mul_ln1118_408_fu_1527_p2, operation Mode is: A2*(B:0x3fc57).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_408_fu_1527_p2.
DSP Report: operator mul_ln1118_408_fu_1527_p2 is absorbed into DSP mul_ln1118_408_fu_1527_p2.
DSP Report: Generating DSP tmp_257_reg_1091984_reg, operation Mode is: (A''*(B:0x1406))'.
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP tmp_257_reg_1091984_reg.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP tmp_257_reg_1091984_reg.
DSP Report: register tmp_257_reg_1091984_reg is absorbed into DSP tmp_257_reg_1091984_reg.
DSP Report: operator mul_ln1118_254_fu_1772_p2 is absorbed into DSP tmp_257_reg_1091984_reg.
DSP Report: Generating DSP tmp_247_reg_1091964_reg, operation Mode is: (A''*(B:0x9d))'.
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP tmp_247_reg_1091964_reg.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP tmp_247_reg_1091964_reg.
DSP Report: register tmp_247_reg_1091964_reg is absorbed into DSP tmp_247_reg_1091964_reg.
DSP Report: operator mul_ln1118_236_fu_1629_p2 is absorbed into DSP tmp_247_reg_1091964_reg.
DSP Report: Generating DSP mul_ln1118_293_fu_2032_p2, operation Mode is: A''*(B:0x3fdd5).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_293_fu_2032_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_293_fu_2032_p2.
DSP Report: operator mul_ln1118_293_fu_2032_p2 is absorbed into DSP mul_ln1118_293_fu_2032_p2.
DSP Report: Generating DSP mul_ln1118_273_fu_2062_p2, operation Mode is: A''*(B:0x3fd31).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_273_fu_2062_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_273_fu_2062_p2.
DSP Report: operator mul_ln1118_273_fu_2062_p2 is absorbed into DSP mul_ln1118_273_fu_2062_p2.
DSP Report: Generating DSP mul_ln1118_57_fu_1524_p2, operation Mode is: A''*(B:0x8cd).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_57_fu_1524_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_57_fu_1524_p2.
DSP Report: operator mul_ln1118_57_fu_1524_p2 is absorbed into DSP mul_ln1118_57_fu_1524_p2.
DSP Report: Generating DSP mul_ln1118_37_fu_1959_p2, operation Mode is: A''*(B:0x3de4e).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_37_fu_1959_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_37_fu_1959_p2.
DSP Report: operator mul_ln1118_37_fu_1959_p2 is absorbed into DSP mul_ln1118_37_fu_1959_p2.
DSP Report: Generating DSP mul_ln1118_240_fu_1774_p2, operation Mode is: A''*(B:0x3e107).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_240_fu_1774_p2.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP mul_ln1118_240_fu_1774_p2.
DSP Report: operator mul_ln1118_240_fu_1774_p2 is absorbed into DSP mul_ln1118_240_fu_1774_p2.
DSP Report: Generating DSP mul_ln1118_222_fu_1549_p2, operation Mode is: A''*(B:0x7a).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_222_fu_1549_p2.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP mul_ln1118_222_fu_1549_p2.
DSP Report: operator mul_ln1118_222_fu_1549_p2 is absorbed into DSP mul_ln1118_222_fu_1549_p2.
DSP Report: Generating DSP mul_ln1118_203_fu_1783_p2, operation Mode is: A''*(B:0x3f89f).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_203_fu_1783_p2.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP mul_ln1118_203_fu_1783_p2.
DSP Report: operator mul_ln1118_203_fu_1783_p2 is absorbed into DSP mul_ln1118_203_fu_1783_p2.
DSP Report: Generating DSP mul_ln1118_184_fu_2046_p2, operation Mode is: A''*(B:0x33c72).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_184_fu_2046_p2.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP mul_ln1118_184_fu_2046_p2.
DSP Report: operator mul_ln1118_184_fu_2046_p2 is absorbed into DSP mul_ln1118_184_fu_2046_p2.
DSP Report: Generating DSP mul_ln1118_298_fu_1903_p2, operation Mode is: A''*(B:0x2f96b).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_298_fu_1903_p2.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP mul_ln1118_298_fu_1903_p2.
DSP Report: operator mul_ln1118_298_fu_1903_p2 is absorbed into DSP mul_ln1118_298_fu_1903_p2.
DSP Report: Generating DSP mul_ln1118_336_fu_1915_p2, operation Mode is: A''*(B:0x3ffc9).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_336_fu_1915_p2.
DSP Report: register data_17_V_read_3_reg_1091162_reg is absorbed into DSP mul_ln1118_336_fu_1915_p2.
DSP Report: operator mul_ln1118_336_fu_1915_p2 is absorbed into DSP mul_ln1118_336_fu_1915_p2.
DSP Report: Generating DSP mul_ln1118_317_fu_2049_p2, operation Mode is: A''*(B:0xc20).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_317_fu_2049_p2.
DSP Report: register data_16_V_read_3_reg_1091177_reg is absorbed into DSP mul_ln1118_317_fu_2049_p2.
DSP Report: operator mul_ln1118_317_fu_2049_p2 is absorbed into DSP mul_ln1118_317_fu_2049_p2.
DSP Report: Generating DSP mul_ln1118_490_fu_1784_p2, operation Mode is: A''*(B:0x3fc1e).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_490_fu_1784_p2.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP mul_ln1118_490_fu_1784_p2.
DSP Report: operator mul_ln1118_490_fu_1784_p2 is absorbed into DSP mul_ln1118_490_fu_1784_p2.
DSP Report: Generating DSP mul_ln1118_470_fu_1656_p2, operation Mode is: A''*(B:0x2736).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_470_fu_1656_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_470_fu_1656_p2.
DSP Report: operator mul_ln1118_470_fu_1656_p2 is absorbed into DSP mul_ln1118_470_fu_1656_p2.
DSP Report: Generating DSP mul_ln1118_278_fu_1770_p2, operation Mode is: A''*(B:0x529).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_278_fu_1770_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_278_fu_1770_p2.
DSP Report: operator mul_ln1118_278_fu_1770_p2 is absorbed into DSP mul_ln1118_278_fu_1770_p2.
DSP Report: Generating DSP mul_ln1118_259_fu_2007_p2, operation Mode is: A''*(B:0x1b7f).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_259_fu_2007_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_259_fu_2007_p2.
DSP Report: operator mul_ln1118_259_fu_2007_p2 is absorbed into DSP mul_ln1118_259_fu_2007_p2.
DSP Report: Generating DSP mul_ln1118_497_fu_2056_p2, operation Mode is: A''*(B:0x3f9bb).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_497_fu_2056_p2.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP mul_ln1118_497_fu_2056_p2.
DSP Report: operator mul_ln1118_497_fu_2056_p2 is absorbed into DSP mul_ln1118_497_fu_2056_p2.
DSP Report: Generating DSP mul_ln1118_477_fu_1837_p2, operation Mode is: A''*(B:0x22a6).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_477_fu_1837_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_477_fu_1837_p2.
DSP Report: operator mul_ln1118_477_fu_1837_p2 is absorbed into DSP mul_ln1118_477_fu_1837_p2.
DSP Report: Generating DSP mul_ln1118_304_fu_2034_p2, operation Mode is: A''*(B:0x3e0be).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_304_fu_2034_p2.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP mul_ln1118_304_fu_2034_p2.
DSP Report: operator mul_ln1118_304_fu_2034_p2 is absorbed into DSP mul_ln1118_304_fu_2034_p2.
DSP Report: Generating DSP mul_ln1118_343_fu_1854_p2, operation Mode is: A2*(B:0x3ff7b).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_343_fu_1854_p2.
DSP Report: operator mul_ln1118_343_fu_1854_p2 is absorbed into DSP mul_ln1118_343_fu_1854_p2.
DSP Report: Generating DSP mul_ln1118_323_fu_1799_p2, operation Mode is: A2*(B:0x3fdc1).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_323_fu_1799_p2.
DSP Report: operator mul_ln1118_323_fu_1799_p2 is absorbed into DSP mul_ln1118_323_fu_1799_p2.
DSP Report: Generating DSP trunc_ln708_62_reg_1091944_reg, operation Mode is: (A''*(B:0x3f677))'.
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP trunc_ln708_62_reg_1091944_reg.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP trunc_ln708_62_reg_1091944_reg.
DSP Report: register trunc_ln708_62_reg_1091944_reg is absorbed into DSP trunc_ln708_62_reg_1091944_reg.
DSP Report: operator mul_ln1118_223_fu_1648_p2 is absorbed into DSP trunc_ln708_62_reg_1091944_reg.
DSP Report: Generating DSP mul_ln1118_425_fu_1667_p2, operation Mode is: A2*(B:0x3f295).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_425_fu_1667_p2.
DSP Report: operator mul_ln1118_425_fu_1667_p2 is absorbed into DSP mul_ln1118_425_fu_1667_p2.
DSP Report: Generating DSP mul_ln1118_406_fu_1674_p2, operation Mode is: A2*(B:0x3f87c).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_406_fu_1674_p2.
DSP Report: operator mul_ln1118_406_fu_1674_p2 is absorbed into DSP mul_ln1118_406_fu_1674_p2.
DSP Report: Generating DSP mul_ln1118_375_fu_1597_p2, operation Mode is: A''*(B:0x3e657).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_375_fu_1597_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_375_fu_1597_p2.
DSP Report: operator mul_ln1118_375_fu_1597_p2 is absorbed into DSP mul_ln1118_375_fu_1597_p2.
DSP Report: Generating DSP mul_ln1118_355_fu_1974_p2, operation Mode is: A''*(B:0x7246).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_355_fu_1974_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_355_fu_1974_p2.
DSP Report: operator mul_ln1118_355_fu_1974_p2 is absorbed into DSP mul_ln1118_355_fu_1974_p2.
DSP Report: Generating DSP mul_ln1118_414_fu_1850_p2, operation Mode is: A2*(B:0x3aac4).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_414_fu_1850_p2.
DSP Report: operator mul_ln1118_414_fu_1850_p2 is absorbed into DSP mul_ln1118_414_fu_1850_p2.
DSP Report: Generating DSP mul_ln1118_394_fu_1543_p2, operation Mode is: A2*(B:0x6b2a).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_394_fu_1543_p2.
DSP Report: operator mul_ln1118_394_fu_1543_p2 is absorbed into DSP mul_ln1118_394_fu_1543_p2.
DSP Report: Generating DSP trunc_ln708_5_reg_1091809_reg, operation Mode is: (A''*(B:0x3c509))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln708_5_reg_1091809_reg.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP trunc_ln708_5_reg_1091809_reg.
DSP Report: register trunc_ln708_5_reg_1091809_reg is absorbed into DSP trunc_ln708_5_reg_1091809_reg.
DSP Report: operator mul_ln1118_27_fu_1718_p2 is absorbed into DSP trunc_ln708_5_reg_1091809_reg.
DSP Report: Generating DSP mul_ln1118_67_fu_1875_p2, operation Mode is: A''*(B:0x3f651).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_67_fu_1875_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_67_fu_1875_p2.
DSP Report: operator mul_ln1118_67_fu_1875_p2 is absorbed into DSP mul_ln1118_67_fu_1875_p2.
DSP Report: Generating DSP mul_ln1118_47_fu_1552_p2, operation Mode is: A''*(B:0x3796).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_47_fu_1552_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_47_fu_1552_p2.
DSP Report: operator mul_ln1118_47_fu_1552_p2 is absorbed into DSP mul_ln1118_47_fu_1552_p2.
DSP Report: Generating DSP mul_ln1118_249_fu_2083_p2, operation Mode is: A''*(B:0x3c451).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_249_fu_2083_p2.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP mul_ln1118_249_fu_2083_p2.
DSP Report: operator mul_ln1118_249_fu_2083_p2 is absorbed into DSP mul_ln1118_249_fu_2083_p2.
DSP Report: Generating DSP mul_ln1118_231_fu_1988_p2, operation Mode is: A''*(B:0xa9).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_231_fu_1988_p2.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP mul_ln1118_231_fu_1988_p2.
DSP Report: operator mul_ln1118_231_fu_1988_p2 is absorbed into DSP mul_ln1118_231_fu_1988_p2.
DSP Report: Generating DSP tmp_204_reg_1091894_reg, operation Mode is: (A''*(B:0x3fe57))'.
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP tmp_204_reg_1091894_reg.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP tmp_204_reg_1091894_reg.
DSP Report: register tmp_204_reg_1091894_reg is absorbed into DSP tmp_204_reg_1091894_reg.
DSP Report: operator mul_ln1118_174_fu_1966_p2 is absorbed into DSP tmp_204_reg_1091894_reg.
DSP Report: Generating DSP tmp_190_reg_1091864_reg, operation Mode is: (A''*(B:0x1cf8))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP tmp_190_reg_1091864_reg.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP tmp_190_reg_1091864_reg.
DSP Report: register tmp_190_reg_1091864_reg is absorbed into DSP tmp_190_reg_1091864_reg.
DSP Report: operator mul_ln1118_154_fu_1617_p2 is absorbed into DSP tmp_190_reg_1091864_reg.
DSP Report: Generating DSP mul_ln1118_212_fu_1566_p2, operation Mode is: A''*(B:0x3fd30).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_212_fu_1566_p2.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP mul_ln1118_212_fu_1566_p2.
DSP Report: operator mul_ln1118_212_fu_1566_p2 is absorbed into DSP mul_ln1118_212_fu_1566_p2.
DSP Report: Generating DSP mul_ln1118_193_fu_2006_p2, operation Mode is: A''*(B:0x3f5b5).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_193_fu_2006_p2.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP mul_ln1118_193_fu_2006_p2.
DSP Report: operator mul_ln1118_193_fu_2006_p2 is absorbed into DSP mul_ln1118_193_fu_2006_p2.
DSP Report: Generating DSP trunc_ln708_130_reg_1091427_reg, operation Mode is: (A2*(B:0x2983))'.
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP trunc_ln708_130_reg_1091427_reg.
DSP Report: register trunc_ln708_130_reg_1091427_reg is absorbed into DSP trunc_ln708_130_reg_1091427_reg.
DSP Report: operator mul_ln1118_423_fu_1958_p2 is absorbed into DSP trunc_ln708_130_reg_1091427_reg.
DSP Report: Generating DSP mul_ln1118_384_fu_1928_p2, operation Mode is: A''*(B:0x128c).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_384_fu_1928_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_384_fu_1928_p2.
DSP Report: operator mul_ln1118_384_fu_1928_p2 is absorbed into DSP mul_ln1118_384_fu_1928_p2.
DSP Report: Generating DSP mul_ln1118_364_fu_1863_p2, operation Mode is: A''*(B:0x3f583).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_364_fu_1863_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_364_fu_1863_p2.
DSP Report: operator mul_ln1118_364_fu_1863_p2 is absorbed into DSP mul_ln1118_364_fu_1863_p2.
DSP Report: Generating DSP tmp_281_reg_1092009_reg, operation Mode is: (A''*(B:0x3fed8))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP tmp_281_reg_1092009_reg.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP tmp_281_reg_1092009_reg.
DSP Report: register tmp_281_reg_1092009_reg is absorbed into DSP tmp_281_reg_1092009_reg.
DSP Report: operator mul_ln1118_307_fu_1913_p2 is absorbed into DSP tmp_281_reg_1092009_reg.
DSP Report: Generating DSP mul_ln1118_346_fu_2082_p2, operation Mode is: A''*(B:0x422).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_346_fu_2082_p2.
DSP Report: register data_17_V_read_3_reg_1091162_reg is absorbed into DSP mul_ln1118_346_fu_2082_p2.
DSP Report: operator mul_ln1118_346_fu_2082_p2 is absorbed into DSP mul_ln1118_346_fu_2082_p2.
DSP Report: Generating DSP mul_ln1118_326_fu_1978_p2, operation Mode is: A''*(B:0x7f4).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_326_fu_1978_p2.
DSP Report: register data_16_V_read_3_reg_1091177_reg is absorbed into DSP mul_ln1118_326_fu_1978_p2.
DSP Report: operator mul_ln1118_326_fu_1978_p2 is absorbed into DSP mul_ln1118_326_fu_1978_p2.
DSP Report: Generating DSP mul_ln1118_500_fu_1705_p2, operation Mode is: A''*(B:0x10526).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_500_fu_1705_p2.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP mul_ln1118_500_fu_1705_p2.
DSP Report: operator mul_ln1118_500_fu_1705_p2 is absorbed into DSP mul_ln1118_500_fu_1705_p2.
DSP Report: Generating DSP mul_ln1118_480_fu_1970_p2, operation Mode is: A''*(B:0x3f645).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_480_fu_1970_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_480_fu_1970_p2.
DSP Report: operator mul_ln1118_480_fu_1970_p2 is absorbed into DSP mul_ln1118_480_fu_1970_p2.
DSP Report: Generating DSP trunc_ln708_125_reg_1091417_reg, operation Mode is: (A2*(B:0x3e1d9))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP trunc_ln708_125_reg_1091417_reg.
DSP Report: register trunc_ln708_125_reg_1091417_reg is absorbed into DSP trunc_ln708_125_reg_1091417_reg.
DSP Report: operator mul_ln1118_403_fu_1727_p2 is absorbed into DSP trunc_ln708_125_reg_1091417_reg.
DSP Report: Generating DSP mul_ln1118_288_fu_1686_p2, operation Mode is: A''*(B:0x8ab).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_288_fu_1686_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_288_fu_1686_p2.
DSP Report: operator mul_ln1118_288_fu_1686_p2 is absorbed into DSP mul_ln1118_288_fu_1686_p2.
DSP Report: Generating DSP mul_ln1118_269_fu_2058_p2, operation Mode is: A''*(B:0x5303).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_269_fu_2058_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_269_fu_2058_p2.
DSP Report: operator mul_ln1118_269_fu_2058_p2 is absorbed into DSP mul_ln1118_269_fu_2058_p2.
DSP Report: Generating DSP mul_ln1118_64_fu_1983_p2, operation Mode is: A''*(B:0x253).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_64_fu_1983_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_64_fu_1983_p2.
DSP Report: operator mul_ln1118_64_fu_1983_p2 is absorbed into DSP mul_ln1118_64_fu_1983_p2.
DSP Report: Generating DSP mul_ln1118_24_fu_1990_p2, operation Mode is: A''*(B:0x3f376).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_24_fu_1990_p2.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP mul_ln1118_24_fu_1990_p2.
DSP Report: operator mul_ln1118_24_fu_1990_p2 is absorbed into DSP mul_ln1118_24_fu_1990_p2.
DSP Report: Generating DSP mul_ln1118_44_fu_1586_p2, operation Mode is: A''*(B:0x3eb92).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_44_fu_1586_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_44_fu_1586_p2.
DSP Report: operator mul_ln1118_44_fu_1586_p2 is absorbed into DSP mul_ln1118_44_fu_1586_p2.
DSP Report: Generating DSP trunc_ln_reg_1091794_reg, operation Mode is: (A''*(B:0x3f24d))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln_reg_1091794_reg.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP trunc_ln_reg_1091794_reg.
DSP Report: register trunc_ln_reg_1091794_reg is absorbed into DSP trunc_ln_reg_1091794_reg.
DSP Report: operator mul_ln1118_20_fu_1649_p2 is absorbed into DSP trunc_ln_reg_1091794_reg.
DSP Report: Generating DSP mul_ln1118_59_fu_1752_p2, operation Mode is: A''*(B:0x19e).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_59_fu_1752_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_59_fu_1752_p2.
DSP Report: operator mul_ln1118_59_fu_1752_p2 is absorbed into DSP mul_ln1118_59_fu_1752_p2.
DSP Report: Generating DSP mul_ln1118_39_fu_1749_p2, operation Mode is: A''*(B:0x28f0).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_39_fu_1749_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_39_fu_1749_p2.
DSP Report: operator mul_ln1118_39_fu_1749_p2 is absorbed into DSP mul_ln1118_39_fu_1749_p2.
DSP Report: Generating DSP mul_ln1118_166_fu_1744_p2, operation Mode is: A''*(B:0x3fe2a).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_166_fu_1744_p2.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP mul_ln1118_166_fu_1744_p2.
DSP Report: operator mul_ln1118_166_fu_1744_p2 is absorbed into DSP mul_ln1118_166_fu_1744_p2.
DSP Report: Generating DSP mul_ln1118_146_fu_1518_p2, operation Mode is: A''*(B:0x11c6).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_146_fu_1518_p2.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP mul_ln1118_146_fu_1518_p2.
DSP Report: operator mul_ln1118_146_fu_1518_p2 is absorbed into DSP mul_ln1118_146_fu_1518_p2.
DSP Report: Generating DSP trunc_ln708_69_reg_1091969_reg, operation Mode is: (A''*(B:0x3da1a))'.
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP trunc_ln708_69_reg_1091969_reg.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP trunc_ln708_69_reg_1091969_reg.
DSP Report: register trunc_ln708_69_reg_1091969_reg is absorbed into DSP trunc_ln708_69_reg_1091969_reg.
DSP Report: operator mul_ln1118_242_fu_1635_p2 is absorbed into DSP trunc_ln708_69_reg_1091969_reg.
DSP Report: Generating DSP trunc_ln708_63_reg_1091949_reg, operation Mode is: (A''*(B:0x14e))'.
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP trunc_ln708_63_reg_1091949_reg.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP trunc_ln708_63_reg_1091949_reg.
DSP Report: register trunc_ln708_63_reg_1091949_reg is absorbed into DSP trunc_ln708_63_reg_1091949_reg.
DSP Report: operator mul_ln1118_224_fu_1932_p2 is absorbed into DSP trunc_ln708_63_reg_1091949_reg.
DSP Report: Generating DSP trunc_ln708_153_reg_1092034_reg, operation Mode is: (A''*(B:0x3dd96))'.
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP trunc_ln708_153_reg_1092034_reg.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP trunc_ln708_153_reg_1092034_reg.
DSP Report: register trunc_ln708_153_reg_1092034_reg is absorbed into DSP trunc_ln708_153_reg_1092034_reg.
DSP Report: operator mul_ln1118_492_fu_1846_p2 is absorbed into DSP trunc_ln708_153_reg_1092034_reg.
DSP Report: Generating DSP trunc_ln708_142_reg_1092029_reg, operation Mode is: (A''*(B:0x3ea51))'.
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP trunc_ln708_142_reg_1092029_reg.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP trunc_ln708_142_reg_1092029_reg.
DSP Report: register trunc_ln708_142_reg_1092029_reg is absorbed into DSP trunc_ln708_142_reg_1092029_reg.
DSP Report: operator mul_ln1118_472_fu_1555_p2 is absorbed into DSP trunc_ln708_142_reg_1092029_reg.
DSP Report: Generating DSP mul_ln1118_376_fu_1680_p2, operation Mode is: A''*(B:0x3fa84).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_376_fu_1680_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_376_fu_1680_p2.
DSP Report: operator mul_ln1118_376_fu_1680_p2 is absorbed into DSP mul_ln1118_376_fu_1680_p2.
DSP Report: Generating DSP mul_ln1118_356_fu_1526_p2, operation Mode is: A''*(B:0x3fc82).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_356_fu_1526_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_356_fu_1526_p2.
DSP Report: operator mul_ln1118_356_fu_1526_p2 is absorbed into DSP mul_ln1118_356_fu_1526_p2.
DSP Report: Generating DSP mul_ln1118_338_fu_1801_p2, operation Mode is: A2*(B:0x61).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_338_fu_1801_p2.
DSP Report: operator mul_ln1118_338_fu_1801_p2 is absorbed into DSP mul_ln1118_338_fu_1801_p2.
DSP Report: Generating DSP mul_ln1118_319_fu_1775_p2, operation Mode is: A2*(B:0x2ba).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_319_fu_1775_p2.
DSP Report: operator mul_ln1118_319_fu_1775_p2 is absorbed into DSP mul_ln1118_319_fu_1775_p2.
DSP Report: Generating DSP mul_ln1118_415_fu_1575_p2, operation Mode is: A2*(B:0x3e58c).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_415_fu_1575_p2.
DSP Report: operator mul_ln1118_415_fu_1575_p2 is absorbed into DSP mul_ln1118_415_fu_1575_p2.
DSP Report: Generating DSP mul_ln1118_395_fu_1953_p2, operation Mode is: A2*(B:0x113).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_395_fu_1953_p2.
DSP Report: operator mul_ln1118_395_fu_1953_p2 is absorbed into DSP mul_ln1118_395_fu_1953_p2.
DSP Report: Generating DSP mul_ln1118_280_fu_1696_p2, operation Mode is: A''*(B:0x16a).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_280_fu_1696_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_280_fu_1696_p2.
DSP Report: operator mul_ln1118_280_fu_1696_p2 is absorbed into DSP mul_ln1118_280_fu_1696_p2.
DSP Report: Generating DSP mul_ln1118_261_fu_2086_p2, operation Mode is: A''*(B:0x1003).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_261_fu_2086_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_261_fu_2086_p2.
DSP Report: operator mul_ln1118_261_fu_2086_p2 is absorbed into DSP mul_ln1118_261_fu_2086_p2.
DSP Report: Generating DSP trunc_ln708_9_reg_1091829_reg, operation Mode is: (A''*(B:0x3ffbb))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln708_9_reg_1091829_reg.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP trunc_ln708_9_reg_1091829_reg.
DSP Report: register trunc_ln708_9_reg_1091829_reg is absorbed into DSP trunc_ln708_9_reg_1091829_reg.
DSP Report: operator mul_ln1118_31_fu_1618_p2 is absorbed into DSP trunc_ln708_9_reg_1091829_reg.
DSP Report: Generating DSP mul_ln1118_51_fu_1556_p2, operation Mode is: A''*(B:0x14da9).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_51_fu_1556_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_51_fu_1556_p2.
DSP Report: operator mul_ln1118_51_fu_1556_p2 is absorbed into DSP mul_ln1118_51_fu_1556_p2.
DSP Report: Generating DSP mul_ln1118_197_fu_1859_p2, operation Mode is: A''*(B:0x3ff57).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_197_fu_1859_p2.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP mul_ln1118_197_fu_1859_p2.
DSP Report: operator mul_ln1118_197_fu_1859_p2 is absorbed into DSP mul_ln1118_197_fu_1859_p2.
DSP Report: Generating DSP mul_ln1118_178_fu_1532_p2, operation Mode is: A''*(B:0x3f989).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_178_fu_1532_p2.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP mul_ln1118_178_fu_1532_p2.
DSP Report: operator mul_ln1118_178_fu_1532_p2 is absorbed into DSP mul_ln1118_178_fu_1532_p2.
DSP Report: Generating DSP mul_ln1118_235_fu_1945_p2, operation Mode is: A''*(B:0x542).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_235_fu_1945_p2.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP mul_ln1118_235_fu_1945_p2.
DSP Report: operator mul_ln1118_235_fu_1945_p2 is absorbed into DSP mul_ln1118_235_fu_1945_p2.
DSP Report: Generating DSP mul_ln1118_216_fu_1900_p2, operation Mode is: A''*(B:0x3fde3).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_216_fu_1900_p2.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP mul_ln1118_216_fu_1900_p2.
DSP Report: operator mul_ln1118_216_fu_1900_p2 is absorbed into DSP mul_ln1118_216_fu_1900_p2.
DSP Report: Generating DSP trunc_ln703_89_reg_1091539_reg, operation Mode is: (A2*(B:0x4531))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP trunc_ln703_89_reg_1091539_reg.
DSP Report: register trunc_ln703_89_reg_1091539_reg is absorbed into DSP trunc_ln703_89_reg_1091539_reg.
DSP Report: operator mul_ln1118_407_fu_1934_p2 is absorbed into DSP trunc_ln703_89_reg_1091539_reg.
DSP Report: Generating DSP mul_ln1118_388_fu_1923_p2, operation Mode is: A''*(B:0x39454).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_388_fu_1923_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_388_fu_1923_p2.
DSP Report: operator mul_ln1118_388_fu_1923_p2 is absorbed into DSP mul_ln1118_388_fu_1923_p2.
DSP Report: Generating DSP mul_ln1118_368_fu_1884_p2, operation Mode is: A''*(B:0x3bf91).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_368_fu_1884_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_368_fu_1884_p2.
DSP Report: operator mul_ln1118_368_fu_1884_p2 is absorbed into DSP mul_ln1118_368_fu_1884_p2.
DSP Report: Generating DSP mul_ln1118_330_fu_1747_p2, operation Mode is: A''*(B:0x3e6d8).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_330_fu_1747_p2.
DSP Report: register data_16_V_read_3_reg_1091177_reg is absorbed into DSP mul_ln1118_330_fu_1747_p2.
DSP Report: operator mul_ln1118_330_fu_1747_p2 is absorbed into DSP mul_ln1118_330_fu_1747_p2.
DSP Report: Generating DSP mul_ln1118_484_fu_1965_p2, operation Mode is: A''*(B:0x7d17).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_484_fu_1965_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_484_fu_1965_p2.
DSP Report: operator mul_ln1118_484_fu_1965_p2 is absorbed into DSP mul_ln1118_484_fu_1965_p2.
DSP Report: Generating DSP mul_ln1118_464_fu_1587_p2, operation Mode is: A''*(B:0x3dd50).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_464_fu_1587_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_464_fu_1587_p2.
DSP Report: operator mul_ln1118_464_fu_1587_p2 is absorbed into DSP mul_ln1118_464_fu_1587_p2.
DSP Report: Generating DSP mul_ln1118_524_fu_1646_p2, operation Mode is: A''*(B:0x2e6c).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_524_fu_1646_p2.
DSP Report: register data_26_V_read_2_reg_1091085_reg is absorbed into DSP mul_ln1118_524_fu_1646_p2.
DSP Report: operator mul_ln1118_524_fu_1646_p2 is absorbed into DSP mul_ln1118_524_fu_1646_p2.
DSP Report: Generating DSP mul_ln1118_504_fu_2026_p2, operation Mode is: A''*(B:0x1c7b).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_504_fu_2026_p2.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP mul_ln1118_504_fu_2026_p2.
DSP Report: operator mul_ln1118_504_fu_2026_p2 is absorbed into DSP mul_ln1118_504_fu_2026_p2.
DSP Report: Generating DSP mul_ln1118_426_fu_1603_p2, operation Mode is: A''*(B:0x3fd0e).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_426_fu_1603_p2.
DSP Report: register data_21_V_read_2_reg_1091135_reg is absorbed into DSP mul_ln1118_426_fu_1603_p2.
DSP Report: operator mul_ln1118_426_fu_1603_p2 is absorbed into DSP mul_ln1118_426_fu_1603_p2.
DSP Report: Generating DSP tmp_283_reg_1092019_reg, operation Mode is: (A''*(B:0x248))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP tmp_283_reg_1092019_reg.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP tmp_283_reg_1092019_reg.
DSP Report: register tmp_283_reg_1092019_reg is absorbed into DSP tmp_283_reg_1092019_reg.
DSP Report: operator mul_ln1118_311_fu_1545_p2 is absorbed into DSP tmp_283_reg_1092019_reg.
DSP Report: Generating DSP mul_ln1118_272_fu_1791_p2, operation Mode is: A''*(B:0x3f1ee).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_272_fu_1791_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_272_fu_1791_p2.
DSP Report: operator mul_ln1118_272_fu_1791_p2 is absorbed into DSP mul_ln1118_272_fu_1791_p2.
DSP Report: Generating DSP mul_ln1118_253_fu_1842_p2, operation Mode is: A''*(B:0x3fefb).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_253_fu_1842_p2.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP mul_ln1118_253_fu_1842_p2.
DSP Report: operator mul_ln1118_253_fu_1842_p2 is absorbed into DSP mul_ln1118_253_fu_1842_p2.
DSP Report: Generating DSP tmp_275_reg_1091989_reg, operation Mode is: (A''*(B:0x3ed81))'.
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP tmp_275_reg_1091989_reg.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP tmp_275_reg_1091989_reg.
DSP Report: register tmp_275_reg_1091989_reg is absorbed into DSP tmp_275_reg_1091989_reg.
DSP Report: operator mul_ln1118_292_fu_1975_p2 is absorbed into DSP tmp_275_reg_1091989_reg.
DSP Report: Generating DSP trunc_ln708_s_reg_1091799_reg, operation Mode is: (A''*(B:0x18e))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln708_s_reg_1091799_reg.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP trunc_ln708_s_reg_1091799_reg.
DSP Report: register trunc_ln708_s_reg_1091799_reg is absorbed into DSP trunc_ln708_s_reg_1091799_reg.
DSP Report: operator mul_ln1118_21_fu_1986_p2 is absorbed into DSP trunc_ln708_s_reg_1091799_reg.
DSP Report: Generating DSP mul_ln1118_60_fu_1576_p2, operation Mode is: A''*(B:0x3f87d).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_60_fu_1576_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_60_fu_1576_p2.
DSP Report: operator mul_ln1118_60_fu_1576_p2 is absorbed into DSP mul_ln1118_60_fu_1576_p2.
DSP Report: Generating DSP mul_ln1118_40_fu_1889_p2, operation Mode is: A''*(B:0x3d5a4).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_40_fu_1889_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_40_fu_1889_p2.
DSP Report: operator mul_ln1118_40_fu_1889_p2 is absorbed into DSP mul_ln1118_40_fu_1889_p2.
DSP Report: Generating DSP mul_ln1118_243_fu_1814_p2, operation Mode is: A''*(B:0x309).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_243_fu_1814_p2.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP mul_ln1118_243_fu_1814_p2.
DSP Report: operator mul_ln1118_243_fu_1814_p2 is absorbed into DSP mul_ln1118_243_fu_1814_p2.
DSP Report: Generating DSP mul_ln1118_225_fu_1521_p2, operation Mode is: A''*(B:0x1e5).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_225_fu_1521_p2.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP mul_ln1118_225_fu_1521_p2.
DSP Report: operator mul_ln1118_225_fu_1521_p2 is absorbed into DSP mul_ln1118_225_fu_1521_p2.
DSP Report: Generating DSP mul_ln1118_167_fu_1568_p2, operation Mode is: A''*(B:0x3fa02).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_167_fu_1568_p2.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP mul_ln1118_167_fu_1568_p2.
DSP Report: operator mul_ln1118_167_fu_1568_p2 is absorbed into DSP mul_ln1118_167_fu_1568_p2.
DSP Report: Generating DSP mul_ln1118_147_fu_1519_p2, operation Mode is: A''*(B:0xf4).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_147_fu_1519_p2.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP mul_ln1118_147_fu_1519_p2.
DSP Report: operator mul_ln1118_147_fu_1519_p2 is absorbed into DSP mul_ln1118_147_fu_1519_p2.
DSP Report: Generating DSP mul_ln1118_206_fu_1517_p2, operation Mode is: A''*(B:0x6dd).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_206_fu_1517_p2.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP mul_ln1118_206_fu_1517_p2.
DSP Report: operator mul_ln1118_206_fu_1517_p2 is absorbed into DSP mul_ln1118_206_fu_1517_p2.
DSP Report: Generating DSP mul_ln1118_187_fu_2077_p2, operation Mode is: A''*(B:0x3fdb0).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_187_fu_2077_p2.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP mul_ln1118_187_fu_2077_p2.
DSP Report: operator mul_ln1118_187_fu_2077_p2 is absorbed into DSP mul_ln1118_187_fu_2077_p2.
DSP Report: Generating DSP tmp_278_reg_1091994_reg, operation Mode is: (A''*(B:0xa2a))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP tmp_278_reg_1091994_reg.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP tmp_278_reg_1091994_reg.
DSP Report: register tmp_278_reg_1091994_reg is absorbed into DSP tmp_278_reg_1091994_reg.
DSP Report: operator mul_ln1118_300_fu_1905_p2 is absorbed into DSP tmp_278_reg_1091994_reg.
DSP Report: Generating DSP mul_ln1118_339_fu_2045_p2, operation Mode is: A''*(B:0x3fdcb).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_339_fu_2045_p2.
DSP Report: register data_17_V_read_3_reg_1091162_reg is absorbed into DSP mul_ln1118_339_fu_2045_p2.
DSP Report: operator mul_ln1118_339_fu_2045_p2 is absorbed into DSP mul_ln1118_339_fu_2045_p2.
DSP Report: Generating DSP mul_ln1118_320_fu_1569_p2, operation Mode is: A''*(B:0xe7).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_320_fu_1569_p2.
DSP Report: register data_16_V_read_3_reg_1091177_reg is absorbed into DSP mul_ln1118_320_fu_1569_p2.
DSP Report: operator mul_ln1118_320_fu_1569_p2 is absorbed into DSP mul_ln1118_320_fu_1569_p2.
DSP Report: Generating DSP mul_ln1118_493_fu_1848_p2, operation Mode is: A''*(B:0x15ba).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_493_fu_1848_p2.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP mul_ln1118_493_fu_1848_p2.
DSP Report: operator mul_ln1118_493_fu_1848_p2 is absorbed into DSP mul_ln1118_493_fu_1848_p2.
DSP Report: Generating DSP mul_ln1118_473_fu_1871_p2, operation Mode is: A''*(B:0xe71).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_473_fu_1871_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_473_fu_1871_p2.
DSP Report: operator mul_ln1118_473_fu_1871_p2 is absorbed into DSP mul_ln1118_473_fu_1871_p2.
DSP Report: Generating DSP mul_ln1118_377_fu_1599_p2, operation Mode is: A''*(B:0x3cc4e).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_377_fu_1599_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_377_fu_1599_p2.
DSP Report: operator mul_ln1118_377_fu_1599_p2 is absorbed into DSP mul_ln1118_377_fu_1599_p2.
DSP Report: Generating DSP mul_ln1118_357_fu_2037_p2, operation Mode is: A''*(B:0x886).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_357_fu_2037_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_357_fu_2037_p2.
DSP Report: operator mul_ln1118_357_fu_2037_p2 is absorbed into DSP mul_ln1118_357_fu_2037_p2.
DSP Report: Generating DSP mul_ln1118_416_fu_1881_p2, operation Mode is: A2*(B:0x3f727).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_416_fu_1881_p2.
DSP Report: operator mul_ln1118_416_fu_1881_p2 is absorbed into DSP mul_ln1118_416_fu_1881_p2.
DSP Report: Generating DSP mul_ln1118_396_fu_1954_p2, operation Mode is: A2*(B:0x1589).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_396_fu_1954_p2.
DSP Report: operator mul_ln1118_396_fu_1954_p2 is absorbed into DSP mul_ln1118_396_fu_1954_p2.
DSP Report: Generating DSP mul_ln1118_281_fu_1525_p2, operation Mode is: A''*(B:0x3fc49).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_281_fu_1525_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_281_fu_1525_p2.
DSP Report: operator mul_ln1118_281_fu_1525_p2 is absorbed into DSP mul_ln1118_281_fu_1525_p2.
DSP Report: Generating DSP mul_ln1118_262_fu_1714_p2, operation Mode is: A''*(B:0x3c66b).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_262_fu_1714_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_262_fu_1714_p2.
DSP Report: operator mul_ln1118_262_fu_1714_p2 is absorbed into DSP mul_ln1118_262_fu_1714_p2.
DSP Report: Generating DSP mul_ln1118_291_fu_1852_p2, operation Mode is: A''*(B:0x3fab2).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_291_fu_1852_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_291_fu_1852_p2.
DSP Report: operator mul_ln1118_291_fu_1852_p2 is absorbed into DSP mul_ln1118_291_fu_1852_p2.
DSP Report: Generating DSP mul_ln1118_271_fu_1790_p2, operation Mode is: A''*(B:0x238fa).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_271_fu_1790_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_271_fu_1790_p2.
DSP Report: operator mul_ln1118_271_fu_1790_p2 is absorbed into DSP mul_ln1118_271_fu_1790_p2.
DSP Report: Generating DSP mul_ln1118_23_fu_2030_p2, operation Mode is: A''*(B:0xef06).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_23_fu_2030_p2.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP mul_ln1118_23_fu_2030_p2.
DSP Report: operator mul_ln1118_23_fu_2030_p2 is absorbed into DSP mul_ln1118_23_fu_2030_p2.
DSP Report: Generating DSP mul_ln1118_245_fu_1638_p2, operation Mode is: A''*(B:0x17628).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_245_fu_1638_p2.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP mul_ln1118_245_fu_1638_p2.
DSP Report: operator mul_ln1118_245_fu_1638_p2 is absorbed into DSP mul_ln1118_245_fu_1638_p2.
DSP Report: Generating DSP mul_ln1118_228_fu_1514_p2, operation Mode is: A''*(B:0x6c1).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_228_fu_1514_p2.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP mul_ln1118_228_fu_1514_p2.
DSP Report: operator mul_ln1118_228_fu_1514_p2 is absorbed into DSP mul_ln1118_228_fu_1514_p2.
DSP Report: Generating DSP mul_ln1118_342_fu_1759_p2, operation Mode is: A''*(B:0x625).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_342_fu_1759_p2.
DSP Report: register data_17_V_read_3_reg_1091162_reg is absorbed into DSP mul_ln1118_342_fu_1759_p2.
DSP Report: operator mul_ln1118_342_fu_1759_p2 is absorbed into DSP mul_ln1118_342_fu_1759_p2.
DSP Report: Generating DSP mul_ln1118_303_fu_1595_p2, operation Mode is: A''*(B:0x3c25d).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_303_fu_1595_p2.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP mul_ln1118_303_fu_1595_p2.
DSP Report: operator mul_ln1118_303_fu_1595_p2 is absorbed into DSP mul_ln1118_303_fu_1595_p2.
DSP Report: Generating DSP mul_ln1118_322_fu_1773_p2, operation Mode is: A''*(B:0x7437).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_322_fu_1773_p2.
DSP Report: register data_16_V_read_3_reg_1091177_reg is absorbed into DSP mul_ln1118_322_fu_1773_p2.
DSP Report: operator mul_ln1118_322_fu_1773_p2 is absorbed into DSP mul_ln1118_322_fu_1773_p2.
DSP Report: Generating DSP mul_ln1118_380_fu_1935_p2, operation Mode is: A''*(B:0x2813e).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_380_fu_1935_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_380_fu_1935_p2.
DSP Report: operator mul_ln1118_380_fu_1935_p2 is absorbed into DSP mul_ln1118_380_fu_1935_p2.
DSP Report: Generating DSP mul_ln1118_360_fu_2064_p2, operation Mode is: A''*(B:0x3462e).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_360_fu_2064_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_360_fu_2064_p2.
DSP Report: operator mul_ln1118_360_fu_2064_p2 is absorbed into DSP mul_ln1118_360_fu_2064_p2.
DSP Report: Generating DSP mul_ln1118_419_fu_2022_p2, operation Mode is: A2*(B:0x5255).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_419_fu_2022_p2.
DSP Report: operator mul_ln1118_419_fu_2022_p2 is absorbed into DSP mul_ln1118_419_fu_2022_p2.
DSP Report: Generating DSP mul_ln1118_399_fu_1886_p2, operation Mode is: A2*(B:0x3534).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_399_fu_1886_p2.
DSP Report: operator mul_ln1118_399_fu_1886_p2 is absorbed into DSP mul_ln1118_399_fu_1886_p2.
DSP Report: Generating DSP mul_ln1118_284_fu_1690_p2, operation Mode is: A''*(B:0x2386).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_284_fu_1690_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_284_fu_1690_p2.
DSP Report: operator mul_ln1118_284_fu_1690_p2 is absorbed into DSP mul_ln1118_284_fu_1690_p2.
DSP Report: Generating DSP mul_ln1118_265_fu_1806_p2, operation Mode is: A''*(B:0x36071).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_265_fu_1806_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_265_fu_1806_p2.
DSP Report: operator mul_ln1118_265_fu_1806_p2 is absorbed into DSP mul_ln1118_265_fu_1806_p2.
DSP Report: Generating DSP trunc_ln708_7_reg_1091819_reg, operation Mode is: (A''*(B:0x3ca03))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln708_7_reg_1091819_reg.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP trunc_ln708_7_reg_1091819_reg.
DSP Report: register trunc_ln708_7_reg_1091819_reg is absorbed into DSP trunc_ln708_7_reg_1091819_reg.
DSP Report: operator mul_ln1118_29_fu_1689_p2 is absorbed into DSP trunc_ln708_7_reg_1091819_reg.
DSP Report: Generating DSP mul_ln1118_69_fu_1805_p2, operation Mode is: A''*(B:0x1a0).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_69_fu_1805_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_69_fu_1805_p2.
DSP Report: operator mul_ln1118_69_fu_1805_p2 is absorbed into DSP mul_ln1118_69_fu_1805_p2.
DSP Report: Generating DSP mul_ln1118_49_fu_1936_p2, operation Mode is: A''*(B:0xb57).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_49_fu_1936_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_49_fu_1936_p2.
DSP Report: operator mul_ln1118_49_fu_1936_p2 is absorbed into DSP mul_ln1118_49_fu_1936_p2.
DSP Report: Generating DSP mul_ln1118_176_fu_1838_p2, operation Mode is: A''*(B:0x3fe55).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_176_fu_1838_p2.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP mul_ln1118_176_fu_1838_p2.
DSP Report: operator mul_ln1118_176_fu_1838_p2 is absorbed into DSP mul_ln1118_176_fu_1838_p2.
DSP Report: Generating DSP mul_ln1118_156_fu_1962_p2, operation Mode is: A''*(B:0x3baaa).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_156_fu_1962_p2.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP mul_ln1118_156_fu_1962_p2.
DSP Report: operator mul_ln1118_156_fu_1962_p2 is absorbed into DSP mul_ln1118_156_fu_1962_p2.
DSP Report: Generating DSP mul_ln1118_214_fu_1737_p2, operation Mode is: A''*(B:0x37).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_214_fu_1737_p2.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP mul_ln1118_214_fu_1737_p2.
DSP Report: operator mul_ln1118_214_fu_1737_p2 is absorbed into DSP mul_ln1118_214_fu_1737_p2.
DSP Report: Generating DSP mul_ln1118_195_fu_1792_p2, operation Mode is: A''*(B:0x1c06).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_195_fu_1792_p2.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP mul_ln1118_195_fu_1792_p2.
DSP Report: operator mul_ln1118_195_fu_1792_p2 is absorbed into DSP mul_ln1118_195_fu_1792_p2.
DSP Report: Generating DSP trunc_ln708_92_reg_1092014_reg, operation Mode is: (A''*(B:0x3dc6b))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP trunc_ln708_92_reg_1092014_reg.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP trunc_ln708_92_reg_1092014_reg.
DSP Report: register trunc_ln708_92_reg_1092014_reg is absorbed into DSP trunc_ln708_92_reg_1092014_reg.
DSP Report: operator mul_ln1118_309_fu_1891_p2 is absorbed into DSP trunc_ln708_92_reg_1092014_reg.
DSP Report: Generating DSP mul_ln1118_328_fu_1822_p2, operation Mode is: A''*(B:0x25).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_328_fu_1822_p2.
DSP Report: register data_16_V_read_3_reg_1091177_reg is absorbed into DSP mul_ln1118_328_fu_1822_p2.
DSP Report: operator mul_ln1118_328_fu_1822_p2 is absorbed into DSP mul_ln1118_328_fu_1822_p2.
DSP Report: Generating DSP mul_ln1118_502_fu_1644_p2, operation Mode is: A''*(B:0xfd9).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_502_fu_1644_p2.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP mul_ln1118_502_fu_1644_p2.
DSP Report: operator mul_ln1118_502_fu_1644_p2 is absorbed into DSP mul_ln1118_502_fu_1644_p2.
DSP Report: Generating DSP mul_ln1118_482_fu_1898_p2, operation Mode is: A''*(B:0x1c34).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_482_fu_1898_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_482_fu_1898_p2.
DSP Report: operator mul_ln1118_482_fu_1898_p2 is absorbed into DSP mul_ln1118_482_fu_1898_p2.
DSP Report: Generating DSP mul_ln1118_386_fu_1581_p2, operation Mode is: A''*(B:0x576).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_386_fu_1581_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_386_fu_1581_p2.
DSP Report: operator mul_ln1118_386_fu_1581_p2 is absorbed into DSP mul_ln1118_386_fu_1581_p2.
DSP Report: Generating DSP mul_ln1118_366_fu_1924_p2, operation Mode is: A''*(B:0x379e).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_366_fu_1924_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_366_fu_1924_p2.
DSP Report: operator mul_ln1118_366_fu_1924_p2 is absorbed into DSP mul_ln1118_366_fu_1924_p2.
DSP Report: Generating DSP mul_ln1118_424_fu_1683_p2, operation Mode is: A2*(B:0x3fb88).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_424_fu_1683_p2.
DSP Report: operator mul_ln1118_424_fu_1683_p2 is absorbed into DSP mul_ln1118_424_fu_1683_p2.
DSP Report: Generating DSP mul_ln1118_405_fu_1528_p2, operation Mode is: A2*(B:0x1c9).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_405_fu_1528_p2.
DSP Report: operator mul_ln1118_405_fu_1528_p2 is absorbed into DSP mul_ln1118_405_fu_1528_p2.
DSP Report: Generating DSP tmp_255_reg_1091979_reg, operation Mode is: (A''*(B:0x1de2))'.
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP tmp_255_reg_1091979_reg.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP tmp_255_reg_1091979_reg.
DSP Report: register tmp_255_reg_1091979_reg is absorbed into DSP tmp_255_reg_1091979_reg.
DSP Report: operator mul_ln1118_251_fu_1876_p2 is absorbed into DSP tmp_255_reg_1091979_reg.
DSP Report: Generating DSP tmp_245_reg_1091959_reg, operation Mode is: (A''*(B:0x75))'.
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP tmp_245_reg_1091959_reg.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP tmp_245_reg_1091959_reg.
DSP Report: register tmp_245_reg_1091959_reg is absorbed into DSP tmp_245_reg_1091959_reg.
DSP Report: operator mul_ln1118_233_fu_1943_p2 is absorbed into DSP tmp_245_reg_1091959_reg.
DSP Report: Generating DSP mul_ln1118_290_fu_1893_p2, operation Mode is: A''*(B:0x3fe8b).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_290_fu_1893_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_290_fu_1893_p2.
DSP Report: operator mul_ln1118_290_fu_1893_p2 is absorbed into DSP mul_ln1118_290_fu_1893_p2.
DSP Report: Generating DSP mul_ln1118_270_fu_2059_p2, operation Mode is: A''*(B:0x3b5).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_270_fu_2059_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_270_fu_2059_p2.
DSP Report: operator mul_ln1118_270_fu_2059_p2 is absorbed into DSP mul_ln1118_270_fu_2059_p2.
DSP Report: Generating DSP mul_ln1118_244_fu_1637_p2, operation Mode is: A''*(B:0x141b).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_244_fu_1637_p2.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP mul_ln1118_244_fu_1637_p2.
DSP Report: operator mul_ln1118_244_fu_1637_p2 is absorbed into DSP mul_ln1118_244_fu_1637_p2.
DSP Report: Generating DSP mul_ln1118_226_fu_2089_p2, operation Mode is: A''*(B:0x15f).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_226_fu_2089_p2.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP mul_ln1118_226_fu_2089_p2.
DSP Report: operator mul_ln1118_226_fu_2089_p2 is absorbed into DSP mul_ln1118_226_fu_2089_p2.
DSP Report: Generating DSP mul_ln1118_282_fu_1765_p2, operation Mode is: A''*(B:0xc2c).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_282_fu_1765_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_282_fu_1765_p2.
DSP Report: operator mul_ln1118_282_fu_1765_p2 is absorbed into DSP mul_ln1118_282_fu_1765_p2.
DSP Report: Generating DSP mul_ln1118_263_fu_1601_p2, operation Mode is: A''*(B:0xee).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_263_fu_1601_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_263_fu_1601_p2.
DSP Report: operator mul_ln1118_263_fu_1601_p2 is absorbed into DSP mul_ln1118_263_fu_1601_p2.
DSP Report: Generating DSP mul_ln1118_62_fu_1780_p2, operation Mode is: A''*(B:0x857).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_62_fu_1780_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_62_fu_1780_p2.
DSP Report: operator mul_ln1118_62_fu_1780_p2 is absorbed into DSP mul_ln1118_62_fu_1780_p2.
DSP Report: Generating DSP mul_ln1118_42_fu_2088_p2, operation Mode is: A''*(B:0x1bff).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_42_fu_2088_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_42_fu_2088_p2.
DSP Report: operator mul_ln1118_42_fu_2088_p2 is absorbed into DSP mul_ln1118_42_fu_2088_p2.
DSP Report: Generating DSP mul_ln1118_227_fu_1921_p2, operation Mode is: A''*(B:0x162a).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_227_fu_1921_p2.
DSP Report: register data_11_V_read12_reg_1091237_reg is absorbed into DSP mul_ln1118_227_fu_1921_p2.
DSP Report: operator mul_ln1118_227_fu_1921_p2 is absorbed into DSP mul_ln1118_227_fu_1921_p2.
DSP Report: Generating DSP tmp_200_reg_1091884_reg, operation Mode is: (A''*(B:0x3ece2))'.
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP tmp_200_reg_1091884_reg.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP tmp_200_reg_1091884_reg.
DSP Report: register tmp_200_reg_1091884_reg is absorbed into DSP tmp_200_reg_1091884_reg.
DSP Report: operator mul_ln1118_169_fu_1632_p2 is absorbed into DSP tmp_200_reg_1091884_reg.
DSP Report: Generating DSP tmp_186_reg_1091854_reg, operation Mode is: (A''*(B:0x3fdc8))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP tmp_186_reg_1091854_reg.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP tmp_186_reg_1091854_reg.
DSP Report: register tmp_186_reg_1091854_reg is absorbed into DSP tmp_186_reg_1091854_reg.
DSP Report: operator mul_ln1118_149_fu_1830_p2 is absorbed into DSP tmp_186_reg_1091854_reg.
DSP Report: Generating DSP mul_ln1118_207_fu_1849_p2, operation Mode is: A''*(B:0x521).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_207_fu_1849_p2.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP mul_ln1118_207_fu_1849_p2.
DSP Report: operator mul_ln1118_207_fu_1849_p2 is absorbed into DSP mul_ln1118_207_fu_1849_p2.
DSP Report: Generating DSP mul_ln1118_189_fu_1736_p2, operation Mode is: A''*(B:0x3ff93).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_189_fu_1736_p2.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP mul_ln1118_189_fu_1736_p2.
DSP Report: operator mul_ln1118_189_fu_1736_p2 is absorbed into DSP mul_ln1118_189_fu_1736_p2.
DSP Report: Generating DSP mul_ln1118_359_fu_1691_p2, operation Mode is: A''*(B:0x3fe82).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_359_fu_1691_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_359_fu_1691_p2.
DSP Report: operator mul_ln1118_359_fu_1691_p2 is absorbed into DSP mul_ln1118_359_fu_1691_p2.
DSP Report: Generating DSP mul_ln1118_302_fu_1715_p2, operation Mode is: A''*(B:0x1b).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_302_fu_1715_p2.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP mul_ln1118_302_fu_1715_p2.
DSP Report: operator mul_ln1118_302_fu_1715_p2 is absorbed into DSP mul_ln1118_302_fu_1715_p2.
DSP Report: Generating DSP mul_ln1118_341_fu_1732_p2, operation Mode is: A''*(B:0x39907).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_341_fu_1732_p2.
DSP Report: register data_17_V_read_3_reg_1091162_reg is absorbed into DSP mul_ln1118_341_fu_1732_p2.
DSP Report: operator mul_ln1118_341_fu_1732_p2 is absorbed into DSP mul_ln1118_341_fu_1732_p2.
DSP Report: Generating DSP mul_ln1118_475_fu_1873_p2, operation Mode is: A''*(B:0x3fce5).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_475_fu_1873_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_475_fu_1873_p2.
DSP Report: operator mul_ln1118_475_fu_1873_p2 is absorbed into DSP mul_ln1118_475_fu_1873_p2.
DSP Report: Generating DSP mul_ln1118_455_fu_1907_p2, operation Mode is: A''*(B:0x3f793).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_455_fu_1907_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_455_fu_1907_p2.
DSP Report: operator mul_ln1118_455_fu_1907_p2 is absorbed into DSP mul_ln1118_455_fu_1907_p2.
DSP Report: Generating DSP mul_ln1118_515_fu_1719_p2, operation Mode is: A2*(B:0x3fe25).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_515_fu_1719_p2.
DSP Report: operator mul_ln1118_515_fu_1719_p2 is absorbed into DSP mul_ln1118_515_fu_1719_p2.
DSP Report: Generating DSP mul_ln1118_495_fu_1730_p2, operation Mode is: A2*(B:0x3febb).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_495_fu_1730_p2.
DSP Report: operator mul_ln1118_495_fu_1730_p2 is absorbed into DSP mul_ln1118_495_fu_1730_p2.
DSP Report: Generating DSP mul_ln1118_398_fu_1651_p2, operation Mode is: A2*(B:0x3ffce).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_398_fu_1651_p2.
DSP Report: operator mul_ln1118_398_fu_1651_p2 is absorbed into DSP mul_ln1118_398_fu_1651_p2.
DSP Report: Generating DSP mul_ln1118_379_fu_1877_p2, operation Mode is: A2*(B:0x94).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_379_fu_1877_p2.
DSP Report: operator mul_ln1118_379_fu_1877_p2 is absorbed into DSP mul_ln1118_379_fu_1877_p2.
DSP Report: Generating DSP mul_ln1118_418_fu_1779_p2, operation Mode is: A''*(B:0x28d).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_418_fu_1779_p2.
DSP Report: register data_21_V_read_2_reg_1091135_reg is absorbed into DSP mul_ln1118_418_fu_1779_p2.
DSP Report: operator mul_ln1118_418_fu_1779_p2 is absorbed into DSP mul_ln1118_418_fu_1779_p2.
DSP Report: Generating DSP mul_ln1118_283_fu_1728_p2, operation Mode is: A''*(B:0x355a).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_283_fu_1728_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_283_fu_1728_p2.
DSP Report: operator mul_ln1118_283_fu_1728_p2 is absorbed into DSP mul_ln1118_283_fu_1728_p2.
DSP Report: Generating DSP mul_ln1118_264_fu_1535_p2, operation Mode is: A''*(B:0x3f6c9).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_264_fu_1535_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_264_fu_1535_p2.
DSP Report: operator mul_ln1118_264_fu_1535_p2 is absorbed into DSP mul_ln1118_264_fu_1535_p2.
DSP Report: Generating DSP mul_ln1118_383_fu_1964_p2, operation Mode is: A''*(B:0x3dc73).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_383_fu_1964_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_383_fu_1964_p2.
DSP Report: operator mul_ln1118_383_fu_1964_p2 is absorbed into DSP mul_ln1118_383_fu_1964_p2.
DSP Report: Generating DSP mul_ln1118_363_fu_2074_p2, operation Mode is: A''*(B:0x1e6f).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_363_fu_2074_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_363_fu_2074_p2.
DSP Report: operator mul_ln1118_363_fu_2074_p2 is absorbed into DSP mul_ln1118_363_fu_2074_p2.
DSP Report: Generating DSP mul_ln1118_422_fu_1681_p2, operation Mode is: A2*(B:0x3ec11).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_422_fu_1681_p2.
DSP Report: operator mul_ln1118_422_fu_1681_p2 is absorbed into DSP mul_ln1118_422_fu_1681_p2.
DSP Report: Generating DSP mul_ln1118_402_fu_1726_p2, operation Mode is: A2*(B:0x3f9ae).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_402_fu_1726_p2.
DSP Report: operator mul_ln1118_402_fu_1726_p2 is absorbed into DSP mul_ln1118_402_fu_1726_p2.
DSP Report: Generating DSP mul_ln1118_63_fu_1883_p2, operation Mode is: A''*(B:0x2704).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_63_fu_1883_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_63_fu_1883_p2.
DSP Report: operator mul_ln1118_63_fu_1883_p2 is absorbed into DSP mul_ln1118_63_fu_1883_p2.
DSP Report: Generating DSP mul_ln1118_43_fu_1879_p2, operation Mode is: A''*(B:0x2e4aa).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_43_fu_1879_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_43_fu_1879_p2.
DSP Report: operator mul_ln1118_43_fu_1879_p2 is absorbed into DSP mul_ln1118_43_fu_1879_p2.
DSP Report: Generating DSP mul_ln1118_499_fu_1558_p2, operation Mode is: A''*(B:0x3dd93).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_499_fu_1558_p2.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP mul_ln1118_499_fu_1558_p2.
DSP Report: operator mul_ln1118_499_fu_1558_p2 is absorbed into DSP mul_ln1118_499_fu_1558_p2.
DSP Report: Generating DSP mul_ln1118_479_fu_1731_p2, operation Mode is: A''*(B:0x1154).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_479_fu_1731_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_479_fu_1731_p2.
DSP Report: operator mul_ln1118_479_fu_1731_p2 is absorbed into DSP mul_ln1118_479_fu_1731_p2.
DSP Report: Generating DSP mul_ln1118_22_fu_1987_p2, operation Mode is: A''*(B:0x3a3a8).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_22_fu_1987_p2.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP mul_ln1118_22_fu_1987_p2.
DSP Report: operator mul_ln1118_22_fu_1987_p2 is absorbed into DSP mul_ln1118_22_fu_1987_p2.
DSP Report: Generating DSP mul_ln1118_61_fu_1713_p2, operation Mode is: A''*(B:0xcff).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_61_fu_1713_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_61_fu_1713_p2.
DSP Report: operator mul_ln1118_61_fu_1713_p2 is absorbed into DSP mul_ln1118_61_fu_1713_p2.
DSP Report: Generating DSP mul_ln1118_41_fu_2085_p2, operation Mode is: A''*(B:0x392d3).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_41_fu_2085_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_41_fu_2085_p2.
DSP Report: operator mul_ln1118_41_fu_2085_p2 is absorbed into DSP mul_ln1118_41_fu_2085_p2.
DSP Report: Generating DSP trunc_ln708_89_reg_1091999_reg, operation Mode is: (A''*(B:0x1f54))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP trunc_ln708_89_reg_1091999_reg.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP trunc_ln708_89_reg_1091999_reg.
DSP Report: register trunc_ln708_89_reg_1091999_reg is absorbed into DSP trunc_ln708_89_reg_1091999_reg.
DSP Report: operator mul_ln1118_301_fu_1888_p2 is absorbed into DSP trunc_ln708_89_reg_1091999_reg.
DSP Report: Generating DSP mul_ln1118_378_fu_1600_p2, operation Mode is: A''*(B:0xafe).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_378_fu_1600_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_378_fu_1600_p2.
DSP Report: operator mul_ln1118_378_fu_1600_p2 is absorbed into DSP mul_ln1118_378_fu_1600_p2.
DSP Report: Generating DSP mul_ln1118_358_fu_1865_p2, operation Mode is: A''*(B:0x1e9b).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_358_fu_1865_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_358_fu_1865_p2.
DSP Report: operator mul_ln1118_358_fu_1865_p2 is absorbed into DSP mul_ln1118_358_fu_1865_p2.
DSP Report: Generating DSP mul_ln1118_340_fu_1756_p2, operation Mode is: A''*(B:0x1c3).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_340_fu_1756_p2.
DSP Report: register data_17_V_read_3_reg_1091162_reg is absorbed into DSP mul_ln1118_340_fu_1756_p2.
DSP Report: operator mul_ln1118_340_fu_1756_p2 is absorbed into DSP mul_ln1118_340_fu_1756_p2.
DSP Report: Generating DSP mul_ln1118_321_fu_1807_p2, operation Mode is: A''*(B:0x172a).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_321_fu_1807_p2.
DSP Report: register data_16_V_read_3_reg_1091177_reg is absorbed into DSP mul_ln1118_321_fu_1807_p2.
DSP Report: operator mul_ln1118_321_fu_1807_p2 is absorbed into DSP mul_ln1118_321_fu_1807_p2.
DSP Report: Generating DSP mul_ln1118_494_fu_1699_p2, operation Mode is: A''*(B:0x2b7e).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_494_fu_1699_p2.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP mul_ln1118_494_fu_1699_p2.
DSP Report: operator mul_ln1118_494_fu_1699_p2 is absorbed into DSP mul_ln1118_494_fu_1699_p2.
DSP Report: Generating DSP mul_ln1118_474_fu_1960_p2, operation Mode is: A''*(B:0x31b0).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_474_fu_1960_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_474_fu_1960_p2.
DSP Report: operator mul_ln1118_474_fu_1960_p2 is absorbed into DSP mul_ln1118_474_fu_1960_p2.
DSP Report: Generating DSP mul_ln1118_417_fu_1882_p2, operation Mode is: A2*(B:0x639).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_417_fu_1882_p2.
DSP Report: operator mul_ln1118_417_fu_1882_p2 is absorbed into DSP mul_ln1118_417_fu_1882_p2.
DSP Report: Generating DSP mul_ln1118_397_fu_1926_p2, operation Mode is: A2*(B:0x870).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_397_fu_1926_p2.
DSP Report: operator mul_ln1118_397_fu_1926_p2 is absorbed into DSP mul_ln1118_397_fu_1926_p2.
DSP Report: Generating DSP mul_ln1118_496_fu_1700_p2, operation Mode is: A''*(B:0x3df0c).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_496_fu_1700_p2.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP mul_ln1118_496_fu_1700_p2.
DSP Report: operator mul_ln1118_496_fu_1700_p2 is absorbed into DSP mul_ln1118_496_fu_1700_p2.
DSP Report: Generating DSP mul_ln1118_476_fu_1559_p2, operation Mode is: A''*(B:0x35c99).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_476_fu_1559_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_476_fu_1559_p2.
DSP Report: operator mul_ln1118_476_fu_1559_p2 is absorbed into DSP mul_ln1118_476_fu_1559_p2.
DSP Report: Generating DSP trunc_ln708_8_reg_1091824_reg, operation Mode is: (A''*(B:0x2a48))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln708_8_reg_1091824_reg.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP trunc_ln708_8_reg_1091824_reg.
DSP Report: register trunc_ln708_8_reg_1091824_reg is absorbed into DSP trunc_ln708_8_reg_1091824_reg.
DSP Report: operator mul_ln1118_30_fu_1653_p2 is absorbed into DSP trunc_ln708_8_reg_1091824_reg.
DSP Report: Generating DSP mul_ln1118_70_fu_2042_p2, operation Mode is: A''*(B:0x3f0e8).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_70_fu_2042_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_70_fu_2042_p2.
DSP Report: operator mul_ln1118_70_fu_2042_p2 is absorbed into DSP mul_ln1118_70_fu_2042_p2.
DSP Report: Generating DSP mul_ln1118_50_fu_1516_p2, operation Mode is: A''*(B:0x3c6dd).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_50_fu_1516_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_50_fu_1516_p2.
DSP Report: operator mul_ln1118_50_fu_1516_p2 is absorbed into DSP mul_ln1118_50_fu_1516_p2.
DSP Report: Generating DSP mul_ln1118_310_fu_1851_p2, operation Mode is: A''*(B:0x42cc).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_310_fu_1851_p2.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP mul_ln1118_310_fu_1851_p2.
DSP Report: operator mul_ln1118_310_fu_1851_p2 is absorbed into DSP mul_ln1118_310_fu_1851_p2.
DSP Report: Generating DSP tmp_309_reg_1091407_reg, operation Mode is: (A2*(B:0x3ff86))'.
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP tmp_309_reg_1091407_reg.
DSP Report: register tmp_309_reg_1091407_reg is absorbed into DSP tmp_309_reg_1091407_reg.
DSP Report: operator mul_ln1118_348_fu_2040_p2 is absorbed into DSP tmp_309_reg_1091407_reg.
DSP Report: Generating DSP mul_ln1118_329_fu_1823_p2, operation Mode is: A''*(B:0x3ef82).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_329_fu_1823_p2.
DSP Report: register data_16_V_read_3_reg_1091177_reg is absorbed into DSP mul_ln1118_329_fu_1823_p2.
DSP Report: operator mul_ln1118_329_fu_1823_p2 is absorbed into DSP mul_ln1118_329_fu_1823_p2.
DSP Report: Generating DSP mul_ln1118_503_fu_1755_p2, operation Mode is: A''*(B:0x5055).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_503_fu_1755_p2.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP mul_ln1118_503_fu_1755_p2.
DSP Report: operator mul_ln1118_503_fu_1755_p2 is absorbed into DSP mul_ln1118_503_fu_1755_p2.
DSP Report: Generating DSP mul_ln1118_483_fu_2001_p2, operation Mode is: A''*(B:0x3e420).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_483_fu_2001_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_483_fu_2001_p2.
DSP Report: operator mul_ln1118_483_fu_2001_p2 is absorbed into DSP mul_ln1118_483_fu_2001_p2.
DSP Report: Generating DSP mul_ln1118_387_fu_1816_p2, operation Mode is: A''*(B:0x26912).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_387_fu_1816_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_387_fu_1816_p2.
DSP Report: operator mul_ln1118_387_fu_1816_p2 is absorbed into DSP mul_ln1118_387_fu_1816_p2.
DSP Report: Generating DSP mul_ln1118_387_fu_1816_p2, operation Mode is: C'+A''*(B:0x26912).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_387_fu_1816_p2.
DSP Report: register mul_ln1118_387_fu_1816_p2 is absorbed into DSP mul_ln1118_387_fu_1816_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_387_fu_1816_p2.
DSP Report: operator mul_ln1118_387_fu_1816_p2 is absorbed into DSP mul_ln1118_387_fu_1816_p2.
DSP Report: operator mul_ln1118_387_fu_1816_p2 is absorbed into DSP mul_ln1118_387_fu_1816_p2.
DSP Report: Generating DSP mul_ln1118_367_fu_1902_p2, operation Mode is: A''*(B:0x36375).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_367_fu_1902_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_367_fu_1902_p2.
DSP Report: operator mul_ln1118_367_fu_1902_p2 is absorbed into DSP mul_ln1118_367_fu_1902_p2.
DSP Report: Generating DSP mul_ln1118_491_fu_1611_p2, operation Mode is: A''*(B:0x323f5).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_491_fu_1611_p2.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP mul_ln1118_491_fu_1611_p2.
DSP Report: operator mul_ln1118_491_fu_1611_p2 is absorbed into DSP mul_ln1118_491_fu_1611_p2.
DSP Report: Generating DSP mul_ln1118_471_fu_1554_p2, operation Mode is: A''*(B:0x341d1).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_471_fu_1554_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_471_fu_1554_p2.
DSP Report: operator mul_ln1118_471_fu_1554_p2 is absorbed into DSP mul_ln1118_471_fu_1554_p2.
DSP Report: Generating DSP mul_ln1118_337_fu_2024_p2, operation Mode is: A''*(B:0x3fd63).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_337_fu_2024_p2.
DSP Report: register data_17_V_read_3_reg_1091162_reg is absorbed into DSP mul_ln1118_337_fu_2024_p2.
DSP Report: operator mul_ln1118_337_fu_2024_p2 is absorbed into DSP mul_ln1118_337_fu_2024_p2.
DSP Report: Generating DSP mul_ln1118_299_fu_1949_p2, operation Mode is: A''*(B:0x2f995).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_299_fu_1949_p2.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP mul_ln1118_299_fu_1949_p2.
DSP Report: operator mul_ln1118_299_fu_1949_p2 is absorbed into DSP mul_ln1118_299_fu_1949_p2.
DSP Report: Generating DSP mul_ln1118_299_fu_1949_p2, operation Mode is: C'+A''*(B:0x2f995).
DSP Report: register mul_ln1118_299_fu_1949_p2 is absorbed into DSP mul_ln1118_299_fu_1949_p2.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_299_fu_1949_p2.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP mul_ln1118_299_fu_1949_p2.
DSP Report: operator mul_ln1118_299_fu_1949_p2 is absorbed into DSP mul_ln1118_299_fu_1949_p2.
DSP Report: operator mul_ln1118_299_fu_1949_p2 is absorbed into DSP mul_ln1118_299_fu_1949_p2.
DSP Report: Generating DSP mul_ln1118_318_fu_1641_p2, operation Mode is: A''*(B:0x74b6).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_318_fu_1641_p2.
DSP Report: register data_16_V_read_3_reg_1091177_reg is absorbed into DSP mul_ln1118_318_fu_1641_p2.
DSP Report: operator mul_ln1118_318_fu_1641_p2 is absorbed into DSP mul_ln1118_318_fu_1641_p2.
DSP Report: Generating DSP mul_ln1118_58_fu_1567_p2, operation Mode is: A''*(B:0x9ce).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_58_fu_1567_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_58_fu_1567_p2.
DSP Report: operator mul_ln1118_58_fu_1567_p2 is absorbed into DSP mul_ln1118_58_fu_1567_p2.
DSP Report: Generating DSP mul_ln1118_38_fu_1819_p2, operation Mode is: A''*(B:0x37198).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_38_fu_1819_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_38_fu_1819_p2.
DSP Report: operator mul_ln1118_38_fu_1819_p2 is absorbed into DSP mul_ln1118_38_fu_1819_p2.
DSP Report: Generating DSP mul_ln1118_381_fu_2031_p2, operation Mode is: A''*(B:0x3f241).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_381_fu_2031_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_381_fu_2031_p2.
DSP Report: operator mul_ln1118_381_fu_2031_p2 is absorbed into DSP mul_ln1118_381_fu_2031_p2.
DSP Report: Generating DSP mul_ln1118_361_fu_1658_p2, operation Mode is: A''*(B:0x1c86).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_361_fu_1658_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_361_fu_1658_p2.
DSP Report: operator mul_ln1118_361_fu_1658_p2 is absorbed into DSP mul_ln1118_361_fu_1658_p2.
DSP Report: Generating DSP mul_ln1118_420_fu_1560_p2, operation Mode is: A2*(B:0x43d).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_420_fu_1560_p2.
DSP Report: operator mul_ln1118_420_fu_1560_p2 is absorbed into DSP mul_ln1118_420_fu_1560_p2.
DSP Report: Generating DSP mul_ln1118_400_fu_1672_p2, operation Mode is: A2*(B:0x5d5).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_400_fu_1672_p2.
DSP Report: operator mul_ln1118_400_fu_1672_p2 is absorbed into DSP mul_ln1118_400_fu_1672_p2.
DSP Report: Generating DSP mul_ln1118_347_fu_1910_p2, operation Mode is: A''*(B:0x3fde8).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_347_fu_1910_p2.
DSP Report: register data_17_V_read_3_reg_1091162_reg is absorbed into DSP mul_ln1118_347_fu_1910_p2.
DSP Report: operator mul_ln1118_347_fu_1910_p2 is absorbed into DSP mul_ln1118_347_fu_1910_p2.
DSP Report: Generating DSP mul_ln1118_308_fu_1621_p2, operation Mode is: A''*(B:0x3ff09).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_308_fu_1621_p2.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP mul_ln1118_308_fu_1621_p2.
DSP Report: operator mul_ln1118_308_fu_1621_p2 is absorbed into DSP mul_ln1118_308_fu_1621_p2.
DSP Report: Generating DSP mul_ln1118_327_fu_1802_p2, operation Mode is: A''*(B:0x3fbd7).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_327_fu_1802_p2.
DSP Report: register data_16_V_read_3_reg_1091177_reg is absorbed into DSP mul_ln1118_327_fu_1802_p2.
DSP Report: operator mul_ln1118_327_fu_1802_p2 is absorbed into DSP mul_ln1118_327_fu_1802_p2.
DSP Report: Generating DSP mul_ln1118_19_fu_1880_p2, operation Mode is: A''*(B:0x2baf7).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_19_fu_1880_p2.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP mul_ln1118_19_fu_1880_p2.
DSP Report: operator mul_ln1118_19_fu_1880_p2 is absorbed into DSP mul_ln1118_19_fu_1880_p2.
DSP Report: Generating DSP mul_ln1118_19_fu_1880_p2, operation Mode is: C'+A''*(B:0x2baf7).
DSP Report: register mul_ln1118_19_fu_1880_p2 is absorbed into DSP mul_ln1118_19_fu_1880_p2.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_19_fu_1880_p2.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP mul_ln1118_19_fu_1880_p2.
DSP Report: operator mul_ln1118_19_fu_1880_p2 is absorbed into DSP mul_ln1118_19_fu_1880_p2.
DSP Report: operator mul_ln1118_19_fu_1880_p2 is absorbed into DSP mul_ln1118_19_fu_1880_p2.
DSP Report: Generating DSP mul_ln1118_374_fu_1909_p2, operation Mode is: A''*(B:0x349).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_374_fu_1909_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_374_fu_1909_p2.
DSP Report: operator mul_ln1118_374_fu_1909_p2 is absorbed into DSP mul_ln1118_374_fu_1909_p2.
DSP Report: Generating DSP mul_ln1118_354_fu_1596_p2, operation Mode is: A''*(B:0x258b).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_354_fu_1596_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_354_fu_1596_p2.
DSP Report: operator mul_ln1118_354_fu_1596_p2 is absorbed into DSP mul_ln1118_354_fu_1596_p2.
DSP Report: Generating DSP mul_ln1118_413_fu_1803_p2, operation Mode is: A2*(B:0x3d2e1).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_413_fu_1803_p2.
DSP Report: operator mul_ln1118_413_fu_1803_p2 is absorbed into DSP mul_ln1118_413_fu_1803_p2.
DSP Report: Generating DSP tmp_305_reg_1091402_reg, operation Mode is: (A2*(B:0x45))'.
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP tmp_305_reg_1091402_reg.
DSP Report: register tmp_305_reg_1091402_reg is absorbed into DSP tmp_305_reg_1091402_reg.
DSP Report: operator mul_ln1118_345_fu_1758_p2 is absorbed into DSP tmp_305_reg_1091402_reg.
DSP Report: Generating DSP mul_ln1118_325_fu_1976_p2, operation Mode is: A''*(B:0x3fa60).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_325_fu_1976_p2.
DSP Report: register data_16_V_read_3_reg_1091177_reg is absorbed into DSP mul_ln1118_325_fu_1976_p2.
DSP Report: operator mul_ln1118_325_fu_1976_p2 is absorbed into DSP mul_ln1118_325_fu_1976_p2.
DSP Report: Generating DSP mul_ln1118_18_fu_2005_p2, operation Mode is: A''*(B:0x2fe23).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_18_fu_2005_p2.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP mul_ln1118_18_fu_2005_p2.
DSP Report: operator mul_ln1118_18_fu_2005_p2 is absorbed into DSP mul_ln1118_18_fu_2005_p2.
DSP Report: Generating DSP mul_ln1118_18_fu_2005_p2, operation Mode is: C'+A''*(B:0x2fe23).
DSP Report: register mul_ln1118_19_fu_1880_p2 is absorbed into DSP mul_ln1118_18_fu_2005_p2.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_18_fu_2005_p2.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP mul_ln1118_18_fu_2005_p2.
DSP Report: operator mul_ln1118_18_fu_2005_p2 is absorbed into DSP mul_ln1118_18_fu_2005_p2.
DSP Report: operator mul_ln1118_18_fu_2005_p2 is absorbed into DSP mul_ln1118_18_fu_2005_p2.
DSP Report: Generating DSP mul_ln1118_335_fu_2021_p2, operation Mode is: A''*(B:0x2702).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_335_fu_2021_p2.
DSP Report: register data_17_V_read_3_reg_1091162_reg is absorbed into DSP mul_ln1118_335_fu_2021_p2.
DSP Report: operator mul_ln1118_335_fu_2021_p2 is absorbed into DSP mul_ln1118_335_fu_2021_p2.
DSP Report: Generating DSP mul_ln1118_297_fu_2027_p2, operation Mode is: A''*(B:0xcb43).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_297_fu_2027_p2.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP mul_ln1118_297_fu_2027_p2.
DSP Report: operator mul_ln1118_297_fu_2027_p2 is absorbed into DSP mul_ln1118_297_fu_2027_p2.
DSP Report: Generating DSP mul_ln1118_316_fu_1811_p2, operation Mode is: A''*(B:0x11512).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_316_fu_1811_p2.
DSP Report: register data_16_V_read_3_reg_1091177_reg is absorbed into DSP mul_ln1118_316_fu_1811_p2.
DSP Report: operator mul_ln1118_316_fu_1811_p2 is absorbed into DSP mul_ln1118_316_fu_1811_p2.
DSP Report: Generating DSP mul_ln1118_372_fu_1594_p2, operation Mode is: A''*(B:0x6add).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_372_fu_1594_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_372_fu_1594_p2.
DSP Report: operator mul_ln1118_372_fu_1594_p2 is absorbed into DSP mul_ln1118_372_fu_1594_p2.
DSP Report: Generating DSP mul_ln1118_352_fu_1533_p2, operation Mode is: A''*(B:0x3e1d8).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_352_fu_1533_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_352_fu_1533_p2.
DSP Report: operator mul_ln1118_352_fu_1533_p2 is absorbed into DSP mul_ln1118_352_fu_1533_p2.
DSP Report: Generating DSP mul_ln1118_411_fu_1536_p2, operation Mode is: A2*(B:0x3db59).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_411_fu_1536_p2.
DSP Report: operator mul_ln1118_411_fu_1536_p2 is absorbed into DSP mul_ln1118_411_fu_1536_p2.
DSP Report: Generating DSP mul_ln1118_392_fu_1977_p2, operation Mode is: A2*(B:0x3e698).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_392_fu_1977_p2.
DSP Report: operator mul_ln1118_392_fu_1977_p2 is absorbed into DSP mul_ln1118_392_fu_1977_p2.
DSP Report: Generating DSP mul_ln1118_488_fu_1853_p2, operation Mode is: A''*(B:0x3bb82).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_488_fu_1853_p2.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP mul_ln1118_488_fu_1853_p2.
DSP Report: operator mul_ln1118_488_fu_1853_p2 is absorbed into DSP mul_ln1118_488_fu_1853_p2.
DSP Report: Generating DSP mul_ln1118_468_fu_1864_p2, operation Mode is: A''*(B:0xf52).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_468_fu_1864_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_468_fu_1864_p2.
DSP Report: operator mul_ln1118_468_fu_1864_p2 is absorbed into DSP mul_ln1118_468_fu_1864_p2.
DSP Report: Generating DSP mul_ln1118_334_fu_1751_p2, operation Mode is: A''*(B:0x9fd).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_334_fu_1751_p2.
DSP Report: register data_17_V_read_3_reg_1091162_reg is absorbed into DSP mul_ln1118_334_fu_1751_p2.
DSP Report: operator mul_ln1118_334_fu_1751_p2 is absorbed into DSP mul_ln1118_334_fu_1751_p2.
DSP Report: Generating DSP mul_ln1118_296_fu_1901_p2, operation Mode is: A''*(B:0x33a30).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_296_fu_1901_p2.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP mul_ln1118_296_fu_1901_p2.
DSP Report: operator mul_ln1118_296_fu_1901_p2 is absorbed into DSP mul_ln1118_296_fu_1901_p2.
DSP Report: Generating DSP mul_ln1118_315_fu_1844_p2, operation Mode is: A''*(B:0x26f2).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_315_fu_1844_p2.
DSP Report: register data_16_V_read_3_reg_1091177_reg is absorbed into DSP mul_ln1118_315_fu_1844_p2.
DSP Report: operator mul_ln1118_315_fu_1844_p2 is absorbed into DSP mul_ln1118_315_fu_1844_p2.
DSP Report: Generating DSP mul_ln1118_55_fu_1562_p2, operation Mode is: A''*(B:0x27de).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_55_fu_1562_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_55_fu_1562_p2.
DSP Report: operator mul_ln1118_55_fu_1562_p2 is absorbed into DSP mul_ln1118_55_fu_1562_p2.
DSP Report: Generating DSP mul_ln1118_35_fu_1754_p2, operation Mode is: A''*(B:0xa212).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_35_fu_1754_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_35_fu_1754_p2.
DSP Report: operator mul_ln1118_35_fu_1754_p2 is absorbed into DSP mul_ln1118_35_fu_1754_p2.
DSP Report: Generating DSP mul_ln1118_33_fu_1963_p2, operation Mode is: A''*(B:0x3b2f4).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_33_fu_1963_p2.
DSP Report: register data_0_V_read_6_reg_1091359_reg is absorbed into DSP mul_ln1118_33_fu_1963_p2.
DSP Report: operator mul_ln1118_33_fu_1963_p2 is absorbed into DSP mul_ln1118_33_fu_1963_p2.
DSP Report: Generating DSP mul_ln1118_72_fu_1697_p2, operation Mode is: A''*(B:0x3fb4f).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_72_fu_1697_p2.
DSP Report: register data_2_V_read_5_reg_1091337_reg is absorbed into DSP mul_ln1118_72_fu_1697_p2.
DSP Report: operator mul_ln1118_72_fu_1697_p2 is absorbed into DSP mul_ln1118_72_fu_1697_p2.
DSP Report: Generating DSP mul_ln1118_53_fu_1828_p2, operation Mode is: A''*(B:0x3ffdb).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_53_fu_1828_p2.
DSP Report: register data_1_V_read_6_reg_1091350_reg is absorbed into DSP mul_ln1118_53_fu_1828_p2.
DSP Report: operator mul_ln1118_53_fu_1828_p2 is absorbed into DSP mul_ln1118_53_fu_1828_p2.
DSP Report: Generating DSP mul_ln1118_313_fu_1885_p2, operation Mode is: A''*(B:0x381a1).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_313_fu_1885_p2.
DSP Report: register data_15_V_read_5_reg_1091188_reg is absorbed into DSP mul_ln1118_313_fu_1885_p2.
DSP Report: operator mul_ln1118_313_fu_1885_p2 is absorbed into DSP mul_ln1118_313_fu_1885_p2.
DSP Report: Generating DSP mul_ln1118_350_fu_1914_p2, operation Mode is: A''*(B:0x3fd70).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_350_fu_1914_p2.
DSP Report: register data_17_V_read_3_reg_1091162_reg is absorbed into DSP mul_ln1118_350_fu_1914_p2.
DSP Report: operator mul_ln1118_350_fu_1914_p2 is absorbed into DSP mul_ln1118_350_fu_1914_p2.
DSP Report: Generating DSP mul_ln1118_332_fu_1687_p2, operation Mode is: A''*(B:0x32).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_332_fu_1687_p2.
DSP Report: register data_16_V_read_3_reg_1091177_reg is absorbed into DSP mul_ln1118_332_fu_1687_p2.
DSP Report: operator mul_ln1118_332_fu_1687_p2 is absorbed into DSP mul_ln1118_332_fu_1687_p2.
DSP Report: Generating DSP mul_ln1118_506_fu_2028_p2, operation Mode is: A''*(B:0x3f4bb).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_506_fu_2028_p2.
DSP Report: register data_25_V_read_2_reg_1091092_reg is absorbed into DSP mul_ln1118_506_fu_2028_p2.
DSP Report: operator mul_ln1118_506_fu_2028_p2 is absorbed into DSP mul_ln1118_506_fu_2028_p2.
DSP Report: Generating DSP mul_ln1118_486_fu_1616_p2, operation Mode is: A''*(B:0x6f56).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_486_fu_1616_p2.
DSP Report: register data_24_V_read_2_reg_1091102_reg is absorbed into DSP mul_ln1118_486_fu_1616_p2.
DSP Report: operator mul_ln1118_486_fu_1616_p2 is absorbed into DSP mul_ln1118_486_fu_1616_p2.
DSP Report: Generating DSP mul_ln1118_390_fu_1574_p2, operation Mode is: A''*(B:0x3e99b).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_390_fu_1574_p2.
DSP Report: register data_19_V_read_3_reg_1091142_reg is absorbed into DSP mul_ln1118_390_fu_1574_p2.
DSP Report: operator mul_ln1118_390_fu_1574_p2 is absorbed into DSP mul_ln1118_390_fu_1574_p2.
DSP Report: Generating DSP mul_ln1118_370_fu_1673_p2, operation Mode is: A''*(B:0x66cd).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_370_fu_1673_p2.
DSP Report: register data_18_V_read_3_reg_1091152_reg is absorbed into DSP mul_ln1118_370_fu_1673_p2.
DSP Report: operator mul_ln1118_370_fu_1673_p2 is absorbed into DSP mul_ln1118_370_fu_1673_p2.
DSP Report: Generating DSP mul_ln1118_428_fu_1768_p2, operation Mode is: A2*(B:0x1593).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_428_fu_1768_p2.
DSP Report: operator mul_ln1118_428_fu_1768_p2 is absorbed into DSP mul_ln1118_428_fu_1768_p2.
DSP Report: Generating DSP mul_ln1118_409_fu_1833_p2, operation Mode is: A2*(B:0x87c).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_409_fu_1833_p2.
DSP Report: operator mul_ln1118_409_fu_1833_p2 is absorbed into DSP mul_ln1118_409_fu_1833_p2.
DSP Report: Generating DSP tmp_206_reg_1091899_reg, operation Mode is: (A''*(B:0x12b))'.
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP tmp_206_reg_1091899_reg.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP tmp_206_reg_1091899_reg.
DSP Report: register tmp_206_reg_1091899_reg is absorbed into DSP tmp_206_reg_1091899_reg.
DSP Report: operator mul_ln1118_177_fu_1671_p2 is absorbed into DSP tmp_206_reg_1091899_reg.
DSP Report: Generating DSP tmp_192_reg_1091869_reg, operation Mode is: (A''*(B:0x1bb3))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP tmp_192_reg_1091869_reg.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP tmp_192_reg_1091869_reg.
DSP Report: register tmp_192_reg_1091869_reg is absorbed into DSP tmp_192_reg_1091869_reg.
DSP Report: operator mul_ln1118_157_fu_1925_p2 is absorbed into DSP tmp_192_reg_1091869_reg.
DSP Report: Generating DSP mul_ln1118_215_fu_1794_p2, operation Mode is: A''*(B:0x3fd6d).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_215_fu_1794_p2.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP mul_ln1118_215_fu_1794_p2.
DSP Report: operator mul_ln1118_215_fu_1794_p2 is absorbed into DSP mul_ln1118_215_fu_1794_p2.
DSP Report: Generating DSP mul_ln1118_196_fu_1620_p2, operation Mode is: A''*(B:0x3f872).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_196_fu_1620_p2.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP mul_ln1118_196_fu_1620_p2.
DSP Report: operator mul_ln1118_196_fu_1620_p2 is absorbed into DSP mul_ln1118_196_fu_1620_p2.
DSP Report: Generating DSP mul_ln1118_100_fu_1824_p2, operation Mode is: A''*(B:0x128b).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_100_fu_1824_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_100_fu_1824_p2.
DSP Report: operator mul_ln1118_100_fu_1824_p2 is absorbed into DSP mul_ln1118_100_fu_1824_p2.
DSP Report: Generating DSP mul_ln1118_83_fu_1531_p2, operation Mode is: A''*(B:0x8c).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_83_fu_1531_p2.
DSP Report: register data_3_V_read_5_reg_1091323_reg is absorbed into DSP mul_ln1118_83_fu_1531_p2.
DSP Report: operator mul_ln1118_83_fu_1531_p2 is absorbed into DSP mul_ln1118_83_fu_1531_p2.
DSP Report: Generating DSP mul_ln1118_134_fu_1647_p2, operation Mode is: A2*(B:0x3ffb6).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_134_fu_1647_p2.
DSP Report: operator mul_ln1118_134_fu_1647_p2 is absorbed into DSP mul_ln1118_134_fu_1647_p2.
DSP Report: Generating DSP mul_ln1118_116_fu_1663_p2, operation Mode is: A2*(B:0x3fef4).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_116_fu_1663_p2.
DSP Report: operator mul_ln1118_116_fu_1663_p2 is absorbed into DSP mul_ln1118_116_fu_1663_p2.
DSP Report: Generating DSP mul_ln1118_105_fu_1660_p2, operation Mode is: A''*(B:0x3f521).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_105_fu_1660_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_105_fu_1660_p2.
DSP Report: operator mul_ln1118_105_fu_1660_p2 is absorbed into DSP mul_ln1118_105_fu_1660_p2.
DSP Report: Generating DSP mul_ln1118_87_fu_1955_p2, operation Mode is: A''*(B:0x6083).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_87_fu_1955_p2.
DSP Report: register data_3_V_read_5_reg_1091323_reg is absorbed into DSP mul_ln1118_87_fu_1955_p2.
DSP Report: operator mul_ln1118_87_fu_1955_p2 is absorbed into DSP mul_ln1118_87_fu_1955_p2.
DSP Report: Generating DSP mul_ln1118_139_fu_1999_p2, operation Mode is: A2*(B:0x3f73c).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_139_fu_1999_p2.
DSP Report: operator mul_ln1118_139_fu_1999_p2 is absorbed into DSP mul_ln1118_139_fu_1999_p2.
DSP Report: Generating DSP mul_ln1118_121_fu_2073_p2, operation Mode is: A2*(B:0x3ffd6).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_121_fu_2073_p2.
DSP Report: operator mul_ln1118_121_fu_2073_p2 is absorbed into DSP mul_ln1118_121_fu_2073_p2.
DSP Report: Generating DSP mul_ln1118_98_fu_1585_p2, operation Mode is: A''*(B:0x37fc).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_98_fu_1585_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_98_fu_1585_p2.
DSP Report: operator mul_ln1118_98_fu_1585_p2 is absorbed into DSP mul_ln1118_98_fu_1585_p2.
DSP Report: Generating DSP mul_ln1118_81_fu_1607_p2, operation Mode is: A''*(B:0x1808).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_81_fu_1607_p2.
DSP Report: register data_3_V_read_5_reg_1091323_reg is absorbed into DSP mul_ln1118_81_fu_1607_p2.
DSP Report: operator mul_ln1118_81_fu_1607_p2 is absorbed into DSP mul_ln1118_81_fu_1607_p2.
DSP Report: Generating DSP mul_ln1118_132_fu_1645_p2, operation Mode is: A2*(B:0x301).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_132_fu_1645_p2.
DSP Report: operator mul_ln1118_132_fu_1645_p2 is absorbed into DSP mul_ln1118_132_fu_1645_p2.
DSP Report: Generating DSP mul_ln1118_115_fu_1996_p2, operation Mode is: A2*(B:0xde).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_115_fu_1996_p2.
DSP Report: operator mul_ln1118_115_fu_1996_p2 is absorbed into DSP mul_ln1118_115_fu_1996_p2.
DSP Report: Generating DSP tmp_228_reg_1091929_reg, operation Mode is: (A''*(B:0x3f62f))'.
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP tmp_228_reg_1091929_reg.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP tmp_228_reg_1091929_reg.
DSP Report: register tmp_228_reg_1091929_reg is absorbed into DSP tmp_228_reg_1091929_reg.
DSP Report: operator mul_ln1118_208_fu_1788_p2 is absorbed into DSP tmp_228_reg_1091929_reg.
DSP Report: Generating DSP mul_ln1118_170_fu_1733_p2, operation Mode is: A''*(B:0x6cc).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_170_fu_1733_p2.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP mul_ln1118_170_fu_1733_p2.
DSP Report: operator mul_ln1118_170_fu_1733_p2 is absorbed into DSP mul_ln1118_170_fu_1733_p2.
DSP Report: Generating DSP mul_ln1118_150_fu_1522_p2, operation Mode is: A''*(B:0x1cf).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_150_fu_1522_p2.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP mul_ln1118_150_fu_1522_p2.
DSP Report: operator mul_ln1118_150_fu_1522_p2 is absorbed into DSP mul_ln1118_150_fu_1522_p2.
DSP Report: Generating DSP tmp_213_reg_1091914_reg, operation Mode is: (A''*(B:0x3fc3b))'.
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP tmp_213_reg_1091914_reg.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP tmp_213_reg_1091914_reg.
DSP Report: register tmp_213_reg_1091914_reg is absorbed into DSP tmp_213_reg_1091914_reg.
DSP Report: operator mul_ln1118_190_fu_2014_p2 is absorbed into DSP tmp_213_reg_1091914_reg.
DSP Report: Generating DSP mul_ln1118_101_fu_1971_p2, operation Mode is: A''*(B:0x3f84a).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_101_fu_1971_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_101_fu_1971_p2.
DSP Report: operator mul_ln1118_101_fu_1971_p2 is absorbed into DSP mul_ln1118_101_fu_1971_p2.
DSP Report: Generating DSP mul_ln1118_84_fu_1542_p2, operation Mode is: A''*(B:0x570d).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_84_fu_1542_p2.
DSP Report: register data_3_V_read_5_reg_1091323_reg is absorbed into DSP mul_ln1118_84_fu_1542_p2.
DSP Report: operator mul_ln1118_84_fu_1542_p2 is absorbed into DSP mul_ln1118_84_fu_1542_p2.
DSP Report: Generating DSP mul_ln1118_173_fu_1625_p2, operation Mode is: A''*(B:0x463).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_173_fu_1625_p2.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP mul_ln1118_173_fu_1625_p2.
DSP Report: operator mul_ln1118_173_fu_1625_p2 is absorbed into DSP mul_ln1118_173_fu_1625_p2.
DSP Report: Generating DSP mul_ln1118_153_fu_1874_p2, operation Mode is: A''*(B:0x38e4a).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_153_fu_1874_p2.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP mul_ln1118_153_fu_1874_p2.
DSP Report: operator mul_ln1118_153_fu_1874_p2 is absorbed into DSP mul_ln1118_153_fu_1874_p2.
DSP Report: Generating DSP trunc_ln708_70_reg_1091974_reg, operation Mode is: (A''*(B:0x2407))'.
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP trunc_ln708_70_reg_1091974_reg.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP trunc_ln708_70_reg_1091974_reg.
DSP Report: register trunc_ln708_70_reg_1091974_reg is absorbed into DSP trunc_ln708_70_reg_1091974_reg.
DSP Report: operator mul_ln1118_248_fu_1843_p2 is absorbed into DSP trunc_ln708_70_reg_1091974_reg.
DSP Report: Generating DSP mul_ln1118_211_fu_1831_p2, operation Mode is: A''*(B:0x3fe73).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_211_fu_1831_p2.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP mul_ln1118_211_fu_1831_p2.
DSP Report: operator mul_ln1118_211_fu_1831_p2 is absorbed into DSP mul_ln1118_211_fu_1831_p2.
DSP Report: Generating DSP mul_ln1118_192_fu_1662_p2, operation Mode is: A''*(B:0x3ee9b).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_192_fu_1662_p2.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP mul_ln1118_192_fu_1662_p2.
DSP Report: operator mul_ln1118_192_fu_1662_p2 is absorbed into DSP mul_ln1118_192_fu_1662_p2.
DSP Report: Generating DSP mul_ln1118_135_fu_1723_p2, operation Mode is: A2*(B:0x67b9).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_135_fu_1723_p2.
DSP Report: operator mul_ln1118_135_fu_1723_p2 is absorbed into DSP mul_ln1118_135_fu_1723_p2.
DSP Report: Generating DSP mul_ln1118_117_fu_1826_p2, operation Mode is: A2*(B:0x15).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_117_fu_1826_p2.
DSP Report: operator mul_ln1118_117_fu_1826_p2 is absorbed into DSP mul_ln1118_117_fu_1826_p2.
DSP Report: Generating DSP mul_ln1118_287_fu_2000_p2, operation Mode is: A''*(B:0x3fcf4).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_287_fu_2000_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_287_fu_2000_p2.
DSP Report: operator mul_ln1118_287_fu_2000_p2 is absorbed into DSP mul_ln1118_287_fu_2000_p2.
DSP Report: Generating DSP mul_ln1118_268_fu_1557_p2, operation Mode is: A''*(B:0x3e022).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_268_fu_1557_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_268_fu_1557_p2.
DSP Report: operator mul_ln1118_268_fu_1557_p2 is absorbed into DSP mul_ln1118_268_fu_1557_p2.
DSP Report: Generating DSP mul_ln1118_114_fu_1995_p2, operation Mode is: A2*(B:0x25fa7).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_114_fu_1995_p2.
DSP Report: operator mul_ln1118_114_fu_1995_p2 is absorbed into DSP mul_ln1118_114_fu_1995_p2.
DSP Report: Generating DSP tmp_154_reg_1091844_reg, operation Mode is: (A''*(B:0x3f3c2))'.
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP tmp_154_reg_1091844_reg.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP tmp_154_reg_1091844_reg.
DSP Report: register tmp_154_reg_1091844_reg is absorbed into DSP tmp_154_reg_1091844_reg.
DSP Report: operator mul_ln1118_106_fu_1572_p2 is absorbed into DSP tmp_154_reg_1091844_reg.
DSP Report: Generating DSP mul_ln1118_158_fu_2025_p2, operation Mode is: A''*(B:0x2ae).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_158_fu_2025_p2.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP mul_ln1118_158_fu_2025_p2.
DSP Report: operator mul_ln1118_158_fu_2025_p2 is absorbed into DSP mul_ln1118_158_fu_2025_p2.
DSP Report: Generating DSP tmp_199_reg_1091879_reg, operation Mode is: (A''*(B:0x3ffcf))'.
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP tmp_199_reg_1091879_reg.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP tmp_199_reg_1091879_reg.
DSP Report: register tmp_199_reg_1091879_reg is absorbed into DSP tmp_199_reg_1091879_reg.
DSP Report: operator mul_ln1118_168_fu_1665_p2 is absorbed into DSP tmp_199_reg_1091879_reg.
DSP Report: Generating DSP tmp_185_reg_1091849_reg, operation Mode is: (A''*(B:0x3fd27))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP tmp_185_reg_1091849_reg.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP tmp_185_reg_1091849_reg.
DSP Report: register tmp_185_reg_1091849_reg is absorbed into DSP tmp_185_reg_1091849_reg.
DSP Report: operator mul_ln1118_148_fu_1520_p2 is absorbed into DSP tmp_185_reg_1091849_reg.
DSP Report: Generating DSP mul_ln1118_188_fu_1906_p2, operation Mode is: A''*(B:0x43).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_188_fu_1906_p2.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP mul_ln1118_188_fu_1906_p2.
DSP Report: operator mul_ln1118_188_fu_1906_p2 is absorbed into DSP mul_ln1118_188_fu_1906_p2.
DSP Report: Generating DSP mul_ln1118_102_fu_1937_p2, operation Mode is: A''*(B:0x3fd6d).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_102_fu_1937_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_102_fu_1937_p2.
DSP Report: operator mul_ln1118_102_fu_1937_p2 is absorbed into DSP mul_ln1118_102_fu_1937_p2.
DSP Report: Generating DSP mul_ln1118_85_fu_1813_p2, operation Mode is: A''*(B:0x3fcb0).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_85_fu_1813_p2.
DSP Report: register data_3_V_read_5_reg_1091323_reg is absorbed into DSP mul_ln1118_85_fu_1813_p2.
DSP Report: operator mul_ln1118_85_fu_1813_p2 is absorbed into DSP mul_ln1118_85_fu_1813_p2.
DSP Report: Generating DSP mul_ln1118_136_fu_1742_p2, operation Mode is: A2*(B:0x3fad5).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_136_fu_1742_p2.
DSP Report: operator mul_ln1118_136_fu_1742_p2 is absorbed into DSP mul_ln1118_136_fu_1742_p2.
DSP Report: Generating DSP mul_ln1118_118_fu_2093_p2, operation Mode is: A2*(B:0x99).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_118_fu_2093_p2.
DSP Report: operator mul_ln1118_118_fu_2093_p2 is absorbed into DSP mul_ln1118_118_fu_2093_p2.
DSP Report: Generating DSP mul_ln1118_97_fu_1657_p2, operation Mode is: A''*(B:0xf81).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_97_fu_1657_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_97_fu_1657_p2.
DSP Report: operator mul_ln1118_97_fu_1657_p2 is absorbed into DSP mul_ln1118_97_fu_1657_p2.
DSP Report: Generating DSP mul_ln1118_80_fu_1666_p2, operation Mode is: A''*(B:0x2dce4).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_80_fu_1666_p2.
DSP Report: register data_3_V_read_5_reg_1091323_reg is absorbed into DSP mul_ln1118_80_fu_1666_p2.
DSP Report: operator mul_ln1118_80_fu_1666_p2 is absorbed into DSP mul_ln1118_80_fu_1666_p2.
DSP Report: Generating DSP mul_ln1118_131_fu_1523_p2, operation Mode is: A2*(B:0x1d7).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_131_fu_1523_p2.
DSP Report: operator mul_ln1118_131_fu_1523_p2 is absorbed into DSP mul_ln1118_131_fu_1523_p2.
DSP Report: Generating DSP mul_ln1118_107_fu_2092_p2, operation Mode is: A''*(B:0x3fc56).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_107_fu_2092_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_107_fu_2092_p2.
DSP Report: operator mul_ln1118_107_fu_2092_p2 is absorbed into DSP mul_ln1118_107_fu_2092_p2.
DSP Report: Generating DSP mul_ln1118_88_fu_1815_p2, operation Mode is: A''*(B:0x2e39).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_88_fu_1815_p2.
DSP Report: register data_3_V_read_5_reg_1091323_reg is absorbed into DSP mul_ln1118_88_fu_1815_p2.
DSP Report: operator mul_ln1118_88_fu_1815_p2 is absorbed into DSP mul_ln1118_88_fu_1815_p2.
DSP Report: Generating DSP mul_ln1118_140_fu_1724_p2, operation Mode is: A2*(B:0x258).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_140_fu_1724_p2.
DSP Report: operator mul_ln1118_140_fu_1724_p2 is absorbed into DSP mul_ln1118_140_fu_1724_p2.
DSP Report: Generating DSP mul_ln1118_122_fu_1798_p2, operation Mode is: A2*(B:0x2e).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_122_fu_1798_p2.
DSP Report: operator mul_ln1118_122_fu_1798_p2 is absorbed into DSP mul_ln1118_122_fu_1798_p2.
DSP Report: Generating DSP mul_ln1118_113_fu_1939_p2, operation Mode is: A2*(B:0x16).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_113_fu_1939_p2.
DSP Report: operator mul_ln1118_113_fu_1939_p2 is absorbed into DSP mul_ln1118_113_fu_1939_p2.
DSP Report: Generating DSP mul_ln1118_205_fu_1870_p2, operation Mode is: A''*(B:0x1f1).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_205_fu_1870_p2.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP mul_ln1118_205_fu_1870_p2.
DSP Report: operator mul_ln1118_205_fu_1870_p2 is absorbed into DSP mul_ln1118_205_fu_1870_p2.
DSP Report: Generating DSP mul_ln1118_186_fu_1979_p2, operation Mode is: A''*(B:0x3cebe).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_186_fu_1979_p2.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP mul_ln1118_186_fu_1979_p2.
DSP Report: operator mul_ln1118_186_fu_1979_p2 is absorbed into DSP mul_ln1118_186_fu_1979_p2.
DSP Report: Generating DSP trunc_ln703_40_reg_1091534_reg, operation Mode is: (A2*(B:0x108ac))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP trunc_ln703_40_reg_1091534_reg.
DSP Report: register trunc_ln703_40_reg_1091534_reg is absorbed into DSP trunc_ln703_40_reg_1091534_reg.
DSP Report: operator mul_ln1118_128_fu_1817_p2 is absorbed into DSP trunc_ln703_40_reg_1091534_reg.
DSP Report: Generating DSP mul_ln1118_94_fu_1590_p2, operation Mode is: A''*(B:0xea1).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_94_fu_1590_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_94_fu_1590_p2.
DSP Report: operator mul_ln1118_94_fu_1590_p2 is absorbed into DSP mul_ln1118_94_fu_1590_p2.
DSP Report: Generating DSP mul_ln1118_77_fu_1981_p2, operation Mode is: A''*(B:0x3e760).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_77_fu_1981_p2.
DSP Report: register data_3_V_read_5_reg_1091323_reg is absorbed into DSP mul_ln1118_77_fu_1981_p2.
DSP Report: operator mul_ln1118_77_fu_1981_p2 is absorbed into DSP mul_ln1118_77_fu_1981_p2.
DSP Report: Generating DSP mul_ln1118_165_fu_1777_p2, operation Mode is: A''*(B:0x1018).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_165_fu_1777_p2.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP mul_ln1118_165_fu_1777_p2.
DSP Report: operator mul_ln1118_165_fu_1777_p2 is absorbed into DSP mul_ln1118_165_fu_1777_p2.
DSP Report: Generating DSP mul_ln1118_145_fu_1598_p2, operation Mode is: A''*(B:0x1bb7).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_145_fu_1598_p2.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP mul_ln1118_145_fu_1598_p2.
DSP Report: operator mul_ln1118_145_fu_1598_p2 is absorbed into DSP mul_ln1118_145_fu_1598_p2.
DSP Report: Generating DSP mul_ln1118_241_fu_1676_p2, operation Mode is: A''*(B:0x3032e).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_241_fu_1676_p2.
DSP Report: register data_12_V_read13_reg_1091224_reg is absorbed into DSP mul_ln1118_241_fu_1676_p2.
DSP Report: operator mul_ln1118_241_fu_1676_p2 is absorbed into DSP mul_ln1118_241_fu_1676_p2.
DSP Report: Generating DSP mul_ln1118_204_fu_1868_p2, operation Mode is: A''*(B:0x6c).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_204_fu_1868_p2.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP mul_ln1118_204_fu_1868_p2.
DSP Report: operator mul_ln1118_204_fu_1868_p2 is absorbed into DSP mul_ln1118_204_fu_1868_p2.
DSP Report: Generating DSP mul_ln1118_185_fu_1583_p2, operation Mode is: A''*(B:0x331ca).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_185_fu_1583_p2.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP mul_ln1118_185_fu_1583_p2.
DSP Report: operator mul_ln1118_185_fu_1583_p2 is absorbed into DSP mul_ln1118_185_fu_1583_p2.
DSP Report: Generating DSP trunc_ln708_41_reg_1091372_reg, operation Mode is: (A2*(B:0x3fee5))'.
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP trunc_ln708_41_reg_1091372_reg.
DSP Report: register trunc_ln708_41_reg_1091372_reg is absorbed into DSP trunc_ln708_41_reg_1091372_reg.
DSP Report: operator mul_ln1118_112_fu_1604_p2 is absorbed into DSP trunc_ln708_41_reg_1091372_reg.
DSP Report: Generating DSP mul_ln1118_279_fu_1735_p2, operation Mode is: A''*(B:0x38ed).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_279_fu_1735_p2.
DSP Report: register data_14_V_read_5_reg_1091201_reg is absorbed into DSP mul_ln1118_279_fu_1735_p2.
DSP Report: operator mul_ln1118_279_fu_1735_p2 is absorbed into DSP mul_ln1118_279_fu_1735_p2.
DSP Report: Generating DSP mul_ln1118_260_fu_1693_p2, operation Mode is: A''*(B:0x6d1d).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_260_fu_1693_p2.
DSP Report: register data_13_V_read14_reg_1091212_reg is absorbed into DSP mul_ln1118_260_fu_1693_p2.
DSP Report: operator mul_ln1118_260_fu_1693_p2 is absorbed into DSP mul_ln1118_260_fu_1693_p2.
DSP Report: Generating DSP mul_ln1118_103_fu_1546_p2, operation Mode is: A''*(B:0x3c3).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_103_fu_1546_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_103_fu_1546_p2.
DSP Report: operator mul_ln1118_103_fu_1546_p2 is absorbed into DSP mul_ln1118_103_fu_1546_p2.
DSP Report: Generating DSP mul_ln1118_137_fu_1931_p2, operation Mode is: A2*(B:0x3ffc6).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_137_fu_1931_p2.
DSP Report: operator mul_ln1118_137_fu_1931_p2 is absorbed into DSP mul_ln1118_137_fu_1931_p2.
DSP Report: Generating DSP mul_ln1118_119_fu_1613_p2, operation Mode is: A2*(B:0x3ffb9).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_119_fu_1613_p2.
DSP Report: operator mul_ln1118_119_fu_1613_p2 is absorbed into DSP mul_ln1118_119_fu_1613_p2.
DSP Report: Generating DSP mul_ln1118_164_fu_1539_p2, operation Mode is: A''*(B:0x499).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_164_fu_1539_p2.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP mul_ln1118_164_fu_1539_p2.
DSP Report: operator mul_ln1118_164_fu_1539_p2 is absorbed into DSP mul_ln1118_164_fu_1539_p2.
DSP Report: Generating DSP mul_ln1118_144_fu_1785_p2, operation Mode is: A''*(B:0xe327).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_144_fu_1785_p2.
DSP Report: register data_7_V_read_5_reg_1091293_reg is absorbed into DSP mul_ln1118_144_fu_1785_p2.
DSP Report: operator mul_ln1118_144_fu_1785_p2 is absorbed into DSP mul_ln1118_144_fu_1785_p2.
DSP Report: Generating DSP mul_ln1118_218_fu_1968_p2, operation Mode is: A''*(B:0x3ff1c).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_218_fu_1968_p2.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP mul_ln1118_218_fu_1968_p2.
DSP Report: operator mul_ln1118_218_fu_1968_p2 is absorbed into DSP mul_ln1118_218_fu_1968_p2.
DSP Report: Generating DSP mul_ln1118_199_fu_1825_p2, operation Mode is: A''*(B:0x630).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_199_fu_1825_p2.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP mul_ln1118_199_fu_1825_p2.
DSP Report: operator mul_ln1118_199_fu_1825_p2 is absorbed into DSP mul_ln1118_199_fu_1825_p2.
DSP Report: Generating DSP mul_ln1118_92_fu_2069_p2, operation Mode is: A''*(B:0x13f29).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_92_fu_2069_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_92_fu_2069_p2.
DSP Report: operator mul_ln1118_92_fu_2069_p2 is absorbed into DSP mul_ln1118_92_fu_2069_p2.
DSP Report: Generating DSP mul_ln1118_75_fu_2055_p2, operation Mode is: A''*(B:0x2d178).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_75_fu_2055_p2.
DSP Report: register data_3_V_read_5_reg_1091323_reg is absorbed into DSP mul_ln1118_75_fu_2055_p2.
DSP Report: operator mul_ln1118_75_fu_2055_p2 is absorbed into DSP mul_ln1118_75_fu_2055_p2.
DSP Report: Generating DSP mul_ln1118_126_fu_2091_p2, operation Mode is: A2*(B:0x3cde).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_126_fu_2091_p2.
DSP Report: operator mul_ln1118_126_fu_2091_p2 is absorbed into DSP mul_ln1118_126_fu_2091_p2.
DSP Report: Generating DSP mul_ln1118_111_fu_2066_p2, operation Mode is: A2*(B:0xd03).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_111_fu_2066_p2.
DSP Report: operator mul_ln1118_111_fu_2066_p2 is absorbed into DSP mul_ln1118_111_fu_2066_p2.
DSP Report: Generating DSP mul_ln1118_202_fu_1782_p2, operation Mode is: A''*(B:0x16b2f).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_202_fu_1782_p2.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP mul_ln1118_202_fu_1782_p2.
DSP Report: operator mul_ln1118_202_fu_1782_p2 is absorbed into DSP mul_ln1118_202_fu_1782_p2.
DSP Report: Generating DSP mul_ln1118_183_fu_1721_p2, operation Mode is: A''*(B:0x39a00).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_183_fu_1721_p2.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP mul_ln1118_183_fu_1721_p2.
DSP Report: operator mul_ln1118_183_fu_1721_p2 is absorbed into DSP mul_ln1118_183_fu_1721_p2.
DSP Report: Generating DSP mul_ln1118_108_fu_1821_p2, operation Mode is: A''*(B:0x3ff13).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_108_fu_1821_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_108_fu_1821_p2.
DSP Report: operator mul_ln1118_108_fu_1821_p2 is absorbed into DSP mul_ln1118_108_fu_1821_p2.
DSP Report: Generating DSP mul_ln1118_89_fu_1679_p2, operation Mode is: A''*(B:0x3ed18).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_89_fu_1679_p2.
DSP Report: register data_3_V_read_5_reg_1091323_reg is absorbed into DSP mul_ln1118_89_fu_1679_p2.
DSP Report: operator mul_ln1118_89_fu_1679_p2 is absorbed into DSP mul_ln1118_89_fu_1679_p2.
DSP Report: Generating DSP mul_ln1118_141_fu_1967_p2, operation Mode is: A2*(B:0x3fde8).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_141_fu_1967_p2.
DSP Report: operator mul_ln1118_141_fu_1967_p2 is absorbed into DSP mul_ln1118_141_fu_1967_p2.
DSP Report: Generating DSP mul_ln1118_123_fu_2076_p2, operation Mode is: A2*(B:0x3ffcb).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_123_fu_2076_p2.
DSP Report: operator mul_ln1118_123_fu_2076_p2 is absorbed into DSP mul_ln1118_123_fu_2076_p2.
DSP Report: Generating DSP mul_ln1118_125_fu_2013_p2, operation Mode is: A2*(B:0x3fd66).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_125_fu_2013_p2.
DSP Report: operator mul_ln1118_125_fu_2013_p2 is absorbed into DSP mul_ln1118_125_fu_2013_p2.
DSP Report: Generating DSP mul_ln1118_110_fu_1920_p2, operation Mode is: A2*(B:0x182).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_110_fu_1920_p2.
DSP Report: operator mul_ln1118_110_fu_1920_p2 is absorbed into DSP mul_ln1118_110_fu_1920_p2.
DSP Report: Generating DSP tmp_224_reg_1091924_reg, operation Mode is: (A''*(B:0x3f5d3))'.
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP tmp_224_reg_1091924_reg.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP tmp_224_reg_1091924_reg.
DSP Report: register tmp_224_reg_1091924_reg is absorbed into DSP tmp_224_reg_1091924_reg.
DSP Report: operator mul_ln1118_201_fu_2050_p2 is absorbed into DSP tmp_224_reg_1091924_reg.
DSP Report: Generating DSP mul_ln1118_162_fu_1606_p2, operation Mode is: A''*(B:0x5a9).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_162_fu_1606_p2.
DSP Report: register data_8_V_read_5_reg_1091282_reg is absorbed into DSP mul_ln1118_162_fu_1606_p2.
DSP Report: operator mul_ln1118_162_fu_1606_p2 is absorbed into DSP mul_ln1118_162_fu_1606_p2.
DSP Report: Generating DSP tmp_209_reg_1091909_reg, operation Mode is: (A''*(B:0x29e))'.
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP tmp_209_reg_1091909_reg.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP tmp_209_reg_1091909_reg.
DSP Report: register tmp_209_reg_1091909_reg is absorbed into DSP tmp_209_reg_1091909_reg.
DSP Report: operator mul_ln1118_182_fu_1956_p2 is absorbed into DSP tmp_209_reg_1091909_reg.
DSP Report: Generating DSP mul_ln1118_109_fu_1890_p2, operation Mode is: A2*(B:0x3fe9e).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_109_fu_1890_p2.
DSP Report: operator mul_ln1118_109_fu_1890_p2 is absorbed into DSP mul_ln1118_109_fu_1890_p2.
DSP Report: Generating DSP mul_ln1118_104_fu_1643_p2, operation Mode is: A''*(B:0xed).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_104_fu_1643_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_104_fu_1643_p2.
DSP Report: operator mul_ln1118_104_fu_1643_p2 is absorbed into DSP mul_ln1118_104_fu_1643_p2.
DSP Report: Generating DSP mul_ln1118_86_fu_1764_p2, operation Mode is: A''*(B:0xa4dd).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_86_fu_1764_p2.
DSP Report: register data_3_V_read_5_reg_1091323_reg is absorbed into DSP mul_ln1118_86_fu_1764_p2.
DSP Report: operator mul_ln1118_86_fu_1764_p2 is absorbed into DSP mul_ln1118_86_fu_1764_p2.
DSP Report: Generating DSP mul_ln1118_138_fu_1628_p2, operation Mode is: A2*(B:0x9ad).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_138_fu_1628_p2.
DSP Report: operator mul_ln1118_138_fu_1628_p2 is absorbed into DSP mul_ln1118_138_fu_1628_p2.
DSP Report: Generating DSP mul_ln1118_120_fu_1796_p2, operation Mode is: A2*(B:0x26).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_120_fu_1796_p2.
DSP Report: operator mul_ln1118_120_fu_1796_p2 is absorbed into DSP mul_ln1118_120_fu_1796_p2.
DSP Report: Generating DSP mul_ln1118_200_fu_2043_p2, operation Mode is: A''*(B:0x218a).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_200_fu_2043_p2.
DSP Report: register data_10_V_read11_reg_1091253_reg is absorbed into DSP mul_ln1118_200_fu_2043_p2.
DSP Report: operator mul_ln1118_200_fu_2043_p2 is absorbed into DSP mul_ln1118_200_fu_2043_p2.
DSP Report: Generating DSP mul_ln1118_181_fu_1717_p2, operation Mode is: A''*(B:0x158c7).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_181_fu_1717_p2.
DSP Report: register data_9_V_read_5_reg_1091267_reg is absorbed into DSP mul_ln1118_181_fu_1717_p2.
DSP Report: operator mul_ln1118_181_fu_1717_p2 is absorbed into DSP mul_ln1118_181_fu_1717_p2.
DSP Report: Generating DSP tmp_419_reg_1091514_reg, operation Mode is: (A2*(B:0x16df))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP tmp_419_reg_1091514_reg.
DSP Report: register tmp_419_reg_1091514_reg is absorbed into DSP tmp_419_reg_1091514_reg.
DSP Report: operator mul_ln1118_560_fu_1917_p2 is absorbed into DSP tmp_419_reg_1091514_reg.
DSP Report: Generating DSP mul_ln1118_540_fu_1991_p2, operation Mode is: A2*(B:0x3ec5c).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_540_fu_1991_p2.
DSP Report: operator mul_ln1118_540_fu_1991_p2 is absorbed into DSP mul_ln1118_540_fu_1991_p2.
DSP Report: Generating DSP mul_ln1118_521_fu_1561_p2, operation Mode is: A2*(B:0x3fae6).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_521_fu_1561_p2.
DSP Report: operator mul_ln1118_521_fu_1561_p2 is absorbed into DSP mul_ln1118_521_fu_1561_p2.
DSP Report: Generating DSP mul_ln1118_462_fu_1856_p2, operation Mode is: A''*(B:0x3f7b9).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_462_fu_1856_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_462_fu_1856_p2.
DSP Report: operator mul_ln1118_462_fu_1856_p2 is absorbed into DSP mul_ln1118_462_fu_1856_p2.
DSP Report: Generating DSP mul_ln1118_443_fu_1795_p2, operation Mode is: A''*(B:0x3fcba).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_443_fu_1795_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_443_fu_1795_p2.
DSP Report: operator mul_ln1118_443_fu_1795_p2 is absorbed into DSP mul_ln1118_443_fu_1795_p2.
DSP Report: Generating DSP mul_ln1118_461_fu_1538_p2, operation Mode is: A''*(B:0x2d5).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_461_fu_1538_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_461_fu_1538_p2.
DSP Report: operator mul_ln1118_461_fu_1538_p2 is absorbed into DSP mul_ln1118_461_fu_1538_p2.
DSP Report: Generating DSP mul_ln1118_442_fu_1710_p2, operation Mode is: A''*(B:0x3f6d1).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_442_fu_1710_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_442_fu_1710_p2.
DSP Report: operator mul_ln1118_442_fu_1710_p2 is absorbed into DSP mul_ln1118_442_fu_1710_p2.
DSP Report: Generating DSP mul_ln1118_539_fu_1685_p2, operation Mode is: A2*(B:0x1350).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_539_fu_1685_p2.
DSP Report: operator mul_ln1118_539_fu_1685_p2 is absorbed into DSP mul_ln1118_539_fu_1685_p2.
DSP Report: Generating DSP mul_ln1118_520_fu_1836_p2, operation Mode is: A2*(B:0xf47).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_520_fu_1836_p2.
DSP Report: operator mul_ln1118_520_fu_1836_p2 is absorbed into DSP mul_ln1118_520_fu_1836_p2.
DSP Report: Generating DSP mul_ln1118_559_fu_1633_p2, operation Mode is: A''*(B:0x409f).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_559_fu_1633_p2.
DSP Report: register sext_ln1118_270_reg_1091472_reg is absorbed into DSP mul_ln1118_559_fu_1633_p2.
DSP Report: operator mul_ln1118_559_fu_1633_p2 is absorbed into DSP mul_ln1118_559_fu_1633_p2.
DSP Report: Generating DSP mul_ln1118_460_fu_1593_p2, operation Mode is: A''*(B:0x3eea9).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_460_fu_1593_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_460_fu_1593_p2.
DSP Report: operator mul_ln1118_460_fu_1593_p2 is absorbed into DSP mul_ln1118_460_fu_1593_p2.
DSP Report: Generating DSP mul_ln1118_441_fu_1709_p2, operation Mode is: A''*(B:0x784).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_441_fu_1709_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_441_fu_1709_p2.
DSP Report: operator mul_ln1118_441_fu_1709_p2 is absorbed into DSP mul_ln1118_441_fu_1709_p2.
DSP Report: Generating DSP tmp_407_reg_1091462_reg, operation Mode is: (A2*(B:0x3fc29))'.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP tmp_407_reg_1091462_reg.
DSP Report: register tmp_407_reg_1091462_reg is absorbed into DSP tmp_407_reg_1091462_reg.
DSP Report: operator mul_ln1118_541_fu_1716_p2 is absorbed into DSP tmp_407_reg_1091462_reg.
DSP Report: Generating DSP tmp_395_reg_1091442_reg, operation Mode is: (A2*(B:0x9a8))'.
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP tmp_395_reg_1091442_reg.
DSP Report: register tmp_395_reg_1091442_reg is absorbed into DSP tmp_395_reg_1091442_reg.
DSP Report: operator mul_ln1118_522_fu_1919_p2 is absorbed into DSP tmp_395_reg_1091442_reg.
DSP Report: Generating DSP tmp_420_reg_1091519_reg, operation Mode is: (A2*(B:0x3ff37))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP tmp_420_reg_1091519_reg.
DSP Report: register tmp_420_reg_1091519_reg is absorbed into DSP tmp_420_reg_1091519_reg.
DSP Report: operator mul_ln1118_561_fu_1918_p2 is absorbed into DSP tmp_420_reg_1091519_reg.
DSP Report: Generating DSP tmp_418_reg_1091509_reg, operation Mode is: (A2*(B:0x3f795))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP tmp_418_reg_1091509_reg.
DSP Report: register tmp_418_reg_1091509_reg is absorbed into DSP tmp_418_reg_1091509_reg.
DSP Report: operator mul_ln1118_558_fu_1640_p2 is absorbed into DSP tmp_418_reg_1091509_reg.
DSP Report: Generating DSP mul_ln1118_538_fu_1840_p2, operation Mode is: A''*(B:0x3ffbd).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_538_fu_1840_p2.
DSP Report: register data_27_V_read_2_reg_1091076_reg is absorbed into DSP mul_ln1118_538_fu_1840_p2.
DSP Report: operator mul_ln1118_538_fu_1840_p2 is absorbed into DSP mul_ln1118_538_fu_1840_p2.
DSP Report: Generating DSP mul_ln1118_519_fu_1678_p2, operation Mode is: A''*(B:0x3ecaf).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_519_fu_1678_p2.
DSP Report: register data_26_V_read_2_reg_1091085_reg is absorbed into DSP mul_ln1118_519_fu_1678_p2.
DSP Report: operator mul_ln1118_519_fu_1678_p2 is absorbed into DSP mul_ln1118_519_fu_1678_p2.
DSP Report: Generating DSP mul_ln1118_459_fu_2038_p2, operation Mode is: A''*(B:0x5e1).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_459_fu_2038_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_459_fu_2038_p2.
DSP Report: operator mul_ln1118_459_fu_2038_p2 is absorbed into DSP mul_ln1118_459_fu_2038_p2.
DSP Report: Generating DSP mul_ln1118_440_fu_1708_p2, operation Mode is: A''*(B:0xfb5).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_440_fu_1708_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_440_fu_1708_p2.
DSP Report: operator mul_ln1118_440_fu_1708_p2 is absorbed into DSP mul_ln1118_440_fu_1708_p2.
DSP Report: Generating DSP tmp_417_reg_1091504_reg, operation Mode is: (A2*(B:0x3e4ba))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP tmp_417_reg_1091504_reg.
DSP Report: register tmp_417_reg_1091504_reg is absorbed into DSP tmp_417_reg_1091504_reg.
DSP Report: operator mul_ln1118_557_fu_1929_p2 is absorbed into DSP tmp_417_reg_1091504_reg.
DSP Report: Generating DSP trunc_ln708_169_reg_1091457_reg, operation Mode is: (A2*(B:0x78f))'.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP trunc_ln708_169_reg_1091457_reg.
DSP Report: register trunc_ln708_169_reg_1091457_reg is absorbed into DSP trunc_ln708_169_reg_1091457_reg.
DSP Report: operator mul_ln1118_537_fu_1989_p2 is absorbed into DSP trunc_ln708_169_reg_1091457_reg.
DSP Report: Generating DSP mul_ln1118_518_fu_1712_p2, operation Mode is: A''*(B:0x1659a).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_518_fu_1712_p2.
DSP Report: register data_26_V_read_2_reg_1091085_reg is absorbed into DSP mul_ln1118_518_fu_1712_p2.
DSP Report: operator mul_ln1118_518_fu_1712_p2 is absorbed into DSP mul_ln1118_518_fu_1712_p2.
DSP Report: Generating DSP mul_ln1118_518_fu_1712_p2, operation Mode is: C'+A''*(B:0x1659a).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_518_fu_1712_p2.
DSP Report: register data_26_V_read_2_reg_1091085_reg is absorbed into DSP mul_ln1118_518_fu_1712_p2.
DSP Report: register mul_ln1118_518_fu_1712_p2 is absorbed into DSP mul_ln1118_518_fu_1712_p2.
DSP Report: operator mul_ln1118_518_fu_1712_p2 is absorbed into DSP mul_ln1118_518_fu_1712_p2.
DSP Report: operator mul_ln1118_518_fu_1712_p2 is absorbed into DSP mul_ln1118_518_fu_1712_p2.
DSP Report: Generating DSP mul_ln1118_458_fu_1530_p2, operation Mode is: A''*(B:0x3f60f).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_458_fu_1530_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_458_fu_1530_p2.
DSP Report: operator mul_ln1118_458_fu_1530_p2 is absorbed into DSP mul_ln1118_458_fu_1530_p2.
DSP Report: Generating DSP mul_ln1118_439_fu_2041_p2, operation Mode is: A''*(B:0x3d995).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_439_fu_2041_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_439_fu_2041_p2.
DSP Report: operator mul_ln1118_439_fu_2041_p2 is absorbed into DSP mul_ln1118_439_fu_2041_p2.
DSP Report: Generating DSP mul_ln1118_99_fu_1627_p2, operation Mode is: A''*(B:0x3fd56).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_99_fu_1627_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_99_fu_1627_p2.
DSP Report: operator mul_ln1118_99_fu_1627_p2 is absorbed into DSP mul_ln1118_99_fu_1627_p2.
DSP Report: Generating DSP mul_ln1118_82_fu_1670_p2, operation Mode is: A''*(B:0x38b9a).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_82_fu_1670_p2.
DSP Report: register data_3_V_read_5_reg_1091323_reg is absorbed into DSP mul_ln1118_82_fu_1670_p2.
DSP Report: operator mul_ln1118_82_fu_1670_p2 is absorbed into DSP mul_ln1118_82_fu_1670_p2.
DSP Report: Generating DSP mul_ln1118_133_fu_1922_p2, operation Mode is: A2*(B:0x3f7e3).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_133_fu_1922_p2.
DSP Report: operator mul_ln1118_133_fu_1922_p2 is absorbed into DSP mul_ln1118_133_fu_1922_p2.
DSP Report: Generating DSP mul_ln1118_457_fu_1698_p2, operation Mode is: A''*(B:0x5cb).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_457_fu_1698_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_457_fu_1698_p2.
DSP Report: operator mul_ln1118_457_fu_1698_p2 is absorbed into DSP mul_ln1118_457_fu_1698_p2.
DSP Report: Generating DSP mul_ln1118_438_fu_1706_p2, operation Mode is: A''*(B:0x3fd6b).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_438_fu_1706_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_438_fu_1706_p2.
DSP Report: operator mul_ln1118_438_fu_1706_p2 is absorbed into DSP mul_ln1118_438_fu_1706_p2.
DSP Report: Generating DSP mul_ln1118_536_fu_2035_p2, operation Mode is: A2*(B:0x3fceb).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_536_fu_2035_p2.
DSP Report: operator mul_ln1118_536_fu_2035_p2 is absorbed into DSP mul_ln1118_536_fu_2035_p2.
DSP Report: Generating DSP mul_ln1118_517_fu_1623_p2, operation Mode is: A2*(B:0x68).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_517_fu_1623_p2.
DSP Report: operator mul_ln1118_517_fu_1623_p2 is absorbed into DSP mul_ln1118_517_fu_1623_p2.
DSP Report: Generating DSP tmp_416_reg_1091499_reg, operation Mode is: (A2*(B:0x3f0e6))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP tmp_416_reg_1091499_reg.
DSP Report: register tmp_416_reg_1091499_reg is absorbed into DSP tmp_416_reg_1091499_reg.
DSP Report: operator mul_ln1118_556_fu_1626_p2 is absorbed into DSP tmp_416_reg_1091499_reg.
DSP Report: Generating DSP mul_ln1118_463_fu_1857_p2, operation Mode is: A''*(B:0x2b7).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_463_fu_1857_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_463_fu_1857_p2.
DSP Report: operator mul_ln1118_463_fu_1857_p2 is absorbed into DSP mul_ln1118_463_fu_1857_p2.
DSP Report: Generating DSP tmp_408_reg_1091467_reg, operation Mode is: (A2*(B:0x708))'.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP tmp_408_reg_1091467_reg.
DSP Report: register tmp_408_reg_1091467_reg is absorbed into DSP tmp_408_reg_1091467_reg.
DSP Report: operator mul_ln1118_542_fu_1591_p2 is absorbed into DSP tmp_408_reg_1091467_reg.
DSP Report: Generating DSP mul_ln1118_523_fu_1548_p2, operation Mode is: A''*(B:0x3e6a0).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_523_fu_1548_p2.
DSP Report: register data_26_V_read_2_reg_1091085_reg is absorbed into DSP mul_ln1118_523_fu_1548_p2.
DSP Report: operator mul_ln1118_523_fu_1548_p2 is absorbed into DSP mul_ln1118_523_fu_1548_p2.
DSP Report: Generating DSP tmp_421_reg_1091524_reg, operation Mode is: (A2*(B:0x289))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP tmp_421_reg_1091524_reg.
DSP Report: register tmp_421_reg_1091524_reg is absorbed into DSP tmp_421_reg_1091524_reg.
DSP Report: operator mul_ln1118_562_fu_2084_p2 is absorbed into DSP tmp_421_reg_1091524_reg.
DSP Report: Generating DSP trunc_ln708_168_reg_1091452_reg, operation Mode is: (A2*(B:0x3f2fb))'.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP trunc_ln708_168_reg_1091452_reg.
DSP Report: register trunc_ln708_168_reg_1091452_reg is absorbed into DSP trunc_ln708_168_reg_1091452_reg.
DSP Report: operator mul_ln1118_535_fu_1577_p2 is absorbed into DSP trunc_ln708_168_reg_1091452_reg.
DSP Report: Generating DSP mul_ln1118_516_fu_1614_p2, operation Mode is: A''*(B:0x3c7ee).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_516_fu_1614_p2.
DSP Report: register data_26_V_read_2_reg_1091085_reg is absorbed into DSP mul_ln1118_516_fu_1614_p2.
DSP Report: operator mul_ln1118_516_fu_1614_p2 is absorbed into DSP mul_ln1118_516_fu_1614_p2.
DSP Report: Generating DSP mul_ln1118_555_fu_1722_p2, operation Mode is: A2*(B:0x1b3fb).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_555_fu_1722_p2.
DSP Report: operator mul_ln1118_555_fu_1722_p2 is absorbed into DSP mul_ln1118_555_fu_1722_p2.
DSP Report: Generating DSP mul_ln1118_555_fu_1722_p2, operation Mode is: C'+A2*(B:0x1b3fb).
DSP Report: register mul_ln1118_555_fu_1722_p2 is absorbed into DSP mul_ln1118_555_fu_1722_p2.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_555_fu_1722_p2.
DSP Report: operator mul_ln1118_555_fu_1722_p2 is absorbed into DSP mul_ln1118_555_fu_1722_p2.
DSP Report: operator mul_ln1118_555_fu_1722_p2 is absorbed into DSP mul_ln1118_555_fu_1722_p2.
DSP Report: Generating DSP mul_ln1118_456_fu_1872_p2, operation Mode is: A''*(B:0x3b1c4).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_456_fu_1872_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_456_fu_1872_p2.
DSP Report: operator mul_ln1118_456_fu_1872_p2 is absorbed into DSP mul_ln1118_456_fu_1872_p2.
DSP Report: Generating DSP mul_ln1118_437_fu_1642_p2, operation Mode is: A''*(B:0x3da5c).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_437_fu_1642_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_437_fu_1642_p2.
DSP Report: operator mul_ln1118_437_fu_1642_p2 is absorbed into DSP mul_ln1118_437_fu_1642_p2.
DSP Report: Generating DSP mul_ln1118_554_fu_1565_p2, operation Mode is: A2*(B:0x334).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_554_fu_1565_p2.
DSP Report: operator mul_ln1118_554_fu_1565_p2 is absorbed into DSP mul_ln1118_554_fu_1565_p2.
DSP Report: Generating DSP mul_ln1118_534_fu_1610_p2, operation Mode is: A2*(B:0x158f).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_534_fu_1610_p2.
DSP Report: operator mul_ln1118_534_fu_1610_p2 is absorbed into DSP mul_ln1118_534_fu_1610_p2.
DSP Report: Generating DSP mul_ln1118_436_fu_1704_p2, operation Mode is: A''*(B:0x3fea3).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_436_fu_1704_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_436_fu_1704_p2.
DSP Report: operator mul_ln1118_436_fu_1704_p2 is absorbed into DSP mul_ln1118_436_fu_1704_p2.
DSP Report: Generating DSP tmp_414_reg_1091494_reg, operation Mode is: (A2*(B:0x3f006))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP tmp_414_reg_1091494_reg.
DSP Report: register tmp_414_reg_1091494_reg is absorbed into DSP tmp_414_reg_1091494_reg.
DSP Report: operator mul_ln1118_553_fu_1869_p2 is absorbed into DSP tmp_414_reg_1091494_reg.
DSP Report: Generating DSP mul_ln1118_533_fu_1609_p2, operation Mode is: A2*(B:0x3faab).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_533_fu_1609_p2.
DSP Report: operator mul_ln1118_533_fu_1609_p2 is absorbed into DSP mul_ln1118_533_fu_1609_p2.
DSP Report: Generating DSP mul_ln1118_514_fu_1694_p2, operation Mode is: A2*(B:0x3f658).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_514_fu_1694_p2.
DSP Report: operator mul_ln1118_514_fu_1694_p2 is absorbed into DSP mul_ln1118_514_fu_1694_p2.
DSP Report: Generating DSP mul_ln1118_454_fu_1947_p2, operation Mode is: A''*(B:0xa7d).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_454_fu_1947_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_454_fu_1947_p2.
DSP Report: operator mul_ln1118_454_fu_1947_p2 is absorbed into DSP mul_ln1118_454_fu_1947_p2.
DSP Report: Generating DSP mul_ln1118_435_fu_1682_p2, operation Mode is: A''*(B:0x3fd69).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_435_fu_1682_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_435_fu_1682_p2.
DSP Report: operator mul_ln1118_435_fu_1682_p2 is absorbed into DSP mul_ln1118_435_fu_1682_p2.
DSP Report: Generating DSP trunc_ln708_167_reg_1091447_reg, operation Mode is: (A2*(B:0x3fda2))'.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP trunc_ln708_167_reg_1091447_reg.
DSP Report: register trunc_ln708_167_reg_1091447_reg is absorbed into DSP trunc_ln708_167_reg_1091447_reg.
DSP Report: operator mul_ln1118_532_fu_1855_p2 is absorbed into DSP trunc_ln708_167_reg_1091447_reg.
DSP Report: Generating DSP mul_ln1118_513_fu_1688_p2, operation Mode is: A''*(B:0x3a3dd).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_513_fu_1688_p2.
DSP Report: register data_26_V_read_2_reg_1091085_reg is absorbed into DSP mul_ln1118_513_fu_1688_p2.
DSP Report: operator mul_ln1118_513_fu_1688_p2 is absorbed into DSP mul_ln1118_513_fu_1688_p2.
DSP Report: Generating DSP mul_ln1118_552_fu_1563_p2, operation Mode is: A2*(B:0x3714a).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_552_fu_1563_p2.
DSP Report: operator mul_ln1118_552_fu_1563_p2 is absorbed into DSP mul_ln1118_552_fu_1563_p2.
DSP Report: Generating DSP mul_ln1118_444_fu_1761_p2, operation Mode is: A''*(B:0x1e1).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_444_fu_1761_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_444_fu_1761_p2.
DSP Report: operator mul_ln1118_444_fu_1761_p2 is absorbed into DSP mul_ln1118_444_fu_1761_p2.
DSP Report: Generating DSP mul_ln1118_453_fu_1703_p2, operation Mode is: A''*(B:0x3f3fc).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_453_fu_1703_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_453_fu_1703_p2.
DSP Report: operator mul_ln1118_453_fu_1703_p2 is absorbed into DSP mul_ln1118_453_fu_1703_p2.
DSP Report: Generating DSP mul_ln1118_434_fu_2018_p2, operation Mode is: A''*(B:0x3e9c1).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_434_fu_2018_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_434_fu_2018_p2.
DSP Report: operator mul_ln1118_434_fu_2018_p2 is absorbed into DSP mul_ln1118_434_fu_2018_p2.
DSP Report: Generating DSP tmp_170_reg_1091387_reg, operation Mode is: (A2*(B:0x26e))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP tmp_170_reg_1091387_reg.
DSP Report: register tmp_170_reg_1091387_reg is absorbed into DSP tmp_170_reg_1091387_reg.
DSP Report: operator mul_ln1118_130_fu_1861_p2 is absorbed into DSP tmp_170_reg_1091387_reg.
DSP Report: Generating DSP mul_ln1118_96_fu_1695_p2, operation Mode is: A''*(B:0x3ff98).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_96_fu_1695_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_96_fu_1695_p2.
DSP Report: operator mul_ln1118_96_fu_1695_p2 is absorbed into DSP mul_ln1118_96_fu_1695_p2.
DSP Report: Generating DSP mul_ln1118_79_fu_2008_p2, operation Mode is: A''*(B:0xd9).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_79_fu_2008_p2.
DSP Report: register data_3_V_read_5_reg_1091323_reg is absorbed into DSP mul_ln1118_79_fu_2008_p2.
DSP Report: operator mul_ln1118_79_fu_2008_p2 is absorbed into DSP mul_ln1118_79_fu_2008_p2.
DSP Report: Generating DSP mul_ln1118_563_fu_1952_p2, operation Mode is: A''*(B:0x77d1).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_563_fu_1952_p2.
DSP Report: register sext_ln1118_270_reg_1091472_reg is absorbed into DSP mul_ln1118_563_fu_1952_p2.
DSP Report: operator mul_ln1118_563_fu_1952_p2 is absorbed into DSP mul_ln1118_563_fu_1952_p2.
DSP Report: Generating DSP mul_ln1118_543_fu_1948_p2, operation Mode is: A''*(B:0x3cc5e).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_543_fu_1948_p2.
DSP Report: register data_27_V_read_2_reg_1091076_reg is absorbed into DSP mul_ln1118_543_fu_1948_p2.
DSP Report: operator mul_ln1118_543_fu_1948_p2 is absorbed into DSP mul_ln1118_543_fu_1948_p2.
DSP Report: Generating DSP tmp_413_reg_1091489_reg, operation Mode is: (A2*(B:0x3f392))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP tmp_413_reg_1091489_reg.
DSP Report: register tmp_413_reg_1091489_reg is absorbed into DSP tmp_413_reg_1091489_reg.
DSP Report: operator mul_ln1118_551_fu_1892_p2 is absorbed into DSP tmp_413_reg_1091489_reg.
DSP Report: Generating DSP mul_ln1118_512_fu_1820_p2, operation Mode is: A''*(B:0x152d).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_512_fu_1820_p2.
DSP Report: register data_26_V_read_2_reg_1091085_reg is absorbed into DSP mul_ln1118_512_fu_1820_p2.
DSP Report: operator mul_ln1118_512_fu_1820_p2 is absorbed into DSP mul_ln1118_512_fu_1820_p2.
DSP Report: Generating DSP mul_ln1118_452_fu_2016_p2, operation Mode is: A''*(B:0x3f977).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_452_fu_2016_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_452_fu_2016_p2.
DSP Report: operator mul_ln1118_452_fu_2016_p2 is absorbed into DSP mul_ln1118_452_fu_2016_p2.
DSP Report: Generating DSP mul_ln1118_433_fu_2017_p2, operation Mode is: A''*(B:0x3f7fd).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_433_fu_2017_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_433_fu_2017_p2.
DSP Report: operator mul_ln1118_433_fu_2017_p2 is absorbed into DSP mul_ln1118_433_fu_2017_p2.
DSP Report: Generating DSP mul_ln1118_95_fu_1969_p2, operation Mode is: A''*(B:0x1ec).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_95_fu_1969_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_95_fu_1969_p2.
DSP Report: operator mul_ln1118_95_fu_1969_p2 is absorbed into DSP mul_ln1118_95_fu_1969_p2.
DSP Report: Generating DSP mul_ln1118_78_fu_2061_p2, operation Mode is: A''*(B:0x393e7).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_78_fu_2061_p2.
DSP Report: register data_3_V_read_5_reg_1091323_reg is absorbed into DSP mul_ln1118_78_fu_2061_p2.
DSP Report: operator mul_ln1118_78_fu_2061_p2 is absorbed into DSP mul_ln1118_78_fu_2061_p2.
DSP Report: Generating DSP mul_ln1118_129_fu_2078_p2, operation Mode is: A2*(B:0x37af).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_129_fu_2078_p2.
DSP Report: operator mul_ln1118_129_fu_2078_p2 is absorbed into DSP mul_ln1118_129_fu_2078_p2.
DSP Report: Generating DSP mul_ln1118_531_fu_1745_p2, operation Mode is: A''*(B:0x3a62a).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_531_fu_1745_p2.
DSP Report: register data_27_V_read_2_reg_1091076_reg is absorbed into DSP mul_ln1118_531_fu_1745_p2.
DSP Report: operator mul_ln1118_531_fu_1745_p2 is absorbed into DSP mul_ln1118_531_fu_1745_p2.
DSP Report: Generating DSP trunc_ln708_163_reg_1091437_reg, operation Mode is: (A2*(B:0xf48))'.
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP trunc_ln708_163_reg_1091437_reg.
DSP Report: register trunc_ln708_163_reg_1091437_reg is absorbed into DSP trunc_ln708_163_reg_1091437_reg.
DSP Report: operator mul_ln1118_511_fu_1669_p2 is absorbed into DSP trunc_ln708_163_reg_1091437_reg.
DSP Report: Generating DSP mul_ln1118_550_fu_1739_p2, operation Mode is: A2*(B:0x1187c).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_550_fu_1739_p2.
DSP Report: operator mul_ln1118_550_fu_1739_p2 is absorbed into DSP mul_ln1118_550_fu_1739_p2.
DSP Report: Generating DSP mul_ln1118_465_fu_1589_p2, operation Mode is: A''*(B:0x3f2fa).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_465_fu_1589_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_465_fu_1589_p2.
DSP Report: operator mul_ln1118_465_fu_1589_p2 is absorbed into DSP mul_ln1118_465_fu_1589_p2.
DSP Report: Generating DSP mul_ln1118_445_fu_1894_p2, operation Mode is: A''*(B:0x3fe58).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_445_fu_1894_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_445_fu_1894_p2.
DSP Report: operator mul_ln1118_445_fu_1894_p2 is absorbed into DSP mul_ln1118_445_fu_1894_p2.
DSP Report: Generating DSP mul_ln1118_451_fu_2048_p2, operation Mode is: A''*(B:0x3dca7).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_451_fu_2048_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_451_fu_2048_p2.
DSP Report: operator mul_ln1118_451_fu_2048_p2 is absorbed into DSP mul_ln1118_451_fu_2048_p2.
DSP Report: Generating DSP mul_ln1118_432_fu_1537_p2, operation Mode is: A''*(B:0x3e390).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_432_fu_1537_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_432_fu_1537_p2.
DSP Report: operator mul_ln1118_432_fu_1537_p2 is absorbed into DSP mul_ln1118_432_fu_1537_p2.
DSP Report: Generating DSP tmp_412_reg_1091484_reg, operation Mode is: (A2*(B:0x3f40d))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP tmp_412_reg_1091484_reg.
DSP Report: register tmp_412_reg_1091484_reg is absorbed into DSP tmp_412_reg_1091484_reg.
DSP Report: operator mul_ln1118_549_fu_1832_p2 is absorbed into DSP tmp_412_reg_1091484_reg.
DSP Report: Generating DSP mul_ln1118_530_fu_1912_p2, operation Mode is: A2*(B:0xd82).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_530_fu_1912_p2.
DSP Report: operator mul_ln1118_530_fu_1912_p2 is absorbed into DSP mul_ln1118_530_fu_1912_p2.
DSP Report: Generating DSP mul_ln1118_510_fu_1760_p2, operation Mode is: A2*(B:0x3ffd2).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_510_fu_1760_p2.
DSP Report: operator mul_ln1118_510_fu_1760_p2 is absorbed into DSP mul_ln1118_510_fu_1760_p2.
DSP Report: Generating DSP mul_ln1118_450_fu_1810_p2, operation Mode is: A''*(B:0x25a).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_450_fu_1810_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_450_fu_1810_p2.
DSP Report: operator mul_ln1118_450_fu_1810_p2 is absorbed into DSP mul_ln1118_450_fu_1810_p2.
DSP Report: Generating DSP mul_ln1118_431_fu_2015_p2, operation Mode is: A''*(B:0x3ea69).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_431_fu_2015_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_431_fu_2015_p2.
DSP Report: operator mul_ln1118_431_fu_2015_p2 is absorbed into DSP mul_ln1118_431_fu_2015_p2.
DSP Report: Generating DSP tmp_422_reg_1091529_reg, operation Mode is: (A2*(B:0xaee))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP tmp_422_reg_1091529_reg.
DSP Report: register tmp_422_reg_1091529_reg is absorbed into DSP tmp_422_reg_1091529_reg.
DSP Report: operator mul_ln1118_564_fu_1867_p2 is absorbed into DSP tmp_422_reg_1091529_reg.
DSP Report: Generating DSP mul_ln1118_544_fu_2072_p2, operation Mode is: A2*(B:0x3ffd2).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_544_fu_2072_p2.
DSP Report: operator mul_ln1118_544_fu_2072_p2 is absorbed into DSP mul_ln1118_544_fu_2072_p2.
DSP Report: Generating DSP mul_ln1118_525_fu_1702_p2, operation Mode is: A2*(B:0xc67).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_525_fu_1702_p2.
DSP Report: operator mul_ln1118_525_fu_1702_p2 is absorbed into DSP mul_ln1118_525_fu_1702_p2.
DSP Report: Generating DSP mul_ln1118_93_fu_2036_p2, operation Mode is: A''*(B:0xa3f).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_93_fu_2036_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_93_fu_2036_p2.
DSP Report: operator mul_ln1118_93_fu_2036_p2 is absorbed into DSP mul_ln1118_93_fu_2036_p2.
DSP Report: Generating DSP mul_ln1118_76_fu_1941_p2, operation Mode is: A''*(B:0x3c7e4).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_76_fu_1941_p2.
DSP Report: register data_3_V_read_5_reg_1091323_reg is absorbed into DSP mul_ln1118_76_fu_1941_p2.
DSP Report: operator mul_ln1118_76_fu_1941_p2 is absorbed into DSP mul_ln1118_76_fu_1941_p2.
DSP Report: Generating DSP mul_ln1118_127_fu_1845_p2, operation Mode is: A2*(B:0x7247).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_127_fu_1845_p2.
DSP Report: operator mul_ln1118_127_fu_1845_p2 is absorbed into DSP mul_ln1118_127_fu_1845_p2.
DSP Report: Generating DSP tmp_411_reg_1091479_reg, operation Mode is: (A2*(B:0x13de))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP tmp_411_reg_1091479_reg.
DSP Report: register tmp_411_reg_1091479_reg is absorbed into DSP tmp_411_reg_1091479_reg.
DSP Report: operator mul_ln1118_548_fu_2052_p2 is absorbed into DSP tmp_411_reg_1091479_reg.
DSP Report: Generating DSP mul_ln1118_529_fu_1778_p2, operation Mode is: A''*(B:0x30c57).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_529_fu_1778_p2.
DSP Report: register data_27_V_read_2_reg_1091076_reg is absorbed into DSP mul_ln1118_529_fu_1778_p2.
DSP Report: operator mul_ln1118_529_fu_1778_p2 is absorbed into DSP mul_ln1118_529_fu_1778_p2.
DSP Report: Generating DSP mul_ln1118_509_fu_1584_p2, operation Mode is: A''*(B:0x3ee6f).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_509_fu_1584_p2.
DSP Report: register data_26_V_read_2_reg_1091085_reg is absorbed into DSP mul_ln1118_509_fu_1584_p2.
DSP Report: operator mul_ln1118_509_fu_1584_p2 is absorbed into DSP mul_ln1118_509_fu_1584_p2.
DSP Report: Generating DSP mul_ln1118_449_fu_1707_p2, operation Mode is: A''*(B:0x272b).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_449_fu_1707_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_449_fu_1707_p2.
DSP Report: operator mul_ln1118_449_fu_1707_p2 is absorbed into DSP mul_ln1118_449_fu_1707_p2.
DSP Report: Generating DSP mul_ln1118_430_fu_1592_p2, operation Mode is: A''*(B:0x22ce).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_430_fu_1592_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_430_fu_1592_p2.
DSP Report: operator mul_ln1118_430_fu_1592_p2 is absorbed into DSP mul_ln1118_430_fu_1592_p2.
DSP Report: Generating DSP mul_ln1118_528_fu_1540_p2, operation Mode is: A''*(B:0x3d81f).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_528_fu_1540_p2.
DSP Report: register data_27_V_read_2_reg_1091076_reg is absorbed into DSP mul_ln1118_528_fu_1540_p2.
DSP Report: operator mul_ln1118_528_fu_1540_p2 is absorbed into DSP mul_ln1118_528_fu_1540_p2.
DSP Report: Generating DSP mul_ln1118_508_fu_1800_p2, operation Mode is: A''*(B:0x12680).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_508_fu_1800_p2.
DSP Report: register data_26_V_read_2_reg_1091085_reg is absorbed into DSP mul_ln1118_508_fu_1800_p2.
DSP Report: operator mul_ln1118_508_fu_1800_p2 is absorbed into DSP mul_ln1118_508_fu_1800_p2.
DSP Report: Generating DSP mul_ln1118_547_fu_1734_p2, operation Mode is: A2*(B:0x4011).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_547_fu_1734_p2.
DSP Report: operator mul_ln1118_547_fu_1734_p2 is absorbed into DSP mul_ln1118_547_fu_1734_p2.
DSP Report: Generating DSP mul_ln1118_448_fu_1748_p2, operation Mode is: A''*(B:0x1b29).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_448_fu_1748_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_448_fu_1748_p2.
DSP Report: operator mul_ln1118_448_fu_1748_p2 is absorbed into DSP mul_ln1118_448_fu_1748_p2.
DSP Report: Generating DSP mul_ln1118_429_fu_1841_p2, operation Mode is: A''*(B:0x137b).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_429_fu_1841_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_429_fu_1841_p2.
DSP Report: operator mul_ln1118_429_fu_1841_p2 is absorbed into DSP mul_ln1118_429_fu_1841_p2.
DSP Report: Generating DSP mul_ln1118_91_fu_1973_p2, operation Mode is: A''*(B:0x1d1f).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_91_fu_1973_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_91_fu_1973_p2.
DSP Report: operator mul_ln1118_91_fu_1973_p2 is absorbed into DSP mul_ln1118_91_fu_1973_p2.
DSP Report: Generating DSP mul_ln1118_74_fu_2054_p2, operation Mode is: A''*(B:0x3e605).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_74_fu_2054_p2.
DSP Report: register data_3_V_read_5_reg_1091323_reg is absorbed into DSP mul_ln1118_74_fu_2054_p2.
DSP Report: operator mul_ln1118_74_fu_2054_p2 is absorbed into DSP mul_ln1118_74_fu_2054_p2.
DSP Report: Generating DSP mul_ln1118_466_fu_1860_p2, operation Mode is: A''*(B:0x1c53).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_466_fu_1860_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_466_fu_1860_p2.
DSP Report: operator mul_ln1118_466_fu_1860_p2 is absorbed into DSP mul_ln1118_466_fu_1860_p2.
DSP Report: Generating DSP mul_ln1118_446_fu_1677_p2, operation Mode is: A''*(B:0x3fb4f).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_446_fu_1677_p2.
DSP Report: register data_22_V_read_2_reg_1091121_reg is absorbed into DSP mul_ln1118_446_fu_1677_p2.
DSP Report: operator mul_ln1118_446_fu_1677_p2 is absorbed into DSP mul_ln1118_446_fu_1677_p2.
DSP Report: Generating DSP mul_ln1118_527_fu_1573_p2, operation Mode is: A''*(B:0x3b9a5).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_527_fu_1573_p2.
DSP Report: register data_27_V_read_2_reg_1091076_reg is absorbed into DSP mul_ln1118_527_fu_1573_p2.
DSP Report: operator mul_ln1118_527_fu_1573_p2 is absorbed into DSP mul_ln1118_527_fu_1573_p2.
DSP Report: Generating DSP mul_ln1118_507_fu_2029_p2, operation Mode is: A''*(B:0x34b2).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_507_fu_2029_p2.
DSP Report: register data_26_V_read_2_reg_1091085_reg is absorbed into DSP mul_ln1118_507_fu_2029_p2.
DSP Report: operator mul_ln1118_507_fu_2029_p2 is absorbed into DSP mul_ln1118_507_fu_2029_p2.
DSP Report: Generating DSP mul_ln1118_546_fu_2067_p2, operation Mode is: A2*(B:0x382b6).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_546_fu_2067_p2.
DSP Report: operator mul_ln1118_546_fu_2067_p2 is absorbed into DSP mul_ln1118_546_fu_2067_p2.
DSP Report: Generating DSP mul_ln1118_447_fu_1781_p2, operation Mode is: A''*(B:0xe5a).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_447_fu_1781_p2.
DSP Report: register data_23_V_read_2_reg_1091111_reg is absorbed into DSP mul_ln1118_447_fu_1781_p2.
DSP Report: operator mul_ln1118_447_fu_1781_p2 is absorbed into DSP mul_ln1118_447_fu_1781_p2.
DSP Report: Generating DSP mul_ln1118_90_fu_2044_p2, operation Mode is: A''*(B:0x3f6b8).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_90_fu_2044_p2.
DSP Report: register data_4_V_read_5_reg_1091308_reg is absorbed into DSP mul_ln1118_90_fu_2044_p2.
DSP Report: operator mul_ln1118_90_fu_2044_p2 is absorbed into DSP mul_ln1118_90_fu_2044_p2.
DSP Report: Generating DSP mul_ln1118_73_fu_2070_p2, operation Mode is: A''*(B:0x3b6e).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_73_fu_2070_p2.
DSP Report: register data_3_V_read_5_reg_1091323_reg is absorbed into DSP mul_ln1118_73_fu_2070_p2.
DSP Report: operator mul_ln1118_73_fu_2070_p2 is absorbed into DSP mul_ln1118_73_fu_2070_p2.
DSP Report: Generating DSP mul_ln1118_124_fu_1738_p2, operation Mode is: A2*(B:0x28982).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_124_fu_1738_p2.
DSP Report: operator mul_ln1118_124_fu_1738_p2 is absorbed into DSP mul_ln1118_124_fu_1738_p2.
DSP Report: Generating DSP mul_ln1118_545_fu_1578_p2, operation Mode is: A2*(B:0x3ff0b).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_545_fu_1578_p2.
DSP Report: operator mul_ln1118_545_fu_1578_p2 is absorbed into DSP mul_ln1118_545_fu_1578_p2.
DSP Report: Generating DSP mul_ln1118_526_fu_1998_p2, operation Mode is: A2*(B:0x57a).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_526_fu_1998_p2.
DSP Report: operator mul_ln1118_526_fu_1998_p2 is absorbed into DSP mul_ln1118_526_fu_1998_p2.
DSP Report: Generating DSP mul_ln1118_565_fu_1895_p2, operation Mode is: A''*(B:0x3a5ce).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_565_fu_1895_p2.
DSP Report: register sext_ln1118_270_reg_1091472_reg is absorbed into DSP mul_ln1118_565_fu_1895_p2.
DSP Report: operator mul_ln1118_565_fu_1895_p2 is absorbed into DSP mul_ln1118_565_fu_1895_p2.
DSP Debug: swapped A/B pins for adder 0x50a0c0a0
DSP Debug: swapped A/B pins for adder 0x5165de30
DSP Debug: swapped A/B pins for adder 0x43b19160
DSP Debug: swapped A/B pins for adder 0x467ed5c0
DSP Debug: swapped A/B pins for adder 0x4471d5e0
DSP Debug: swapped A/B pins for adder 0x4f2a7860
DSP Debug: swapped A/B pins for adder 0x4fcf2f80
DSP Debug: swapped A/B pins for adder 0x438b3840
DSP Debug: swapped A/B pins for adder 0x567db840
DSP Debug: swapped A/B pins for adder 0x477555e0
DSP Report: Generating DSP mul_ln1118_8_fu_678_p2, operation Mode is: A*(B:0x1abc6).
DSP Report: operator mul_ln1118_8_fu_678_p2 is absorbed into DSP mul_ln1118_8_fu_678_p2.
DSP Report: Generating DSP mul_ln1118_fu_652_p2, operation Mode is: A*(B:0x2ae9e).
DSP Report: operator mul_ln1118_fu_652_p2 is absorbed into DSP mul_ln1118_fu_652_p2.
DSP Report: Generating DSP mul_ln1118_40_fu_706_p2, operation Mode is: A*(B:0x1f51e).
DSP Report: operator mul_ln1118_40_fu_706_p2 is absorbed into DSP mul_ln1118_40_fu_706_p2.
DSP Report: operator mul_ln1118_40_fu_706_p2 is absorbed into DSP mul_ln1118_40_fu_706_p2.
DSP Report: Generating DSP mul_ln1118_56_fu_661_p2, operation Mode is: A*(B:0x26e8d).
DSP Report: operator mul_ln1118_56_fu_661_p2 is absorbed into DSP mul_ln1118_56_fu_661_p2.
DSP Report: Generating DSP mul_ln1118_56_fu_661_p2, operation Mode is: C+A*(B:0x26e8d).
DSP Report: operator mul_ln1118_56_fu_661_p2 is absorbed into DSP mul_ln1118_56_fu_661_p2.
DSP Report: operator mul_ln1118_56_fu_661_p2 is absorbed into DSP mul_ln1118_56_fu_661_p2.
DSP Report: Generating DSP mul_ln1118_48_fu_615_p2, operation Mode is: A*(B:0x11a4a).
DSP Report: operator mul_ln1118_48_fu_615_p2 is absorbed into DSP mul_ln1118_48_fu_615_p2.
DSP Report: Generating DSP mul_ln1118_48_fu_615_p2, operation Mode is: C+A*(B:0x11a4a).
DSP Report: operator mul_ln1118_48_fu_615_p2 is absorbed into DSP mul_ln1118_48_fu_615_p2.
DSP Report: operator mul_ln1118_48_fu_615_p2 is absorbed into DSP mul_ln1118_48_fu_615_p2.
DSP Report: Generating DSP mul_ln1118_32_fu_631_p2, operation Mode is: A*(B:0x9548).
DSP Report: operator mul_ln1118_32_fu_631_p2 is absorbed into DSP mul_ln1118_32_fu_631_p2.
DSP Report: Generating DSP mul_ln1118_16_fu_715_p2, operation Mode is: A*(B:0x957c).
DSP Report: operator mul_ln1118_16_fu_715_p2 is absorbed into DSP mul_ln1118_16_fu_715_p2.
DSP Report: Generating DSP mul_ln1118_24_fu_666_p2, operation Mode is: A*(B:0x13486).
DSP Report: operator mul_ln1118_24_fu_666_p2 is absorbed into DSP mul_ln1118_24_fu_666_p2.
DSP Report: Generating DSP mul_ln1118_64_fu_637_p2, operation Mode is: A*(B:0x265ba).
DSP Report: operator mul_ln1118_64_fu_637_p2 is absorbed into DSP mul_ln1118_64_fu_637_p2.
DSP Report: Generating DSP mul_ln1118_72_fu_611_p2, operation Mode is: A*(B:0x39de1).
DSP Report: operator mul_ln1118_72_fu_611_p2 is absorbed into DSP mul_ln1118_72_fu_611_p2.
DSP Report: Generating DSP mul_ln1118_9_fu_672_p2, operation Mode is: A*(B:0x252e1).
DSP Report: operator mul_ln1118_9_fu_672_p2 is absorbed into DSP mul_ln1118_9_fu_672_p2.
DSP Report: Generating DSP mul_ln1118_9_fu_672_p2, operation Mode is: C+A*(B:0x252e1).
DSP Report: operator mul_ln1118_9_fu_672_p2 is absorbed into DSP mul_ln1118_9_fu_672_p2.
DSP Report: operator mul_ln1118_9_fu_672_p2 is absorbed into DSP mul_ln1118_9_fu_672_p2.
DSP Report: Generating DSP mul_ln1118_1_fu_712_p2, operation Mode is: A*(B:0x1d965).
DSP Report: operator mul_ln1118_1_fu_712_p2 is absorbed into DSP mul_ln1118_1_fu_712_p2.
DSP Report: operator mul_ln1118_1_fu_712_p2 is absorbed into DSP mul_ln1118_1_fu_712_p2.
DSP Report: Generating DSP mul_ln1118_41_fu_591_p2, operation Mode is: A*(B:0x1eddd).
DSP Report: operator mul_ln1118_41_fu_591_p2 is absorbed into DSP mul_ln1118_41_fu_591_p2.
DSP Report: operator mul_ln1118_41_fu_591_p2 is absorbed into DSP mul_ln1118_41_fu_591_p2.
DSP Report: Generating DSP mul_ln1118_57_fu_630_p2, operation Mode is: A*(B:0x14cb).
DSP Report: operator mul_ln1118_57_fu_630_p2 is absorbed into DSP mul_ln1118_57_fu_630_p2.
DSP Report: operator mul_ln1118_57_fu_630_p2 is absorbed into DSP mul_ln1118_57_fu_630_p2.
DSP Report: Generating DSP mul_ln1118_49_fu_691_p2, operation Mode is: A*(B:0x2637d).
DSP Report: operator mul_ln1118_49_fu_691_p2 is absorbed into DSP mul_ln1118_49_fu_691_p2.
DSP Report: Generating DSP mul_ln1118_49_fu_691_p2, operation Mode is: C+A*(B:0x2637d).
DSP Report: operator mul_ln1118_49_fu_691_p2 is absorbed into DSP mul_ln1118_49_fu_691_p2.
DSP Report: operator mul_ln1118_49_fu_691_p2 is absorbed into DSP mul_ln1118_49_fu_691_p2.
DSP Report: Generating DSP mul_ln1118_33_fu_643_p2, operation Mode is: A*(B:0x793e).
DSP Report: operator mul_ln1118_33_fu_643_p2 is absorbed into DSP mul_ln1118_33_fu_643_p2.
DSP Report: Generating DSP mul_ln1118_17_fu_647_p2, operation Mode is: A*(B:0x2c54a).
DSP Report: operator mul_ln1118_17_fu_647_p2 is absorbed into DSP mul_ln1118_17_fu_647_p2.
DSP Report: Generating DSP mul_ln1118_25_fu_699_p2, operation Mode is: A*(B:0x1ed5).
DSP Report: operator mul_ln1118_25_fu_699_p2 is absorbed into DSP mul_ln1118_25_fu_699_p2.
DSP Report: operator mul_ln1118_25_fu_699_p2 is absorbed into DSP mul_ln1118_25_fu_699_p2.
DSP Report: Generating DSP mul_ln1118_65_fu_665_p2, operation Mode is: A*(B:0xdd3d).
DSP Report: operator mul_ln1118_65_fu_665_p2 is absorbed into DSP mul_ln1118_65_fu_665_p2.
DSP Report: Generating DSP mul_ln1118_73_fu_572_p2, operation Mode is: A*(B:0xa178).
DSP Report: operator mul_ln1118_73_fu_572_p2 is absorbed into DSP mul_ln1118_73_fu_572_p2.
DSP Report: Generating DSP mul_ln1118_10_fu_614_p2, operation Mode is: A*(B:0x61c).
DSP Report: operator mul_ln1118_10_fu_614_p2 is absorbed into DSP mul_ln1118_10_fu_614_p2.
DSP Report: Generating DSP mul_ln1118_2_fu_654_p2, operation Mode is: A*(B:0x9d95).
DSP Report: operator mul_ln1118_2_fu_654_p2 is absorbed into DSP mul_ln1118_2_fu_654_p2.
DSP Report: Generating DSP mul_ln1118_42_fu_586_p2, operation Mode is: A*(B:0x7a5d).
DSP Report: operator mul_ln1118_42_fu_586_p2 is absorbed into DSP mul_ln1118_42_fu_586_p2.
DSP Report: operator mul_ln1118_42_fu_586_p2 is absorbed into DSP mul_ln1118_42_fu_586_p2.
DSP Report: Generating DSP mul_ln1118_66_fu_639_p2, operation Mode is: A*(B:0x12048).
DSP Report: operator mul_ln1118_66_fu_639_p2 is absorbed into DSP mul_ln1118_66_fu_639_p2.
DSP Report: operator mul_ln1118_66_fu_639_p2 is absorbed into DSP mul_ln1118_66_fu_639_p2.
DSP Report: Generating DSP mul_ln1118_58_fu_722_p2, operation Mode is: A*(B:0x154e5).
DSP Report: operator mul_ln1118_58_fu_722_p2 is absorbed into DSP mul_ln1118_58_fu_722_p2.
DSP Report: Generating DSP mul_ln1118_58_fu_722_p2, operation Mode is: C+A*(B:0x154e5).
DSP Report: operator mul_ln1118_58_fu_722_p2 is absorbed into DSP mul_ln1118_58_fu_722_p2.
DSP Report: operator mul_ln1118_58_fu_722_p2 is absorbed into DSP mul_ln1118_58_fu_722_p2.
DSP Report: Generating DSP mul_ln1118_50_fu_646_p2, operation Mode is: A*(B:0x3aee4).
DSP Report: operator mul_ln1118_50_fu_646_p2 is absorbed into DSP mul_ln1118_50_fu_646_p2.
DSP Report: Generating DSP mul_ln1118_34_fu_617_p2, operation Mode is: A*(B:0xc2ec).
DSP Report: operator mul_ln1118_34_fu_617_p2 is absorbed into DSP mul_ln1118_34_fu_617_p2.
DSP Report: Generating DSP mul_ln1118_18_fu_625_p2, operation Mode is: A*(B:0x28e58).
DSP Report: operator mul_ln1118_18_fu_625_p2 is absorbed into DSP mul_ln1118_18_fu_625_p2.
DSP Report: Generating DSP mul_ln1118_18_fu_625_p2, operation Mode is: C+A*(B:0x28e58).
DSP Report: operator mul_ln1118_18_fu_625_p2 is absorbed into DSP mul_ln1118_18_fu_625_p2.
DSP Report: operator mul_ln1118_18_fu_625_p2 is absorbed into DSP mul_ln1118_18_fu_625_p2.
DSP Report: Generating DSP mul_ln1118_26_fu_566_p2, operation Mode is: A*(B:0x2a876).
DSP Report: operator mul_ln1118_26_fu_566_p2 is absorbed into DSP mul_ln1118_26_fu_566_p2.
DSP Report: Generating DSP mul_ln1118_26_fu_566_p2, operation Mode is: C+A*(B:0x2a876).
DSP Report: operator mul_ln1118_26_fu_566_p2 is absorbed into DSP mul_ln1118_26_fu_566_p2.
DSP Report: operator mul_ln1118_26_fu_566_p2 is absorbed into DSP mul_ln1118_26_fu_566_p2.
DSP Report: Generating DSP mul_ln1118_74_fu_590_p2, operation Mode is: A*(B:0x633).
DSP Report: operator mul_ln1118_74_fu_590_p2 is absorbed into DSP mul_ln1118_74_fu_590_p2.
DSP Report: Generating DSP mul_ln1118_11_fu_658_p2, operation Mode is: A*(B:0x17175).
DSP Report: operator mul_ln1118_11_fu_658_p2 is absorbed into DSP mul_ln1118_11_fu_658_p2.
DSP Report: Generating DSP mul_ln1118_11_fu_658_p2, operation Mode is: C+A*(B:0x17175).
DSP Report: operator mul_ln1118_11_fu_658_p2 is absorbed into DSP mul_ln1118_11_fu_658_p2.
DSP Report: operator mul_ln1118_11_fu_658_p2 is absorbed into DSP mul_ln1118_11_fu_658_p2.
DSP Report: Generating DSP mul_ln1118_3_fu_714_p2, operation Mode is: A*(B:0x1f12a).
DSP Report: operator mul_ln1118_3_fu_714_p2 is absorbed into DSP mul_ln1118_3_fu_714_p2.
DSP Report: Generating DSP mul_ln1118_3_fu_714_p2, operation Mode is: C+A*(B:0x1f12a).
DSP Report: operator mul_ln1118_3_fu_714_p2 is absorbed into DSP mul_ln1118_3_fu_714_p2.
DSP Report: operator mul_ln1118_3_fu_714_p2 is absorbed into DSP mul_ln1118_3_fu_714_p2.
DSP Report: Generating DSP mul_ln1118_43_fu_573_p2, operation Mode is: A*(B:0x8bd7).
DSP Report: operator mul_ln1118_43_fu_573_p2 is absorbed into DSP mul_ln1118_43_fu_573_p2.
DSP Report: operator mul_ln1118_43_fu_573_p2 is absorbed into DSP mul_ln1118_43_fu_573_p2.
DSP Report: Generating DSP mul_ln1118_59_fu_589_p2, operation Mode is: A*(B:0x1444c).
DSP Report: operator mul_ln1118_59_fu_589_p2 is absorbed into DSP mul_ln1118_59_fu_589_p2.
DSP Report: operator mul_ln1118_59_fu_589_p2 is absorbed into DSP mul_ln1118_59_fu_589_p2.
DSP Report: Generating DSP mul_ln1118_51_fu_624_p2, operation Mode is: A*(B:0x17677).
DSP Report: operator mul_ln1118_51_fu_624_p2 is absorbed into DSP mul_ln1118_51_fu_624_p2.
DSP Report: Generating DSP mul_ln1118_35_fu_575_p2, operation Mode is: A*(B:0x3f8c6).
DSP Report: operator mul_ln1118_35_fu_575_p2 is absorbed into DSP mul_ln1118_35_fu_575_p2.
DSP Report: Generating DSP mul_ln1118_19_fu_603_p2, operation Mode is: A*(B:0x729e).
DSP Report: operator mul_ln1118_19_fu_603_p2 is absorbed into DSP mul_ln1118_19_fu_603_p2.
DSP Report: Generating DSP mul_ln1118_27_fu_594_p2, operation Mode is: A*(B:0xbb5f).
DSP Report: operator mul_ln1118_27_fu_594_p2 is absorbed into DSP mul_ln1118_27_fu_594_p2.
DSP Report: operator mul_ln1118_27_fu_594_p2 is absorbed into DSP mul_ln1118_27_fu_594_p2.
DSP Report: Generating DSP mul_ln1118_67_fu_608_p2, operation Mode is: A*(B:0xe50c).
DSP Report: operator mul_ln1118_67_fu_608_p2 is absorbed into DSP mul_ln1118_67_fu_608_p2.
DSP Report: Generating DSP mul_ln1118_75_fu_568_p2, operation Mode is: A*(B:0x39d8d).
DSP Report: operator mul_ln1118_75_fu_568_p2 is absorbed into DSP mul_ln1118_75_fu_568_p2.
DSP Report: Generating DSP mul_ln1118_12_fu_627_p2, operation Mode is: A*(B:0x3dbb7).
DSP Report: operator mul_ln1118_12_fu_627_p2 is absorbed into DSP mul_ln1118_12_fu_627_p2.
DSP Report: Generating DSP mul_ln1118_4_fu_693_p2, operation Mode is: A*(B:0x1067a).
DSP Report: operator mul_ln1118_4_fu_693_p2 is absorbed into DSP mul_ln1118_4_fu_693_p2.
DSP Report: Generating DSP mul_ln1118_44_fu_638_p2, operation Mode is: A*(B:0x100b4).
DSP Report: operator mul_ln1118_44_fu_638_p2 is absorbed into DSP mul_ln1118_44_fu_638_p2.
DSP Report: operator mul_ln1118_44_fu_638_p2 is absorbed into DSP mul_ln1118_44_fu_638_p2.
DSP Report: Generating DSP mul_ln1118_60_fu_622_p2, operation Mode is: A*(B:0xef99).
DSP Report: operator mul_ln1118_60_fu_622_p2 is absorbed into DSP mul_ln1118_60_fu_622_p2.
DSP Report: operator mul_ln1118_60_fu_622_p2 is absorbed into DSP mul_ln1118_60_fu_622_p2.
DSP Report: Generating DSP mul_ln1118_52_fu_694_p2, operation Mode is: A*(B:0x5d6a).
DSP Report: operator mul_ln1118_52_fu_694_p2 is absorbed into DSP mul_ln1118_52_fu_694_p2.
DSP Report: Generating DSP mul_ln1118_36_fu_619_p2, operation Mode is: A*(B:0xef66).
DSP Report: operator mul_ln1118_36_fu_619_p2 is absorbed into DSP mul_ln1118_36_fu_619_p2.
DSP Report: Generating DSP mul_ln1118_20_fu_592_p2, operation Mode is: A*(B:0x20328).
DSP Report: operator mul_ln1118_20_fu_592_p2 is absorbed into DSP mul_ln1118_20_fu_592_p2.
DSP Report: Generating DSP mul_ln1118_20_fu_592_p2, operation Mode is: C+A*(B:0x20328).
DSP Report: operator mul_ln1118_20_fu_592_p2 is absorbed into DSP mul_ln1118_20_fu_592_p2.
DSP Report: operator mul_ln1118_20_fu_592_p2 is absorbed into DSP mul_ln1118_20_fu_592_p2.
DSP Report: Generating DSP mul_ln1118_28_fu_710_p2, operation Mode is: A*(B:0x10575).
DSP Report: operator mul_ln1118_28_fu_710_p2 is absorbed into DSP mul_ln1118_28_fu_710_p2.
DSP Report: operator mul_ln1118_28_fu_710_p2 is absorbed into DSP mul_ln1118_28_fu_710_p2.
DSP Report: Generating DSP mul_ln1118_68_fu_598_p2, operation Mode is: A*(B:0x1c5f).
DSP Report: operator mul_ln1118_68_fu_598_p2 is absorbed into DSP mul_ln1118_68_fu_598_p2.
DSP Report: operator mul_ln1118_68_fu_598_p2 is absorbed into DSP mul_ln1118_68_fu_598_p2.
DSP Report: Generating DSP mul_ln1118_76_fu_703_p2, operation Mode is: A*(B:0x8ccf).
DSP Report: operator mul_ln1118_76_fu_703_p2 is absorbed into DSP mul_ln1118_76_fu_703_p2.
DSP Report: Generating DSP mul_ln1118_13_fu_574_p2, operation Mode is: A*(B:0x3dd56).
DSP Report: operator mul_ln1118_13_fu_574_p2 is absorbed into DSP mul_ln1118_13_fu_574_p2.
DSP Report: Generating DSP mul_ln1118_5_fu_606_p2, operation Mode is: A*(B:0x1ea55).
DSP Report: operator mul_ln1118_5_fu_606_p2 is absorbed into DSP mul_ln1118_5_fu_606_p2.
DSP Report: operator mul_ln1118_5_fu_606_p2 is absorbed into DSP mul_ln1118_5_fu_606_p2.
DSP Report: Generating DSP mul_ln1118_45_fu_655_p2, operation Mode is: A*(B:0x1aaa3).
DSP Report: operator mul_ln1118_45_fu_655_p2 is absorbed into DSP mul_ln1118_45_fu_655_p2.
DSP Report: operator mul_ln1118_45_fu_655_p2 is absorbed into DSP mul_ln1118_45_fu_655_p2.
DSP Report: Generating DSP mul_ln1118_61_fu_571_p2, operation Mode is: A*(B:0x10bce).
DSP Report: operator mul_ln1118_61_fu_571_p2 is absorbed into DSP mul_ln1118_61_fu_571_p2.
DSP Report: operator mul_ln1118_61_fu_571_p2 is absorbed into DSP mul_ln1118_61_fu_571_p2.
DSP Report: Generating DSP mul_ln1118_53_fu_674_p2, operation Mode is: A*(B:0x91ad).
DSP Report: operator mul_ln1118_53_fu_674_p2 is absorbed into DSP mul_ln1118_53_fu_674_p2.
DSP Report: Generating DSP mul_ln1118_37_fu_636_p2, operation Mode is: A*(B:0x4d8b).
DSP Report: operator mul_ln1118_37_fu_636_p2 is absorbed into DSP mul_ln1118_37_fu_636_p2.
DSP Report: Generating DSP mul_ln1118_21_fu_695_p2, operation Mode is: A*(B:0x32e73).
DSP Report: operator mul_ln1118_21_fu_695_p2 is absorbed into DSP mul_ln1118_21_fu_695_p2.
DSP Report: Generating DSP mul_ln1118_29_fu_596_p2, operation Mode is: A*(B:0x452f).
DSP Report: operator mul_ln1118_29_fu_596_p2 is absorbed into DSP mul_ln1118_29_fu_596_p2.
DSP Report: operator mul_ln1118_29_fu_596_p2 is absorbed into DSP mul_ln1118_29_fu_596_p2.
DSP Report: Generating DSP mul_ln1118_69_fu_599_p2, operation Mode is: A*(B:0x34ee4).
DSP Report: operator mul_ln1118_69_fu_599_p2 is absorbed into DSP mul_ln1118_69_fu_599_p2.
DSP Report: Generating DSP mul_ln1118_77_fu_677_p2, operation Mode is: A*(B:0x6925).
DSP Report: operator mul_ln1118_77_fu_677_p2 is absorbed into DSP mul_ln1118_77_fu_677_p2.
DSP Report: Generating DSP mul_ln1118_14_fu_618_p2, operation Mode is: A*(B:0x3727b).
DSP Report: operator mul_ln1118_14_fu_618_p2 is absorbed into DSP mul_ln1118_14_fu_618_p2.
DSP Report: Generating DSP mul_ln1118_6_fu_676_p2, operation Mode is: A*(B:0xb0b).
DSP Report: operator mul_ln1118_6_fu_676_p2 is absorbed into DSP mul_ln1118_6_fu_676_p2.
DSP Report: Generating DSP mul_ln1118_46_fu_656_p2, operation Mode is: A*(B:0x5e02).
DSP Report: operator mul_ln1118_46_fu_656_p2 is absorbed into DSP mul_ln1118_46_fu_656_p2.
DSP Report: Generating DSP mul_ln1118_62_fu_641_p2, operation Mode is: A*(B:0x14a33).
DSP Report: operator mul_ln1118_62_fu_641_p2 is absorbed into DSP mul_ln1118_62_fu_641_p2.
DSP Report: Generating DSP mul_ln1118_54_fu_632_p2, operation Mode is: A*(B:0x2eb1b).
DSP Report: operator mul_ln1118_54_fu_632_p2 is absorbed into DSP mul_ln1118_54_fu_632_p2.
DSP Report: Generating DSP mul_ln1118_38_fu_651_p2, operation Mode is: A*(B:0x1036).
DSP Report: operator mul_ln1118_38_fu_651_p2 is absorbed into DSP mul_ln1118_38_fu_651_p2.
DSP Report: Generating DSP mul_ln1118_22_fu_686_p2, operation Mode is: A*(B:0x3f8eb).
DSP Report: operator mul_ln1118_22_fu_686_p2 is absorbed into DSP mul_ln1118_22_fu_686_p2.
DSP Report: Generating DSP mul_ln1118_30_fu_597_p2, operation Mode is: A*(B:0x3bb24).
DSP Report: operator mul_ln1118_30_fu_597_p2 is absorbed into DSP mul_ln1118_30_fu_597_p2.
DSP Report: Generating DSP mul_ln1118_70_fu_659_p2, operation Mode is: A*(B:0x11ee).
DSP Report: operator mul_ln1118_70_fu_659_p2 is absorbed into DSP mul_ln1118_70_fu_659_p2.
DSP Report: Generating DSP mul_ln1118_78_fu_570_p2, operation Mode is: A*(B:0x3c459).
DSP Report: operator mul_ln1118_78_fu_570_p2 is absorbed into DSP mul_ln1118_78_fu_570_p2.
DSP Report: Generating DSP mul_ln1118_15_fu_689_p2, operation Mode is: A*(B:0x1082c).
DSP Report: operator mul_ln1118_15_fu_689_p2 is absorbed into DSP mul_ln1118_15_fu_689_p2.
DSP Report: Generating DSP mul_ln1118_15_fu_689_p2, operation Mode is: C+A*(B:0x1082c).
DSP Report: operator mul_ln1118_15_fu_689_p2 is absorbed into DSP mul_ln1118_15_fu_689_p2.
DSP Report: operator mul_ln1118_15_fu_689_p2 is absorbed into DSP mul_ln1118_15_fu_689_p2.
DSP Report: Generating DSP mul_ln1118_7_fu_723_p2, operation Mode is: A*(B:0x171a2).
DSP Report: operator mul_ln1118_7_fu_723_p2 is absorbed into DSP mul_ln1118_7_fu_723_p2.
DSP Report: operator mul_ln1118_7_fu_723_p2 is absorbed into DSP mul_ln1118_7_fu_723_p2.
DSP Report: Generating DSP mul_ln1118_47_fu_716_p2, operation Mode is: A*(B:0x1b93b).
DSP Report: operator mul_ln1118_47_fu_716_p2 is absorbed into DSP mul_ln1118_47_fu_716_p2.
DSP Report: operator mul_ln1118_47_fu_716_p2 is absorbed into DSP mul_ln1118_47_fu_716_p2.
DSP Report: Generating DSP mul_ln1118_63_fu_711_p2, operation Mode is: A*(B:0x104f).
DSP Report: operator mul_ln1118_63_fu_711_p2 is absorbed into DSP mul_ln1118_63_fu_711_p2.
DSP Report: operator mul_ln1118_63_fu_711_p2 is absorbed into DSP mul_ln1118_63_fu_711_p2.
DSP Report: Generating DSP mul_ln1118_55_fu_569_p2, operation Mode is: A*(B:0x11a8f).
DSP Report: operator mul_ln1118_55_fu_569_p2 is absorbed into DSP mul_ln1118_55_fu_569_p2.
DSP Report: Generating DSP mul_ln1118_39_fu_583_p2, operation Mode is: A*(B:0x5012).
DSP Report: operator mul_ln1118_39_fu_583_p2 is absorbed into DSP mul_ln1118_39_fu_583_p2.
DSP Report: Generating DSP mul_ln1118_23_fu_595_p2, operation Mode is: A*(B:0x9c4e).
DSP Report: operator mul_ln1118_23_fu_595_p2 is absorbed into DSP mul_ln1118_23_fu_595_p2.
DSP Report: Generating DSP mul_ln1118_31_fu_673_p2, operation Mode is: A*(B:0x1d5fa).
DSP Report: operator mul_ln1118_31_fu_673_p2 is absorbed into DSP mul_ln1118_31_fu_673_p2.
DSP Report: operator mul_ln1118_31_fu_673_p2 is absorbed into DSP mul_ln1118_31_fu_673_p2.
DSP Report: Generating DSP mul_ln1118_71_fu_702_p2, operation Mode is: A*(B:0x39bd1).
DSP Report: operator mul_ln1118_71_fu_702_p2 is absorbed into DSP mul_ln1118_71_fu_702_p2.
DSP Report: Generating DSP mul_ln1118_79_fu_620_p2, operation Mode is: A*(B:0x31989).
DSP Report: operator mul_ln1118_79_fu_620_p2 is absorbed into DSP mul_ln1118_79_fu_620_p2.
DSP Report: Generating DSP mul_ln1118_88_fu_683_p2, operation Mode is: A*(B:0x2438d).
DSP Report: operator mul_ln1118_88_fu_683_p2 is absorbed into DSP mul_ln1118_88_fu_683_p2.
DSP Report: Generating DSP mul_ln1118_80_fu_621_p2, operation Mode is: A*(B:0x30a9e).
DSP Report: operator mul_ln1118_80_fu_621_p2 is absorbed into DSP mul_ln1118_80_fu_621_p2.
DSP Report: Generating DSP mul_ln1118_120_fu_576_p2, operation Mode is: A*(B:0x176a5).
DSP Report: operator mul_ln1118_120_fu_576_p2 is absorbed into DSP mul_ln1118_120_fu_576_p2.
DSP Report: Generating DSP mul_ln1118_136_fu_587_p2, operation Mode is: A*(B:0x46c2).
DSP Report: operator mul_ln1118_136_fu_587_p2 is absorbed into DSP mul_ln1118_136_fu_587_p2.
DSP Report: Generating DSP mul_ln1118_128_fu_697_p2, operation Mode is: A*(B:0xe4cd).
DSP Report: operator mul_ln1118_128_fu_697_p2 is absorbed into DSP mul_ln1118_128_fu_697_p2.
DSP Report: Generating DSP mul_ln1118_112_fu_692_p2, operation Mode is: A*(B:0x14b28).
DSP Report: operator mul_ln1118_112_fu_692_p2 is absorbed into DSP mul_ln1118_112_fu_692_p2.
DSP Report: Generating DSP mul_ln1118_112_fu_692_p2, operation Mode is: C+A*(B:0x14b28).
DSP Report: operator mul_ln1118_112_fu_692_p2 is absorbed into DSP mul_ln1118_112_fu_692_p2.
DSP Report: operator mul_ln1118_112_fu_692_p2 is absorbed into DSP mul_ln1118_112_fu_692_p2.
DSP Report: Generating DSP mul_ln1118_96_fu_670_p2, operation Mode is: A*(B:0xa85).
DSP Report: operator mul_ln1118_96_fu_670_p2 is absorbed into DSP mul_ln1118_96_fu_670_p2.
DSP Report: Generating DSP mul_ln1118_104_fu_684_p2, operation Mode is: A*(B:0x12731).
DSP Report: operator mul_ln1118_104_fu_684_p2 is absorbed into DSP mul_ln1118_104_fu_684_p2.
DSP Report: Generating DSP mul_ln1118_104_fu_684_p2, operation Mode is: C+A*(B:0x12731).
DSP Report: operator mul_ln1118_104_fu_684_p2 is absorbed into DSP mul_ln1118_104_fu_684_p2.
DSP Report: operator mul_ln1118_104_fu_684_p2 is absorbed into DSP mul_ln1118_104_fu_684_p2.
DSP Report: Generating DSP mul_ln1118_144_fu_708_p2, operation Mode is: A*(B:0x31e22).
DSP Report: operator mul_ln1118_144_fu_708_p2 is absorbed into DSP mul_ln1118_144_fu_708_p2.
DSP Report: Generating DSP mul_ln1118_152_fu_687_p2, operation Mode is: A*(B:0x11c2d).
DSP Report: operator mul_ln1118_152_fu_687_p2 is absorbed into DSP mul_ln1118_152_fu_687_p2.
DSP Report: Generating DSP mul_ln1118_89_fu_609_p2, operation Mode is: A*(B:0x1fbb3).
DSP Report: operator mul_ln1118_89_fu_609_p2 is absorbed into DSP mul_ln1118_89_fu_609_p2.
DSP Report: operator mul_ln1118_89_fu_609_p2 is absorbed into DSP mul_ln1118_89_fu_609_p2.
DSP Report: Generating DSP mul_ln1118_81_fu_579_p2, operation Mode is: A*(B:0x1207).
DSP Report: operator mul_ln1118_81_fu_579_p2 is absorbed into DSP mul_ln1118_81_fu_579_p2.
DSP Report: Generating DSP mul_ln1118_121_fu_588_p2, operation Mode is: A*(B:0x12645).
DSP Report: operator mul_ln1118_121_fu_588_p2 is absorbed into DSP mul_ln1118_121_fu_588_p2.
DSP Report: Generating DSP mul_ln1118_137_fu_604_p2, operation Mode is: A*(B:0x2af25).
DSP Report: operator mul_ln1118_137_fu_604_p2 is absorbed into DSP mul_ln1118_137_fu_604_p2.
DSP Report: Generating DSP mul_ln1118_129_fu_698_p2, operation Mode is: A*(B:0x11c49).
DSP Report: operator mul_ln1118_129_fu_698_p2 is absorbed into DSP mul_ln1118_129_fu_698_p2.
DSP Report: Generating DSP mul_ln1118_129_fu_698_p2, operation Mode is: C+A*(B:0x11c49).
DSP Report: operator mul_ln1118_129_fu_698_p2 is absorbed into DSP mul_ln1118_129_fu_698_p2.
DSP Report: operator mul_ln1118_129_fu_698_p2 is absorbed into DSP mul_ln1118_129_fu_698_p2.
DSP Report: Generating DSP mul_ln1118_113_fu_601_p2, operation Mode is: A*(B:0x14dd2).
DSP Report: operator mul_ln1118_113_fu_601_p2 is absorbed into DSP mul_ln1118_113_fu_601_p2.
DSP Report: Generating DSP mul_ln1118_113_fu_601_p2, operation Mode is: C+A*(B:0x14dd2).
DSP Report: operator mul_ln1118_113_fu_601_p2 is absorbed into DSP mul_ln1118_113_fu_601_p2.
DSP Report: operator mul_ln1118_113_fu_601_p2 is absorbed into DSP mul_ln1118_113_fu_601_p2.
DSP Report: Generating DSP mul_ln1118_97_fu_671_p2, operation Mode is: A*(B:0x897a).
DSP Report: operator mul_ln1118_97_fu_671_p2 is absorbed into DSP mul_ln1118_97_fu_671_p2.
DSP Report: operator mul_ln1118_97_fu_671_p2 is absorbed into DSP mul_ln1118_97_fu_671_p2.
DSP Report: Generating DSP mul_ln1118_105_fu_593_p2, operation Mode is: A*(B:0x3ffd6).
DSP Report: operator mul_ln1118_105_fu_593_p2 is absorbed into DSP mul_ln1118_105_fu_593_p2.
DSP Report: Generating DSP mul_ln1118_145_fu_580_p2, operation Mode is: A*(B:0x1f29e).
DSP Report: operator mul_ln1118_145_fu_580_p2 is absorbed into DSP mul_ln1118_145_fu_580_p2.
DSP Report: operator mul_ln1118_145_fu_580_p2 is absorbed into DSP mul_ln1118_145_fu_580_p2.
DSP Report: Generating DSP mul_ln1118_153_fu_701_p2, operation Mode is: A*(B:0x39f9).
DSP Report: operator mul_ln1118_153_fu_701_p2 is absorbed into DSP mul_ln1118_153_fu_701_p2.
DSP Report: Generating DSP mul_ln1118_90_fu_567_p2, operation Mode is: A*(B:0x10f83).
DSP Report: operator mul_ln1118_90_fu_567_p2 is absorbed into DSP mul_ln1118_90_fu_567_p2.
DSP Report: Generating DSP mul_ln1118_82_fu_696_p2, operation Mode is: A*(B:0x30c15).
DSP Report: operator mul_ln1118_82_fu_696_p2 is absorbed into DSP mul_ln1118_82_fu_696_p2.
DSP Report: Generating DSP mul_ln1118_122_fu_578_p2, operation Mode is: A*(B:0x16bae).
DSP Report: operator mul_ln1118_122_fu_578_p2 is absorbed into DSP mul_ln1118_122_fu_578_p2.
DSP Report: operator mul_ln1118_122_fu_578_p2 is absorbed into DSP mul_ln1118_122_fu_578_p2.
DSP Report: Generating DSP mul_ln1118_138_fu_690_p2, operation Mode is: A*(B:0x3c4e9).
DSP Report: operator mul_ln1118_138_fu_690_p2 is absorbed into DSP mul_ln1118_138_fu_690_p2.
DSP Report: Generating DSP mul_ln1118_130_fu_653_p2, operation Mode is: A*(B:0xb3e2).
DSP Report: operator mul_ln1118_130_fu_653_p2 is absorbed into DSP mul_ln1118_130_fu_653_p2.
DSP Report: Generating DSP mul_ln1118_114_fu_688_p2, operation Mode is: A*(B:0x247c).
DSP Report: operator mul_ln1118_114_fu_688_p2 is absorbed into DSP mul_ln1118_114_fu_688_p2.
DSP Report: operator mul_ln1118_114_fu_688_p2 is absorbed into DSP mul_ln1118_114_fu_688_p2.
DSP Report: Generating DSP mul_ln1118_98_fu_704_p2, operation Mode is: A*(B:0x16186).
DSP Report: operator mul_ln1118_98_fu_704_p2 is absorbed into DSP mul_ln1118_98_fu_704_p2.
DSP Report: Generating DSP mul_ln1118_106_fu_640_p2, operation Mode is: A*(B:0x165f5).
DSP Report: operator mul_ln1118_106_fu_640_p2 is absorbed into DSP mul_ln1118_106_fu_640_p2.
DSP Report: operator mul_ln1118_106_fu_640_p2 is absorbed into DSP mul_ln1118_106_fu_640_p2.
DSP Report: Generating DSP mul_ln1118_146_fu_581_p2, operation Mode is: A*(B:0x2bf4f).
DSP Report: operator mul_ln1118_146_fu_581_p2 is absorbed into DSP mul_ln1118_146_fu_581_p2.
DSP Report: Generating DSP mul_ln1118_146_fu_581_p2, operation Mode is: C+A*(B:0x2bf4f).
DSP Report: operator mul_ln1118_146_fu_581_p2 is absorbed into DSP mul_ln1118_146_fu_581_p2.
DSP Report: operator mul_ln1118_146_fu_581_p2 is absorbed into DSP mul_ln1118_146_fu_581_p2.
DSP Report: Generating DSP mul_ln1118_154_fu_600_p2, operation Mode is: A*(B:0x92ed).
DSP Report: operator mul_ln1118_154_fu_600_p2 is absorbed into DSP mul_ln1118_154_fu_600_p2.
DSP Report: Generating DSP mul_ln1118_91_fu_584_p2, operation Mode is: A*(B:0x170ac).
DSP Report: operator mul_ln1118_91_fu_584_p2 is absorbed into DSP mul_ln1118_91_fu_584_p2.
DSP Report: Generating DSP mul_ln1118_83_fu_628_p2, operation Mode is: A*(B:0xb0b7).
DSP Report: operator mul_ln1118_83_fu_628_p2 is absorbed into DSP mul_ln1118_83_fu_628_p2.
DSP Report: operator mul_ln1118_83_fu_628_p2 is absorbed into DSP mul_ln1118_83_fu_628_p2.
DSP Report: Generating DSP trunc_ln708_13_reg_107330_reg, operation Mode is: (A*(B:0x3ebf))'.
DSP Report: register trunc_ln708_13_reg_107330_reg is absorbed into DSP trunc_ln708_13_reg_107330_reg.
DSP Report: operator mul_ln1118_123_fu_612_p2 is absorbed into DSP trunc_ln708_13_reg_107330_reg.
DSP Report: Generating DSP mul_ln1118_139_fu_668_p2, operation Mode is: A*(B:0x27873).
DSP Report: operator mul_ln1118_139_fu_668_p2 is absorbed into DSP mul_ln1118_139_fu_668_p2.
DSP Report: Generating DSP mul_ln1118_131_fu_700_p2, operation Mode is: A*(B:0x3f58f).
DSP Report: operator mul_ln1118_131_fu_700_p2 is absorbed into DSP mul_ln1118_131_fu_700_p2.
DSP Report: Generating DSP mul_ln1118_115_fu_662_p2, operation Mode is: A*(B:0x33920).
DSP Report: operator mul_ln1118_115_fu_662_p2 is absorbed into DSP mul_ln1118_115_fu_662_p2.
DSP Report: Generating DSP mul_ln1118_99_fu_635_p2, operation Mode is: A*(B:0x18817).
DSP Report: operator mul_ln1118_99_fu_635_p2 is absorbed into DSP mul_ln1118_99_fu_635_p2.
DSP Report: Generating DSP mul_ln1118_107_fu_664_p2, operation Mode is: A*(B:0x2600f).
DSP Report: operator mul_ln1118_107_fu_664_p2 is absorbed into DSP mul_ln1118_107_fu_664_p2.
DSP Report: Generating DSP mul_ln1118_147_fu_582_p2, operation Mode is: A*(B:0x1b28).
DSP Report: operator mul_ln1118_147_fu_582_p2 is absorbed into DSP mul_ln1118_147_fu_582_p2.
DSP Report: operator mul_ln1118_147_fu_582_p2 is absorbed into DSP mul_ln1118_147_fu_582_p2.
DSP Report: Generating DSP mul_ln1118_155_fu_644_p2, operation Mode is: A*(B:0x20071).
DSP Report: operator mul_ln1118_155_fu_644_p2 is absorbed into DSP mul_ln1118_155_fu_644_p2.
DSP Report: Generating DSP mul_ln1118_155_fu_644_p2, operation Mode is: C+A*(B:0x20071).
DSP Report: operator mul_ln1118_155_fu_644_p2 is absorbed into DSP mul_ln1118_155_fu_644_p2.
DSP Report: operator mul_ln1118_155_fu_644_p2 is absorbed into DSP mul_ln1118_155_fu_644_p2.
DSP Report: Generating DSP mul_ln1118_92_fu_719_p2, operation Mode is: A*(B:0x25b4b).
DSP Report: operator mul_ln1118_92_fu_719_p2 is absorbed into DSP mul_ln1118_92_fu_719_p2.
DSP Report: Generating DSP mul_ln1118_92_fu_719_p2, operation Mode is: C+A*(B:0x25b4b).
DSP Report: operator mul_ln1118_92_fu_719_p2 is absorbed into DSP mul_ln1118_92_fu_719_p2.
DSP Report: operator mul_ln1118_92_fu_719_p2 is absorbed into DSP mul_ln1118_92_fu_719_p2.
DSP Report: Generating DSP mul_ln1118_84_fu_629_p2, operation Mode is: A*(B:0x1f970).
DSP Report: operator mul_ln1118_84_fu_629_p2 is absorbed into DSP mul_ln1118_84_fu_629_p2.
DSP Report: operator mul_ln1118_84_fu_629_p2 is absorbed into DSP mul_ln1118_84_fu_629_p2.
DSP Report: Generating DSP mul_ln1118_124_fu_682_p2, operation Mode is: A*(B:0x1ca8).
DSP Report: operator mul_ln1118_124_fu_682_p2 is absorbed into DSP mul_ln1118_124_fu_682_p2.
DSP Report: operator mul_ln1118_124_fu_682_p2 is absorbed into DSP mul_ln1118_124_fu_682_p2.
DSP Report: Generating DSP mul_ln1118_140_fu_675_p2, operation Mode is: A*(B:0x2d17d).
DSP Report: operator mul_ln1118_140_fu_675_p2 is absorbed into DSP mul_ln1118_140_fu_675_p2.
DSP Report: Generating DSP mul_ln1118_132_fu_717_p2, operation Mode is: A*(B:0x33e10).
DSP Report: operator mul_ln1118_132_fu_717_p2 is absorbed into DSP mul_ln1118_132_fu_717_p2.
DSP Report: Generating DSP mul_ln1118_116_fu_633_p2, operation Mode is: A*(B:0x17062).
DSP Report: operator mul_ln1118_116_fu_633_p2 is absorbed into DSP mul_ln1118_116_fu_633_p2.
DSP Report: Generating DSP mul_ln1118_100_fu_577_p2, operation Mode is: A*(B:0x1b400).
DSP Report: operator mul_ln1118_100_fu_577_p2 is absorbed into DSP mul_ln1118_100_fu_577_p2.
DSP Report: operator mul_ln1118_100_fu_577_p2 is absorbed into DSP mul_ln1118_100_fu_577_p2.
DSP Report: Generating DSP mul_ln1118_108_fu_642_p2, operation Mode is: A*(B:0x2ad08).
DSP Report: operator mul_ln1118_108_fu_642_p2 is absorbed into DSP mul_ln1118_108_fu_642_p2.
DSP Report: Generating DSP mul_ln1118_108_fu_642_p2, operation Mode is: C+A*(B:0x2ad08).
DSP Report: operator mul_ln1118_108_fu_642_p2 is absorbed into DSP mul_ln1118_108_fu_642_p2.
DSP Report: operator mul_ln1118_108_fu_642_p2 is absorbed into DSP mul_ln1118_108_fu_642_p2.
DSP Report: Generating DSP mul_ln1118_148_fu_685_p2, operation Mode is: A*(B:0x1eed).
DSP Report: operator mul_ln1118_148_fu_685_p2 is absorbed into DSP mul_ln1118_148_fu_685_p2.
DSP Report: operator mul_ln1118_148_fu_685_p2 is absorbed into DSP mul_ln1118_148_fu_685_p2.
DSP Report: Generating DSP mul_ln1118_156_fu_602_p2, operation Mode is: A*(B:0x11fdb).
DSP Report: operator mul_ln1118_156_fu_602_p2 is absorbed into DSP mul_ln1118_156_fu_602_p2.
DSP Report: operator mul_ln1118_156_fu_602_p2 is absorbed into DSP mul_ln1118_156_fu_602_p2.
DSP Report: Generating DSP mul_ln1118_93_fu_713_p2, operation Mode is: A*(B:0x2e8e0).
DSP Report: operator mul_ln1118_93_fu_713_p2 is absorbed into DSP mul_ln1118_93_fu_713_p2.
DSP Report: Generating DSP mul_ln1118_85_fu_607_p2, operation Mode is: A*(B:0x1a56d).
DSP Report: operator mul_ln1118_85_fu_607_p2 is absorbed into DSP mul_ln1118_85_fu_607_p2.
DSP Report: operator mul_ln1118_85_fu_607_p2 is absorbed into DSP mul_ln1118_85_fu_607_p2.
DSP Report: Generating DSP mul_ln1118_125_fu_634_p2, operation Mode is: A*(B:0x2f846).
DSP Report: operator mul_ln1118_125_fu_634_p2 is absorbed into DSP mul_ln1118_125_fu_634_p2.
DSP Report: Generating DSP mul_ln1118_141_fu_721_p2, operation Mode is: A*(B:0x14804).
DSP Report: operator mul_ln1118_141_fu_721_p2 is absorbed into DSP mul_ln1118_141_fu_721_p2.
DSP Report: Generating DSP mul_ln1118_133_fu_649_p2, operation Mode is: A*(B:0x3b939).
DSP Report: operator mul_ln1118_133_fu_649_p2 is absorbed into DSP mul_ln1118_133_fu_649_p2.
DSP Report: Generating DSP mul_ln1118_117_fu_680_p2, operation Mode is: A*(B:0x35cf4).
DSP Report: operator mul_ln1118_117_fu_680_p2 is absorbed into DSP mul_ln1118_117_fu_680_p2.
DSP Report: Generating DSP mul_ln1118_101_fu_648_p2, operation Mode is: A*(B:0x2bf68).
DSP Report: operator mul_ln1118_101_fu_648_p2 is absorbed into DSP mul_ln1118_101_fu_648_p2.
DSP Report: Generating DSP mul_ln1118_109_fu_667_p2, operation Mode is: A*(B:0xa11f).
DSP Report: operator mul_ln1118_109_fu_667_p2 is absorbed into DSP mul_ln1118_109_fu_667_p2.
DSP Report: Generating DSP mul_ln1118_149_fu_707_p2, operation Mode is: A*(B:0x23c37).
DSP Report: operator mul_ln1118_149_fu_707_p2 is absorbed into DSP mul_ln1118_149_fu_707_p2.
DSP Report: Generating DSP mul_ln1118_149_fu_707_p2, operation Mode is: C+A*(B:0x23c37).
DSP Report: operator mul_ln1118_149_fu_707_p2 is absorbed into DSP mul_ln1118_149_fu_707_p2.
DSP Report: operator mul_ln1118_149_fu_707_p2 is absorbed into DSP mul_ln1118_149_fu_707_p2.
DSP Report: Generating DSP mul_ln1118_157_fu_705_p2, operation Mode is: A*(B:0x181b0).
DSP Report: operator mul_ln1118_157_fu_705_p2 is absorbed into DSP mul_ln1118_157_fu_705_p2.
DSP Report: Generating DSP mul_ln1118_94_fu_645_p2, operation Mode is: A*(B:0x1932c).
DSP Report: operator mul_ln1118_94_fu_645_p2 is absorbed into DSP mul_ln1118_94_fu_645_p2.
DSP Report: Generating DSP mul_ln1118_86_fu_585_p2, operation Mode is: A*(B:0x2bd0c).
DSP Report: operator mul_ln1118_86_fu_585_p2 is absorbed into DSP mul_ln1118_86_fu_585_p2.
DSP Report: Generating DSP mul_ln1118_86_fu_585_p2, operation Mode is: C+A*(B:0x2bd0c).
DSP Report: operator mul_ln1118_86_fu_585_p2 is absorbed into DSP mul_ln1118_86_fu_585_p2.
DSP Report: operator mul_ln1118_86_fu_585_p2 is absorbed into DSP mul_ln1118_86_fu_585_p2.
DSP Report: Generating DSP mul_ln1118_126_fu_718_p2, operation Mode is: A*(B:0x3944).
DSP Report: operator mul_ln1118_126_fu_718_p2 is absorbed into DSP mul_ln1118_126_fu_718_p2.
DSP Report: operator mul_ln1118_126_fu_718_p2 is absorbed into DSP mul_ln1118_126_fu_718_p2.
DSP Report: Generating DSP mul_ln1118_142_fu_679_p2, operation Mode is: A*(B:0x125fb).
DSP Report: operator mul_ln1118_142_fu_679_p2 is absorbed into DSP mul_ln1118_142_fu_679_p2.
DSP Report: Generating DSP mul_ln1118_134_fu_660_p2, operation Mode is: A*(B:0x35d07).
DSP Report: operator mul_ln1118_134_fu_660_p2 is absorbed into DSP mul_ln1118_134_fu_660_p2.
DSP Report: Generating DSP mul_ln1118_118_fu_681_p2, operation Mode is: A*(B:0x13cf1).
DSP Report: operator mul_ln1118_118_fu_681_p2 is absorbed into DSP mul_ln1118_118_fu_681_p2.
DSP Report: operator mul_ln1118_118_fu_681_p2 is absorbed into DSP mul_ln1118_118_fu_681_p2.
DSP Report: Generating DSP mul_ln1118_102_fu_724_p2, operation Mode is: A*(B:0x18fa5).
DSP Report: operator mul_ln1118_102_fu_724_p2 is absorbed into DSP mul_ln1118_102_fu_724_p2.
DSP Report: operator mul_ln1118_102_fu_724_p2 is absorbed into DSP mul_ln1118_102_fu_724_p2.
DSP Report: Generating DSP mul_ln1118_110_fu_657_p2, operation Mode is: A*(B:0xed25).
DSP Report: operator mul_ln1118_110_fu_657_p2 is absorbed into DSP mul_ln1118_110_fu_657_p2.
DSP Report: operator mul_ln1118_110_fu_657_p2 is absorbed into DSP mul_ln1118_110_fu_657_p2.
DSP Report: Generating DSP mul_ln1118_150_fu_616_p2, operation Mode is: A*(B:0x1b445).
DSP Report: operator mul_ln1118_150_fu_616_p2 is absorbed into DSP mul_ln1118_150_fu_616_p2.
DSP Report: Generating DSP mul_ln1118_150_fu_616_p2, operation Mode is: C+A*(B:0x1b445).
DSP Report: operator mul_ln1118_150_fu_616_p2 is absorbed into DSP mul_ln1118_150_fu_616_p2.
DSP Report: operator mul_ln1118_150_fu_616_p2 is absorbed into DSP mul_ln1118_150_fu_616_p2.
DSP Report: Generating DSP mul_ln1118_158_fu_663_p2, operation Mode is: A*(B:0x1b78e).
DSP Report: operator mul_ln1118_158_fu_663_p2 is absorbed into DSP mul_ln1118_158_fu_663_p2.
DSP Report: operator mul_ln1118_158_fu_663_p2 is absorbed into DSP mul_ln1118_158_fu_663_p2.
DSP Report: Generating DSP mul_ln1118_95_fu_669_p2, operation Mode is: A*(B:0x13b8d).
DSP Report: operator mul_ln1118_95_fu_669_p2 is absorbed into DSP mul_ln1118_95_fu_669_p2.
DSP Report: Generating DSP mul_ln1118_87_fu_725_p2, operation Mode is: A*(B:0x2f0f4).
DSP Report: operator mul_ln1118_87_fu_725_p2 is absorbed into DSP mul_ln1118_87_fu_725_p2.
DSP Report: Generating DSP mul_ln1118_87_fu_725_p2, operation Mode is: C+A*(B:0x2f0f4).
DSP Report: operator mul_ln1118_87_fu_725_p2 is absorbed into DSP mul_ln1118_87_fu_725_p2.
DSP Report: operator mul_ln1118_87_fu_725_p2 is absorbed into DSP mul_ln1118_87_fu_725_p2.
DSP Report: Generating DSP mul_ln1118_127_fu_650_p2, operation Mode is: A*(B:0xfd23).
DSP Report: operator mul_ln1118_127_fu_650_p2 is absorbed into DSP mul_ln1118_127_fu_650_p2.
DSP Report: operator mul_ln1118_127_fu_650_p2 is absorbed into DSP mul_ln1118_127_fu_650_p2.
DSP Report: Generating DSP mul_ln1118_143_fu_610_p2, operation Mode is: A*(B:0x3d0bb).
DSP Report: operator mul_ln1118_143_fu_610_p2 is absorbed into DSP mul_ln1118_143_fu_610_p2.
DSP Report: Generating DSP mul_ln1118_135_fu_720_p2, operation Mode is: A*(B:0x2d807).
DSP Report: operator mul_ln1118_135_fu_720_p2 is absorbed into DSP mul_ln1118_135_fu_720_p2.
DSP Report: Generating DSP mul_ln1118_119_fu_613_p2, operation Mode is: A*(B:0x204a9).
DSP Report: operator mul_ln1118_119_fu_613_p2 is absorbed into DSP mul_ln1118_119_fu_613_p2.
DSP Report: Generating DSP mul_ln1118_103_fu_623_p2, operation Mode is: A*(B:0x40bf).
DSP Report: operator mul_ln1118_103_fu_623_p2 is absorbed into DSP mul_ln1118_103_fu_623_p2.
DSP Report: Generating DSP mul_ln1118_111_fu_626_p2, operation Mode is: A*(B:0x2d395).
DSP Report: operator mul_ln1118_111_fu_626_p2 is absorbed into DSP mul_ln1118_111_fu_626_p2.
DSP Report: Generating DSP mul_ln1118_111_fu_626_p2, operation Mode is: C+A*(B:0x2d395).
DSP Report: operator mul_ln1118_111_fu_626_p2 is absorbed into DSP mul_ln1118_111_fu_626_p2.
DSP Report: operator mul_ln1118_111_fu_626_p2 is absorbed into DSP mul_ln1118_111_fu_626_p2.
DSP Report: Generating DSP mul_ln1118_151_fu_709_p2, operation Mode is: A*(B:0x2943).
DSP Report: operator mul_ln1118_151_fu_709_p2 is absorbed into DSP mul_ln1118_151_fu_709_p2.
DSP Report: operator mul_ln1118_151_fu_709_p2 is absorbed into DSP mul_ln1118_151_fu_709_p2.
DSP Report: Generating DSP mul_ln1118_159_fu_605_p2, operation Mode is: A*(B:0x15c25).
DSP Report: operator mul_ln1118_159_fu_605_p2 is absorbed into DSP mul_ln1118_159_fu_605_p2.
DSP Report: Generating DSP mul_ln1118_159_fu_605_p2, operation Mode is: C+A*(B:0x15c25).
DSP Report: operator mul_ln1118_159_fu_605_p2 is absorbed into DSP mul_ln1118_159_fu_605_p2.
DSP Report: operator mul_ln1118_159_fu_605_p2 is absorbed into DSP mul_ln1118_159_fu_605_p2.
DSP Report: Generating DSP layer2_out_28_V_reg_1097_reg, operation Mode is: (C:0xff5d2a)+A*(B:0xef7).
DSP Report: register layer2_out_28_V_reg_1097_reg is absorbed into DSP layer2_out_28_V_reg_1097_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_30_fu_3992_p2 is absorbed into DSP layer2_out_28_V_reg_1097_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_25_fu_395_p2 is absorbed into DSP layer2_out_28_V_reg_1097_reg.
DSP Report: Generating DSP layer2_out_27_V_reg_1092_reg, operation Mode is: (C:0xfed6bb)+A*(B:0x1daf).
DSP Report: register layer2_out_27_V_reg_1092_reg is absorbed into DSP layer2_out_27_V_reg_1092_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_29_fu_3981_p2 is absorbed into DSP layer2_out_27_V_reg_1092_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_24_fu_378_p2 is absorbed into DSP layer2_out_27_V_reg_1092_reg.
DSP Report: Generating DSP layer2_out_26_V_reg_1087_reg, operation Mode is: (C:0xfe6f23)+(A:0x581a)*B.
DSP Report: register layer2_out_26_V_reg_1087_reg is absorbed into DSP layer2_out_26_V_reg_1087_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_28_fu_3970_p2 is absorbed into DSP layer2_out_26_V_reg_1087_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_23_fu_391_p2 is absorbed into DSP layer2_out_26_V_reg_1087_reg.
DSP Report: Generating DSP layer2_out_25_V_reg_1082_reg, operation Mode is: (C:0xfe8cc2)+(A:0x20f6)*B.
DSP Report: register layer2_out_25_V_reg_1082_reg is absorbed into DSP layer2_out_25_V_reg_1082_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_27_fu_3959_p2 is absorbed into DSP layer2_out_25_V_reg_1082_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_22_fu_390_p2 is absorbed into DSP layer2_out_25_V_reg_1082_reg.
DSP Report: Generating DSP layer2_out_24_V_reg_1077_reg, operation Mode is: (C:0xfd54b5)+(A:0x3e62)*B.
DSP Report: register layer2_out_24_V_reg_1077_reg is absorbed into DSP layer2_out_24_V_reg_1077_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_26_fu_3948_p2 is absorbed into DSP layer2_out_24_V_reg_1077_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_21_fu_400_p2 is absorbed into DSP layer2_out_24_V_reg_1077_reg.
DSP Report: Generating DSP layer2_out_21_V_reg_1062_reg, operation Mode is: (C:0xff86b3)+(A:0x7151)*B.
DSP Report: register layer2_out_21_V_reg_1062_reg is absorbed into DSP layer2_out_21_V_reg_1062_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_23_fu_3915_p2 is absorbed into DSP layer2_out_21_V_reg_1062_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_18_fu_402_p2 is absorbed into DSP layer2_out_21_V_reg_1062_reg.
DSP Report: Generating DSP layer2_out_20_V_reg_1057_reg, operation Mode is: (C:0xba1)+(A:0x3fffd1de)*B.
DSP Report: register layer2_out_20_V_reg_1057_reg is absorbed into DSP layer2_out_20_V_reg_1057_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_22_fu_3904_p2 is absorbed into DSP layer2_out_20_V_reg_1057_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_17_fu_399_p2 is absorbed into DSP layer2_out_20_V_reg_1057_reg.
DSP Report: Generating DSP layer2_out_19_V_reg_1052_reg, operation Mode is: (C:0xe2f)+(A:0x85cb)*B.
DSP Report: register layer2_out_19_V_reg_1052_reg is absorbed into DSP layer2_out_19_V_reg_1052_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_21_fu_3893_p2 is absorbed into DSP layer2_out_19_V_reg_1052_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_16_fu_396_p2 is absorbed into DSP layer2_out_19_V_reg_1052_reg.
DSP Report: Generating DSP layer2_out_18_V_reg_1047_reg, operation Mode is: (C:0xff0e17)+(A:0x4465)*B.
DSP Report: register layer2_out_18_V_reg_1047_reg is absorbed into DSP layer2_out_18_V_reg_1047_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_20_fu_3882_p2 is absorbed into DSP layer2_out_18_V_reg_1047_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_15_fu_401_p2 is absorbed into DSP layer2_out_18_V_reg_1047_reg.
DSP Report: Generating DSP layer2_out_17_V_reg_1042_reg, operation Mode is: (C:0xff1209)+A*(B:0x61b).
DSP Report: register layer2_out_17_V_reg_1042_reg is absorbed into DSP layer2_out_17_V_reg_1042_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_19_fu_3871_p2 is absorbed into DSP layer2_out_17_V_reg_1042_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_14_fu_389_p2 is absorbed into DSP layer2_out_17_V_reg_1042_reg.
DSP Report: Generating DSP layer2_out_15_V_reg_1032_reg, operation Mode is: (C:0x1b47b)+A*(B:0x6e6).
DSP Report: register layer2_out_15_V_reg_1032_reg is absorbed into DSP layer2_out_15_V_reg_1032_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_17_fu_3838_p2 is absorbed into DSP layer2_out_15_V_reg_1032_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_13_fu_383_p2 is absorbed into DSP layer2_out_15_V_reg_1032_reg.
DSP Report: Generating DSP layer2_out_10_V_reg_1007_reg, operation Mode is: (C:0xffc890)+(A:0xc8ea)*B.
DSP Report: register layer2_out_10_V_reg_1007_reg is absorbed into DSP layer2_out_10_V_reg_1007_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_12_fu_3779_p2 is absorbed into DSP layer2_out_10_V_reg_1007_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_8_fu_375_p2 is absorbed into DSP layer2_out_10_V_reg_1007_reg.
DSP Report: Generating DSP layer2_out_9_V_reg_1002_reg, operation Mode is: (C:0xfc6d39)+(A:0x6d924)*B.
DSP Report: register layer2_out_9_V_reg_1002_reg is absorbed into DSP layer2_out_9_V_reg_1002_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_11_fu_3768_p2 is absorbed into DSP layer2_out_9_V_reg_1002_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_7_fu_387_p2 is absorbed into DSP layer2_out_9_V_reg_1002_reg.
DSP Report: Generating DSP layer2_out_8_V_reg_997_reg, operation Mode is: (C:0xfe90e6)+(A:0xd814)*B.
DSP Report: register layer2_out_8_V_reg_997_reg is absorbed into DSP layer2_out_8_V_reg_997_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_10_fu_3757_p2 is absorbed into DSP layer2_out_8_V_reg_997_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_6_fu_392_p2 is absorbed into DSP layer2_out_8_V_reg_997_reg.
DSP Report: Generating DSP layer2_out_7_V_reg_992_reg, operation Mode is: (C:0xfdacc4)+(A:0x36f28)*B.
DSP Report: register layer2_out_7_V_reg_992_reg is absorbed into DSP layer2_out_7_V_reg_992_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_9_fu_3746_p2 is absorbed into DSP layer2_out_7_V_reg_992_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_5_fu_379_p2 is absorbed into DSP layer2_out_7_V_reg_992_reg.
DSP Report: Generating DSP layer2_out_6_V_reg_987_reg, operation Mode is: (C:0xfd4d93)+(A:0x4e838)*B.
DSP Report: register layer2_out_6_V_reg_987_reg is absorbed into DSP layer2_out_6_V_reg_987_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_8_fu_3735_p2 is absorbed into DSP layer2_out_6_V_reg_987_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_4_fu_397_p2 is absorbed into DSP layer2_out_6_V_reg_987_reg.
DSP Report: Generating DSP layer2_out_5_V_reg_982_reg, operation Mode is: (C:0x1cc81f)+A*(B:0x87).
DSP Report: register layer2_out_5_V_reg_982_reg is absorbed into DSP layer2_out_5_V_reg_982_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_7_fu_3720_p2 is absorbed into DSP layer2_out_5_V_reg_982_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_3_fu_376_p2 is absorbed into DSP layer2_out_5_V_reg_982_reg.
DSP Report: Generating DSP layer2_out_3_V_reg_972_reg, operation Mode is: (C:0x7c3324)+A*(B:0x17b).
DSP Report: register layer2_out_3_V_reg_972_reg is absorbed into DSP layer2_out_3_V_reg_972_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_4_fu_3673_p2 is absorbed into DSP layer2_out_3_V_reg_972_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_2_fu_385_p2 is absorbed into DSP layer2_out_3_V_reg_972_reg.
DSP Report: Generating DSP layer2_out_1_V_reg_962_reg, operation Mode is: (C:0x3ec2a2)+A*(B:0x106).
DSP Report: register layer2_out_1_V_reg_962_reg is absorbed into DSP layer2_out_1_V_reg_962_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_1_fu_3622_p2 is absorbed into DSP layer2_out_1_V_reg_962_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_1_fu_393_p2 is absorbed into DSP layer2_out_1_V_reg_962_reg.
DSP Report: Generating DSP layer2_out_0_V_reg_957_reg, operation Mode is: (C:0x3ef9ac)+A*(B:0xf2).
DSP Report: register layer2_out_0_V_reg_957_reg is absorbed into DSP layer2_out_0_V_reg_957_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_fu_3607_p2 is absorbed into DSP layer2_out_0_V_reg_957_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_fu_380_p2 is absorbed into DSP layer2_out_0_V_reg_957_reg.
DSP Report: Generating DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_13_fu_3790_p2, operation Mode is: (C:0xff4f07)+(A:0x111a7)*B.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_13_fu_3790_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_13_fu_3790_p2.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_9_fu_374_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_13_fu_3790_p2.
DSP Report: Generating DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_14_fu_3801_p2, operation Mode is: (C:0xff5e85)+A*(B:0x15f6).
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_14_fu_3801_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_14_fu_3801_p2.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_10_fu_388_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_14_fu_3801_p2.
DSP Report: Generating DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_15_fu_3812_p2, operation Mode is: (C:0x8828)+A*(B:0x1676).
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_15_fu_3812_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_15_fu_3812_p2.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_11_fu_386_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_15_fu_3812_p2.
DSP Report: Generating DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_16_fu_3823_p2, operation Mode is: (C:0x7f71d7)+A*(B:0x178).
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_16_fu_3823_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_16_fu_3823_p2.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_12_fu_384_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_16_fu_3823_p2.
DSP Report: Generating DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_24_fu_3926_p2, operation Mode is: (C:0x3a72)+(A:0x303c)*B.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_24_fu_3926_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_24_fu_3926_p2.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_19_fu_394_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_24_fu_3926_p2.
DSP Report: Generating DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_25_fu_3937_p2, operation Mode is: (C:0xfe6bc6)+(A:0x6269)*B.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_25_fu_3937_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_25_fu_3937_p2.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/mul_ln703_20_fu_382_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_449/add_ln703_25_fu_3937_p2.
DSP Report: Generating DSP mul_ln1118_7_fu_210_p2, operation Mode is: A*(B:0x1a124).
DSP Report: operator mul_ln1118_7_fu_210_p2 is absorbed into DSP mul_ln1118_7_fu_210_p2.
DSP Report: operator mul_ln1118_7_fu_210_p2 is absorbed into DSP mul_ln1118_7_fu_210_p2.
DSP Report: Generating DSP mul_ln1118_6_fu_204_p2, operation Mode is: A*(B:0x1b669).
DSP Report: operator mul_ln1118_6_fu_204_p2 is absorbed into DSP mul_ln1118_6_fu_204_p2.
DSP Report: Generating DSP mul_ln1118_6_fu_204_p2, operation Mode is: C+A*(B:0x1b669).
DSP Report: operator mul_ln1118_6_fu_204_p2 is absorbed into DSP mul_ln1118_6_fu_204_p2.
DSP Report: operator mul_ln1118_6_fu_204_p2 is absorbed into DSP mul_ln1118_6_fu_204_p2.
DSP Report: Generating DSP mul_ln1118_2_fu_213_p2, operation Mode is: A*(B:0xb842).
DSP Report: operator mul_ln1118_2_fu_213_p2 is absorbed into DSP mul_ln1118_2_fu_213_p2.
DSP Report: operator mul_ln1118_2_fu_213_p2 is absorbed into DSP mul_ln1118_2_fu_213_p2.
DSP Report: Generating DSP mul_ln1118_3_fu_206_p2, operation Mode is: A*(B:0x1e035).
DSP Report: operator mul_ln1118_3_fu_206_p2 is absorbed into DSP mul_ln1118_3_fu_206_p2.
DSP Report: operator mul_ln1118_3_fu_206_p2 is absorbed into DSP mul_ln1118_3_fu_206_p2.
DSP Report: Generating DSP mul_ln1118_4_fu_201_p2, operation Mode is: A*(B:0x1d459).
DSP Report: operator mul_ln1118_4_fu_201_p2 is absorbed into DSP mul_ln1118_4_fu_201_p2.
DSP Report: operator mul_ln1118_4_fu_201_p2 is absorbed into DSP mul_ln1118_4_fu_201_p2.
DSP Report: Generating DSP mul_ln1118_5_fu_202_p2, operation Mode is: A*(B:0x35ec8).
DSP Report: operator mul_ln1118_5_fu_202_p2 is absorbed into DSP mul_ln1118_5_fu_202_p2.
DSP Report: Generating DSP mul_ln1118_fu_199_p2, operation Mode is: A*(B:0x140b0).
DSP Report: operator mul_ln1118_fu_199_p2 is absorbed into DSP mul_ln1118_fu_199_p2.
DSP Report: Generating DSP mul_ln1118_1_fu_203_p2, operation Mode is: A*(B:0x10e11).
DSP Report: operator mul_ln1118_1_fu_203_p2 is absorbed into DSP mul_ln1118_1_fu_203_p2.
DSP Report: Generating DSP mul_ln1118_1_fu_203_p2, operation Mode is: C+A*(B:0x10e11).
DSP Report: operator mul_ln1118_1_fu_203_p2 is absorbed into DSP mul_ln1118_1_fu_203_p2.
DSP Report: operator mul_ln1118_1_fu_203_p2 is absorbed into DSP mul_ln1118_1_fu_203_p2.
DSP Report: Generating DSP mul_ln1118_15_fu_198_p2, operation Mode is: A*(B:0xf4a3).
DSP Report: operator mul_ln1118_15_fu_198_p2 is absorbed into DSP mul_ln1118_15_fu_198_p2.
DSP Report: operator mul_ln1118_15_fu_198_p2 is absorbed into DSP mul_ln1118_15_fu_198_p2.
DSP Report: Generating DSP mul_ln1118_15_fu_198_p2, operation Mode is: (PCIN>>17)+A*(B:0x12).
DSP Report: operator mul_ln1118_15_fu_198_p2 is absorbed into DSP mul_ln1118_15_fu_198_p2.
DSP Report: operator mul_ln1118_15_fu_198_p2 is absorbed into DSP mul_ln1118_15_fu_198_p2.
DSP Report: Generating DSP mul_ln1118_14_fu_212_p2, operation Mode is: A*(B:0x160a1).
DSP Report: operator mul_ln1118_14_fu_212_p2 is absorbed into DSP mul_ln1118_14_fu_212_p2.
DSP Report: operator mul_ln1118_14_fu_212_p2 is absorbed into DSP mul_ln1118_14_fu_212_p2.
DSP Report: Generating DSP mul_ln1118_10_fu_208_p2, operation Mode is: A*(B:0x1b36f).
DSP Report: operator mul_ln1118_10_fu_208_p2 is absorbed into DSP mul_ln1118_10_fu_208_p2.
DSP Report: operator mul_ln1118_10_fu_208_p2 is absorbed into DSP mul_ln1118_10_fu_208_p2.
DSP Report: Generating DSP mul_ln1118_11_fu_205_p2, operation Mode is: A*(B:0xb402).
DSP Report: operator mul_ln1118_11_fu_205_p2 is absorbed into DSP mul_ln1118_11_fu_205_p2.
DSP Report: operator mul_ln1118_11_fu_205_p2 is absorbed into DSP mul_ln1118_11_fu_205_p2.
DSP Report: Generating DSP mul_ln1118_12_fu_209_p2, operation Mode is: A*(B:0x1aad0).
DSP Report: operator mul_ln1118_12_fu_209_p2 is absorbed into DSP mul_ln1118_12_fu_209_p2.
DSP Report: operator mul_ln1118_12_fu_209_p2 is absorbed into DSP mul_ln1118_12_fu_209_p2.
DSP Report: Generating DSP mul_ln1118_13_fu_211_p2, operation Mode is: A*(B:0x1ead7).
DSP Report: operator mul_ln1118_13_fu_211_p2 is absorbed into DSP mul_ln1118_13_fu_211_p2.
DSP Report: operator mul_ln1118_13_fu_211_p2 is absorbed into DSP mul_ln1118_13_fu_211_p2.
DSP Report: Generating DSP mul_ln1118_8_fu_207_p2, operation Mode is: A*(B:0x9452).
DSP Report: operator mul_ln1118_8_fu_207_p2 is absorbed into DSP mul_ln1118_8_fu_207_p2.
DSP Report: operator mul_ln1118_8_fu_207_p2 is absorbed into DSP mul_ln1118_8_fu_207_p2.
DSP Report: Generating DSP mul_ln1118_8_fu_207_p2, operation Mode is: (PCIN>>17)+A*(B:0x12).
DSP Report: operator mul_ln1118_8_fu_207_p2 is absorbed into DSP mul_ln1118_8_fu_207_p2.
DSP Report: operator mul_ln1118_8_fu_207_p2 is absorbed into DSP mul_ln1118_8_fu_207_p2.
DSP Report: Generating DSP mul_ln1118_9_fu_200_p2, operation Mode is: A*(B:0x11d4c).
DSP Report: operator mul_ln1118_9_fu_200_p2 is absorbed into DSP mul_ln1118_9_fu_200_p2.
DSP Report: operator mul_ln1118_9_fu_200_p2 is absorbed into DSP mul_ln1118_9_fu_200_p2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 2993.789 ; gain = 460.039 ; free physical = 74027 ; free virtual = 148089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                   | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3057)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fea7)            | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f99b)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b50b)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x25f))'           | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ea54)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e3ab)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x438)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fccd)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x5fc))'           | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fd02)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fe94)            | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0xde8))'           | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3faaf)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xe97)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3eff9)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2f5)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x214b)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3bdfe)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fad4)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fdd3)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f7cd)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c81d)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x11007)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A''*(B:0x11007)         | 24     | 18     | 23     | -      | 39     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ee30)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xcfc)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fdbd)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x36134)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x7373)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3f990))'         | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x9783)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fd87)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x338))'            | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3fe44))'          | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x190a5)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x605)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x39b61)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f0a5)             | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3cc3d)             | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3deb5)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x34c7)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x21cc))'          | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xc66)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ffda)            | 24     | 7      | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3250)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ff50)            | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x25b)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2e)               | 24     | 7      | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x209)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ffce)            | 24     | 7      | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x336f9)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fc0c)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x1885))'           | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x83a)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d83a)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fad3)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x232)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x74c)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x175d)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x35d91)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x31c73)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f938)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x245b)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x8e24)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3f6d2))'         | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x21d))'           | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e4f8)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x37951)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x143cc)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x8d67)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2dd53)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3eeac)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x358fa)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x183c8)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3fdc1))'         | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x8a4)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e18c)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1067)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3daf7)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x2607))'           | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x9f06)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2178)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x8ac5)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f4af)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xf4)               | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x49))'            | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x55e))'           | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ff3e)            | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x323)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fccb)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f20b)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x36bb))'          | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xa2)               | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x94f8)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3feb3)            | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c69d)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ff46)            | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1b2e)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x31d9)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xa7)                | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fd44)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3803)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x14f6)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f8d7)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2138)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fb50)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fc57)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x1406))'          | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x9d))'            | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fdd5)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fd31)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x8cd)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3de4e)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e107)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x7a)               | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f89f)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x33c72)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2f96b)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ffc9)            | 24     | 7      | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xc20)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fc1e)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2736)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x529)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1b7f)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f9bb)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x22a6)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e0be)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff7b)             | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fdc1)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3f677))'         | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f295)             | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f87c)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e657)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x7246)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3aac4)             | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x6b2a)              | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3c509))'         | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f651)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3796)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c451)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xa9)               | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3fe57))'         | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x1cf8))'          | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fd30)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f5b5)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x2983))'           | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x128c)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f583)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3fed8))'         | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x422)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x7f4)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x10526)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f645)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3e1d9))'          | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x8ab)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x5303)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x253)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f376)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3eb92)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3f24d))'         | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x19e)              | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x28f0)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fe2a)            | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x11c6)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3da1a))'         | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x14e))'           | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3dd96))'         | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3ea51))'         | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fa84)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fc82)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x61)                | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2ba)               | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3e58c)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x113)               | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x16a)              | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1003)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3ffbb))'         | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x14da9)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ff57)            | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f989)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x542)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fde3)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x4531))'           | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x39454)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3bf91)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e6d8)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x7d17)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3dd50)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2e6c)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1c7b)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fd0e)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x248))'           | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f1ee)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fefb)            | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3ed81))'         | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x18e))'           | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f87d)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d5a4)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x309)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1e5)              | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fa02)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xf4)               | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6dd)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fdb0)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0xa2a))'           | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fdcb)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xe7)               | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x15ba)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xe71)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3cc4e)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x886)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f727)             | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1589)              | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fc49)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c66b)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fab2)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x238fa)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xef06)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x17628)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6c1)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x625)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c25d)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x7437)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2813e)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3462e)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x5255)              | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3534)              | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2386)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x36071)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3ca03))'         | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1a0)              | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xb57)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fe55)            | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3baaa)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x37)               | 24     | 7      | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1c06)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3dc6b))'         | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x25)               | 24     | 7      | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xfd9)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1c34)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x576)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x379e)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fb88)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1c9)               | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x1de2))'          | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x75))'            | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fe8b)            | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b5)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x141b)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x15f)              | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xc2c)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xee)               | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x857)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1bff)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x162a)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3ece2))'         | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3fdc8))'         | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x521)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ff93)            | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fe82)            | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1b)               | 24     | 6      | -      | -      | 30     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x39907)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fce5)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f793)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fe25)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3febb)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffce)             | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x94)                | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x28d)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x355a)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f6c9)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3dc73)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1e6f)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ec11)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f9ae)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2704)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2e4aa)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3dd93)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1154)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3a3a8)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xcff)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x392d3)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x1f54))'          | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xafe)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1e9b)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1c3)              | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|emtfptnn                                                      | A''*(B:0x172a)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2b7e)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x31b0)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x639)               | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x870)               | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3df0c)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x35c99)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x2a48))'          | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f0e8)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c6dd)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x42cc)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff86))'          | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|emtfptnn                                                      | A''*(B:0x3ef82)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x5055)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e420)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x26912)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A''*(B:0x26912)         | 24     | 18     | 23     | -      | 39     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x36375)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x323f5)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x341d1)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fd63)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2f995)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A''*(B:0x2f995)         | 24     | 18     | 23     | -      | 39     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|emtfptnn                                                      | A''*(B:0x74b6)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x9ce)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x37198)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f241)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1c86)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x43d)               | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x5d5)               | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fde8)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ff09)            | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|emtfptnn                                                      | A''*(B:0x3fbd7)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2baf7)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A''*(B:0x2baf7)         | 24     | 18     | 23     | -      | 39     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x349)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x258b)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3d2e1)             | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x45))'             | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|emtfptnn                                                      | A''*(B:0x3fa60)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2fe23)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A''*(B:0x2fe23)         | 24     | 18     | 23     | -      | 39     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2702)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xcb43)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|emtfptnn                                                      | A''*(B:0x11512)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6add)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e1d8)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3db59)             | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3e698)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3bb82)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xf52)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x9fd)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x33a30)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|emtfptnn                                                      | A''*(B:0x26f2)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x27de)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xa212)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b2f4)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fb4f)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ffdb)            | 24     | 7      | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x381a1)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fd70)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|emtfptnn                                                      | A''*(B:0x32)               | 24     | 7      | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f4bb)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6f56)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e99b)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x66cd)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1593)              | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x87c)               | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x12b))'           | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x1bb3))'          | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fd6d)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f872)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x128b)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x8c)               | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffb6)             | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fef4)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f521)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6083)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f73c)             | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd6)             | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x37fc)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1808)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x301)               | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xde)                | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3f62f))'         | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6cc)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1cf)              | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3fc3b))'         | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f84a)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x570d)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x463)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x38e4a)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x2407))'          | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fe73)            | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ee9b)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x67b9)              | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x15)                | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fcf4)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e022)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x25fa7)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3f3c2))'         | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2ae)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3ffcf))'         | 24     | 7      | -      | -      | 31     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3fd27))'         | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x43)               | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fd6d)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fcb0)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fad5)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x99)                | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xf81)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2dce4)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1d7)               | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fc56)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2e39)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x258)               | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2e)                | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x16)                | 24     | 6      | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1f1)              | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3cebe)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x108ac))'          | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xea1)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e760)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1018)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1bb7)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3032e)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6c)               | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x331ca)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3fee5))'          | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x38ed)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6d1d)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c3)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffc6)             | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffb9)             | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x499)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xe327)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ff1c)            | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x630)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x13f29)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2d178)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3cde)              | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xd03)               | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x16b2f)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x39a00)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ff13)            | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ed18)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fde8)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffcb)             | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fd66)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x182)               | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3f5d3))'         | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x5a9)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x29e))'           | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fe9e)             | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xed)               | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xa4dd)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x9ad)               | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x26)                | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x218a)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x158c7)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x16df))'           | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ec5c)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fae6)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f7b9)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fcba)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2d5)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f6d1)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1350)              | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xf47)               | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x409f)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3eea9)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x784)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3fc29))'          | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x9a8))'            | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3ff37))'          | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3f795))'          | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ffbd)            | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ecaf)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x5e1)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xfb5)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3e4ba))'          | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x78f))'            | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1659a)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A''*(B:0x1659a)         | 24     | 18     | 23     | -      | 39     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f60f)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d995)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fd56)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x38b9a)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f7e3)             | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x5cb)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fd6b)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fceb)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x68)                | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3f0e6))'          | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2b7)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x708))'            | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e6a0)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x289))'            | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3f2fb))'          | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c7ee)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1b3fb)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A2*(B:0x1b3fb)          | 24     | 18     | 23     | -      | 39     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b1c4)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3da5c)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x334)               | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x158f)              | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fea3)            | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3f006))'          | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3faab)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f658)             | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xa7d)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fd69)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3fda2))'          | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3a3dd)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3714a)             | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1e1)              | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f3fc)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e9c1)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x26e))'            | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ff98)            | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xd9)               | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x77d1)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3cc5e)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3f392))'          | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x152d)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f977)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f7fd)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1ec)              | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x393e7)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x37af)              | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3a62a)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0xf48))'            | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1187c)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f2fa)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fe58)            | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3dca7)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e390)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3f40d))'          | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xd82)               | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd2)             | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x25a)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ea69)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0xaee))'            | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffd2)             | 24     | 7      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xc67)               | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xa3f)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c7e4)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x7247)              | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x13de))'           | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x30c57)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ee6f)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x272b)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x22ce)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d81f)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x12680)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x4011)              | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1b29)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x137b)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1d1f)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e605)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1c53)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fb4f)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b9a5)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x34b2)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x382b6)             | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xe5a)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f6b8)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b6e)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x28982)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ff0b)             | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x57a)               | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3a5ce)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1abc6)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2ae9e)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1f51e)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x26e8d)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x26e8d)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x11a4a)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x11a4a)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x9548)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x957c)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x13486)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x265ba)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x39de1)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x252e1)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x252e1)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1d965)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1eddd)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x14cb)               | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2637d)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x2637d)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x793e)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2c54a)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1ed5)               | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0xdd3d)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0xa178)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x61c)                | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x9d95)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x7a5d)               | 24     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x12048)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x154e5)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x154e5)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x3aee4)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0xc2ec)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x28e58)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x28e58)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2a876)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x2a876)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x633)                | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x17175)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x17175)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1f12a)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x1f12a)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x8bd7)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1444c)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x17677)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x3f8c6)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x729e)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0xbb5f)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0xe50c)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x39d8d)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x3dbb7)              | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1067a)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x100b4)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0xef99)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x5d6a)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0xef66)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x20328)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x20328)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x10575)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1c5f)               | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x8ccf)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x3dd56)              | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1ea55)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1aaa3)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x10bce)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x91ad)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x4d8b)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x32e73)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x452f)               | 24     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x34ee4)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x6925)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x3727b)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0xb0b)                | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x5e02)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x14a33)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2eb1b)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1036)               | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x3f8eb)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x3bb24)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x11ee)               | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x3c459)              | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1082c)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x1082c)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x171a2)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1b93b)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x104f)               | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x11a8f)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x5012)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x9c4e)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1d5fa)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x39bd1)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x31989)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2438d)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x30a9e)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x176a5)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x46c2)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0xe4cd)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x14b28)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x14b28)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0xa85)                | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x12731)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x12731)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x31e22)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x11c2d)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1fbb3)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1207)               | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x12645)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2af25)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x11c49)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x11c49)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x14dd2)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x14dd2)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x897a)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x3ffd6)              | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1f29e)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x39f9)               | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x10f83)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x30c15)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x16bae)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x3c4e9)              | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0xb3e2)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x247c)               | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x16186)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x165f5)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2bf4f)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x2bf4f)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x92ed)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x170ac)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0xb0b7)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | (A*(B:0x3ebf))'            | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x27873)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x3f58f)              | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x33920)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x18817)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2600f)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1b28)               | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x20071)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x20071)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x25b4b)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x25b4b)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1f970)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1ca8)               | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2d17d)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x33e10)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x17062)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1b400)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2ad08)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x2ad08)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1eed)               | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x11fdb)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2e8e0)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1a56d)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2f846)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x14804)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x3b939)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x35cf4)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2bf68)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0xa11f)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x23c37)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x23c37)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x181b0)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1932c)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2bd0c)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x2bd0c)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x3944)               | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x125fb)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x35d07)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x13cf1)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x18fa5)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0xed25)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1b445)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x1b445)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x1b78e)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x13b8d)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2f0f4)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x2f0f4)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0xfd23)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x3d0bb)              | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2d807)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x204a9)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x40bf)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2d395)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x2d395)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x2943)               | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | A*(B:0x15c25)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0               | C+A*(B:0x15c25)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|emtfptnn                                                      | (C:0xff5d2a)+A*(B:0xef7)   | 13     | 12     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xfed6bb)+A*(B:0x1daf)  | 13     | 13     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xfe6f23)+(A:0x581a)*B  | 13     | 15     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xfe8cc2)+(A:0x20f6)*B  | 13     | 14     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xfd54b5)+(A:0x3e62)*B  | 13     | 14     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xff86b3)+(A:0x7151)*B  | 13     | 15     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xba1)+(A:0x3fffd1de)*B | 14     | 15     | 12     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xe2f)+(A:0x85cb)*B     | 13     | 16     | 12     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xff0e17)+(A:0x4465)*B  | 13     | 15     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xff1209)+A*(B:0x61b)   | 13     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0x1b47b)+A*(B:0x6e6)    | 13     | 11     | 17     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xffc890)+(A:0xc8ea)*B  | 13     | 16     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xfc6d39)+(A:0x6d924)*B | 19     | 13     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xfe90e6)+(A:0xd814)*B  | 13     | 16     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xfdacc4)+(A:0x36f28)*B | 18     | 13     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xfd4d93)+(A:0x4e838)*B | 19     | 13     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0x1cc81f)+A*(B:0x87)    | 13     | 8      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0x7c3324)+A*(B:0x17b)   | 13     | 9      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0x3ec2a2)+A*(B:0x106)   | 13     | 9      | 22     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0x3ef9ac)+A*(B:0xf2)    | 13     | 8      | 22     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0xff4f07)+(A:0x111a7)*B | 13     | 17     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0xff5e85)+A*(B:0x15f6)  | 13     | 13     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x8828)+A*(B:0x1676)    | 13     | 13     | 16     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x7f71d7)+A*(B:0x178)   | 13     | 9      | 23     | -      | 23     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x3a72)+(A:0x303c)*B    | 13     | 14     | 14     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0xfe6bc6)+(A:0x6269)*B  | 13     | 15     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x1a124)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x1b669)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | C+A*(B:0x1b669)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0xb842)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x1e035)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x1d459)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x35ec8)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x140b0)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x10e11)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | C+A*(B:0x10e11)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0xf4a3)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | (PCIN>>17)+A*(B:0x12)      | 23     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x160a1)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x1b36f)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0xb402)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x1aad0)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x1ead7)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x9452)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | (PCIN>>17)+A*(B:0x12)      | 23     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x11d4c)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'pcie_clk'
WARNING: [Synth 8-565] redefining clock 'ext_clk_in'
WARNING: [Synth 8-565] redefining clock 'clk40_in_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:47 . Memory (MB): peak = 3024.789 ; gain = 491.039 ; free physical = 75270 ; free virtual = 148059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:55 . Memory (MB): peak = 3166.809 ; gain = 633.059 ; free physical = 75143 ; free virtual = 147935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q16_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q16_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_381/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_407/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:25 ; elapsed = 00:02:34 . Memory (MB): peak = 3216.953 ; gain = 683.203 ; free physical = 75220 ; free virtual = 148010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:30 ; elapsed = 00:02:38 . Memory (MB): peak = 3216.957 ; gain = 683.207 ; free physical = 75216 ; free virtual = 148006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:30 ; elapsed = 00:02:38 . Memory (MB): peak = 3216.957 ; gain = 683.207 ; free physical = 75207 ; free virtual = 147998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:43 ; elapsed = 00:02:51 . Memory (MB): peak = 3216.957 ; gain = 683.207 ; free physical = 75123 ; free virtual = 147913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:43 ; elapsed = 00:02:51 . Memory (MB): peak = 3216.957 ; gain = 683.207 ; free physical = 75123 ; free virtual = 147913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:43 ; elapsed = 00:02:51 . Memory (MB): peak = 3216.957 ; gain = 683.207 ; free physical = 75121 ; free virtual = 147912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:43 ; elapsed = 00:02:52 . Memory (MB): peak = 3216.957 ; gain = 683.207 ; free physical = 75121 ; free virtual = 147912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|emtfptnn    | ap_enable_reg_pp0_iter4_reg                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|emtfptnn    | ap_enable_reg_pp0_iter9_reg                                    | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|test_algo   | data_out_reg[34]                                               | 4      | 26    | NO           | NO                 | YES               | 26     | 0       | 
|test_algo   | data_in_start_gen[0].readEnableShiftGen.read_enable_shr_reg[3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|test_algo   | data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |blk_mem_gen_0   |         1|
|2     |eleven2nine_lut |         1|
|3     |eleven2two_lut  |         1|
|4     |usrclk_mmcm     |         1|
|5     |ctoc_mmcm_in    |         1|
|6     |ctoc_mmcm       |         1|
|7     |ctoc_ififo      |         1|
|8     |inject_mem_64   |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_0_bbox   |     1|
|2     |ctoc_ififo_bbox      |     1|
|3     |ctoc_mmcm_bbox       |     1|
|4     |ctoc_mmcm_in_bbox    |     1|
|5     |eleven2nine_lut_bbox |     1|
|6     |eleven2two_lut_bbox  |     1|
|7     |inject_mem_64_bbox   |     1|
|8     |usrclk_mmcm_bbox     |     1|
|9     |BUFG                 |     2|
|10    |CARRY4               |  3416|
|11    |DSP48E1              |   755|
|21    |IBUFDS_GTE2          |     1|
|22    |ISERDESE2            |    14|
|23    |LUT1                 |   803|
|24    |LUT2                 |  7407|
|25    |LUT3                 |  4067|
|26    |LUT4                 |  3842|
|27    |LUT5                 |   566|
|28    |LUT6                 |   673|
|29    |OSERDESE2            |    14|
|30    |RAMB18E1             |    18|
|31    |SRL16E               |    30|
|32    |USR_ACCESSE2         |     1|
|33    |FDRE                 |  8233|
|34    |FDSE                 |   366|
|35    |IBUF                 |    18|
|36    |IBUFG                |     2|
|37    |OBUF                 |    15|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:43 ; elapsed = 00:02:52 . Memory (MB): peak = 3216.957 ; gain = 683.207 ; free physical = 75121 ; free virtual = 147912
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:35 ; elapsed = 00:02:43 . Memory (MB): peak = 3216.957 ; gain = 488.676 ; free physical = 75180 ; free virtual = 147970
Synthesis Optimization Complete : Time (s): cpu = 00:02:43 ; elapsed = 00:02:52 . Memory (MB): peak = 3216.961 ; gain = 683.207 ; free physical = 75180 ; free virtual = 147970
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3216.961 ; gain = 0.000 ; free physical = 75262 ; free virtual = 148052
INFO: [Netlist 29-17] Analyzing 4205 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'ctoc/ext_clk_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-432] The IBUFG primitive 'pcie_clk_buff' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.910 ; gain = 0.000 ; free physical = 75191 ; free virtual = 147982
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:05 ; elapsed = 00:03:11 . Memory (MB): peak = 3254.910 ; gain = 750.125 ; free physical = 75511 ; free virtual = 148302
INFO: [Common 17-1381] The checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/mtf7_core_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3286.930 ; gain = 32.020 ; free physical = 75517 ; free virtual = 148313
INFO: [runtcl-4] Executing : report_utilization -file mtf7_core_top_utilization_synth.rpt -pb mtf7_core_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 20 22:58:49 2023...
