$date
	Sat Aug 19 21:09:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_shift_register $end
$var wire 8 ! stored_data [7:0] $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ reset $end
$var reg 1 % shift_enable $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ reset $end
$var wire 1 % shift_enable $end
$var wire 8 & stored_data [7:0] $end
$var reg 8 ' register [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
0%
1$
0#
x"
b0 !
$end
#10
0$
#30
1#
#40
1%
#50
0#
#60
1#
#70
0#
#80
1#
#85
b1 !
b1 &
b1 '
0"
#90
b11 !
b11 &
b11 '
1"
#95
0"
#100
b111 !
b111 &
b111 '
1"
#105
0"
#110
b1111 !
b1111 &
b1111 '
1"
