
ET024006DHU_EXAMPLE2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         000080f4  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  8000a200  8000a200  0000a600  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000012d4  8000a400  8000a400  0000a800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .lalign       00000004  8000b6d4  8000b6d4  0000bad4  2**0
                  ALLOC
  6 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  7 .data         00000530  00000008  8000b6d8  0000bc08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          000005b0  00000538  00000538  00000000  2**2
                  ALLOC
  9 .heap         0000e518  00000ae8  00000ae8  00000000  2**0
                  ALLOC
 10 .comment      00000030  00000000  00000000  0000c138  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 00001020  00000000  00000000  0000c168  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 000022c2  00000000  00000000  0000d188  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   00024fae  00000000  00000000  0000f44a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00005c59  00000000  00000000  000343f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000fcc9  00000000  00000000  0003a051  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000286c  00000000  00000000  00049d1c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000053ad  00000000  00000000  0004c588  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    0000c3c5  00000000  00000000  00051935  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 00bfe2a8  00000000  00000000  0005dcfa  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 21 .debug_ranges 00001340  00000000  00000000  00c5bfa8  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf c1 4c 	sub	pc,pc,-16052

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf e1 50 	sub	pc,pc,-7856

Disassembly of section .text:

80002008 <et024006_SetLimits>:
80002008:	eb cd 40 80 	pushm	r7,lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000200c:	fc 1e c0 00 	movh	lr,0xc000
80002010:	30 28       	mov	r8,2
80002012:	bc 08       	st.h	lr[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002014:	ef dc c1 08 	bfextu	r7,r12,0x8,0x8
80002018:	fc 18 c0 20 	movh	r8,0xc020
8000201c:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000201e:	30 37       	mov	r7,3
80002020:	bc 07       	st.h	lr[0x0],r7
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002022:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002024:	30 4c       	mov	r12,4
80002026:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002028:	f9 da c1 08 	bfextu	r12,r10,0x8,0x8
8000202c:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000202e:	30 5c       	mov	r12,5
80002030:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002032:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002034:	30 6a       	mov	r10,6
80002036:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002038:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
8000203c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000203e:	30 7a       	mov	r10,7
80002040:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002042:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002044:	30 8a       	mov	r10,8
80002046:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002048:	f5 d9 c1 08 	bfextu	r10,r9,0x8,0x8
8000204c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000204e:	30 9a       	mov	r10,9
80002050:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002052:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_COL_ADDR_END1, (x2 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y1 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y1 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END2, (y2 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y2 & 0xff) );
}
80002054:	e3 cd 80 80 	ldm	sp++,r7,pc

80002058 <et024006_SetQuickLimits>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002058:	fc 19 c0 00 	movh	r9,0xc000
8000205c:	30 28       	mov	r8,2
8000205e:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002060:	f5 dc c1 08 	bfextu	r10,r12,0x8,0x8
80002064:	fc 18 c0 20 	movh	r8,0xc020
80002068:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000206a:	30 3a       	mov	r10,3
8000206c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000206e:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002070:	30 6a       	mov	r10,6
80002072:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002074:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
80002078:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000207a:	30 7a       	mov	r10,7
8000207c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000207e:	b0 0b       	st.h	r8[0x0],r11
{
  et024006_WriteRegister( HIMAX_COL_ADDR_START2, (x >> 8) );
  et024006_WriteRegister( HIMAX_COL_ADDR_START1, (x & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y & 0xff) );
}
80002080:	5e fc       	retal	r12
80002082:	d7 03       	nop

80002084 <et024006_DrawQuickPixel>:
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y & 0xff) );
}


void et024006_DrawQuickPixel( uint16_t x, uint16_t y, et024006_color_t color )
{
80002084:	eb cd 40 80 	pushm	r7,lr
80002088:	14 97       	mov	r7,r10
  // Sanity check on parameters.
  Assert( x < ET024006_WIDTH );
  Assert( y < ET024006_HEIGHT );

  // Set up draw area and write the two bytes of pixel data.
  et024006_SetQuickLimits( x, y );
8000208a:	5c 7b       	castu.h	r11
8000208c:	5c 7c       	castu.h	r12
8000208e:	f0 1f 00 06 	mcall	800020a4 <et024006_DrawQuickPixel+0x20>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002092:	32 29       	mov	r9,34
80002094:	fc 18 c0 00 	movh	r8,0xc000
80002098:	b0 09       	st.h	r8[0x0],r9
  et024006_SendSPI( color & 0xff );
  et024006_SendSPI( color >> 8 );
  et024006_DeselectSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  *ET024006_PARAM_ADDR = color;
8000209a:	fc 18 c0 20 	movh	r8,0xc020
8000209e:	b0 07       	st.h	r8[0x0],r7
#endif

}
800020a0:	e3 cd 80 80 	ldm	sp++,r7,pc
800020a4:	80 00       	ld.sh	r0,r0[0x0]
800020a6:	20 58       	sub	r8,5

800020a8 <et024006_PrintString>:
void et024006_PrintString(char *lcd_string, const unsigned char *font_style,
                          uint16_t x,
                          uint16_t y,
                          uint16_t fcolor,
                          int bcolor)
{
800020a8:	d4 31       	pushm	r0-r7,lr
800020aa:	20 dd       	sub	sp,52
800020ac:	18 97       	mov	r7,r12
800020ae:	50 6b       	stdsp	sp[0x18],r11
800020b0:	50 8a       	stdsp	sp[0x20],r10
800020b2:	50 29       	stdsp	sp[0x8],r9
800020b4:	10 94       	mov	r4,r8
800020b6:	41 63       	lddsp	r3,sp[0x58]
  unsigned char mask = 0, xfont, yfont, font_size;
  const unsigned char *data;
  uint16_t saved_x = x;

  // if string is empty there is nothing to do
  if( *lcd_string == '\0')
800020b8:	19 89       	ld.ub	r9,r12[0x0]
800020ba:	30 08       	mov	r8,0
800020bc:	f0 09 18 00 	cp.b	r9,r8
800020c0:	e0 80 01 0c 	breq	800022d8 <et024006_PrintString+0x230>
    return;

  data = font_style;  // point to the start of the font table
  xfont = *data;  // get font x width
800020c4:	16 98       	mov	r8,r11
800020c6:	11 3a       	ld.ub	r10,r8++
800020c8:	50 4a       	stdsp	sp[0x10],r10
  data++;
  yfont = *data;  // get font y length
800020ca:	11 89       	ld.ub	r9,r8[0x0]
800020cc:	50 39       	stdsp	sp[0xc],r9
  data++;
  font_size = *data;  // get data bytes per font
800020ce:	11 98       	ld.ub	r8,r8[0x1]
800020d0:	50 58       	stdsp	sp[0x14],r8

  // If transparent mode
  if(bcolor == -1)
800020d2:	5b f3       	cp.w	r3,-1
800020d4:	e0 81 00 8d 	brne	800021ee <et024006_PrintString+0x146>
  {
    // set window to display size
    et024006_SetLimits( 0, 0, ET024006_WIDTH - 1, ET024006_HEIGHT - 1 );
800020d8:	e0 69 00 ef 	mov	r9,239
800020dc:	e0 6a 01 3f 	mov	r10,319
800020e0:	30 0b       	mov	r11,0
800020e2:	16 9c       	mov	r12,r11
800020e4:	f0 1f 00 7e 	mcall	800022dc <et024006_PrintString+0x234>
        data =  (font_style + font_size) +  // header offset
          (font_size * (int)(*lcd_string - 32)); // character select
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;
800020e8:	40 58       	lddsp	r8,sp[0x14]
800020ea:	50 c8       	stdsp	sp[0x30],r8
800020ec:	f0 08 00 18 	add	r8,r8,r8<<0x1
800020f0:	a5 78       	lsl	r8,0x5
800020f2:	40 69       	lddsp	r9,sp[0x18]
800020f4:	10 09       	add	r9,r8
800020f6:	50 b9       	stdsp	sp[0x2c],r9
800020f8:	ee c8 ff ff 	sub	r8,r7,-1
800020fc:	50 98       	stdsp	sp[0x24],r8
800020fe:	40 8a       	lddsp	r10,sp[0x20]
80002100:	5c 8a       	casts.h	r10
80002102:	50 aa       	stdsp	sp[0x28],r10
      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
        {
          if (*data & mask) // if pixel data then put dot
80002104:	30 03       	mov	r3,0
          {
            et024006_DrawQuickPixel( col, row, fcolor );
80002106:	08 90       	mov	r0,r4
80002108:	5c 70       	castu.h	r0
    // set window to display size
    et024006_SetLimits( 0, 0, ET024006_WIDTH - 1, ET024006_HEIGHT - 1 );

    do
    {
      if(*lcd_string =='\n') {
8000210a:	40 99       	lddsp	r9,sp[0x24]
8000210c:	f3 38 ff ff 	ld.ub	r8,r9[-1]
80002110:	30 aa       	mov	r10,10
80002112:	f4 08 18 00 	cp.b	r8,r10
80002116:	c0 b1       	brne	8000212c <et024006_PrintString+0x84>
        x = saved_x;
        y += yfont;
80002118:	40 28       	lddsp	r8,sp[0x8]
8000211a:	40 39       	lddsp	r9,sp[0xc]
8000211c:	12 08       	add	r8,r9
8000211e:	5c 88       	casts.h	r8
80002120:	50 28       	stdsp	sp[0x8],r8
80002122:	40 98       	lddsp	r8,sp[0x24]
80002124:	40 8a       	lddsp	r10,sp[0x20]
80002126:	5c 8a       	casts.h	r10
80002128:	50 aa       	stdsp	sp[0x28],r10
        lcd_string++;  // next character in string
        continue;
8000212a:	c5 a8       	rjmp	800021de <et024006_PrintString+0x136>
      } else if(*lcd_string =='\t') {
8000212c:	30 99       	mov	r9,9
8000212e:	f2 08 18 00 	cp.b	r8,r9
80002132:	c0 81       	brne	80002142 <et024006_PrintString+0x9a>
        x += xfont;
80002134:	40 a8       	lddsp	r8,sp[0x28]
80002136:	40 49       	lddsp	r9,sp[0x10]
80002138:	12 08       	add	r8,r9
8000213a:	5c 88       	casts.h	r8
8000213c:	50 a8       	stdsp	sp[0x28],r8
8000213e:	40 98       	lddsp	r8,sp[0x24]
        lcd_string++;  // next character in string
        continue;
80002140:	c4 f8       	rjmp	800021de <et024006_PrintString+0x136>
      }
      // Checks if the character can be printed
      if (*lcd_string >= 32 && *lcd_string < (32 + 96))
80002142:	f0 ca 00 20 	sub	r10,r8,32
80002146:	35 f9       	mov	r9,95
80002148:	f2 0a 18 00 	cp.b	r10,r9
8000214c:	e0 88 00 04 	brls	80002154 <et024006_PrintString+0xac>
80002150:	40 b5       	lddsp	r5,sp[0x2c]
80002152:	c0 a8       	rjmp	80002166 <et024006_PrintString+0xbe>
      {
        // point to character data in font table
        data =  (font_style + font_size) +  // header offset
80002154:	22 08       	sub	r8,32
80002156:	40 ca       	lddsp	r10,sp[0x30]
80002158:	f0 0a 02 45 	mul	r5,r8,r10
8000215c:	40 59       	lddsp	r9,sp[0x14]
8000215e:	12 05       	add	r5,r9
80002160:	40 68       	lddsp	r8,sp[0x18]
80002162:	f0 05 00 05 	add	r5,r8,r5
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
80002166:	40 22       	lddsp	r2,sp[0x8]
80002168:	5c 72       	castu.h	r2
8000216a:	40 3a       	lddsp	r10,sp[0xc]
8000216c:	e4 0a 00 0a 	add	r10,r2,r10
80002170:	50 1a       	stdsp	sp[0x4],r10
80002172:	04 3a       	cp.w	r10,r2
80002174:	e0 8a 00 2f 	brle	800021d2 <et024006_PrintString+0x12a>
80002178:	40 21       	lddsp	r1,sp[0x8]
8000217a:	5c 81       	casts.h	r1
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
8000217c:	40 a9       	lddsp	r9,sp[0x28]
8000217e:	5c 79       	castu.h	r9
80002180:	50 09       	stdsp	sp[0x0],r9
80002182:	12 94       	mov	r4,r9
80002184:	40 48       	lddsp	r8,sp[0x10]
80002186:	10 04       	add	r4,r8
80002188:	40 aa       	lddsp	r10,sp[0x28]
8000218a:	5c 8a       	casts.h	r10
8000218c:	50 7a       	stdsp	sp[0x1c],r10
8000218e:	c1 b8       	rjmp	800021c4 <et024006_PrintString+0x11c>
        {
          if (*data & mask) // if pixel data then put dot
          {
            et024006_DrawQuickPixel( col, row, fcolor );
          }
          mask >>= 1;
80002190:	a1 96       	lsr	r6,0x1
      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
        {
          if (*data & mask) // if pixel data then put dot
80002192:	0b 88       	ld.ub	r8,r5[0x0]
80002194:	ed e8 00 08 	and	r8,r6,r8
80002198:	e6 08 18 00 	cp.b	r8,r3
8000219c:	c0 50       	breq	800021a6 <et024006_PrintString+0xfe>
          {
            et024006_DrawQuickPixel( col, row, fcolor );
8000219e:	00 9a       	mov	r10,r0
800021a0:	04 9b       	mov	r11,r2
800021a2:	f0 1f 00 50 	mcall	800022e0 <et024006_PrintString+0x238>
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800021a6:	2f f7       	sub	r7,-1
800021a8:	5c 87       	casts.h	r7
800021aa:	0e 9c       	mov	r12,r7
800021ac:	5c 7c       	castu.h	r12
800021ae:	08 3c       	cp.w	r12,r4
800021b0:	cf 05       	brlt	80002190 <et024006_PrintString+0xe8>
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
800021b2:	2f f1       	sub	r1,-1
800021b4:	5c 81       	casts.h	r1
800021b6:	e5 d1 c0 10 	bfextu	r2,r1,0x0,0x10
800021ba:	40 19       	lddsp	r9,sp[0x4]
800021bc:	04 39       	cp.w	r9,r2
800021be:	e0 8a 00 0a 	brle	800021d2 <et024006_PrintString+0x12a>
            et024006_DrawQuickPixel( col, row, fcolor );
          }
          mask >>= 1;
        }
        // Next row data
        data++;
800021c2:	2f f5       	sub	r5,-1
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800021c4:	40 0c       	lddsp	r12,sp[0x0]
800021c6:	08 3c       	cp.w	r12,r4
800021c8:	cf 54       	brge	800021b2 <et024006_PrintString+0x10a>
800021ca:	40 77       	lddsp	r7,sp[0x1c]
800021cc:	e0 66 00 80 	mov	r6,128
800021d0:	ce 1b       	rjmp	80002192 <et024006_PrintString+0xea>
        }
        // Next row data
        data++;
      }
      // move to next character start pixel
      x += xfont;
800021d2:	40 a8       	lddsp	r8,sp[0x28]
800021d4:	40 4a       	lddsp	r10,sp[0x10]
800021d6:	14 08       	add	r8,r10
800021d8:	5c 88       	casts.h	r8
800021da:	50 a8       	stdsp	sp[0x28],r8
800021dc:	40 98       	lddsp	r8,sp[0x24]
800021de:	40 99       	lddsp	r9,sp[0x24]
800021e0:	2f f9       	sub	r9,-1
800021e2:	50 99       	stdsp	sp[0x24],r9
      lcd_string++;  // next character in string

    }while(*lcd_string !='\0');  // keep spitting chars out until end of string
800021e4:	11 88       	ld.ub	r8,r8[0x0]
800021e6:	e6 08 18 00 	cp.b	r8,r3
800021ea:	c9 01       	brne	8000210a <et024006_PrintString+0x62>
800021ec:	c7 68       	rjmp	800022d8 <et024006_PrintString+0x230>
800021ee:	f8 c8 ff ff 	sub	r8,r12,-1
800021f2:	50 08       	stdsp	sp[0x0],r8
800021f4:	40 8c       	lddsp	r12,sp[0x20]
800021f6:	5c 8c       	casts.h	r12
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
800021f8:	30 06       	mov	r6,0
          {
            *ET024006_PARAM_ADDR = fcolor;
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
800021fa:	5c 83       	casts.h	r3
800021fc:	fc 15 c0 20 	movh	r5,0xc020
  }
  else
  {
    do
    {
      if(*lcd_string =='\n') {
80002200:	40 0a       	lddsp	r10,sp[0x0]
80002202:	f5 31 ff ff 	ld.ub	r1,r10[-1]
80002206:	30 a8       	mov	r8,10
80002208:	f0 01 18 00 	cp.b	r1,r8
8000220c:	c0 b1       	brne	80002222 <et024006_PrintString+0x17a>
        x = saved_x;
        y += yfont;
8000220e:	40 28       	lddsp	r8,sp[0x8]
80002210:	40 39       	lddsp	r9,sp[0xc]
80002212:	12 08       	add	r8,r9
80002214:	5c 88       	casts.h	r8
80002216:	50 28       	stdsp	sp[0x8],r8
80002218:	14 98       	mov	r8,r10
8000221a:	40 8a       	lddsp	r10,sp[0x20]
8000221c:	5c 8a       	casts.h	r10
8000221e:	50 1a       	stdsp	sp[0x4],r10
        lcd_string++;  // next character in string
        continue;
80002220:	c5 28       	rjmp	800022c4 <et024006_PrintString+0x21c>
      } else if(*lcd_string =='\t') {
80002222:	30 98       	mov	r8,9
80002224:	f0 01 18 00 	cp.b	r1,r8
80002228:	c0 71       	brne	80002236 <et024006_PrintString+0x18e>
        x += xfont;
8000222a:	40 49       	lddsp	r9,sp[0x10]
8000222c:	12 0c       	add	r12,r9
8000222e:	5c 8c       	casts.h	r12
80002230:	50 1c       	stdsp	sp[0x4],r12
80002232:	40 08       	lddsp	r8,sp[0x0]
        lcd_string++;  // next character in string
        continue;
80002234:	c4 88       	rjmp	800022c4 <et024006_PrintString+0x21c>
      // point to character data in font table
      data =  (font_style + font_size) +  // header offset
        (font_size * (int)(*lcd_string - 32)); // character select

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
80002236:	40 32       	lddsp	r2,sp[0xc]
80002238:	40 47       	lddsp	r7,sp[0x10]
8000223a:	f8 07 00 08 	add	r8,r12,r7
8000223e:	5c 88       	casts.h	r8
80002240:	50 18       	stdsp	sp[0x4],r8
80002242:	04 99       	mov	r9,r2
80002244:	20 19       	sub	r9,1
80002246:	40 28       	lddsp	r8,sp[0x8]
80002248:	10 09       	add	r9,r8
8000224a:	40 1a       	lddsp	r10,sp[0x4]
8000224c:	20 1a       	sub	r10,1
8000224e:	5c 79       	castu.h	r9
80002250:	5c 7a       	castu.h	r10
80002252:	10 9b       	mov	r11,r8
80002254:	5c 7b       	castu.h	r11
80002256:	5c 7c       	castu.h	r12
80002258:	f0 1f 00 21 	mcall	800022dc <et024006_PrintString+0x234>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000225c:	32 29       	mov	r9,34
8000225e:	fc 18 c0 00 	movh	r8,0xc000
80002262:	b0 09       	st.h	r8[0x0],r9

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
80002264:	40 3a       	lddsp	r10,sp[0xc]
80002266:	58 0a       	cp.w	r10,0
80002268:	c2 d0       	breq	800022c2 <et024006_PrintString+0x21a>
        x += xfont;
        lcd_string++;  // next character in string
        continue;
      }
      // point to character data in font table
      data =  (font_style + font_size) +  // header offset
8000226a:	e2 ce 00 20 	sub	lr,r1,32
8000226e:	40 59       	lddsp	r9,sp[0x14]
80002270:	f2 0e 02 4e 	mul	lr,r9,lr
80002274:	12 0e       	add	lr,r9
80002276:	40 68       	lddsp	r8,sp[0x18]
80002278:	f0 0e 00 0e 	add	lr,r8,lr
8000227c:	30 0c       	mov	r12,0
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
8000227e:	e0 60 00 80 	mov	r0,128
80002282:	18 91       	mov	r1,r12
80002284:	c1 98       	rjmp	800022b6 <et024006_PrintString+0x20e>
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
          }
          mask >>= 1;
80002286:	a1 99       	lsr	r9,0x1
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
80002288:	f3 eb 00 0a 	and	r10,r9,r11
          {
            *ET024006_PARAM_ADDR = fcolor;
8000228c:	ec 0a 18 00 	cp.b	r10,r6
80002290:	e8 0a 17 10 	movne	r10,r4
80002294:	eb fa 1c 00 	st.hne	r5[0x0],r10
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
80002298:	eb f3 0c 00 	st.heq	r5[0x0],r3
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
8000229c:	2f f8       	sub	r8,-1
8000229e:	5c 88       	casts.h	r8
800022a0:	f0 07 19 00 	cp.h	r7,r8
800022a4:	fe 9b ff f1 	brhi	80002286 <et024006_PrintString+0x1de>

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
800022a8:	2f fc       	sub	r12,-1
800022aa:	5c 8c       	casts.h	r12
800022ac:	f8 02 19 00 	cp.h	r2,r12
800022b0:	e0 88 00 09 	brls	800022c2 <et024006_PrintString+0x21a>
          }
          mask >>= 1;
        }

        // Next row data
        data++;
800022b4:	2f fe       	sub	lr,-1
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
800022b6:	58 07       	cp.w	r7,0
800022b8:	cf 80       	breq	800022a8 <et024006_PrintString+0x200>
        {
          if (*data & mask) // if pixel data then put dot
800022ba:	1d 8b       	ld.ub	r11,lr[0x0]
800022bc:	00 99       	mov	r9,r0
800022be:	02 98       	mov	r8,r1
800022c0:	ce 4b       	rjmp	80002288 <et024006_PrintString+0x1e0>
800022c2:	40 08       	lddsp	r8,sp[0x0]
800022c4:	40 09       	lddsp	r9,sp[0x0]
800022c6:	2f f9       	sub	r9,-1
800022c8:	50 09       	stdsp	sp[0x0],r9
      }
      // move to next character start pixel
      x += xfont;
      lcd_string++;  // next character in string

    }while(*lcd_string !='\0');  // keep spitting chars out until end of string
800022ca:	11 88       	ld.ub	r8,r8[0x0]
800022cc:	ec 08 18 00 	cp.b	r8,r6
800022d0:	c0 40       	breq	800022d8 <et024006_PrintString+0x230>
800022d2:	40 1c       	lddsp	r12,sp[0x4]
800022d4:	5c 8c       	casts.h	r12
800022d6:	c9 5b       	rjmp	80002200 <et024006_PrintString+0x158>
  }
}
800022d8:	2f 3d       	sub	sp,-52
800022da:	d8 32       	popm	r0-r7,pc
800022dc:	80 00       	ld.sh	r0,r0[0x0]
800022de:	20 08       	sub	r8,0
800022e0:	80 00       	ld.sh	r0,r0[0x0]
800022e2:	20 84       	sub	r4,8

800022e4 <et024006_DuplicatePixel>:
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800022e4:	32 29       	mov	r9,34
800022e6:	fc 18 c0 00 	movh	r8,0xc000
800022ea:	b0 09       	st.h	r8[0x0],r9
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
800022ec:	58 7b       	cp.w	r11,7
800022ee:	e0 88 00 13 	brls	80002314 <et024006_DuplicatePixel+0x30>
800022f2:	16 99       	mov	r9,r11
    *ET024006_PARAM_ADDR = color;
800022f4:	fc 18 c0 20 	movh	r8,0xc020
800022f8:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
800022fa:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
800022fc:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
800022fe:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002300:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002302:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002304:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002306:	b0 0c       	st.h	r8[0x0],r12
    count-=8;
80002308:	20 89       	sub	r9,8
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
8000230a:	58 79       	cp.w	r9,7
8000230c:	fe 9b ff f6 	brhi	800022f8 <et024006_DuplicatePixel+0x14>



/* --- Pixel block operations --- */

void et024006_DuplicatePixel( et024006_color_t color, uint32_t count )
80002310:	f7 db c0 03 	bfextu	r11,r11,0x0,0x3
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
80002314:	58 0b       	cp.w	r11,0
80002316:	5e 0c       	reteq	r12
    *ET024006_PARAM_ADDR = color;
80002318:	fc 18 c0 20 	movh	r8,0xc020
8000231c:	b0 0c       	st.h	r8[0x0],r12
    --count;
8000231e:	20 1b       	sub	r11,1
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
80002320:	cf e1       	brne	8000231c <et024006_DuplicatePixel+0x38>
80002322:	5e fc       	retal	r12

80002324 <et024006_DrawFilledRect>:
  }
}


void et024006_DrawFilledRect( uint16_t x, uint16_t y, uint16_t width, uint16_t height, et024006_color_t color )
{
80002324:	eb cd 40 e0 	pushm	r5-r7,lr
80002328:	14 97       	mov	r7,r10
8000232a:	12 96       	mov	r6,r9
8000232c:	10 95       	mov	r5,r8
  // More sanity check.
  Assert( x2 < ET024006_WIDTH );
  Assert( y2 < ET024006_HEIGHT );

  // Set up draw area and copy pixel color until area is full.
  et024006_SetLimits( x, y, x2, y2 );
8000232e:	f6 c9 00 01 	sub	r9,r11,1
80002332:	0c 09       	add	r9,r6
80002334:	f8 ca 00 01 	sub	r10,r12,1
80002338:	0e 0a       	add	r10,r7
8000233a:	5c 79       	castu.h	r9
8000233c:	5c 7a       	castu.h	r10
8000233e:	5c 7b       	castu.h	r11
80002340:	5c 7c       	castu.h	r12
80002342:	f0 1f 00 07 	mcall	8000235c <et024006_DrawFilledRect+0x38>
  uint32_t count = (uint32_t) width * height;
  et024006_DuplicatePixel( color, count );
80002346:	f7 d6 c0 10 	bfextu	r11,r6,0x0,0x10
8000234a:	5c 77       	castu.h	r7
8000234c:	af 3b       	mul	r11,r7
8000234e:	f9 d5 c0 10 	bfextu	r12,r5,0x0,0x10
80002352:	f0 1f 00 04 	mcall	80002360 <et024006_DrawFilledRect+0x3c>
}
80002356:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000235a:	00 00       	add	r0,r0
8000235c:	80 00       	ld.sh	r0,r0[0x0]
8000235e:	20 08       	sub	r8,0
80002360:	80 00       	ld.sh	r0,r0[0x0]
80002362:	22 e4       	sub	r4,46

80002364 <et024006_AdjustGamma>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002364:	fc 19 c0 00 	movh	r9,0xc000
80002368:	34 6a       	mov	r10,70
8000236a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000236c:	fc 18 c0 20 	movh	r8,0xc020
80002370:	e0 6b 00 94 	mov	r11,148
80002374:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002376:	34 7b       	mov	r11,71
80002378:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000237a:	34 1b       	mov	r11,65
8000237c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000237e:	34 8b       	mov	r11,72
80002380:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002382:	30 0b       	mov	r11,0
80002384:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002386:	34 9b       	mov	r11,73
80002388:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000238a:	33 3b       	mov	r11,51
8000238c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000238e:	34 ab       	mov	r11,74
80002390:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002392:	32 5b       	mov	r11,37
80002394:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002396:	34 bb       	mov	r11,75
80002398:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000239a:	34 5b       	mov	r11,69
8000239c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000239e:	34 cb       	mov	r11,76
800023a0:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023a2:	34 4b       	mov	r11,68
800023a4:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023a6:	34 db       	mov	r11,77
800023a8:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023aa:	37 7b       	mov	r11,119
800023ac:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023ae:	34 eb       	mov	r11,78
800023b0:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023b2:	31 2b       	mov	r11,18
800023b4:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023b6:	34 fb       	mov	r11,79
800023b8:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023ba:	e0 6b 00 cc 	mov	r11,204
800023be:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023c0:	35 0b       	mov	r11,80
800023c2:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023c4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023c6:	35 1a       	mov	r10,81
800023c8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023ca:	e0 69 00 82 	mov	r9,130
800023ce:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_GAMMACTRL8, 0x77 );
  et024006_WriteRegister( HIMAX_GAMMACTRL9, 0x12 );
  et024006_WriteRegister( HIMAX_GAMMACTRL10, 0xCC );
  et024006_WriteRegister( HIMAX_GAMMACTRL11, 0x46 );
  et024006_WriteRegister( HIMAX_GAMMACTRL12, 0x82 );
}
800023d0:	5e fc       	retal	r12
800023d2:	d7 03       	nop

800023d4 <et024006_Init>:
 *  @param cpu_hz CPU speed in Hz. This is needed for power up timings.
 *  @param hsb_hz HSB bus speed in Hz. This parameter is needed to set up the SMC.
 *  If SPI mode is used then this parameter is ignored.
 */
void et024006_Init( unsigned long cpu_hz, unsigned long hsb_hz )
{
800023d4:	eb cd 40 c0 	pushm	r6-r7,lr
  tft_data.cpu_hz = cpu_hz;
800023d8:	fe f7 04 80 	ld.w	r7,pc[1152]
800023dc:	8f 0c       	st.w	r7[0x0],r12
  tft_data.hsb_hz = hsb_hz;
800023de:	8f 1b       	st.w	r7[0x4],r11

#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_SPI)
  et024006_InitSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
800023e0:	16 9c       	mov	r12,r11
800023e2:	f0 1f 01 1f 	mcall	8000285c <et024006_Init+0x488>
static void et024006_SetupInterface( void )
{

  // et024006_TE (tearing sync) signal from display is input
  // without any pull resistors
  gpio_enable_gpio_pin(ET024006DHU_TE_PIN);
800023e6:	35 5c       	mov	r12,85
800023e8:	f0 1f 01 1e 	mcall	80002860 <et024006_Init+0x48c>

  // Backlight pin (PWM) for display is output
  gpio_enable_module_pin(ET024006DHU_BL_PIN, ET024006DHU_BL_FUNCTION);
800023ec:	30 2b       	mov	r11,2
800023ee:	33 2c       	mov	r12,50
800023f0:	f0 1f 01 1d 	mcall	80002864 <et024006_Init+0x490>
  // Turns backlight ON
  /*TODO Add backlight driver */

  // Reset pin for display is output
  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
800023f4:	35 2c       	mov	r12,82
800023f6:	f0 1f 01 1d 	mcall	80002868 <et024006_Init+0x494>
/*! \brief Does a hard reset of the display.
 */
static void et024006_ResetDisplay( void )
{
  // clear reset line
  gpio_clr_gpio_pin(ET024006DHU_RESET_PIN);
800023fa:	35 2c       	mov	r12,82
800023fc:	f0 1f 01 1c 	mcall	8000286c <et024006_Init+0x498>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80002400:	6e 07       	ld.w	r7,r7[0x0]
80002402:	33 28       	mov	r8,50
80002404:	ee 08 06 46 	mulu.d	r6,r7,r8
80002408:	ee 78 42 40 	mov	r8,1000000
8000240c:	30 09       	mov	r9,0
8000240e:	ee 7a 42 3f 	mov	r10,999999
80002412:	30 0b       	mov	r11,0
80002414:	ec 0a 00 0a 	add	r10,r6,r10
80002418:	ee 0b 00 4b 	adc	r11,r7,r11
8000241c:	f0 1f 01 15 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002420:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002424:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002428:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000242c:	14 38       	cp.w	r8,r10
8000242e:	e0 88 00 09 	brls	80002440 <et024006_Init+0x6c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002432:	12 38       	cp.w	r8,r9
80002434:	fe 98 ff fa 	brls	80002428 <et024006_Init+0x54>
80002438:	12 3a       	cp.w	r10,r9
8000243a:	e0 83 00 a2 	brlo	8000257e <et024006_Init+0x1aa>
8000243e:	cf 5b       	rjmp	80002428 <et024006_Init+0x54>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002440:	12 38       	cp.w	r8,r9
80002442:	e0 8b 00 9e 	brhi	8000257e <et024006_Init+0x1aa>
80002446:	12 3a       	cp.w	r10,r9
80002448:	e0 83 00 9b 	brlo	8000257e <et024006_Init+0x1aa>
8000244c:	ce eb       	rjmp	80002428 <et024006_Init+0x54>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000244e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002452:	14 38       	cp.w	r8,r10
80002454:	e0 88 00 09 	brls	80002466 <et024006_Init+0x92>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002458:	12 38       	cp.w	r8,r9
8000245a:	fe 98 ff fa 	brls	8000244e <et024006_Init+0x7a>
8000245e:	12 3a       	cp.w	r10,r9
80002460:	e0 83 00 a9 	brlo	800025b2 <et024006_Init+0x1de>
80002464:	cf 5b       	rjmp	8000244e <et024006_Init+0x7a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002466:	12 38       	cp.w	r8,r9
80002468:	e0 8b 00 a5 	brhi	800025b2 <et024006_Init+0x1de>
8000246c:	12 3a       	cp.w	r10,r9
8000246e:	e0 83 00 a2 	brlo	800025b2 <et024006_Init+0x1de>
80002472:	ce eb       	rjmp	8000244e <et024006_Init+0x7a>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002474:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002478:	14 38       	cp.w	r8,r10
8000247a:	e0 88 00 09 	brls	8000248c <et024006_Init+0xb8>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000247e:	12 38       	cp.w	r8,r9
80002480:	fe 98 ff fa 	brls	80002474 <et024006_Init+0xa0>
80002484:	12 3a       	cp.w	r10,r9
80002486:	e0 83 01 1e 	brlo	800026c2 <et024006_Init+0x2ee>
8000248a:	cf 5b       	rjmp	80002474 <et024006_Init+0xa0>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000248c:	12 38       	cp.w	r8,r9
8000248e:	e0 8b 01 1a 	brhi	800026c2 <et024006_Init+0x2ee>
80002492:	12 3a       	cp.w	r10,r9
80002494:	e0 83 01 17 	brlo	800026c2 <et024006_Init+0x2ee>
80002498:	ce eb       	rjmp	80002474 <et024006_Init+0xa0>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000249a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000249e:	14 38       	cp.w	r8,r10
800024a0:	e0 88 00 09 	brls	800024b2 <et024006_Init+0xde>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800024a4:	12 38       	cp.w	r8,r9
800024a6:	fe 98 ff fa 	brls	8000249a <et024006_Init+0xc6>
800024aa:	12 3a       	cp.w	r10,r9
800024ac:	e0 83 01 29 	brlo	800026fe <et024006_Init+0x32a>
800024b0:	cf 5b       	rjmp	8000249a <et024006_Init+0xc6>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800024b2:	12 38       	cp.w	r8,r9
800024b4:	e0 8b 01 25 	brhi	800026fe <et024006_Init+0x32a>
800024b8:	12 3a       	cp.w	r10,r9
800024ba:	e0 83 01 22 	brlo	800026fe <et024006_Init+0x32a>
800024be:	ce eb       	rjmp	8000249a <et024006_Init+0xc6>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800024c0:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800024c4:	14 38       	cp.w	r8,r10
800024c6:	e0 88 00 09 	brls	800024d8 <et024006_Init+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800024ca:	12 38       	cp.w	r8,r9
800024cc:	fe 98 ff fa 	brls	800024c0 <et024006_Init+0xec>
800024d0:	12 3a       	cp.w	r10,r9
800024d2:	e0 83 01 35 	brlo	8000273c <et024006_Init+0x368>
800024d6:	cf 5b       	rjmp	800024c0 <et024006_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800024d8:	12 38       	cp.w	r8,r9
800024da:	e0 8b 01 31 	brhi	8000273c <et024006_Init+0x368>
800024de:	12 3a       	cp.w	r10,r9
800024e0:	e0 83 01 2e 	brlo	8000273c <et024006_Init+0x368>
800024e4:	ce eb       	rjmp	800024c0 <et024006_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800024e6:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800024ea:	14 38       	cp.w	r8,r10
800024ec:	e0 88 00 09 	brls	800024fe <et024006_Init+0x12a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800024f0:	12 38       	cp.w	r8,r9
800024f2:	fe 98 ff fa 	brls	800024e6 <et024006_Init+0x112>
800024f6:	12 3a       	cp.w	r10,r9
800024f8:	e0 83 01 40 	brlo	80002778 <et024006_Init+0x3a4>
800024fc:	cf 5b       	rjmp	800024e6 <et024006_Init+0x112>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800024fe:	12 38       	cp.w	r8,r9
80002500:	e0 8b 01 3c 	brhi	80002778 <et024006_Init+0x3a4>
80002504:	12 3a       	cp.w	r10,r9
80002506:	e0 83 01 39 	brlo	80002778 <et024006_Init+0x3a4>
8000250a:	ce eb       	rjmp	800024e6 <et024006_Init+0x112>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000250c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002510:	14 38       	cp.w	r8,r10
80002512:	e0 88 00 09 	brls	80002524 <et024006_Init+0x150>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002516:	12 38       	cp.w	r8,r9
80002518:	fe 98 ff fa 	brls	8000250c <et024006_Init+0x138>
8000251c:	12 3a       	cp.w	r10,r9
8000251e:	e0 83 01 4b 	brlo	800027b4 <et024006_Init+0x3e0>
80002522:	cf 5b       	rjmp	8000250c <et024006_Init+0x138>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002524:	12 38       	cp.w	r8,r9
80002526:	e0 8b 01 47 	brhi	800027b4 <et024006_Init+0x3e0>
8000252a:	12 3a       	cp.w	r10,r9
8000252c:	e0 83 01 44 	brlo	800027b4 <et024006_Init+0x3e0>
80002530:	ce eb       	rjmp	8000250c <et024006_Init+0x138>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002532:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002536:	14 38       	cp.w	r8,r10
80002538:	e0 88 00 09 	brls	8000254a <et024006_Init+0x176>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000253c:	12 38       	cp.w	r8,r9
8000253e:	fe 98 ff fa 	brls	80002532 <et024006_Init+0x15e>
80002542:	12 3a       	cp.w	r10,r9
80002544:	e0 83 01 56 	brlo	800027f0 <et024006_Init+0x41c>
80002548:	cf 5b       	rjmp	80002532 <et024006_Init+0x15e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000254a:	12 38       	cp.w	r8,r9
8000254c:	e0 8b 01 52 	brhi	800027f0 <et024006_Init+0x41c>
80002550:	12 3a       	cp.w	r10,r9
80002552:	e0 83 01 4f 	brlo	800027f0 <et024006_Init+0x41c>
80002556:	ce eb       	rjmp	80002532 <et024006_Init+0x15e>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002558:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000255c:	14 38       	cp.w	r8,r10
8000255e:	e0 88 00 09 	brls	80002570 <et024006_Init+0x19c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002562:	12 38       	cp.w	r8,r9
80002564:	fe 98 ff fa 	brls	80002558 <et024006_Init+0x184>
80002568:	12 3a       	cp.w	r10,r9
8000256a:	e0 83 01 64 	brlo	80002832 <et024006_Init+0x45e>
8000256e:	cf 5b       	rjmp	80002558 <et024006_Init+0x184>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002570:	12 38       	cp.w	r8,r9
80002572:	e0 8b 01 60 	brhi	80002832 <et024006_Init+0x45e>
80002576:	12 3a       	cp.w	r10,r9
80002578:	e0 83 01 5d 	brlo	80002832 <et024006_Init+0x45e>
8000257c:	ce eb       	rjmp	80002558 <et024006_Init+0x184>
  // 50us delay
  cpu_delay_us( 50, tft_data.cpu_hz );

  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
8000257e:	35 2c       	mov	r12,82
80002580:	f0 1f 00 ba 	mcall	80002868 <et024006_Init+0x494>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002584:	fe f8 02 d4 	ld.w	r8,pc[724]
80002588:	70 07       	ld.w	r7,r8[0x0]
8000258a:	30 58       	mov	r8,5
8000258c:	ee 08 06 46 	mulu.d	r6,r7,r8
80002590:	e0 68 03 e8 	mov	r8,1000
80002594:	30 09       	mov	r9,0
80002596:	e0 6a 03 e7 	mov	r10,999
8000259a:	30 0b       	mov	r11,0
8000259c:	ec 0a 00 0a 	add	r10,r6,r10
800025a0:	ee 0b 00 4b 	adc	r11,r7,r11
800025a4:	f0 1f 00 b3 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800025a8:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800025ac:	f0 0a 00 0a 	add	r10,r8,r10
800025b0:	c4 fb       	rjmp	8000244e <et024006_Init+0x7a>
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
#endif
  et024006_SetupInterface();
  et024006_ResetDisplay();
  et024006_AdjustGamma();
800025b2:	f0 1f 00 b1 	mcall	80002874 <et024006_Init+0x4a0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025b6:	fc 19 c0 00 	movh	r9,0xc000
800025ba:	30 1a       	mov	r10,1
800025bc:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025be:	fc 18 c0 20 	movh	r8,0xc020
800025c2:	30 6b       	mov	r11,6
800025c4:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025c6:	33 ab       	mov	r11,58
800025c8:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025ca:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025cc:	33 bb       	mov	r11,59
800025ce:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025d0:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025d2:	33 ca       	mov	r10,60
800025d4:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025d6:	e0 6a 00 f0 	mov	r10,240
800025da:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025dc:	33 db       	mov	r11,61
800025de:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025e0:	30 07       	mov	r7,0
800025e2:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025e4:	33 eb       	mov	r11,62
800025e6:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025e8:	33 8b       	mov	r11,56
800025ea:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025ec:	34 0c       	mov	r12,64
800025ee:	b2 0c       	st.h	r9[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025f0:	30 fe       	mov	lr,15
800025f2:	b0 0e       	st.h	r8[0x0],lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025f4:	34 1e       	mov	lr,65
800025f6:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025f8:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025fa:	32 7a       	mov	r10,39
800025fc:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025fe:	30 2a       	mov	r10,2
80002600:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002602:	32 8e       	mov	lr,40
80002604:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002606:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002608:	32 9e       	mov	lr,41
8000260a:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000260c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000260e:	32 ae       	mov	lr,42
80002610:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002612:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002614:	32 ce       	mov	lr,44
80002616:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002618:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000261a:	32 de       	mov	lr,45
8000261c:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000261e:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002620:	31 9a       	mov	r10,25
80002622:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002624:	34 9a       	mov	r10,73
80002626:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002628:	e0 6a 00 93 	mov	r10,147
8000262c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000262e:	30 8a       	mov	r10,8
80002630:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002632:	31 6a       	mov	r10,22
80002634:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002636:	36 8a       	mov	r10,104
80002638:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000263a:	32 3a       	mov	r10,35
8000263c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000263e:	e0 6a 00 95 	mov	r10,149
80002642:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002644:	32 4e       	mov	lr,36
80002646:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002648:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000264a:	32 5a       	mov	r10,37
8000264c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000264e:	e0 6a 00 ff 	mov	r10,255
80002652:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002654:	e0 6a 00 90 	mov	r10,144
80002658:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000265a:	37 fa       	mov	r10,127
8000265c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000265e:	33 5a       	mov	r10,53
80002660:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002662:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002664:	33 6a       	mov	r10,54
80002666:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002668:	37 8a       	mov	r10,120
8000266a:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000266c:	31 da       	mov	r10,29
8000266e:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002670:	30 7a       	mov	r10,7
80002672:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002674:	31 ea       	mov	r10,30
80002676:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002678:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000267a:	31 fa       	mov	r10,31
8000267c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000267e:	30 4a       	mov	r10,4
80002680:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002682:	32 0a       	mov	r10,32
80002684:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002686:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002688:	34 4a       	mov	r10,68
8000268a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000268c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000268e:	34 5a       	mov	r10,69
80002690:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002692:	31 29       	mov	r9,18
80002694:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002696:	4f 18       	lddpc	r8,80002858 <et024006_Init+0x484>
80002698:	70 07       	ld.w	r7,r8[0x0]
8000269a:	30 a8       	mov	r8,10
8000269c:	ee 08 06 46 	mulu.d	r6,r7,r8
800026a0:	e0 68 03 e8 	mov	r8,1000
800026a4:	30 09       	mov	r9,0
800026a6:	e0 6a 03 e7 	mov	r10,999
800026aa:	30 0b       	mov	r11,0
800026ac:	ec 0a 00 0a 	add	r10,r6,r10
800026b0:	ee 0b 00 4b 	adc	r11,r7,r11
800026b4:	f0 1f 00 6f 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800026b8:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800026bc:	f0 0a 00 0a 	add	r10,r8,r10
800026c0:	cd aa       	rjmp	80002474 <et024006_Init+0xa0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800026c2:	31 c9       	mov	r9,28
800026c4:	fc 18 c0 00 	movh	r8,0xc000
800026c8:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
800026ca:	30 49       	mov	r9,4
800026cc:	fc 18 c0 20 	movh	r8,0xc020
800026d0:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800026d2:	4e 28       	lddpc	r8,80002858 <et024006_Init+0x484>
800026d4:	70 07       	ld.w	r7,r8[0x0]
800026d6:	31 48       	mov	r8,20
800026d8:	ee 08 06 46 	mulu.d	r6,r7,r8
800026dc:	e0 68 03 e8 	mov	r8,1000
800026e0:	30 09       	mov	r9,0
800026e2:	e0 6a 03 e7 	mov	r10,999
800026e6:	30 0b       	mov	r11,0
800026e8:	ec 0a 00 0a 	add	r10,r6,r10
800026ec:	ee 0b 00 4b 	adc	r11,r7,r11
800026f0:	f0 1f 00 60 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800026f4:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800026f8:	f0 0a 00 0a 	add	r10,r8,r10
800026fc:	cc fa       	rjmp	8000249a <et024006_Init+0xc6>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800026fe:	34 39       	mov	r9,67
80002700:	fc 18 c0 00 	movh	r8,0xc000
80002704:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002706:	e0 69 00 80 	mov	r9,128
8000270a:	fc 18 c0 20 	movh	r8,0xc020
8000270e:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002710:	4d 28       	lddpc	r8,80002858 <et024006_Init+0x484>
80002712:	70 07       	ld.w	r7,r8[0x0]
80002714:	30 58       	mov	r8,5
80002716:	ee 08 06 46 	mulu.d	r6,r7,r8
8000271a:	e0 68 03 e8 	mov	r8,1000
8000271e:	30 09       	mov	r9,0
80002720:	e0 6a 03 e7 	mov	r10,999
80002724:	30 0b       	mov	r11,0
80002726:	ec 0a 00 0a 	add	r10,r6,r10
8000272a:	ee 0b 00 4b 	adc	r11,r7,r11
8000272e:	f0 1f 00 51 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002732:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002736:	f0 0a 00 0a 	add	r10,r8,r10
8000273a:	cc 3a       	rjmp	800024c0 <et024006_Init+0xec>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000273c:	31 b9       	mov	r9,27
8000273e:	fc 18 c0 00 	movh	r8,0xc000
80002742:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002744:	30 89       	mov	r9,8
80002746:	fc 18 c0 20 	movh	r8,0xc020
8000274a:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000274c:	4c 38       	lddpc	r8,80002858 <et024006_Init+0x484>
8000274e:	70 07       	ld.w	r7,r8[0x0]
80002750:	32 88       	mov	r8,40
80002752:	ee 08 06 46 	mulu.d	r6,r7,r8
80002756:	e0 68 03 e8 	mov	r8,1000
8000275a:	30 09       	mov	r9,0
8000275c:	e0 6a 03 e7 	mov	r10,999
80002760:	30 0b       	mov	r11,0
80002762:	ec 0a 00 0a 	add	r10,r6,r10
80002766:	ee 0b 00 4b 	adc	r11,r7,r11
8000276a:	f0 1f 00 42 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000276e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002772:	f0 0a 00 0a 	add	r10,r8,r10
80002776:	cb 8a       	rjmp	800024e6 <et024006_Init+0x112>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002778:	31 b9       	mov	r9,27
8000277a:	fc 18 c0 00 	movh	r8,0xc000
8000277e:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002780:	31 09       	mov	r9,16
80002782:	fc 18 c0 20 	movh	r8,0xc020
80002786:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002788:	4b 48       	lddpc	r8,80002858 <et024006_Init+0x484>
8000278a:	70 07       	ld.w	r7,r8[0x0]
8000278c:	32 88       	mov	r8,40
8000278e:	ee 08 06 46 	mulu.d	r6,r7,r8
80002792:	e0 68 03 e8 	mov	r8,1000
80002796:	30 09       	mov	r9,0
80002798:	e0 6a 03 e7 	mov	r10,999
8000279c:	30 0b       	mov	r11,0
8000279e:	ec 0a 00 0a 	add	r10,r6,r10
800027a2:	ee 0b 00 4b 	adc	r11,r7,r11
800027a6:	f0 1f 00 33 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800027aa:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800027ae:	f0 0a 00 0a 	add	r10,r8,r10
800027b2:	ca da       	rjmp	8000250c <et024006_Init+0x138>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027b4:	32 69       	mov	r9,38
800027b6:	fc 18 c0 00 	movh	r8,0xc000
800027ba:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027bc:	30 49       	mov	r9,4
800027be:	fc 18 c0 20 	movh	r8,0xc020
800027c2:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800027c4:	4a 58       	lddpc	r8,80002858 <et024006_Init+0x484>
800027c6:	70 07       	ld.w	r7,r8[0x0]
800027c8:	32 88       	mov	r8,40
800027ca:	ee 08 06 46 	mulu.d	r6,r7,r8
800027ce:	e0 68 03 e8 	mov	r8,1000
800027d2:	30 09       	mov	r9,0
800027d4:	e0 6a 03 e7 	mov	r10,999
800027d8:	30 0b       	mov	r11,0
800027da:	ec 0a 00 0a 	add	r10,r6,r10
800027de:	ee 0b 00 4b 	adc	r11,r7,r11
800027e2:	f0 1f 00 24 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800027e6:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800027ea:	f0 0a 00 0a 	add	r10,r8,r10
800027ee:	ca 2a       	rjmp	80002532 <et024006_Init+0x15e>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800027f0:	fc 19 c0 00 	movh	r9,0xc000
800027f4:	32 6a       	mov	r10,38
800027f6:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800027f8:	fc 18 c0 20 	movh	r8,0xc020
800027fc:	32 4b       	mov	r11,36
800027fe:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002800:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002802:	32 c9       	mov	r9,44
80002804:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002806:	49 58       	lddpc	r8,80002858 <et024006_Init+0x484>
80002808:	70 07       	ld.w	r7,r8[0x0]
8000280a:	32 88       	mov	r8,40
8000280c:	ee 08 06 46 	mulu.d	r6,r7,r8
80002810:	e0 68 03 e8 	mov	r8,1000
80002814:	30 09       	mov	r9,0
80002816:	e0 6a 03 e7 	mov	r10,999
8000281a:	30 0b       	mov	r11,0
8000281c:	ec 0a 00 0a 	add	r10,r6,r10
80002820:	ee 0b 00 4b 	adc	r11,r7,r11
80002824:	f0 1f 00 13 	mcall	80002870 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002828:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000282c:	f0 0a 00 0a 	add	r10,r8,r10
80002830:	c9 4a       	rjmp	80002558 <et024006_Init+0x184>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002832:	fc 19 c0 00 	movh	r9,0xc000
80002836:	32 68       	mov	r8,38
80002838:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000283a:	fc 18 c0 20 	movh	r8,0xc020
8000283e:	33 ca       	mov	r10,60
80002840:	b0 0a       	st.h	r8[0x0],r10
}

__always_inline static uint8_t et024006_ReadRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002842:	37 0a       	mov	r10,112
80002844:	b2 0a       	st.h	r9[0x0],r10
  return *ET024006_PARAM_ADDR;
80002846:	90 0b       	ld.sh	r11,r8[0x0]
80002848:	5c 5b       	castu.b	r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000284a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000284c:	16 99       	mov	r9,r11
8000284e:	a3 b9       	sbr	r9,0x3
80002850:	b0 09       	st.h	r8[0x0],r9
  et024006_GeneralSettings();
  et024006_InterfaceSettings();
  et024006_PowerSettings();
  et024006_PowerUp();
  et024006_PowerOn();
}
80002852:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002856:	00 00       	add	r0,r0
80002858:	00 00       	add	r0,r0
8000285a:	05 38       	ld.ub	r8,r2++
8000285c:	80 00       	ld.sh	r0,r0[0x0]
8000285e:	33 5c       	mov	r12,53
80002860:	80 00       	ld.sh	r0,r0[0x0]
80002862:	34 fc       	mov	r12,79
80002864:	80 00       	ld.sh	r0,r0[0x0]
80002866:	34 78       	mov	r8,71
80002868:	80 00       	ld.sh	r0,r0[0x0]
8000286a:	35 2a       	mov	r10,82
8000286c:	80 00       	ld.sh	r0,r0[0x0]
8000286e:	35 46       	mov	r6,84
80002870:	80 00       	ld.sh	r0,r0[0x0]
80002872:	4d c2       	lddpc	r2,800029e0 <sd_mmc_spi_send_and_read>
80002874:	80 00       	ld.sh	r0,r0[0x0]
80002876:	23 64       	sub	r4,54

80002878 <sd_mmc_spi_get_capacity>:
//!         [39]    == data[11] && 0x80
//!
//! @return bit
//!         true
void sd_mmc_spi_get_capacity(void)
{
80002878:	d4 01       	pushm	lr
  uint8_t  read_bl_len;
  uint8_t  erase_grp_size;
  uint8_t  erase_grp_mult;

  // extract variables from CSD array
  read_bl_len = csd[5] & 0x0F;
8000287a:	4c 18       	lddpc	r8,8000297c <sd_mmc_spi_get_capacity+0x104>
8000287c:	11 db       	ld.ub	r11,r8[0x5]
  if (card_type == SD_CARD_2_SDHC) {
8000287e:	4c 18       	lddpc	r8,80002980 <sd_mmc_spi_get_capacity+0x108>
80002880:	11 8a       	ld.ub	r10,r8[0x0]
80002882:	30 38       	mov	r8,3
80002884:	f0 0a 18 00 	cp.b	r10,r8
80002888:	c2 71       	brne	800028d6 <sd_mmc_spi_get_capacity+0x5e>
    c_size = ((csd[7] & 0x3F) << 16) | (csd[8] << 8) | csd[9];
8000288a:	4b d8       	lddpc	r8,8000297c <sd_mmc_spi_get_capacity+0x104>
8000288c:	f1 3a 00 08 	ld.ub	r10,r8[8]
80002890:	f1 39 00 09 	ld.ub	r9,r8[9]
80002894:	f3 ea 10 89 	or	r9,r9,r10<<0x8
80002898:	11 fa       	ld.ub	r10,r8[0x7]
8000289a:	f5 da c0 06 	bfextu	r10,r10,0x0,0x6
8000289e:	f3 ea 11 0a 	or	r10,r9,r10<<0x10
    ++c_size;
800028a2:	2f fa       	sub	r10,-1
    capacity = (uint64_t)c_size << 19;
800028a4:	f4 0b 16 0d 	lsr	r11,r10,0xd
800028a8:	16 99       	mov	r9,r11
800028aa:	f4 08 15 13 	lsl	r8,r10,0x13
800028ae:	4b 6a       	lddpc	r10,80002984 <sd_mmc_spi_get_capacity+0x10c>
800028b0:	f4 e9 00 00 	st.d	r10[0],r8
    capacity_mult = (c_size >> 13) & 0x01FF;
800028b4:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
800028b8:	4b 48       	lddpc	r8,80002988 <sd_mmc_spi_get_capacity+0x110>
800028ba:	b0 0b       	st.h	r8[0x0],r11
    sd_mmc_spi_last_block_address = (capacity >> 9) + (capacity_mult << 23) - 1;
800028bc:	f4 ea 00 00 	ld.d	r10,r10[0]
800028c0:	90 09       	ld.sh	r9,r8[0x0]
800028c2:	f4 08 16 09 	lsr	r8,r10,0x9
800028c6:	f1 eb 11 78 	or	r8,r8,r11<<0x17
800028ca:	20 18       	sub	r8,1
800028cc:	b7 79       	lsl	r9,0x17
800028ce:	12 08       	add	r8,r9
800028d0:	4a f9       	lddpc	r9,8000298c <sd_mmc_spi_get_capacity+0x114>
800028d2:	93 08       	st.w	r9[0x0],r8
800028d4:	c4 28       	rjmp	80002958 <sd_mmc_spi_get_capacity+0xe0>
  } else {
    c_size      = ((csd[6] & 0x03) << 10) + (csd[7] << 2) + ((csd[8] & 0xC0) >> 6);
    c_size_mult = ((csd[9] & 0x03) << 1) + ((csd[10] & 0x80) >> 7);
800028d6:	4a a8       	lddpc	r8,8000297c <sd_mmc_spi_get_capacity+0x104>
800028d8:	f1 3c 00 0a 	ld.ub	r12,r8[10]
    sd_mmc_spi_last_block_address = ((uint32_t)(c_size + 1) * (uint32_t)((1 << (c_size_mult + 2)))) - 1;
800028dc:	f1 39 00 08 	ld.ub	r9,r8[8]
800028e0:	a7 89       	lsr	r9,0x6
800028e2:	11 fe       	ld.ub	lr,r8[0x7]
800028e4:	f2 0e 00 29 	add	r9,r9,lr<<0x2
800028e8:	11 ee       	ld.ub	lr,r8[0x6]
800028ea:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
800028ee:	ab 6e       	lsl	lr,0xa
800028f0:	1c 09       	add	r9,lr
800028f2:	2f f9       	sub	r9,-1
800028f4:	f1 38 00 09 	ld.ub	r8,r8[9]
800028f8:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
800028fc:	f8 0e 16 07 	lsr	lr,r12,0x7
80002900:	fc 08 00 18 	add	r8,lr,r8<<0x1
80002904:	2f e8       	sub	r8,-2
80002906:	f2 08 09 49 	lsl	r9,r9,r8
8000290a:	20 19       	sub	r9,1
8000290c:	4a 08       	lddpc	r8,8000298c <sd_mmc_spi_get_capacity+0x114>
8000290e:	91 09       	st.w	r8[0x0],r9
    capacity = (1 << read_bl_len) * (sd_mmc_spi_last_block_address + 1);
80002910:	70 0e       	ld.w	lr,r8[0x0]
80002912:	f7 db c0 04 	bfextu	r11,r11,0x0,0x4
80002916:	2f fe       	sub	lr,-1
80002918:	fc 0b 09 48 	lsl	r8,lr,r11
8000291c:	30 09       	mov	r9,0
8000291e:	49 ae       	lddpc	lr,80002984 <sd_mmc_spi_get_capacity+0x10c>
80002920:	fc e9 00 00 	st.d	lr[0],r8
    capacity_mult = 0;
80002924:	49 98       	lddpc	r8,80002988 <sd_mmc_spi_get_capacity+0x110>
80002926:	b0 09       	st.h	r8[0x0],r9
    if (read_bl_len > 9) {  // 9 means 2^9 = 512b
80002928:	30 98       	mov	r8,9
8000292a:	f0 0b 18 00 	cp.b	r11,r8
8000292e:	e0 88 00 08 	brls	8000293e <sd_mmc_spi_get_capacity+0xc6>
      sd_mmc_spi_last_block_address <<= (read_bl_len - 9);
80002932:	49 78       	lddpc	r8,8000298c <sd_mmc_spi_get_capacity+0x114>
80002934:	70 09       	ld.w	r9,r8[0x0]
80002936:	20 9b       	sub	r11,9
80002938:	f2 0b 09 4b 	lsl	r11,r9,r11
8000293c:	91 0b       	st.w	r8[0x0],r11
    }
  }
  if (card_type == MMC_CARD)
8000293e:	58 0a       	cp.w	r10,0
80002940:	c0 c1       	brne	80002958 <sd_mmc_spi_get_capacity+0xe0>
  {
    erase_grp_size = ((csd[10] & 0x7C) >> 2);
80002942:	f1 dc c0 45 	bfextu	r8,r12,0x2,0x5
    erase_grp_mult = ((csd[10] & 0x03) << 3) | ((csd[11] & 0xE0) >> 5);
80002946:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
8000294a:	48 d9       	lddpc	r9,8000297c <sd_mmc_spi_get_capacity+0x104>
8000294c:	f3 39 00 0b 	ld.ub	r9,r9[11]
80002950:	a3 7c       	lsl	r12,0x3
80002952:	f9 e9 12 59 	or	r9,r12,r9>>0x5
80002956:	c0 c8       	rjmp	8000296e <sd_mmc_spi_get_capacity+0xf6>
  }
  else
  {
    erase_grp_size = ((csd[10] & 0x3F) << 1) + ((csd[11] & 0x80) >> 7);
80002958:	48 9a       	lddpc	r10,8000297c <sd_mmc_spi_get_capacity+0x104>
8000295a:	f5 39 00 0a 	ld.ub	r9,r10[10]
8000295e:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
80002962:	f5 38 00 0b 	ld.ub	r8,r10[11]
80002966:	a7 98       	lsr	r8,0x7
80002968:	f0 09 00 18 	add	r8,r8,r9<<0x1
8000296c:	30 09       	mov	r9,0
    erase_grp_mult = 0;
  }
  erase_group_size = (erase_grp_size + 1) * (erase_grp_mult + 1);
8000296e:	2f f9       	sub	r9,-1
80002970:	2f f8       	sub	r8,-1
80002972:	b1 39       	mul	r9,r8
80002974:	48 78       	lddpc	r8,80002990 <sd_mmc_spi_get_capacity+0x118>
80002976:	b0 09       	st.h	r8[0x0],r9
}
80002978:	d8 02       	popm	pc
8000297a:	00 00       	add	r0,r0
8000297c:	00 00       	add	r0,r0
8000297e:	08 b4       	st.h	r4++,r4
80002980:	00 00       	add	r0,r0
80002982:	08 b2       	st.h	r4++,r2
80002984:	00 00       	add	r0,r0
80002986:	08 a0       	st.w	r4++,r0
80002988:	00 00       	add	r0,r0
8000298a:	08 a8       	st.w	r4++,r8
8000298c:	00 00       	add	r0,r0
8000298e:	08 ac       	st.w	r4++,r12
80002990:	00 00       	add	r0,r0
80002992:	08 aa       	st.w	r4++,r10

80002994 <sd_mmc_spi_write_close>:
//! page programming.
//!
void sd_mmc_spi_write_close (void)
{

}
80002994:	5e fc       	retal	r12
80002996:	d7 03       	nop

80002998 <sd_mmc_spi_read_close_PDCA>:
//! Stop PDCA transfer
//! @brief This function closes a PDCA read transfer
//! page programming.
//!
void sd_mmc_spi_read_close_PDCA (void)
{
80002998:	d4 01       	pushm	lr

  // load 16-bit CRC (ignored)
  spi_write(SD_MMC_SPI,0xFF);
8000299a:	e0 6b 00 ff 	mov	r11,255
8000299e:	fe 7c 24 00 	mov	r12,-56320
800029a2:	f0 1f 00 0e 	mcall	800029d8 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
800029a6:	e0 6b 00 ff 	mov	r11,255
800029aa:	fe 7c 24 00 	mov	r12,-56320
800029ae:	f0 1f 00 0b 	mcall	800029d8 <sd_mmc_spi_read_close_PDCA+0x40>

  // continue delivering some clock cycles
  spi_write(SD_MMC_SPI,0xFF);
800029b2:	e0 6b 00 ff 	mov	r11,255
800029b6:	fe 7c 24 00 	mov	r12,-56320
800029ba:	f0 1f 00 08 	mcall	800029d8 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
800029be:	e0 6b 00 ff 	mov	r11,255
800029c2:	fe 7c 24 00 	mov	r12,-56320
800029c6:	f0 1f 00 05 	mcall	800029d8 <sd_mmc_spi_read_close_PDCA+0x40>

  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800029ca:	30 1b       	mov	r11,1
800029cc:	fe 7c 24 00 	mov	r12,-56320
800029d0:	f0 1f 00 03 	mcall	800029dc <sd_mmc_spi_read_close_PDCA+0x44>

}
800029d4:	d8 02       	popm	pc
800029d6:	00 00       	add	r0,r0
800029d8:	80 00       	ld.sh	r0,r0[0x0]
800029da:	3a c6       	mov	r6,-84
800029dc:	80 00       	ld.sh	r0,r0[0x0]
800029de:	39 e2       	mov	r2,-98

800029e0 <sd_mmc_spi_send_and_read>:
//! @param  data_to_send   byte to send over SPI
//!
//! @return uint8_t
//!   Byte read from the slave
uint8_t sd_mmc_spi_send_and_read(uint8_t data_to_send)
{
800029e0:	d4 01       	pushm	lr
800029e2:	20 1d       	sub	sp,4
   unsigned short data_read;
   spi_write(SD_MMC_SPI, data_to_send);
800029e4:	18 9b       	mov	r11,r12
800029e6:	fe 7c 24 00 	mov	r12,-56320
800029ea:	f0 1f 00 09 	mcall	80002a0c <sd_mmc_spi_send_and_read+0x2c>
   if( SPI_ERROR_TIMEOUT == spi_read(SD_MMC_SPI, &data_read) )
800029ee:	fa cb ff fe 	sub	r11,sp,-2
800029f2:	fe 7c 24 00 	mov	r12,-56320
800029f6:	f0 1f 00 07 	mcall	80002a10 <sd_mmc_spi_send_and_read+0x30>
800029fa:	58 1c       	cp.w	r12,1
800029fc:	c0 41       	brne	80002a04 <sd_mmc_spi_send_and_read+0x24>
800029fe:	e0 6c 00 ff 	mov	r12,255
80002a02:	c0 28       	rjmp	80002a06 <sd_mmc_spi_send_and_read+0x26>
     return 0xFF;
   return data_read;
80002a04:	1b bc       	ld.ub	r12,sp[0x3]
}
80002a06:	2f fd       	sub	sp,-4
80002a08:	d8 02       	popm	pc
80002a0a:	00 00       	add	r0,r0
80002a0c:	80 00       	ld.sh	r0,r0[0x0]
80002a0e:	3a c6       	mov	r6,-84
80002a10:	80 00       	ld.sh	r0,r0[0x0]
80002a12:	3a e2       	mov	r2,-82

80002a14 <sd_mmc_spi_wait_not_busy>:
//! @brief This function waits until the SD/MMC is not busy.
//!
//! @return bit
//!          true when card is not busy
bool sd_mmc_spi_wait_not_busy(void)
{
80002a14:	d4 21       	pushm	r4-r7,lr
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002a16:	30 1b       	mov	r11,1
80002a18:	fe 7c 24 00 	mov	r12,-56320
80002a1c:	f0 1f 00 10 	mcall	80002a5c <sd_mmc_spi_wait_not_busy+0x48>
80002a20:	30 07       	mov	r7,0
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
80002a22:	e0 65 00 ff 	mov	r5,255
80002a26:	48 f4       	lddpc	r4,80002a60 <sd_mmc_spi_wait_not_busy+0x4c>
80002a28:	3f f6       	mov	r6,-1
80002a2a:	c0 b8       	rjmp	80002a40 <sd_mmc_spi_wait_not_busy+0x2c>
  {
    retry++;
80002a2c:	2f f7       	sub	r7,-1
    if (retry == 200000)
80002a2e:	e2 57 0d 40 	cp.w	r7,200000
80002a32:	c0 71       	brne	80002a40 <sd_mmc_spi_wait_not_busy+0x2c>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002a34:	30 1b       	mov	r11,1
80002a36:	fe 7c 24 00 	mov	r12,-56320
80002a3a:	f0 1f 00 0b 	mcall	80002a64 <sd_mmc_spi_wait_not_busy+0x50>
80002a3e:	d8 2a       	popm	r4-r7,pc,r12=0
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
80002a40:	0a 9c       	mov	r12,r5
80002a42:	f0 1f 00 0a 	mcall	80002a68 <sd_mmc_spi_wait_not_busy+0x54>
80002a46:	a8 8c       	st.b	r4[0x0],r12
80002a48:	ec 0c 18 00 	cp.b	r12,r6
80002a4c:	cf 01       	brne	80002a2c <sd_mmc_spi_wait_not_busy+0x18>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
      return false;
    }
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002a4e:	30 1b       	mov	r11,1
80002a50:	fe 7c 24 00 	mov	r12,-56320
80002a54:	f0 1f 00 04 	mcall	80002a64 <sd_mmc_spi_wait_not_busy+0x50>
80002a58:	da 2a       	popm	r4-r7,pc,r12=1
80002a5a:	00 00       	add	r0,r0
80002a5c:	80 00       	ld.sh	r0,r0[0x0]
80002a5e:	39 96       	mov	r6,-103
80002a60:	00 00       	add	r0,r0
80002a62:	08 c4       	st.b	r4++,r4
80002a64:	80 00       	ld.sh	r0,r0[0x0]
80002a66:	39 e2       	mov	r2,-98
80002a68:	80 00       	ld.sh	r0,r0[0x0]
80002a6a:	29 e0       	sub	r0,-98

80002a6c <sd_mmc_spi_write_open>:
//! @param  pos   Sector address
//!
//! @return bit
//!   The open succeeded      -> true
bool sd_mmc_spi_write_open (uint32_t pos)
{
80002a6c:	d4 01       	pushm	lr
  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = pos << 9; // gl_ptr_mem = pos * 512
80002a6e:	a9 7c       	lsl	r12,0x9
80002a70:	48 38       	lddpc	r8,80002a7c <sd_mmc_spi_write_open+0x10>
80002a72:	91 0c       	st.w	r8[0x0],r12

  // wait for MMC not busy
  return sd_mmc_spi_wait_not_busy();
80002a74:	f0 1f 00 03 	mcall	80002a80 <sd_mmc_spi_write_open+0x14>
}
80002a78:	d8 02       	popm	pc
80002a7a:	00 00       	add	r0,r0
80002a7c:	00 00       	add	r0,r0
80002a7e:	05 40       	ld.w	r0,--r2
80002a80:	80 00       	ld.sh	r0,r0[0x0]
80002a82:	2a 14       	sub	r4,-95

80002a84 <sd_mmc_spi_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF time out error)
uint8_t sd_mmc_spi_command(uint8_t command, uint32_t arg)
{
80002a84:	eb cd 40 f8 	pushm	r3-r7,lr
80002a88:	18 96       	mov	r6,r12
80002a8a:	16 97       	mov	r7,r11
  uint8_t retry;

  spi_write(SD_MMC_SPI, 0xFF);            // write dummy byte
80002a8c:	e0 6b 00 ff 	mov	r11,255
80002a90:	fe 7c 24 00 	mov	r12,-56320
80002a94:	f0 1f 00 2b 	mcall	80002b40 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, command | 0x40);  // send command
80002a98:	0c 9b       	mov	r11,r6
80002a9a:	a7 ab       	sbr	r11,0x6
80002a9c:	5c 5b       	castu.b	r11
80002a9e:	fe 7c 24 00 	mov	r12,-56320
80002aa2:	f0 1f 00 28 	mcall	80002b40 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>24);         // send parameter
80002aa6:	ee 0b 16 18 	lsr	r11,r7,0x18
80002aaa:	fe 7c 24 00 	mov	r12,-56320
80002aae:	f0 1f 00 25 	mcall	80002b40 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>16);
80002ab2:	ee 0b 16 10 	lsr	r11,r7,0x10
80002ab6:	fe 7c 24 00 	mov	r12,-56320
80002aba:	f0 1f 00 22 	mcall	80002b40 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>8 );
80002abe:	f7 d7 c1 10 	bfextu	r11,r7,0x8,0x10
80002ac2:	fe 7c 24 00 	mov	r12,-56320
80002ac6:	f0 1f 00 1f 	mcall	80002b40 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg    );
80002aca:	0e 9b       	mov	r11,r7
80002acc:	5c 7b       	castu.h	r11
80002ace:	fe 7c 24 00 	mov	r12,-56320
80002ad2:	f0 1f 00 1c 	mcall	80002b40 <sd_mmc_spi_command+0xbc>
  switch(command)
80002ad6:	30 08       	mov	r8,0
80002ad8:	f0 06 18 00 	cp.b	r6,r8
80002adc:	c0 60       	breq	80002ae8 <sd_mmc_spi_command+0x64>
80002ade:	30 88       	mov	r8,8
80002ae0:	f0 06 18 00 	cp.b	r6,r8
80002ae4:	c1 01       	brne	80002b04 <sd_mmc_spi_command+0x80>
80002ae6:	c0 88       	rjmp	80002af6 <sd_mmc_spi_command+0x72>
  {
      case MMC_GO_IDLE_STATE:
         spi_write(SD_MMC_SPI, 0x95);
80002ae8:	e0 6b 00 95 	mov	r11,149
80002aec:	fe 7c 24 00 	mov	r12,-56320
80002af0:	f0 1f 00 14 	mcall	80002b40 <sd_mmc_spi_command+0xbc>
         break;
80002af4:	c0 e8       	rjmp	80002b10 <sd_mmc_spi_command+0x8c>
      case MMC_SEND_IF_COND:
         spi_write(SD_MMC_SPI, 0x87);
80002af6:	e0 6b 00 87 	mov	r11,135
80002afa:	fe 7c 24 00 	mov	r12,-56320
80002afe:	f0 1f 00 11 	mcall	80002b40 <sd_mmc_spi_command+0xbc>
         break;
80002b02:	c0 78       	rjmp	80002b10 <sd_mmc_spi_command+0x8c>
      default:
         spi_write(SD_MMC_SPI, 0xff);
80002b04:	e0 6b 00 ff 	mov	r11,255
80002b08:	fe 7c 24 00 	mov	r12,-56320
80002b0c:	f0 1f 00 0d 	mcall	80002b40 <sd_mmc_spi_command+0xbc>

  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
80002b10:	3f f9       	mov	r9,-1
80002b12:	48 d8       	lddpc	r8,80002b44 <sd_mmc_spi_command+0xc0>
80002b14:	b0 89       	st.b	r8[0x0],r9
80002b16:	30 07       	mov	r7,0
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002b18:	e0 64 00 ff 	mov	r4,255
80002b1c:	10 93       	mov	r3,r8
80002b1e:	12 96       	mov	r6,r9
  {
    retry++;
    if(retry > 10) break;
80002b20:	30 b5       	mov	r5,11
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002b22:	c0 68       	rjmp	80002b2e <sd_mmc_spi_command+0xaa>
  {
    retry++;
80002b24:	2f f7       	sub	r7,-1
80002b26:	5c 57       	castu.b	r7
    if(retry > 10) break;
80002b28:	ea 07 18 00 	cp.b	r7,r5
80002b2c:	c0 80       	breq	80002b3c <sd_mmc_spi_command+0xb8>
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002b2e:	08 9c       	mov	r12,r4
80002b30:	f0 1f 00 06 	mcall	80002b48 <sd_mmc_spi_command+0xc4>
80002b34:	a6 8c       	st.b	r3[0x0],r12
80002b36:	ec 0c 18 00 	cp.b	r12,r6
80002b3a:	cf 50       	breq	80002b24 <sd_mmc_spi_command+0xa0>
  {
    retry++;
    if(retry > 10) break;
  }
  return r1;
}
80002b3c:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002b40:	80 00       	ld.sh	r0,r0[0x0]
80002b42:	3a c6       	mov	r6,-84
80002b44:	00 00       	add	r0,r0
80002b46:	08 c4       	st.b	r4++,r4
80002b48:	80 00       	ld.sh	r0,r0[0x0]
80002b4a:	29 e0       	sub	r0,-98

80002b4c <sd_mmc_spi_send_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF if time out error)
uint8_t sd_mmc_spi_send_command(uint8_t command, uint32_t arg)
{
80002b4c:	eb cd 40 c0 	pushm	r6-r7,lr
80002b50:	18 97       	mov	r7,r12
80002b52:	16 96       	mov	r6,r11
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002b54:	30 1b       	mov	r11,1
80002b56:	fe 7c 24 00 	mov	r12,-56320
80002b5a:	f0 1f 00 09 	mcall	80002b7c <sd_mmc_spi_send_command+0x30>
  r1 = sd_mmc_spi_command(command, arg);
80002b5e:	0c 9b       	mov	r11,r6
80002b60:	0e 9c       	mov	r12,r7
80002b62:	f0 1f 00 08 	mcall	80002b80 <sd_mmc_spi_send_command+0x34>
80002b66:	48 87       	lddpc	r7,80002b84 <sd_mmc_spi_send_command+0x38>
80002b68:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002b6a:	30 1b       	mov	r11,1
80002b6c:	fe 7c 24 00 	mov	r12,-56320
80002b70:	f0 1f 00 06 	mcall	80002b88 <sd_mmc_spi_send_command+0x3c>
  return r1;
}
80002b74:	0f 8c       	ld.ub	r12,r7[0x0]
80002b76:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002b7a:	00 00       	add	r0,r0
80002b7c:	80 00       	ld.sh	r0,r0[0x0]
80002b7e:	39 96       	mov	r6,-103
80002b80:	80 00       	ld.sh	r0,r0[0x0]
80002b82:	2a 84       	sub	r4,-88
80002b84:	00 00       	add	r0,r0
80002b86:	08 c4       	st.b	r4++,r4
80002b88:	80 00       	ld.sh	r0,r0[0x0]
80002b8a:	39 e2       	mov	r2,-98

80002b8c <sd_mmc_spi_check_presence>:
//!
//! @return bit
//!   The memory is present (true)
//!   The memory does not respond (disconnected) (false)
bool sd_mmc_spi_check_presence(void)
{
80002b8c:	eb cd 40 fe 	pushm	r1-r7,lr
  uint16_t retry;

  retry = 0;
  if (sd_mmc_spi_init_done == false)
80002b90:	49 a8       	lddpc	r8,80002bf8 <sd_mmc_spi_check_presence+0x6c>
80002b92:	11 89       	ld.ub	r9,r8[0x0]
80002b94:	30 08       	mov	r8,0
80002b96:	f0 09 18 00 	cp.b	r9,r8
80002b9a:	c1 f1       	brne	80002bd8 <sd_mmc_spi_check_presence+0x4c>
80002b9c:	30 07       	mov	r7,0
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
80002b9e:	0e 94       	mov	r4,r7
80002ba0:	49 73       	lddpc	r3,80002bfc <sd_mmc_spi_check_presence+0x70>
80002ba2:	30 16       	mov	r6,1
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002ba4:	e0 62 00 ff 	mov	r2,255
80002ba8:	fe 71 24 00 	mov	r1,-56320
      retry++;
      if (retry > 10)
80002bac:	30 b5       	mov	r5,11
80002bae:	c0 c8       	rjmp	80002bc6 <sd_mmc_spi_check_presence+0x3a>
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002bb0:	04 9b       	mov	r11,r2
80002bb2:	02 9c       	mov	r12,r1
80002bb4:	f0 1f 00 13 	mcall	80002c00 <sd_mmc_spi_check_presence+0x74>
      retry++;
80002bb8:	2f f7       	sub	r7,-1
80002bba:	5c 87       	casts.h	r7
      if (retry > 10)
80002bbc:	ea 07 19 00 	cp.h	r7,r5
80002bc0:	c0 31       	brne	80002bc6 <sd_mmc_spi_check_presence+0x3a>
80002bc2:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
  retry = 0;
  if (sd_mmc_spi_init_done == false)
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
80002bc6:	08 9b       	mov	r11,r4
80002bc8:	08 9c       	mov	r12,r4
80002bca:	f0 1f 00 0f 	mcall	80002c04 <sd_mmc_spi_check_presence+0x78>
80002bce:	a6 8c       	st.b	r3[0x0],r12
80002bd0:	ec 0c 18 00 	cp.b	r12,r6
80002bd4:	ce e1       	brne	80002bb0 <sd_mmc_spi_check_presence+0x24>
80002bd6:	c0 e8       	rjmp	80002bf2 <sd_mmc_spi_check_presence+0x66>
    return true;
  }
  else
  {
    // If memory already initialized, send a CRC command (CMD59) (supported only if card is initialized)
    if ((r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0)) == 0x00)
80002bd8:	30 0b       	mov	r11,0
80002bda:	33 bc       	mov	r12,59
80002bdc:	f0 1f 00 0a 	mcall	80002c04 <sd_mmc_spi_check_presence+0x78>
80002be0:	48 78       	lddpc	r8,80002bfc <sd_mmc_spi_check_presence+0x70>
80002be2:	b0 8c       	st.b	r8[0x0],r12
80002be4:	58 0c       	cp.w	r12,0
80002be6:	c0 60       	breq	80002bf2 <sd_mmc_spi_check_presence+0x66>
      return true;
    sd_mmc_spi_init_done = false;
80002be8:	30 09       	mov	r9,0
80002bea:	48 48       	lddpc	r8,80002bf8 <sd_mmc_spi_check_presence+0x6c>
80002bec:	b0 89       	st.b	r8[0x0],r9
80002bee:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
    return false;
80002bf2:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
80002bf6:	00 00       	add	r0,r0
80002bf8:	00 00       	add	r0,r0
80002bfa:	05 58       	ld.sh	r8,--r2
80002bfc:	00 00       	add	r0,r0
80002bfe:	08 c4       	st.b	r4++,r4
80002c00:	80 00       	ld.sh	r0,r0[0x0]
80002c02:	3a c6       	mov	r6,-84
80002c04:	80 00       	ld.sh	r0,r0[0x0]
80002c06:	2b 4c       	sub	r12,-76

80002c08 <sd_mmc_spi_write_sector_from_ram>:
//! @return bit
//!   The write succeeded   -> true
//!   The write failed      -> false
//!
bool sd_mmc_spi_write_sector_from_ram(const void *ram)
{
80002c08:	eb cd 40 e0 	pushm	r5-r7,lr
80002c0c:	18 97       	mov	r7,r12
  const uint8_t *_ram = ram;
  uint16_t i;

  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002c0e:	f0 1f 00 49 	mcall	80002d30 <sd_mmc_spi_write_sector_from_ram+0x128>
80002c12:	e0 80 00 8c 	breq	80002d2a <sd_mmc_spi_write_sector_from_ram+0x122>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002c16:	30 1b       	mov	r11,1
80002c18:	fe 7c 24 00 	mov	r12,-56320
80002c1c:	f0 1f 00 46 	mcall	80002d34 <sd_mmc_spi_write_sector_from_ram+0x12c>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
80002c20:	4c 68       	lddpc	r8,80002d38 <sd_mmc_spi_write_sector_from_ram+0x130>
80002c22:	11 89       	ld.ub	r9,r8[0x0]
80002c24:	30 38       	mov	r8,3
80002c26:	f0 09 18 00 	cp.b	r9,r8
80002c2a:	c0 a1       	brne	80002c3e <sd_mmc_spi_write_sector_from_ram+0x36>
    r1 = sd_mmc_spi_command(MMC_WRITE_BLOCK, gl_ptr_mem>>9);
80002c2c:	4c 48       	lddpc	r8,80002d3c <sd_mmc_spi_write_sector_from_ram+0x134>
80002c2e:	70 0b       	ld.w	r11,r8[0x0]
80002c30:	a9 9b       	lsr	r11,0x9
80002c32:	31 8c       	mov	r12,24
80002c34:	f0 1f 00 43 	mcall	80002d40 <sd_mmc_spi_write_sector_from_ram+0x138>
80002c38:	4c 38       	lddpc	r8,80002d44 <sd_mmc_spi_write_sector_from_ram+0x13c>
80002c3a:	b0 8c       	st.b	r8[0x0],r12
80002c3c:	c0 88       	rjmp	80002c4c <sd_mmc_spi_write_sector_from_ram+0x44>
  } else {
    r1 = sd_mmc_spi_command(MMC_WRITE_BLOCK, gl_ptr_mem);
80002c3e:	4c 08       	lddpc	r8,80002d3c <sd_mmc_spi_write_sector_from_ram+0x134>
80002c40:	70 0b       	ld.w	r11,r8[0x0]
80002c42:	31 8c       	mov	r12,24
80002c44:	f0 1f 00 3f 	mcall	80002d40 <sd_mmc_spi_write_sector_from_ram+0x138>
80002c48:	4b f8       	lddpc	r8,80002d44 <sd_mmc_spi_write_sector_from_ram+0x13c>
80002c4a:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if(r1 != 0x00)
80002c4c:	4b e8       	lddpc	r8,80002d44 <sd_mmc_spi_write_sector_from_ram+0x13c>
80002c4e:	11 89       	ld.ub	r9,r8[0x0]
80002c50:	30 08       	mov	r8,0
80002c52:	f0 09 18 00 	cp.b	r9,r8
80002c56:	c0 80       	breq	80002c66 <sd_mmc_spi_write_sector_from_ram+0x5e>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002c58:	30 1b       	mov	r11,1
80002c5a:	fe 7c 24 00 	mov	r12,-56320
80002c5e:	f0 1f 00 3b 	mcall	80002d48 <sd_mmc_spi_write_sector_from_ram+0x140>
80002c62:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
    return false;
  }
  // send dummy
  spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
80002c66:	e0 6b 00 ff 	mov	r11,255
80002c6a:	fe 7c 24 00 	mov	r12,-56320
80002c6e:	f0 1f 00 38 	mcall	80002d4c <sd_mmc_spi_write_sector_from_ram+0x144>

  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
80002c72:	e0 6b 00 fe 	mov	r11,254
80002c76:	fe 7c 24 00 	mov	r12,-56320
80002c7a:	f0 1f 00 35 	mcall	80002d4c <sd_mmc_spi_write_sector_from_ram+0x144>
//!
//! @return bit
//!   The write succeeded   -> true
//!   The write failed      -> false
//!
bool sd_mmc_spi_write_sector_from_ram(const void *ram)
80002c7e:	ee c6 fe 00 	sub	r6,r7,-512
  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
  // write data
  for(i=0;i<MMC_SECTOR_SIZE;i++)
  {
    spi_write(SD_MMC_SPI,*_ram++);
80002c82:	fe 75 24 00 	mov	r5,-56320
80002c86:	0f 3b       	ld.ub	r11,r7++
80002c88:	0a 9c       	mov	r12,r5
80002c8a:	f0 1f 00 31 	mcall	80002d4c <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction

  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
  // write data
  for(i=0;i<MMC_SECTOR_SIZE;i++)
80002c8e:	0c 37       	cp.w	r7,r6
80002c90:	cf b1       	brne	80002c86 <sd_mmc_spi_write_sector_from_ram+0x7e>
  {
    spi_write(SD_MMC_SPI,*_ram++);
  }

  spi_write(SD_MMC_SPI,0xFF);    // send CRC (field required but value ignored)
80002c92:	e0 6b 00 ff 	mov	r11,255
80002c96:	fe 7c 24 00 	mov	r12,-56320
80002c9a:	f0 1f 00 2d 	mcall	80002d4c <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);
80002c9e:	e0 6b 00 ff 	mov	r11,255
80002ca2:	fe 7c 24 00 	mov	r12,-56320
80002ca6:	f0 1f 00 2a 	mcall	80002d4c <sd_mmc_spi_write_sector_from_ram+0x144>

  // read data response token
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002caa:	e0 6c 00 ff 	mov	r12,255
80002cae:	f0 1f 00 29 	mcall	80002d50 <sd_mmc_spi_write_sector_from_ram+0x148>
80002cb2:	4a 58       	lddpc	r8,80002d44 <sd_mmc_spi_write_sector_from_ram+0x13c>
80002cb4:	b0 8c       	st.b	r8[0x0],r12
  if( (r1&MMC_DR_MASK) != MMC_DR_ACCEPT)
80002cb6:	f9 dc c0 05 	bfextu	r12,r12,0x0,0x5
80002cba:	58 5c       	cp.w	r12,5
80002cbc:	c1 40       	breq	80002ce4 <sd_mmc_spi_write_sector_from_ram+0xdc>
  {
    spi_write(SD_MMC_SPI,0xFF);    // send dummy bytes
80002cbe:	e0 6b 00 ff 	mov	r11,255
80002cc2:	fe 7c 24 00 	mov	r12,-56320
80002cc6:	f0 1f 00 22 	mcall	80002d4c <sd_mmc_spi_write_sector_from_ram+0x144>
    spi_write(SD_MMC_SPI,0xFF);
80002cca:	e0 6b 00 ff 	mov	r11,255
80002cce:	fe 7c 24 00 	mov	r12,-56320
80002cd2:	f0 1f 00 1f 	mcall	80002d4c <sd_mmc_spi_write_sector_from_ram+0x144>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002cd6:	30 1b       	mov	r11,1
80002cd8:	fe 7c 24 00 	mov	r12,-56320
80002cdc:	f0 1f 00 1b 	mcall	80002d48 <sd_mmc_spi_write_sector_from_ram+0x140>
80002ce0:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
    return false;         // return ERROR byte
  }

  spi_write(SD_MMC_SPI,0xFF);    // send dummy bytes
80002ce4:	e0 6b 00 ff 	mov	r11,255
80002ce8:	fe 7c 24 00 	mov	r12,-56320
80002cec:	f0 1f 00 18 	mcall	80002d4c <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);
80002cf0:	e0 6b 00 ff 	mov	r11,255
80002cf4:	fe 7c 24 00 	mov	r12,-56320
80002cf8:	f0 1f 00 15 	mcall	80002d4c <sd_mmc_spi_write_sector_from_ram+0x144>

  // release chip select
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002cfc:	30 1b       	mov	r11,1
80002cfe:	fe 7c 24 00 	mov	r12,-56320
80002d02:	f0 1f 00 12 	mcall	80002d48 <sd_mmc_spi_write_sector_from_ram+0x140>
  gl_ptr_mem += 512;        // Update the memory pointer.
80002d06:	48 e8       	lddpc	r8,80002d3c <sd_mmc_spi_write_sector_from_ram+0x134>
80002d08:	70 09       	ld.w	r9,r8[0x0]
80002d0a:	f2 c9 fe 00 	sub	r9,r9,-512
80002d0e:	91 09       	st.w	r8[0x0],r9
80002d10:	30 07       	mov	r7,0
  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
  {
    i++;
    if (i == 10)
80002d12:	30 a6       	mov	r6,10
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
  gl_ptr_mem += 512;        // Update the memory pointer.

  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
80002d14:	c0 68       	rjmp	80002d20 <sd_mmc_spi_write_sector_from_ram+0x118>
  {
    i++;
80002d16:	2f f7       	sub	r7,-1
80002d18:	5c 87       	casts.h	r7
    if (i == 10)
80002d1a:	ec 07 19 00 	cp.h	r7,r6
80002d1e:	c0 60       	breq	80002d2a <sd_mmc_spi_write_sector_from_ram+0x122>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
  gl_ptr_mem += 512;        // Update the memory pointer.

  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
80002d20:	f0 1f 00 04 	mcall	80002d30 <sd_mmc_spi_write_sector_from_ram+0x128>
80002d24:	cf 90       	breq	80002d16 <sd_mmc_spi_write_sector_from_ram+0x10e>
80002d26:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002d2a:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80002d2e:	00 00       	add	r0,r0
80002d30:	80 00       	ld.sh	r0,r0[0x0]
80002d32:	2a 14       	sub	r4,-95
80002d34:	80 00       	ld.sh	r0,r0[0x0]
80002d36:	39 96       	mov	r6,-103
80002d38:	00 00       	add	r0,r0
80002d3a:	08 b2       	st.h	r4++,r2
80002d3c:	00 00       	add	r0,r0
80002d3e:	05 40       	ld.w	r0,--r2
80002d40:	80 00       	ld.sh	r0,r0[0x0]
80002d42:	2a 84       	sub	r4,-88
80002d44:	00 00       	add	r0,r0
80002d46:	08 c4       	st.b	r4++,r4
80002d48:	80 00       	ld.sh	r0,r0[0x0]
80002d4a:	39 e2       	mov	r2,-98
80002d4c:	80 00       	ld.sh	r0,r0[0x0]
80002d4e:	3a c6       	mov	r6,-84
80002d50:	80 00       	ld.sh	r0,r0[0x0]
80002d52:	29 e0       	sub	r0,-98

80002d54 <sd_mmc_spi_read_open_PDCA>:
//!
//! @return bit
//!   The open succeeded      -> true
//!/
bool sd_mmc_spi_read_open_PDCA (uint32_t pos)
{
80002d54:	d4 21       	pushm	r4-r7,lr
  uint16_t read_time_out;

  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = pos << 9;                    // gl_ptr_mem = pos * 512
80002d56:	a9 7c       	lsl	r12,0x9
80002d58:	4a a8       	lddpc	r8,80002e00 <sd_mmc_spi_read_open_PDCA+0xac>
80002d5a:	91 0c       	st.w	r8[0x0],r12

  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002d5c:	f0 1f 00 2a 	mcall	80002e04 <sd_mmc_spi_read_open_PDCA+0xb0>
80002d60:	c4 f0       	breq	80002dfe <sd_mmc_spi_read_open_PDCA+0xaa>
    return false;


  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);          // select SD_MMC_SPI
80002d62:	30 1b       	mov	r11,1
80002d64:	fe 7c 24 00 	mov	r12,-56320
80002d68:	f0 1f 00 28 	mcall	80002e08 <sd_mmc_spi_read_open_PDCA+0xb4>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
80002d6c:	4a 88       	lddpc	r8,80002e0c <sd_mmc_spi_read_open_PDCA+0xb8>
80002d6e:	11 89       	ld.ub	r9,r8[0x0]
80002d70:	30 38       	mov	r8,3
80002d72:	f0 09 18 00 	cp.b	r9,r8
80002d76:	c0 a1       	brne	80002d8a <sd_mmc_spi_read_open_PDCA+0x36>
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem>>9);
80002d78:	4a 28       	lddpc	r8,80002e00 <sd_mmc_spi_read_open_PDCA+0xac>
80002d7a:	70 0b       	ld.w	r11,r8[0x0]
80002d7c:	a9 9b       	lsr	r11,0x9
80002d7e:	31 1c       	mov	r12,17
80002d80:	f0 1f 00 24 	mcall	80002e10 <sd_mmc_spi_read_open_PDCA+0xbc>
80002d84:	4a 48       	lddpc	r8,80002e14 <sd_mmc_spi_read_open_PDCA+0xc0>
80002d86:	b0 8c       	st.b	r8[0x0],r12
80002d88:	c0 88       	rjmp	80002d98 <sd_mmc_spi_read_open_PDCA+0x44>
  } else {
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem);
80002d8a:	49 e8       	lddpc	r8,80002e00 <sd_mmc_spi_read_open_PDCA+0xac>
80002d8c:	70 0b       	ld.w	r11,r8[0x0]
80002d8e:	31 1c       	mov	r12,17
80002d90:	f0 1f 00 20 	mcall	80002e10 <sd_mmc_spi_read_open_PDCA+0xbc>
80002d94:	4a 08       	lddpc	r8,80002e14 <sd_mmc_spi_read_open_PDCA+0xc0>
80002d96:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if (r1 != 0x00)
80002d98:	49 f8       	lddpc	r8,80002e14 <sd_mmc_spi_read_open_PDCA+0xc0>
80002d9a:	11 89       	ld.ub	r9,r8[0x0]
80002d9c:	30 08       	mov	r8,0
80002d9e:	f0 09 18 00 	cp.b	r9,r8
80002da2:	c1 00       	breq	80002dc2 <sd_mmc_spi_read_open_PDCA+0x6e>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002da4:	30 1b       	mov	r11,1
80002da6:	fe 7c 24 00 	mov	r12,-56320
80002daa:	f0 1f 00 1c 	mcall	80002e18 <sd_mmc_spi_read_open_PDCA+0xc4>
80002dae:	d8 2a       	popm	r4-r7,pc,r12=0

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
  {
     read_time_out--;
80002db0:	20 17       	sub	r7,1
80002db2:	5c 87       	casts.h	r7
     if (read_time_out == 0)   // TIME-OUT
80002db4:	c0 d1       	brne	80002dce <sd_mmc_spi_read_open_PDCA+0x7a>
     {
       spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
80002db6:	30 1b       	mov	r11,1
80002db8:	fe 7c 24 00 	mov	r12,-56320
80002dbc:	f0 1f 00 17 	mcall	80002e18 <sd_mmc_spi_read_open_PDCA+0xc4>
80002dc0:	d8 2a       	popm	r4-r7,pc,r12=0
       return false;
80002dc2:	e0 67 75 30 	mov	r7,30000
    return false;
  }

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002dc6:	e0 65 00 ff 	mov	r5,255
80002dca:	49 34       	lddpc	r4,80002e14 <sd_mmc_spi_read_open_PDCA+0xc0>
80002dcc:	3f f6       	mov	r6,-1
80002dce:	0a 9c       	mov	r12,r5
80002dd0:	f0 1f 00 13 	mcall	80002e1c <sd_mmc_spi_read_open_PDCA+0xc8>
80002dd4:	a8 8c       	st.b	r4[0x0],r12
80002dd6:	ec 0c 18 00 	cp.b	r12,r6
80002dda:	ce b0       	breq	80002db0 <sd_mmc_spi_read_open_PDCA+0x5c>
       return false;
     }
  }

  // check token
  if (r1 != MMC_STARTBLOCK_READ)
80002ddc:	3f e8       	mov	r8,-2
80002dde:	f0 0c 18 00 	cp.b	r12,r8
80002de2:	c0 21       	brne	80002de6 <sd_mmc_spi_read_open_PDCA+0x92>
80002de4:	da 2a       	popm	r4-r7,pc,r12=1
  {
    spi_write(SD_MMC_SPI,0xFF);
80002de6:	e0 6b 00 ff 	mov	r11,255
80002dea:	fe 7c 24 00 	mov	r12,-56320
80002dee:	f0 1f 00 0d 	mcall	80002e20 <sd_mmc_spi_read_open_PDCA+0xcc>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002df2:	30 1b       	mov	r11,1
80002df4:	fe 7c 24 00 	mov	r12,-56320
80002df8:	f0 1f 00 08 	mcall	80002e18 <sd_mmc_spi_read_open_PDCA+0xc4>
80002dfc:	30 0c       	mov	r12,0
    return false;
  }
  return true;   // Read done.
}
80002dfe:	d8 22       	popm	r4-r7,pc
80002e00:	00 00       	add	r0,r0
80002e02:	05 40       	ld.w	r0,--r2
80002e04:	80 00       	ld.sh	r0,r0[0x0]
80002e06:	2a 14       	sub	r4,-95
80002e08:	80 00       	ld.sh	r0,r0[0x0]
80002e0a:	39 96       	mov	r6,-103
80002e0c:	00 00       	add	r0,r0
80002e0e:	08 b2       	st.h	r4++,r2
80002e10:	80 00       	ld.sh	r0,r0[0x0]
80002e12:	2a 84       	sub	r4,-88
80002e14:	00 00       	add	r0,r0
80002e16:	08 c4       	st.b	r4++,r4
80002e18:	80 00       	ld.sh	r0,r0[0x0]
80002e1a:	39 e2       	mov	r2,-98
80002e1c:	80 00       	ld.sh	r0,r0[0x0]
80002e1e:	29 e0       	sub	r0,-98
80002e20:	80 00       	ld.sh	r0,r0[0x0]
80002e22:	3a c6       	mov	r6,-84

80002e24 <sd_mmc_spi_check_hc>:
//!           SD_CARD      Detected card is SD
//!           ERROR


int sd_mmc_spi_check_hc(void)
{
80002e24:	eb cd 40 c0 	pushm	r6-r7,lr
  unsigned char hc_bit;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002e28:	f0 1f 00 1c 	mcall	80002e98 <sd_mmc_spi_check_hc+0x74>
80002e2c:	c0 31       	brne	80002e32 <sd_mmc_spi_check_hc+0xe>
80002e2e:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002e32:	30 1b       	mov	r11,1
80002e34:	fe 7c 24 00 	mov	r12,-56320
80002e38:	f0 1f 00 19 	mcall	80002e9c <sd_mmc_spi_check_hc+0x78>
  r1 = sd_mmc_spi_command(SD_READ_OCR, 0);
80002e3c:	30 0b       	mov	r11,0
80002e3e:	33 ac       	mov	r12,58
80002e40:	f0 1f 00 18 	mcall	80002ea0 <sd_mmc_spi_check_hc+0x7c>
80002e44:	49 88       	lddpc	r8,80002ea4 <sd_mmc_spi_check_hc+0x80>
80002e46:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0) {
80002e48:	58 0c       	cp.w	r12,0
80002e4a:	c0 80       	breq	80002e5a <sd_mmc_spi_check_hc+0x36>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002e4c:	30 1b       	mov	r11,1
80002e4e:	fe 7c 24 00 	mov	r12,-56320
80002e52:	f0 1f 00 16 	mcall	80002ea8 <sd_mmc_spi_check_hc+0x84>
80002e56:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;
  }
  hc_bit = sd_mmc_spi_send_and_read(0xFF);
80002e5a:	e0 6c 00 ff 	mov	r12,255
80002e5e:	f0 1f 00 14 	mcall	80002eac <sd_mmc_spi_check_hc+0x88>
80002e62:	18 96       	mov	r6,r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002e64:	e0 6c 00 ff 	mov	r12,255
80002e68:	f0 1f 00 11 	mcall	80002eac <sd_mmc_spi_check_hc+0x88>
80002e6c:	48 e7       	lddpc	r7,80002ea4 <sd_mmc_spi_check_hc+0x80>
80002e6e:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002e70:	e0 6c 00 ff 	mov	r12,255
80002e74:	f0 1f 00 0e 	mcall	80002eac <sd_mmc_spi_check_hc+0x88>
80002e78:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002e7a:	e0 6c 00 ff 	mov	r12,255
80002e7e:	f0 1f 00 0c 	mcall	80002eac <sd_mmc_spi_check_hc+0x88>
80002e82:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002e84:	30 1b       	mov	r11,1
80002e86:	fe 7c 24 00 	mov	r12,-56320
80002e8a:	f0 1f 00 08 	mcall	80002ea8 <sd_mmc_spi_check_hc+0x84>
80002e8e:	f9 d6 c0 c1 	bfextu	r12,r6,0x6,0x1
  if(hc_bit & 0x40) {
      return SDHC_CARD;
  }
  return 0;
}
80002e92:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002e96:	00 00       	add	r0,r0
80002e98:	80 00       	ld.sh	r0,r0[0x0]
80002e9a:	2a 14       	sub	r4,-95
80002e9c:	80 00       	ld.sh	r0,r0[0x0]
80002e9e:	39 96       	mov	r6,-103
80002ea0:	80 00       	ld.sh	r0,r0[0x0]
80002ea2:	2a 84       	sub	r4,-88
80002ea4:	00 00       	add	r0,r0
80002ea6:	08 c4       	st.b	r4++,r4
80002ea8:	80 00       	ld.sh	r0,r0[0x0]
80002eaa:	39 e2       	mov	r2,-98
80002eac:	80 00       	ld.sh	r0,r0[0x0]
80002eae:	29 e0       	sub	r0,-98

80002eb0 <sd_mmc_spi_get_if>:
//!                true
//!                SD_MMC


int sd_mmc_spi_get_if(void)
{
80002eb0:	eb cd 40 80 	pushm	r7,lr
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002eb4:	f0 1f 00 27 	mcall	80002f50 <sd_mmc_spi_get_if+0xa0>
80002eb8:	c0 31       	brne	80002ebe <sd_mmc_spi_get_if+0xe>
80002eba:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002ebe:	30 1b       	mov	r11,1
80002ec0:	fe 7c 24 00 	mov	r12,-56320
80002ec4:	f0 1f 00 24 	mcall	80002f54 <sd_mmc_spi_get_if+0xa4>
  r1 = sd_mmc_spi_command(MMC_SEND_IF_COND, 0x000001AA);
80002ec8:	e0 6b 01 aa 	mov	r11,426
80002ecc:	30 8c       	mov	r12,8
80002ece:	f0 1f 00 23 	mcall	80002f58 <sd_mmc_spi_get_if+0xa8>
80002ed2:	4a 38       	lddpc	r8,80002f5c <sd_mmc_spi_get_if+0xac>
80002ed4:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if((r1 & MMC_R1_ILLEGAL_COM) != 0) {
80002ed6:	e2 1c 00 04 	andl	r12,0x4,COH
80002eda:	c0 80       	breq	80002eea <sd_mmc_spi_get_if+0x3a>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002edc:	30 1b       	mov	r11,1
80002ede:	fe 7c 24 00 	mov	r12,-56320
80002ee2:	f0 1f 00 20 	mcall	80002f60 <sd_mmc_spi_get_if+0xb0>
80002ee6:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
    return SD_MMC;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002eea:	e0 6c 00 ff 	mov	r12,255
80002eee:	f0 1f 00 1e 	mcall	80002f64 <sd_mmc_spi_get_if+0xb4>
80002ef2:	49 b7       	lddpc	r7,80002f5c <sd_mmc_spi_get_if+0xac>
80002ef4:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002ef6:	e0 6c 00 ff 	mov	r12,255
80002efa:	f0 1f 00 1b 	mcall	80002f64 <sd_mmc_spi_get_if+0xb4>
80002efe:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002f00:	e0 6c 00 ff 	mov	r12,255
80002f04:	f0 1f 00 18 	mcall	80002f64 <sd_mmc_spi_get_if+0xb4>
80002f08:	ae 8c       	st.b	r7[0x0],r12
  if((r1 & 0x01) == 0) {
80002f0a:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002f0e:	c0 81       	brne	80002f1e <sd_mmc_spi_get_if+0x6e>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002f10:	30 1b       	mov	r11,1
80002f12:	fe 7c 24 00 	mov	r12,-56320
80002f16:	f0 1f 00 13 	mcall	80002f60 <sd_mmc_spi_get_if+0xb0>
80002f1a:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002f1e:	e0 6c 00 ff 	mov	r12,255
80002f22:	f0 1f 00 11 	mcall	80002f64 <sd_mmc_spi_get_if+0xb4>
80002f26:	48 e8       	lddpc	r8,80002f5c <sd_mmc_spi_get_if+0xac>
80002f28:	b0 8c       	st.b	r8[0x0],r12
  if(r1 != 0xaa) {
80002f2a:	3a a8       	mov	r8,-86
80002f2c:	f0 0c 18 00 	cp.b	r12,r8
80002f30:	c0 80       	breq	80002f40 <sd_mmc_spi_get_if+0x90>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002f32:	30 1b       	mov	r11,1
80002f34:	fe 7c 24 00 	mov	r12,-56320
80002f38:	f0 1f 00 0a 	mcall	80002f60 <sd_mmc_spi_get_if+0xb0>
80002f3c:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE; /* wrong test pattern */
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002f40:	30 1b       	mov	r11,1
80002f42:	fe 7c 24 00 	mov	r12,-56320
80002f46:	f0 1f 00 07 	mcall	80002f60 <sd_mmc_spi_get_if+0xb0>
80002f4a:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80002f4e:	00 00       	add	r0,r0
80002f50:	80 00       	ld.sh	r0,r0[0x0]
80002f52:	2a 14       	sub	r4,-95
80002f54:	80 00       	ld.sh	r0,r0[0x0]
80002f56:	39 96       	mov	r6,-103
80002f58:	80 00       	ld.sh	r0,r0[0x0]
80002f5a:	2a 84       	sub	r4,-88
80002f5c:	00 00       	add	r0,r0
80002f5e:	08 c4       	st.b	r4++,r4
80002f60:	80 00       	ld.sh	r0,r0[0x0]
80002f62:	39 e2       	mov	r2,-98
80002f64:	80 00       	ld.sh	r0,r0[0x0]
80002f66:	29 e0       	sub	r0,-98

80002f68 <sd_mmc_spi_get_csd>:
//! @param  buffer to fill
//!
//! @return bit
//!         true / false
bool sd_mmc_spi_get_csd(uint8_t *buffer)
{
80002f68:	eb cd 40 fc 	pushm	r2-r7,lr
80002f6c:	20 1d       	sub	sp,4
80002f6e:	18 92       	mov	r2,r12
uint8_t retry;
unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002f70:	f0 1f 00 32 	mcall	80003038 <sd_mmc_spi_get_csd+0xd0>
80002f74:	c5 f0       	breq	80003032 <sd_mmc_spi_get_csd+0xca>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002f76:	30 1b       	mov	r11,1
80002f78:	fe 7c 24 00 	mov	r12,-56320
80002f7c:	f0 1f 00 30 	mcall	8000303c <sd_mmc_spi_get_csd+0xd4>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
80002f80:	30 0b       	mov	r11,0
80002f82:	30 9c       	mov	r12,9
80002f84:	f0 1f 00 2f 	mcall	80003040 <sd_mmc_spi_get_csd+0xd8>
80002f88:	4a f8       	lddpc	r8,80003044 <sd_mmc_spi_get_csd+0xdc>
80002f8a:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0x00)
80002f8c:	58 0c       	cp.w	r12,0
80002f8e:	c0 81       	brne	80002f9e <sd_mmc_spi_get_csd+0x36>
80002f90:	30 07       	mov	r7,0
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
80002f92:	e0 64 00 ff 	mov	r4,255
80002f96:	10 93       	mov	r3,r8
80002f98:	3f e6       	mov	r6,-2
  {
    if (retry > 8)
80002f9a:	30 95       	mov	r5,9
80002f9c:	c1 78       	rjmp	80002fca <sd_mmc_spi_get_csd+0x62>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
  // check for valid response
  if(r1 != 0x00)
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002f9e:	30 1b       	mov	r11,1
80002fa0:	fe 7c 24 00 	mov	r12,-56320
80002fa4:	f0 1f 00 29 	mcall	80003048 <sd_mmc_spi_get_csd+0xe0>
    sd_mmc_spi_init_done = false;
80002fa8:	30 09       	mov	r9,0
80002faa:	4a 98       	lddpc	r8,8000304c <sd_mmc_spi_get_csd+0xe4>
80002fac:	b0 89       	st.b	r8[0x0],r9
80002fae:	30 0c       	mov	r12,0
    return false;
80002fb0:	c4 18       	rjmp	80003032 <sd_mmc_spi_get_csd+0xca>
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
  {
    if (retry > 8)
80002fb2:	ea 07 18 00 	cp.b	r7,r5
80002fb6:	c0 81       	brne	80002fc6 <sd_mmc_spi_get_csd+0x5e>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002fb8:	30 1b       	mov	r11,1
80002fba:	fe 7c 24 00 	mov	r12,-56320
80002fbe:	f0 1f 00 23 	mcall	80003048 <sd_mmc_spi_get_csd+0xe0>
80002fc2:	30 0c       	mov	r12,0
      return false;
80002fc4:	c3 78       	rjmp	80003032 <sd_mmc_spi_get_csd+0xca>
    }
    retry++;
80002fc6:	2f f7       	sub	r7,-1
80002fc8:	5c 57       	castu.b	r7
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
80002fca:	08 9c       	mov	r12,r4
80002fcc:	f0 1f 00 21 	mcall	80003050 <sd_mmc_spi_get_csd+0xe8>
80002fd0:	a6 8c       	st.b	r3[0x0],r12
80002fd2:	ec 0c 18 00 	cp.b	r12,r6
80002fd6:	ce e1       	brne	80002fb2 <sd_mmc_spi_get_csd+0x4a>
80002fd8:	30 07       	mov	r7,0
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
80002fda:	e0 65 00 ff 	mov	r5,255
80002fde:	fe 76 24 00 	mov	r6,-56320
   spi_read(SD_MMC_SPI,&data_read);
80002fe2:	fa c4 ff fe 	sub	r4,sp,-2
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
80002fe6:	0a 9b       	mov	r11,r5
80002fe8:	0c 9c       	mov	r12,r6
80002fea:	f0 1f 00 1b 	mcall	80003054 <sd_mmc_spi_get_csd+0xec>
   spi_read(SD_MMC_SPI,&data_read);
80002fee:	08 9b       	mov	r11,r4
80002ff0:	0c 9c       	mov	r12,r6
80002ff2:	f0 1f 00 1a 	mcall	80003058 <sd_mmc_spi_get_csd+0xf0>
    buffer[retry] = data_read;
80002ff6:	9a 18       	ld.sh	r8,sp[0x2]
80002ff8:	e4 07 0b 08 	st.b	r2[r7],r8
80002ffc:	2f f7       	sub	r7,-1
      return false;
    }
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
80002ffe:	59 07       	cp.w	r7,16
80003000:	cf 31       	brne	80002fe6 <sd_mmc_spi_get_csd+0x7e>
  {
   spi_write(SD_MMC_SPI,0xFF);
   spi_read(SD_MMC_SPI,&data_read);
    buffer[retry] = data_read;
  }
   spi_write(SD_MMC_SPI,0xFF);   // load CRC (not used)
80003002:	e0 6b 00 ff 	mov	r11,255
80003006:	fe 7c 24 00 	mov	r12,-56320
8000300a:	f0 1f 00 13 	mcall	80003054 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);
8000300e:	e0 6b 00 ff 	mov	r11,255
80003012:	fe 7c 24 00 	mov	r12,-56320
80003016:	f0 1f 00 10 	mcall	80003054 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
8000301a:	e0 6b 00 ff 	mov	r11,255
8000301e:	fe 7c 24 00 	mov	r12,-56320
80003022:	f0 1f 00 0d 	mcall	80003054 <sd_mmc_spi_get_csd+0xec>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80003026:	30 1b       	mov	r11,1
80003028:	fe 7c 24 00 	mov	r12,-56320
8000302c:	f0 1f 00 07 	mcall	80003048 <sd_mmc_spi_get_csd+0xe0>
80003030:	30 1c       	mov	r12,1
  return true;
}
80003032:	2f fd       	sub	sp,-4
80003034:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80003038:	80 00       	ld.sh	r0,r0[0x0]
8000303a:	2a 14       	sub	r4,-95
8000303c:	80 00       	ld.sh	r0,r0[0x0]
8000303e:	39 96       	mov	r6,-103
80003040:	80 00       	ld.sh	r0,r0[0x0]
80003042:	2a 84       	sub	r4,-88
80003044:	00 00       	add	r0,r0
80003046:	08 c4       	st.b	r4++,r4
80003048:	80 00       	ld.sh	r0,r0[0x0]
8000304a:	39 e2       	mov	r2,-98
8000304c:	00 00       	add	r0,r0
8000304e:	05 58       	ld.sh	r8,--r2
80003050:	80 00       	ld.sh	r0,r0[0x0]
80003052:	29 e0       	sub	r0,-98
80003054:	80 00       	ld.sh	r0,r0[0x0]
80003056:	3a c6       	mov	r6,-84
80003058:	80 00       	ld.sh	r0,r0[0x0]
8000305a:	3a e2       	mov	r2,-82

8000305c <sd_mmc_spi_internal_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_internal_init(void)
{
8000305c:	d4 31       	pushm	r0-r7,lr
  uint16_t retry;
  int i;
  int if_cond;

  // Start at low frequency
  sd_mmc_opt.baudrate = 400000;
8000305e:	fe fb 02 66 	ld.w	r11,pc[614]
80003062:	e6 68 1a 80 	mov	r8,400000
80003066:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80003068:	fe f8 02 60 	ld.w	r8,pc[608]
8000306c:	70 0a       	ld.w	r10,r8[0x0]
8000306e:	fe 7c 24 00 	mov	r12,-56320
80003072:	f0 1f 00 97 	mcall	800032cc <sd_mmc_spi_internal_init+0x270>

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80003076:	30 1b       	mov	r11,1
80003078:	fe 7c 24 00 	mov	r12,-56320
8000307c:	f0 1f 00 95 	mcall	800032d0 <sd_mmc_spi_internal_init+0x274>
80003080:	30 07       	mov	r7,0
  for(i = 0; i < 10; ++i) {
    spi_write(SD_MMC_SPI,0xFF);
80003082:	e0 66 00 ff 	mov	r6,255
80003086:	fe 75 24 00 	mov	r5,-56320
8000308a:	0c 9b       	mov	r11,r6
8000308c:	0a 9c       	mov	r12,r5
8000308e:	f0 1f 00 92 	mcall	800032d4 <sd_mmc_spi_internal_init+0x278>
  sd_mmc_opt.baudrate = 400000;
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
  for(i = 0; i < 10; ++i) {
80003092:	2f f7       	sub	r7,-1
80003094:	58 a7       	cp.w	r7,10
80003096:	cf a1       	brne	8000308a <sd_mmc_spi_internal_init+0x2e>
    spi_write(SD_MMC_SPI,0xFF);
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80003098:	30 1b       	mov	r11,1
8000309a:	fe 7c 24 00 	mov	r12,-56320
8000309e:	f0 1f 00 8f 	mcall	800032d8 <sd_mmc_spi_internal_init+0x27c>

  // RESET THE MEMORY CARD
  sd_mmc_spi_init_done = false;
800030a2:	30 08       	mov	r8,0
800030a4:	fe f9 02 38 	ld.w	r9,pc[568]
800030a8:	b2 88       	st.b	r9[0x0],r8
  card_type = MMC_CARD;
800030aa:	fe f9 02 36 	ld.w	r9,pc[566]
800030ae:	b2 88       	st.b	r9[0x0],r8
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800030b0:	30 0b       	mov	r11,0
800030b2:	16 9c       	mov	r12,r11
800030b4:	f0 1f 00 8c 	mcall	800032e4 <sd_mmc_spi_internal_init+0x288>
800030b8:	fe f8 02 30 	ld.w	r8,pc[560]
800030bc:	b0 8c       	st.b	r8[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800030be:	e0 6b 00 ff 	mov	r11,255
800030c2:	fe 7c 24 00 	mov	r12,-56320
800030c6:	f0 1f 00 84 	mcall	800032d4 <sd_mmc_spi_internal_init+0x278>
800030ca:	30 17       	mov	r7,1
    // do retry counter
    retry++;
    if(retry > 100)
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
800030cc:	fe f6 02 1c 	ld.w	r6,pc[540]
800030d0:	30 15       	mov	r5,1
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800030d2:	30 03       	mov	r3,0
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800030d4:	e0 62 00 ff 	mov	r2,255
800030d8:	fe 71 24 00 	mov	r1,-56320
    // do retry counter
    retry++;
    if(retry > 100)
800030dc:	36 54       	mov	r4,101
800030de:	c1 08       	rjmp	800030fe <sd_mmc_spi_internal_init+0xa2>
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800030e0:	06 9b       	mov	r11,r3
800030e2:	06 9c       	mov	r12,r3
800030e4:	f0 1f 00 80 	mcall	800032e4 <sd_mmc_spi_internal_init+0x288>
800030e8:	ac 8c       	st.b	r6[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800030ea:	04 9b       	mov	r11,r2
800030ec:	02 9c       	mov	r12,r1
800030ee:	f0 1f 00 7a 	mcall	800032d4 <sd_mmc_spi_internal_init+0x278>
    // do retry counter
    retry++;
800030f2:	2f f7       	sub	r7,-1
800030f4:	5c 87       	casts.h	r7
    if(retry > 100)
800030f6:	e8 07 19 00 	cp.h	r7,r4
800030fa:	e0 80 00 e4 	breq	800032c2 <sd_mmc_spi_internal_init+0x266>
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
800030fe:	0d 88       	ld.ub	r8,r6[0x0]
80003100:	ea 08 18 00 	cp.b	r8,r5
80003104:	ce e1       	brne	800030e0 <sd_mmc_spi_internal_init+0x84>

  if_cond = sd_mmc_spi_get_if();
80003106:	f0 1f 00 7a 	mcall	800032ec <sd_mmc_spi_internal_init+0x290>
  if(if_cond == -1) {
8000310a:	5b fc       	cp.w	r12,-1
8000310c:	e0 80 00 db 	breq	800032c2 <sd_mmc_spi_internal_init+0x266>
      return false; // card is bad
  } else if (if_cond == 1) {
80003110:	58 1c       	cp.w	r12,1
80003112:	c0 51       	brne	8000311c <sd_mmc_spi_internal_init+0xc0>
      card_type = SD_CARD_2;
80003114:	30 29       	mov	r9,2
80003116:	4f 38       	lddpc	r8,800032e0 <sd_mmc_spi_internal_init+0x284>
80003118:	b0 89       	st.b	r8[0x0],r9
8000311a:	c4 c8       	rjmp	800031b2 <sd_mmc_spi_internal_init+0x156>
  } else {
    // IDENTIFICATION OF THE CARD TYPE (SD or MMC)
    // Both cards will accept CMD55 command but only the SD card will respond to ACMD41
    r1 = sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000311c:	30 0b       	mov	r11,0
8000311e:	33 7c       	mov	r12,55
80003120:	f0 1f 00 71 	mcall	800032e4 <sd_mmc_spi_internal_init+0x288>
80003124:	4f 17       	lddpc	r7,800032e8 <sd_mmc_spi_internal_init+0x28c>
80003126:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80003128:	e0 6b 00 ff 	mov	r11,255
8000312c:	fe 7c 24 00 	mov	r12,-56320
80003130:	f0 1f 00 69 	mcall	800032d4 <sd_mmc_spi_internal_init+0x278>

    r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80003134:	30 0b       	mov	r11,0
80003136:	32 9c       	mov	r12,41
80003138:	f0 1f 00 6b 	mcall	800032e4 <sd_mmc_spi_internal_init+0x288>
8000313c:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
8000313e:	e0 6b 00 ff 	mov	r11,255
80003142:	fe 7c 24 00 	mov	r12,-56320
80003146:	f0 1f 00 64 	mcall	800032d4 <sd_mmc_spi_internal_init+0x278>

    if ((r1&0xFE) == 0) {   // ignore "in_idle_state" flag bit
8000314a:	0f 88       	ld.ub	r8,r7[0x0]
8000314c:	e2 18 00 fe 	andl	r8,0xfe,COH
80003150:	c0 51       	brne	8000315a <sd_mmc_spi_internal_init+0xfe>
      card_type = SD_CARD;    // card has accepted the command, this is a SD card
80003152:	30 19       	mov	r9,1
80003154:	4e 38       	lddpc	r8,800032e0 <sd_mmc_spi_internal_init+0x284>
80003156:	b0 89       	st.b	r8[0x0],r9
80003158:	c2 d8       	rjmp	800031b2 <sd_mmc_spi_internal_init+0x156>
    } else {
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
8000315a:	30 09       	mov	r9,0
8000315c:	4e 18       	lddpc	r8,800032e0 <sd_mmc_spi_internal_init+0x284>
8000315e:	b0 89       	st.b	r8[0x0],r9
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80003160:	30 0b       	mov	r11,0
80003162:	16 9c       	mov	r12,r11
80003164:	f0 1f 00 60 	mcall	800032e4 <sd_mmc_spi_internal_init+0x288>
80003168:	4e 08       	lddpc	r8,800032e8 <sd_mmc_spi_internal_init+0x28c>
8000316a:	b0 8c       	st.b	r8[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000316c:	e0 6b 00 ff 	mov	r11,255
80003170:	fe 7c 24 00 	mov	r12,-56320
80003174:	f0 1f 00 58 	mcall	800032d4 <sd_mmc_spi_internal_init+0x278>
80003178:	30 17       	mov	r7,1
        // do retry counter
        retry++;
        if(retry > 100)
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
8000317a:	4d c6       	lddpc	r6,800032e8 <sd_mmc_spi_internal_init+0x28c>
8000317c:	30 15       	mov	r5,1
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
8000317e:	30 03       	mov	r3,0
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80003180:	e0 62 00 ff 	mov	r2,255
80003184:	fe 71 24 00 	mov	r1,-56320
        // do retry counter
        retry++;
        if(retry > 100)
80003188:	36 54       	mov	r4,101
8000318a:	c1 08       	rjmp	800031aa <sd_mmc_spi_internal_init+0x14e>
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
8000318c:	06 9b       	mov	r11,r3
8000318e:	06 9c       	mov	r12,r3
80003190:	f0 1f 00 55 	mcall	800032e4 <sd_mmc_spi_internal_init+0x288>
80003194:	ac 8c       	st.b	r6[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80003196:	04 9b       	mov	r11,r2
80003198:	02 9c       	mov	r12,r1
8000319a:	f0 1f 00 4f 	mcall	800032d4 <sd_mmc_spi_internal_init+0x278>
        // do retry counter
        retry++;
8000319e:	2f f7       	sub	r7,-1
800031a0:	5c 87       	casts.h	r7
        if(retry > 100)
800031a2:	e8 07 19 00 	cp.h	r7,r4
800031a6:	e0 80 00 8e 	breq	800032c2 <sd_mmc_spi_internal_init+0x266>
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
800031aa:	0d 88       	ld.ub	r8,r6[0x0]
800031ac:	ea 08 18 00 	cp.b	r8,r5
800031b0:	ce e1       	brne	8000318c <sd_mmc_spi_internal_init+0x130>
800031b2:	30 07       	mov	r7,0

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
800031b4:	4c b4       	lddpc	r4,800032e0 <sd_mmc_spi_internal_init+0x284>
800031b6:	30 15       	mov	r5,1
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
      break;
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
800031b8:	0e 93       	mov	r3,r7
800031ba:	33 70       	mov	r0,55
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
800031bc:	4c b6       	lddpc	r6,800032e8 <sd_mmc_spi_internal_init+0x28c>
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800031be:	e0 62 00 ff 	mov	r2,255
800031c2:	fe 71 24 00 	mov	r1,-56320

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
800031c6:	09 88       	ld.ub	r8,r4[0x0]
800031c8:	ea 08 18 00 	cp.b	r8,r5
800031cc:	c1 10       	breq	800031ee <sd_mmc_spi_internal_init+0x192>
800031ce:	c0 63       	brcs	800031da <sd_mmc_spi_internal_init+0x17e>
800031d0:	30 29       	mov	r9,2
800031d2:	f2 08 18 00 	cp.b	r8,r9
800031d6:	c2 81       	brne	80003226 <sd_mmc_spi_internal_init+0x1ca>
800031d8:	c1 98       	rjmp	8000320a <sd_mmc_spi_internal_init+0x1ae>
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
800031da:	06 9b       	mov	r11,r3
800031dc:	30 1c       	mov	r12,1
800031de:	f0 1f 00 42 	mcall	800032e4 <sd_mmc_spi_internal_init+0x288>
800031e2:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800031e4:	04 9b       	mov	r11,r2
800031e6:	02 9c       	mov	r12,r1
800031e8:	f0 1f 00 3b 	mcall	800032d4 <sd_mmc_spi_internal_init+0x278>
      break;
800031ec:	c1 d8       	rjmp	80003226 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
800031ee:	06 9b       	mov	r11,r3
800031f0:	00 9c       	mov	r12,r0
800031f2:	f0 1f 00 3d 	mcall	800032e4 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
800031f6:	06 9b       	mov	r11,r3
800031f8:	32 9c       	mov	r12,41
800031fa:	f0 1f 00 3b 	mcall	800032e4 <sd_mmc_spi_internal_init+0x288>
800031fe:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80003200:	04 9b       	mov	r11,r2
80003202:	02 9c       	mov	r12,r1
80003204:	f0 1f 00 34 	mcall	800032d4 <sd_mmc_spi_internal_init+0x278>
      break;
80003208:	c0 f8       	rjmp	80003226 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD_2:
      // set high capacity bit mask
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000320a:	06 9b       	mov	r11,r3
8000320c:	00 9c       	mov	r12,r0
8000320e:	f0 1f 00 36 	mcall	800032e4 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0x40000000);
80003212:	fc 1b 40 00 	movh	r11,0x4000
80003216:	32 9c       	mov	r12,41
80003218:	f0 1f 00 33 	mcall	800032e4 <sd_mmc_spi_internal_init+0x288>
8000321c:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000321e:	04 9b       	mov	r11,r2
80003220:	02 9c       	mov	r12,r1
80003222:	f0 1f 00 2d 	mcall	800032d4 <sd_mmc_spi_internal_init+0x278>
      break;
    }
     // do retry counter
     retry++;
80003226:	2f f7       	sub	r7,-1
80003228:	5c 87       	casts.h	r7
     if(retry == 50000)    // measured approx. 500 on several cards
8000322a:	fe 78 c3 50 	mov	r8,-15536
8000322e:	f0 07 19 00 	cp.h	r7,r8
80003232:	c4 80       	breq	800032c2 <sd_mmc_spi_internal_init+0x266>
        return false;
  } while (r1);
80003234:	0d 89       	ld.ub	r9,r6[0x0]
80003236:	30 08       	mov	r8,0
80003238:	f0 09 18 00 	cp.b	r9,r8
8000323c:	cc 51       	brne	800031c6 <sd_mmc_spi_internal_init+0x16a>

  // CHECK FOR SDHC
  if(card_type == SD_CARD_2) {
8000323e:	4a 98       	lddpc	r8,800032e0 <sd_mmc_spi_internal_init+0x284>
80003240:	11 89       	ld.ub	r9,r8[0x0]
80003242:	30 28       	mov	r8,2
80003244:	f0 09 18 00 	cp.b	r9,r8
80003248:	c0 a1       	brne	8000325c <sd_mmc_spi_internal_init+0x200>
    if_cond = sd_mmc_spi_check_hc();
8000324a:	f0 1f 00 2a 	mcall	800032f0 <sd_mmc_spi_internal_init+0x294>
    if (if_cond == -1) {
8000324e:	5b fc       	cp.w	r12,-1
80003250:	c3 90       	breq	800032c2 <sd_mmc_spi_internal_init+0x266>
      return false;
    } else if (if_cond == 1){
80003252:	58 1c       	cp.w	r12,1
80003254:	c0 41       	brne	8000325c <sd_mmc_spi_internal_init+0x200>
          card_type = SD_CARD_2_SDHC;
80003256:	30 39       	mov	r9,3
80003258:	4a 28       	lddpc	r8,800032e0 <sd_mmc_spi_internal_init+0x284>
8000325a:	b0 89       	st.b	r8[0x0],r9
      }
  }

  // DISABLE CRC TO SIMPLIFY AND SPEED UP COMMUNICATIONS
  r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0);  // disable CRC (should be already initialized on SPI init)
8000325c:	30 0b       	mov	r11,0
8000325e:	33 bc       	mov	r12,59
80003260:	f0 1f 00 21 	mcall	800032e4 <sd_mmc_spi_internal_init+0x288>
80003264:	4a 17       	lddpc	r7,800032e8 <sd_mmc_spi_internal_init+0x28c>
80003266:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80003268:	e0 6b 00 ff 	mov	r11,255
8000326c:	fe 7c 24 00 	mov	r12,-56320
80003270:	f0 1f 00 19 	mcall	800032d4 <sd_mmc_spi_internal_init+0x278>

  // SET BLOCK LENGTH TO 512 BYTES
  r1 = sd_mmc_spi_send_command(MMC_SET_BLOCKLEN, 512);
80003274:	e0 6b 02 00 	mov	r11,512
80003278:	31 0c       	mov	r12,16
8000327a:	f0 1f 00 1b 	mcall	800032e4 <sd_mmc_spi_internal_init+0x288>
8000327e:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80003280:	e0 6b 00 ff 	mov	r11,255
80003284:	fe 7c 24 00 	mov	r12,-56320
80003288:	f0 1f 00 13 	mcall	800032d4 <sd_mmc_spi_internal_init+0x278>
  if (r1 != 0x00)
8000328c:	0f 89       	ld.ub	r9,r7[0x0]
8000328e:	30 08       	mov	r8,0
80003290:	f0 09 18 00 	cp.b	r9,r8
80003294:	c1 71       	brne	800032c2 <sd_mmc_spi_internal_init+0x266>
    return false;    // card unsupported if block length of 512b is not accepted

  // GET CARD SPECIFIC DATA
  if (false ==  sd_mmc_spi_get_csd(csd))
80003296:	49 8c       	lddpc	r12,800032f4 <sd_mmc_spi_internal_init+0x298>
80003298:	f0 1f 00 18 	mcall	800032f8 <sd_mmc_spi_internal_init+0x29c>
8000329c:	c1 30       	breq	800032c2 <sd_mmc_spi_internal_init+0x266>
    return false;

  // GET CARD CAPACITY and NUMBER OF SECTORS
  sd_mmc_spi_get_capacity();
8000329e:	f0 1f 00 18 	mcall	800032fc <sd_mmc_spi_internal_init+0x2a0>
#if (defined SD_MMC_READ_CID) && (SD_MMC_READ_CID == true)
  if (false ==  sd_mmc_spi_get_cid(cid))
    return false;
#endif

  sd_mmc_spi_init_done = true;
800032a2:	30 19       	mov	r9,1
800032a4:	48 e8       	lddpc	r8,800032dc <sd_mmc_spi_internal_init+0x280>
800032a6:	b0 89       	st.b	r8[0x0],r9

  // Set SPI Speed to MAX
  sd_mmc_opt.baudrate = SD_MMC_SPI_MASTER_SPEED;
800032a8:	48 7b       	lddpc	r11,800032c4 <sd_mmc_spi_internal_init+0x268>
800032aa:	e0 68 1b 00 	mov	r8,6912
800032ae:	ea 18 00 b7 	orh	r8,0xb7
800032b2:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
800032b4:	48 58       	lddpc	r8,800032c8 <sd_mmc_spi_internal_init+0x26c>
800032b6:	70 0a       	ld.w	r10,r8[0x0]
800032b8:	fe 7c 24 00 	mov	r12,-56320
800032bc:	f0 1f 00 04 	mcall	800032cc <sd_mmc_spi_internal_init+0x270>
800032c0:	da 3a       	popm	r0-r7,pc,r12=1
  return true;
800032c2:	d8 3a       	popm	r0-r7,pc,r12=0
800032c4:	00 00       	add	r0,r0
800032c6:	05 44       	ld.w	r4,--r2
800032c8:	00 00       	add	r0,r0
800032ca:	05 54       	ld.sh	r4,--r2
800032cc:	80 00       	ld.sh	r0,r0[0x0]
800032ce:	3a 08       	mov	r8,-96
800032d0:	80 00       	ld.sh	r0,r0[0x0]
800032d2:	39 96       	mov	r6,-103
800032d4:	80 00       	ld.sh	r0,r0[0x0]
800032d6:	3a c6       	mov	r6,-84
800032d8:	80 00       	ld.sh	r0,r0[0x0]
800032da:	39 e2       	mov	r2,-98
800032dc:	00 00       	add	r0,r0
800032de:	05 58       	ld.sh	r8,--r2
800032e0:	00 00       	add	r0,r0
800032e2:	08 b2       	st.h	r4++,r2
800032e4:	80 00       	ld.sh	r0,r0[0x0]
800032e6:	2b 4c       	sub	r12,-76
800032e8:	00 00       	add	r0,r0
800032ea:	08 c4       	st.b	r4++,r4
800032ec:	80 00       	ld.sh	r0,r0[0x0]
800032ee:	2e b0       	sub	r0,-21
800032f0:	80 00       	ld.sh	r0,r0[0x0]
800032f2:	2e 24       	sub	r4,-30
800032f4:	00 00       	add	r0,r0
800032f6:	08 b4       	st.h	r4++,r4
800032f8:	80 00       	ld.sh	r0,r0[0x0]
800032fa:	2f 68       	sub	r8,-10
800032fc:	80 00       	ld.sh	r0,r0[0x0]
800032fe:	28 78       	sub	r8,-121

80003300 <sd_mmc_spi_mem_check>:
//!
//! @return bit
//!   The memory is ready     -> true
//!   The memory check failed -> false
bool sd_mmc_spi_mem_check(void)
{
80003300:	d4 01       	pushm	lr
  if (sd_mmc_spi_check_presence())
80003302:	f0 1f 00 07 	mcall	8000331c <sd_mmc_spi_mem_check+0x1c>
80003306:	c0 a0       	breq	8000331a <sd_mmc_spi_mem_check+0x1a>
  {
    if (sd_mmc_spi_init_done == false)
80003308:	48 68       	lddpc	r8,80003320 <sd_mmc_spi_mem_check+0x20>
8000330a:	11 89       	ld.ub	r9,r8[0x0]
8000330c:	30 08       	mov	r8,0
8000330e:	f0 09 18 00 	cp.b	r9,r8
80003312:	c0 20       	breq	80003316 <sd_mmc_spi_mem_check+0x16>
80003314:	da 0a       	popm	pc,r12=1
    {
      return sd_mmc_spi_internal_init();
80003316:	f0 1f 00 04 	mcall	80003324 <sd_mmc_spi_mem_check+0x24>
    }
    else
      return true;
  }
  return false;
}
8000331a:	d8 02       	popm	pc
8000331c:	80 00       	ld.sh	r0,r0[0x0]
8000331e:	2b 8c       	sub	r12,-72
80003320:	00 00       	add	r0,r0
80003322:	05 58       	ld.sh	r8,--r2
80003324:	80 00       	ld.sh	r0,r0[0x0]
80003326:	30 5c       	mov	r12,5

80003328 <sd_mmc_spi_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_init(spi_options_t spiOptions, unsigned int pba_hz)
{
80003328:	eb cd 40 10 	pushm	r4,lr
8000332c:	fa c4 ff f8 	sub	r4,sp,-8
  // Keep SPI options internally
  sd_mmc_pba_hz = pba_hz;
80003330:	48 88       	lddpc	r8,80003350 <sd_mmc_spi_init+0x28>
80003332:	91 0c       	st.w	r8[0x0],r12
  memcpy( &sd_mmc_opt, &spiOptions, sizeof(spi_options_t) );
80003334:	48 88       	lddpc	r8,80003354 <sd_mmc_spi_init+0x2c>
80003336:	e8 ea 00 00 	ld.d	r10,r4[0]
8000333a:	f0 eb 00 00 	st.d	r8[0],r10
8000333e:	e8 ea 00 08 	ld.d	r10,r4[8]
80003342:	f0 eb 00 08 	st.d	r8[8],r10

  // Initialize the SD/MMC controller.
  return sd_mmc_spi_internal_init();
80003346:	f0 1f 00 05 	mcall	80003358 <sd_mmc_spi_init+0x30>
}
8000334a:	e3 cd 80 10 	ldm	sp++,r4,pc
8000334e:	00 00       	add	r0,r0
80003350:	00 00       	add	r0,r0
80003352:	05 54       	ld.sh	r4,--r2
80003354:	00 00       	add	r0,r0
80003356:	05 44       	ld.w	r4,--r2
80003358:	80 00       	ld.sh	r0,r0[0x0]
8000335a:	30 5c       	mov	r12,5

8000335c <smc_init>:

static void smc_enable_muxed_pins(void);


void smc_init(unsigned long hsb_hz)
{
8000335c:	eb cd 40 fc 	pushm	r2-r7,lr
  unsigned long hsb_mhz_up = (hsb_hz + 999999) / 1000000;
80003360:	ee 78 42 3f 	mov	r8,999999
80003364:	f8 08 00 09 	add	r9,r12,r8
80003368:	e0 68 de 83 	mov	r8,56963
8000336c:	ea 18 43 1b 	orh	r8,0x431b
80003370:	f2 08 06 48 	mulu.d	r8,r9,r8
80003374:	f2 08 16 12 	lsr	r8,r9,0x12
//! Whether to use the NCS0 pin
#ifdef SMC_USE_NCS0
  #include SMC_COMPONENT_CS0

  // Setup SMC for NCS0
  SMC_CS_SETUP(0)
80003378:	f0 08 00 25 	add	r5,r8,r8<<0x2
8000337c:	a3 65       	lsl	r5,0x2
8000337e:	ea c5 fc 19 	sub	r5,r5,-999
80003382:	e0 69 4d d3 	mov	r9,19923
80003386:	ea 19 10 62 	orh	r9,0x1062
8000338a:	ea 09 06 44 	mulu.d	r4,r5,r9
8000338e:	a7 85       	lsr	r5,0x6
80003390:	f0 0a 15 04 	lsl	r10,r8,0x4
80003394:	f4 08 01 07 	sub	r7,r10,r8
80003398:	a1 77       	lsl	r7,0x1
8000339a:	ee c7 fc 19 	sub	r7,r7,-999
8000339e:	ee 09 06 46 	mulu.d	r6,r7,r9
800033a2:	0e 94       	mov	r4,r7
800033a4:	a7 84       	lsr	r4,0x6
800033a6:	f4 08 01 07 	sub	r7,r10,r8
800033aa:	a3 67       	lsl	r7,0x2
800033ac:	ee c7 fc 19 	sub	r7,r7,-999
800033b0:	ee 09 06 46 	mulu.d	r6,r7,r9
800033b4:	a7 87       	lsr	r7,0x6
800033b6:	f0 03 10 5a 	mul	r3,r8,90
800033ba:	e6 c3 fc 19 	sub	r3,r3,-999
800033be:	e6 09 06 42 	mulu.d	r2,r3,r9
800033c2:	e6 0c 16 06 	lsr	r12,r3,0x6
800033c6:	e0 63 00 d2 	mov	r3,210
800033ca:	f0 03 02 43 	mul	r3,r8,r3
800033ce:	e6 c3 fc 19 	sub	r3,r3,-999
800033d2:	e6 09 06 42 	mulu.d	r2,r3,r9
800033d6:	e6 06 16 06 	lsr	r6,r3,0x6
800033da:	f4 08 01 0b 	sub	r11,r10,r8
800033de:	a5 6b       	lsl	r11,0x4
800033e0:	f6 cb fc 19 	sub	r11,r11,-999
800033e4:	f6 09 06 4a 	mulu.d	r10,r11,r9
800033e8:	f6 0e 16 06 	lsr	lr,r11,0x6
800033ec:	f0 03 10 64 	mul	r3,r8,100
800033f0:	e6 c3 fc 19 	sub	r3,r3,-999
800033f4:	e6 09 06 42 	mulu.d	r2,r3,r9
800033f8:	a7 83       	lsr	r3,0x6
800033fa:	e0 6a 01 0e 	mov	r10,270
800033fe:	b5 38       	mul	r8,r10
80003400:	f0 c8 fc 19 	sub	r8,r8,-999
80003404:	f0 09 06 48 	mulu.d	r8,r8,r9
80003408:	a7 89       	lsr	r9,0x6
8000340a:	ec 04 00 0a 	add	r10,r6,r4
8000340e:	1c 3a       	cp.w	r10,lr
80003410:	f4 0e 17 20 	movhs	lr,r10
80003414:	ee 05 00 0b 	add	r11,r7,r5
80003418:	18 3b       	cp.w	r11,r12
8000341a:	f6 0c 17 20 	movhs	r12,r11
8000341e:	06 3b       	cp.w	r11,r3
80003420:	e6 0b 17 30 	movlo	r11,r3
80003424:	12 3a       	cp.w	r10,r9
80003426:	f4 09 17 20 	movhs	r9,r10
8000342a:	eb e4 11 05 	or	r5,r5,r4<<0x10
8000342e:	fe 6a 1c 00 	mov	r10,-123904
80003432:	95 05       	st.w	r10[0x0],r5
80003434:	ef e6 11 07 	or	r7,r7,r6<<0x10
80003438:	ef ec 10 87 	or	r7,r7,r12<<0x8
8000343c:	ef ee 11 87 	or	r7,r7,lr<<0x18
80003440:	95 17       	st.w	r10[0x4],r7
80003442:	1c 39       	cp.w	r9,lr
80003444:	f2 0e 17 20 	movhs	lr,r9
80003448:	18 3b       	cp.w	r11,r12
8000344a:	f8 0b 17 30 	movlo	r11,r12
8000344e:	f7 ee 11 0b 	or	r11,r11,lr<<0x10
80003452:	95 2b       	st.w	r10[0x8],r11
80003454:	e0 68 10 03 	mov	r8,4099
80003458:	95 38       	st.w	r10[0xc],r8
8000345a:	30 19       	mov	r9,1
8000345c:	48 48       	lddpc	r8,8000346c <smc_init+0x110>
8000345e:	b0 89       	st.b	r8[0x0],r9
        {ATPASTE2(EBI_NCS_5,_PIN),ATPASTE2(EBI_NCS_5,_FUNCTION)},
    #endif
#endif
 };

  gpio_enable_module(SMC_EBI_GPIO_MAP, sizeof(SMC_EBI_GPIO_MAP) / sizeof(SMC_EBI_GPIO_MAP[0]));
80003460:	31 4b       	mov	r11,20
80003462:	48 4c       	lddpc	r12,80003470 <smc_init+0x114>
80003464:	f0 1f 00 04 	mcall	80003474 <smc_init+0x118>
  #undef NCS_CONTROLLED_WRITE
  #undef NWAIT_MODE
#endif
  // Put the multiplexed MCU pins used for the SM under control of the SMC.
  smc_enable_muxed_pins();
}
80003468:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
8000346c:	00 00       	add	r0,r0
8000346e:	05 5c       	ld.sh	r12,--r2
80003470:	80 00       	ld.sh	r0,r0[0x0]
80003472:	aa 10       	st.h	r5[0x2],r0
80003474:	80 00       	ld.sh	r0,r0[0x0]
80003476:	34 cc       	mov	r12,76

80003478 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003478:	f8 08 16 05 	lsr	r8,r12,0x5
8000347c:	a9 68       	lsl	r8,0x8
8000347e:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
80003482:	58 1b       	cp.w	r11,1
80003484:	c0 d0       	breq	8000349e <gpio_enable_module_pin+0x26>
80003486:	c0 63       	brcs	80003492 <gpio_enable_module_pin+0x1a>
80003488:	58 2b       	cp.w	r11,2
8000348a:	c1 00       	breq	800034aa <gpio_enable_module_pin+0x32>
8000348c:	58 3b       	cp.w	r11,3
8000348e:	c1 40       	breq	800034b6 <gpio_enable_module_pin+0x3e>
80003490:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80003492:	30 19       	mov	r9,1
80003494:	f2 0c 09 49 	lsl	r9,r9,r12
80003498:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000349a:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
8000349c:	c1 28       	rjmp	800034c0 <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000349e:	30 19       	mov	r9,1
800034a0:	f2 0c 09 49 	lsl	r9,r9,r12
800034a4:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800034a6:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800034a8:	c0 c8       	rjmp	800034c0 <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800034aa:	30 19       	mov	r9,1
800034ac:	f2 0c 09 49 	lsl	r9,r9,r12
800034b0:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800034b2:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800034b4:	c0 68       	rjmp	800034c0 <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800034b6:	30 19       	mov	r9,1
800034b8:	f2 0c 09 49 	lsl	r9,r9,r12
800034bc:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800034be:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
800034c0:	30 19       	mov	r9,1
800034c2:	f2 0c 09 4c 	lsl	r12,r9,r12
800034c6:	91 2c       	st.w	r8[0x8],r12
800034c8:	5e fd       	retal	0
800034ca:	d7 03       	nop

800034cc <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
800034cc:	d4 21       	pushm	r4-r7,lr
800034ce:	18 97       	mov	r7,r12
800034d0:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800034d2:	58 0b       	cp.w	r11,0
800034d4:	c0 31       	brne	800034da <gpio_enable_module+0xe>
800034d6:	30 05       	mov	r5,0
800034d8:	c0 d8       	rjmp	800034f2 <gpio_enable_module+0x26>
800034da:	30 06       	mov	r6,0
800034dc:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800034de:	6e 1b       	ld.w	r11,r7[0x4]
800034e0:	6e 0c       	ld.w	r12,r7[0x0]
800034e2:	f0 1f 00 06 	mcall	800034f8 <gpio_enable_module+0x2c>
800034e6:	18 45       	or	r5,r12
		gpiomap++;
800034e8:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800034ea:	2f f6       	sub	r6,-1
800034ec:	0c 34       	cp.w	r4,r6
800034ee:	fe 9b ff f8 	brhi	800034de <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800034f2:	0a 9c       	mov	r12,r5
800034f4:	d8 22       	popm	r4-r7,pc
800034f6:	00 00       	add	r0,r0
800034f8:	80 00       	ld.sh	r0,r0[0x0]
800034fa:	34 78       	mov	r8,71

800034fc <gpio_enable_gpio_pin>:
 *            AVR32_PWM_3_PIN for PWM channel 3 can also be used to release
 *            module pins for GPIO.
 */
void gpio_enable_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800034fc:	f8 08 16 05 	lsr	r8,r12,0x5
80003500:	a9 68       	lsl	r8,0x8
80003502:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->oderc = 1 << (pin & 0x1F);
80003506:	30 19       	mov	r9,1
80003508:	f2 0c 09 4c 	lsl	r12,r9,r12
8000350c:	f1 4c 00 48 	st.w	r8[72],r12
	gpio_port->gpers = 1 << (pin & 0x1F);
80003510:	91 1c       	st.w	r8[0x4],r12
}
80003512:	5e fc       	retal	r12

80003514 <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003514:	f8 08 16 05 	lsr	r8,r12,0x5
80003518:	a9 68       	lsl	r8,0x8
8000351a:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
8000351e:	71 88       	ld.w	r8,r8[0x60]
80003520:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80003524:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80003528:	5e fc       	retal	r12

8000352a <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000352a:	f8 08 16 05 	lsr	r8,r12,0x5
8000352e:	a9 68       	lsl	r8,0x8
80003530:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80003534:	30 19       	mov	r9,1
80003536:	f2 0c 09 4c 	lsl	r12,r9,r12
8000353a:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
8000353e:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80003542:	91 1c       	st.w	r8[0x4],r12
}
80003544:	5e fc       	retal	r12

80003546 <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003546:	f8 08 16 05 	lsr	r8,r12,0x5
8000354a:	a9 68       	lsl	r8,0x8
8000354c:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80003550:	30 19       	mov	r9,1
80003552:	f2 0c 09 4c 	lsl	r12,r9,r12
80003556:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
8000355a:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000355e:	91 1c       	st.w	r8[0x4],r12
}
80003560:	5e fc       	retal	r12

80003562 <gpio_tgl_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_tgl_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003562:	f8 08 16 05 	lsr	r8,r12,0x5
80003566:	a9 68       	lsl	r8,0x8
80003568:	e0 28 f0 00 	sub	r8,61440
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
8000356c:	30 19       	mov	r9,1
8000356e:	f2 0c 09 4c 	lsl	r12,r9,r12
80003572:	f1 4c 00 5c 	st.w	r8[92],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80003576:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000357a:	91 1c       	st.w	r8[0x4],r12
}
8000357c:	5e fc       	retal	r12

8000357e <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
8000357e:	c0 08       	rjmp	8000357e <_unhandled_interrupt>

80003580 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80003580:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80003584:	49 99       	lddpc	r9,800035e8 <INTC_register_interrupt+0x68>
80003586:	f2 08 00 39 	add	r9,r9,r8<<0x3
8000358a:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
8000358e:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80003590:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80003594:	58 0a       	cp.w	r10,0
80003596:	c0 91       	brne	800035a8 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003598:	49 59       	lddpc	r9,800035ec <INTC_register_interrupt+0x6c>
8000359a:	49 6a       	lddpc	r10,800035f0 <INTC_register_interrupt+0x70>
8000359c:	12 1a       	sub	r10,r9
8000359e:	fe 79 08 00 	mov	r9,-63488
800035a2:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800035a6:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
800035a8:	58 1a       	cp.w	r10,1
800035aa:	c0 a1       	brne	800035be <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
800035ac:	49 09       	lddpc	r9,800035ec <INTC_register_interrupt+0x6c>
800035ae:	49 2a       	lddpc	r10,800035f4 <INTC_register_interrupt+0x74>
800035b0:	12 1a       	sub	r10,r9
800035b2:	bf aa       	sbr	r10,0x1e
800035b4:	fe 79 08 00 	mov	r9,-63488
800035b8:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800035bc:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
800035be:	58 2a       	cp.w	r10,2
800035c0:	c0 a1       	brne	800035d4 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800035c2:	48 b9       	lddpc	r9,800035ec <INTC_register_interrupt+0x6c>
800035c4:	48 da       	lddpc	r10,800035f8 <INTC_register_interrupt+0x78>
800035c6:	12 1a       	sub	r10,r9
800035c8:	bf ba       	sbr	r10,0x1f
800035ca:	fe 79 08 00 	mov	r9,-63488
800035ce:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800035d2:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
800035d4:	48 69       	lddpc	r9,800035ec <INTC_register_interrupt+0x6c>
800035d6:	48 aa       	lddpc	r10,800035fc <INTC_register_interrupt+0x7c>
800035d8:	12 1a       	sub	r10,r9
800035da:	ea 1a c0 00 	orh	r10,0xc000
800035de:	fe 79 08 00 	mov	r9,-63488
800035e2:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800035e6:	5e fc       	retal	r12
800035e8:	80 00       	ld.sh	r0,r0[0x0]
800035ea:	aa b0       	st.b	r5[0x3],r0
800035ec:	80 00       	ld.sh	r0,r0[0x0]
800035ee:	a2 00       	st.h	r1[0x0],r0
800035f0:	80 00       	ld.sh	r0,r0[0x0]
800035f2:	a3 04       	ld.d	r4,r1
800035f4:	80 00       	ld.sh	r0,r0[0x0]
800035f6:	a3 12       	ld.d	r2,--r1
800035f8:	80 00       	ld.sh	r0,r0[0x0]
800035fa:	a3 20       	st.d	r1++,r0
800035fc:	80 00       	ld.sh	r0,r0[0x0]
800035fe:	a3 2e       	st.d	r1++,lr

80003600 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80003600:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80003602:	49 18       	lddpc	r8,80003644 <INTC_init_interrupts+0x44>
80003604:	e3 b8 00 01 	mtsr	0x4,r8
80003608:	49 0e       	lddpc	lr,80003648 <INTC_init_interrupts+0x48>
8000360a:	30 07       	mov	r7,0
8000360c:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000360e:	49 0c       	lddpc	r12,8000364c <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003610:	49 05       	lddpc	r5,80003650 <INTC_init_interrupts+0x50>
80003612:	10 15       	sub	r5,r8
80003614:	fe 76 08 00 	mov	r6,-63488
80003618:	c1 08       	rjmp	80003638 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000361a:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
8000361c:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000361e:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80003620:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80003624:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80003626:	10 3a       	cp.w	r10,r8
80003628:	fe 9b ff fc 	brhi	80003620 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000362c:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80003630:	2f f7       	sub	r7,-1
80003632:	2f 8e       	sub	lr,-8
80003634:	59 47       	cp.w	r7,20
80003636:	c0 50       	breq	80003640 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80003638:	7c 08       	ld.w	r8,lr[0x0]
8000363a:	58 08       	cp.w	r8,0
8000363c:	ce f1       	brne	8000361a <INTC_init_interrupts+0x1a>
8000363e:	cf 7b       	rjmp	8000362c <INTC_init_interrupts+0x2c>
80003640:	d8 22       	popm	r4-r7,pc
80003642:	00 00       	add	r0,r0
80003644:	80 00       	ld.sh	r0,r0[0x0]
80003646:	a2 00       	st.h	r1[0x0],r0
80003648:	80 00       	ld.sh	r0,r0[0x0]
8000364a:	aa b0       	st.b	r5[0x3],r0
8000364c:	80 00       	ld.sh	r0,r0[0x0]
8000364e:	35 7e       	mov	lr,87
80003650:	80 00       	ld.sh	r0,r0[0x0]
80003652:	a3 04       	ld.d	r4,r1

80003654 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80003654:	fe 78 08 00 	mov	r8,-63488
80003658:	e0 69 00 83 	mov	r9,131
8000365c:	f2 0c 01 0c 	sub	r12,r9,r12
80003660:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80003664:	f2 ca ff c0 	sub	r10,r9,-64
80003668:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000366c:	58 08       	cp.w	r8,0
8000366e:	c0 21       	brne	80003672 <_get_interrupt_handler+0x1e>
80003670:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
80003672:	f0 08 12 00 	clz	r8,r8
80003676:	48 5a       	lddpc	r10,80003688 <_get_interrupt_handler+0x34>
80003678:	f4 09 00 39 	add	r9,r10,r9<<0x3
8000367c:	f0 08 11 1f 	rsub	r8,r8,31
80003680:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80003682:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80003686:	5e fc       	retal	r12
80003688:	80 00       	ld.sh	r0,r0[0x0]
8000368a:	aa b0       	st.b	r5[0x3],r0

8000368c <pdca_get_handler>:
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
8000368c:	30 e8       	mov	r8,14
8000368e:	f0 0c 18 00 	cp.b	r12,r8
80003692:	e0 88 00 03 	brls	80003698 <pdca_get_handler+0xc>
80003696:	5e fe       	retal	-1

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
80003698:	a7 6c       	lsl	r12,0x6
8000369a:	e0 3c 00 00 	sub	r12,65536
	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
	}

	return pdca_channel;
}
8000369e:	5e fc       	retal	r12

800036a0 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
800036a0:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800036a2:	f0 1f 00 03 	mcall	800036ac <pdca_disable+0xc>
			pdca_ch_number);

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
800036a6:	30 28       	mov	r8,2
800036a8:	99 58       	st.w	r12[0x14],r8
}
800036aa:	d8 02       	popm	pc
800036ac:	80 00       	ld.sh	r0,r0[0x0]
800036ae:	36 8c       	mov	r12,104

800036b0 <pdca_enable_interrupt_transfer_complete>:

	cpu_irq_restore(flags);
}

void pdca_enable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
800036b0:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800036b2:	f0 1f 00 03 	mcall	800036bc <pdca_enable_interrupt_transfer_complete+0xc>
			pdca_ch_number);

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
800036b6:	30 28       	mov	r8,2
800036b8:	99 88       	st.w	r12[0x20],r8
}
800036ba:	d8 02       	popm	pc
800036bc:	80 00       	ld.sh	r0,r0[0x0]
800036be:	36 8c       	mov	r12,104

800036c0 <pdca_disable_interrupt_reload_counter_zero>:

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
800036c0:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800036c2:	f0 1f 00 07 	mcall	800036dc <pdca_disable_interrupt_reload_counter_zero+0x1c>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800036c6:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800036ca:	d3 03       	ssrf	0x10
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
800036cc:	30 19       	mov	r9,1
800036ce:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
800036d0:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800036d2:	e6 18 00 01 	andh	r8,0x1,COH
800036d6:	c0 21       	brne	800036da <pdca_disable_interrupt_reload_counter_zero+0x1a>
      cpu_irq_enable();
800036d8:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
800036da:	d8 02       	popm	pc
800036dc:	80 00       	ld.sh	r0,r0[0x0]
800036de:	36 8c       	mov	r12,104

800036e0 <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
800036e0:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800036e2:	f0 1f 00 07 	mcall	800036fc <pdca_disable_interrupt_transfer_complete+0x1c>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800036e6:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800036ea:	d3 03       	ssrf	0x10
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
800036ec:	30 29       	mov	r9,2
800036ee:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
800036f0:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800036f2:	e6 18 00 01 	andh	r8,0x1,COH
800036f6:	c0 21       	brne	800036fa <pdca_disable_interrupt_transfer_complete+0x1a>
      cpu_irq_enable();
800036f8:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
800036fa:	d8 02       	popm	pc
800036fc:	80 00       	ld.sh	r0,r0[0x0]
800036fe:	36 8c       	mov	r12,104

80003700 <pdca_load_channel>:
	return pdca_channel->tcr;
}

void pdca_load_channel(uint8_t pdca_ch_number, volatile void *addr,
		uint32_t size)
{
80003700:	eb cd 40 c0 	pushm	r6-r7,lr
80003704:	16 96       	mov	r6,r11
80003706:	14 97       	mov	r7,r10
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003708:	f0 1f 00 09 	mcall	8000372c <pdca_load_channel+0x2c>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000370c:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003710:	d3 03       	ssrf	0x10
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)addr;
80003712:	99 06       	st.w	r12[0x0],r6
	pdca_channel->tcr = size;
80003714:	99 27       	st.w	r12[0x8],r7
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80003716:	e0 69 01 00 	mov	r9,256
8000371a:	99 59       	st.w	r12[0x14],r9
	pdca_channel->isr;
8000371c:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000371e:	e6 18 00 01 	andh	r8,0x1,COH
80003722:	c0 21       	brne	80003726 <pdca_load_channel+0x26>
      cpu_irq_enable();
80003724:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80003726:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000372a:	00 00       	add	r0,r0
8000372c:	80 00       	ld.sh	r0,r0[0x0]
8000372e:	36 8c       	mov	r12,104

80003730 <pdca_init_channel>:
	return pdca_channel;
}

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80003730:	eb cd 40 e0 	pushm	r5-r7,lr
80003734:	18 95       	mov	r5,r12
80003736:	16 96       	mov	r6,r11
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003738:	f0 1f 00 11 	mcall	8000377c <pdca_init_channel+0x4c>
8000373c:	18 97       	mov	r7,r12
			pdca_ch_number);

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
8000373e:	0a 9c       	mov	r12,r5
80003740:	f0 1f 00 10 	mcall	80003780 <pdca_init_channel+0x50>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
80003744:	0a 9c       	mov	r12,r5
80003746:	f0 1f 00 10 	mcall	80003784 <pdca_init_channel+0x54>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000374a:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
8000374e:	d3 03       	ssrf	0x10
	
	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)opt->addr;
80003750:	6c 09       	ld.w	r9,r6[0x0]
80003752:	8f 09       	st.w	r7[0x0],r9
	pdca_channel->tcr = opt->size;
80003754:	6c 19       	ld.w	r9,r6[0x4]
80003756:	8f 29       	st.w	r7[0x8],r9
	pdca_channel->psr = opt->pid;
80003758:	6c 49       	ld.w	r9,r6[0x10]
8000375a:	8f 19       	st.w	r7[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
8000375c:	6c 29       	ld.w	r9,r6[0x8]
8000375e:	8f 39       	st.w	r7[0xc],r9
	pdca_channel->tcrr = opt->r_size;
80003760:	6c 39       	ld.w	r9,r6[0xc]
80003762:	8f 49       	st.w	r7[0x10],r9
	pdca_channel->mr =
80003764:	6c 59       	ld.w	r9,r6[0x14]
80003766:	8f 69       	st.w	r7[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80003768:	e0 69 01 00 	mov	r9,256
8000376c:	8f 59       	st.w	r7[0x14],r9
	pdca_channel->isr;
8000376e:	6e b9       	ld.w	r9,r7[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003770:	e6 18 00 01 	andh	r8,0x1,COH
80003774:	c0 21       	brne	80003778 <pdca_init_channel+0x48>
      cpu_irq_enable();
80003776:	d5 03       	csrf	0x10
	
	cpu_irq_restore(flags);

	return PDCA_SUCCESS;
}
80003778:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
8000377c:	80 00       	ld.sh	r0,r0[0x0]
8000377e:	36 8c       	mov	r12,104
80003780:	80 00       	ld.sh	r0,r0[0x0]
80003782:	36 e0       	mov	r0,110
80003784:	80 00       	ld.sh	r0,r0[0x0]
80003786:	36 c0       	mov	r0,108

80003788 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80003788:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
8000378a:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
8000378e:	99 a8       	st.w	r12[0x28],r8
}
80003790:	5e fc       	retal	r12
80003792:	d7 03       	nop

80003794 <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
80003794:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
80003796:	ec 5b bb 9f 	cp.w	r11,899999
8000379a:	e0 8b 00 04 	brhi	800037a2 <pm_enable_osc0_crystal+0xe>
8000379e:	30 4b       	mov	r11,4
800037a0:	c1 38       	rjmp	800037c6 <pm_enable_osc0_crystal+0x32>
800037a2:	e0 68 c6 bf 	mov	r8,50879
800037a6:	ea 18 00 2d 	orh	r8,0x2d
800037aa:	10 3b       	cp.w	r11,r8
800037ac:	e0 8b 00 04 	brhi	800037b4 <pm_enable_osc0_crystal+0x20>
800037b0:	30 5b       	mov	r11,5
800037b2:	c0 a8       	rjmp	800037c6 <pm_enable_osc0_crystal+0x32>
800037b4:	e0 68 12 00 	mov	r8,4608
800037b8:	ea 18 00 7a 	orh	r8,0x7a
800037bc:	10 3b       	cp.w	r11,r8
800037be:	f9 bb 03 06 	movlo	r11,6
800037c2:	f9 bb 02 07 	movhs	r11,7
800037c6:	f0 1f 00 02 	mcall	800037cc <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
800037ca:	d8 02       	popm	pc
800037cc:	80 00       	ld.sh	r0,r0[0x0]
800037ce:	37 88       	mov	r8,120

800037d0 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
800037d0:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
800037d2:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
800037d6:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
800037d8:	78 08       	ld.w	r8,r12[0x0]
800037da:	a3 a8       	sbr	r8,0x2
800037dc:	99 08       	st.w	r12[0x0],r8
}
800037de:	5e fc       	retal	r12

800037e0 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
800037e0:	79 58       	ld.w	r8,r12[0x54]
800037e2:	e2 18 00 80 	andl	r8,0x80,COH
800037e6:	cf d0       	breq	800037e0 <pm_wait_for_clk0_ready>
}
800037e8:	5e fc       	retal	r12
800037ea:	d7 03       	nop

800037ec <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
800037ec:	eb cd 40 80 	pushm	r7,lr
800037f0:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
800037f2:	f0 1f 00 04 	mcall	80003800 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
800037f6:	0e 9c       	mov	r12,r7
800037f8:	f0 1f 00 03 	mcall	80003804 <pm_enable_clk0+0x18>
}
800037fc:	e3 cd 80 80 	ldm	sp++,r7,pc
80003800:	80 00       	ld.sh	r0,r0[0x0]
80003802:	37 d0       	mov	r0,125
80003804:	80 00       	ld.sh	r0,r0[0x0]
80003806:	37 e0       	mov	r0,126

80003808 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80003808:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
8000380a:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
8000380e:	99 08       	st.w	r12[0x0],r8
}
80003810:	5e fc       	retal	r12
80003812:	d7 03       	nop

80003814 <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80003814:	eb cd 40 c0 	pushm	r6-r7,lr
80003818:	18 97       	mov	r7,r12
8000381a:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
8000381c:	f0 1f 00 06 	mcall	80003834 <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80003820:	0c 9b       	mov	r11,r6
80003822:	0e 9c       	mov	r12,r7
80003824:	f0 1f 00 05 	mcall	80003838 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80003828:	30 1b       	mov	r11,1
8000382a:	0e 9c       	mov	r12,r7
8000382c:	f0 1f 00 04 	mcall	8000383c <pm_switch_to_osc0+0x28>
}
80003830:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003834:	80 00       	ld.sh	r0,r0[0x0]
80003836:	37 94       	mov	r4,121
80003838:	80 00       	ld.sh	r0,r0[0x0]
8000383a:	37 ec       	mov	r12,126
8000383c:	80 00       	ld.sh	r0,r0[0x0]
8000383e:	38 08       	mov	r8,-128

80003840 <pcl_switch_to_osc>:
        return PASS;
}
#endif // UC3D device-specific implementation

long int pcl_switch_to_osc(pcl_osc_t osc, unsigned int fcrystal, unsigned int startup)
{
80003840:	d4 01       	pushm	lr
#ifndef AVR32_PM_VERSION_RESETVALUE
// Implementation for UC3A, UC3A3, UC3B parts.
  if(PCL_OSC0 == osc)
80003842:	58 0c       	cp.w	r12,0
80003844:	c0 40       	breq	8000384c <pcl_switch_to_osc+0xc>
80003846:	fe 7c d8 f0 	mov	r12,-10000
8000384a:	d8 02       	popm	pc
  {
    // Configure OSC0 in crystal mode, external crystal with a FOSC0 Hz frequency,
    // enable the OSC0, set the main clock source as being OSC0.
    pm_switch_to_osc0(&AVR32_PM, fcrystal, startup);
8000384c:	fe 7c 0c 00 	mov	r12,-62464
80003850:	f0 1f 00 02 	mcall	80003858 <pcl_switch_to_osc+0x18>
80003854:	d8 0a       	popm	pc,r12=0
80003856:	00 00       	add	r0,r0
80003858:	80 00       	ld.sh	r0,r0[0x0]
8000385a:	38 14       	mov	r4,-127

8000385c <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
8000385c:	58 0b       	cp.w	r11,0
8000385e:	c1 90       	breq	80003890 <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
80003860:	58 6c       	cp.w	r12,6
80003862:	e0 8b 00 17 	brhi	80003890 <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
80003866:	76 0a       	ld.w	r10,r11[0x0]
80003868:	fe 78 30 00 	mov	r8,-53248
8000386c:	f8 c9 ff f0 	sub	r9,r12,-16
80003870:	a5 79       	lsl	r9,0x5
80003872:	f0 09 00 09 	add	r9,r8,r9
80003876:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
80003878:	76 19       	ld.w	r9,r11[0x4]
8000387a:	a5 7c       	lsl	r12,0x5
8000387c:	f0 0c 00 0c 	add	r12,r8,r12
80003880:	f8 c8 fd fc 	sub	r8,r12,-516
80003884:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
80003886:	76 28       	ld.w	r8,r11[0x8]
80003888:	f8 cc fd f8 	sub	r12,r12,-520
8000388c:	99 08       	st.w	r12[0x0],r8
8000388e:	5e fd       	retal	0

  return PWM_SUCCESS;
80003890:	5e ff       	retal	1

80003892 <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
80003892:	18 98       	mov	r8,r12
80003894:	e0 18 ff 80 	andl	r8,0xff80
80003898:	c0 20       	breq	8000389c <pwm_start_channels+0xa>
8000389a:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
8000389c:	fe 78 30 00 	mov	r8,-53248
800038a0:	91 1c       	st.w	r8[0x4],r12
800038a2:	5e fd       	retal	0

800038a4 <pwm_async_update_channel>:

int pwm_async_update_channel(unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (channel_id > AVR32_PWM_LINES_MSB)
800038a4:	58 6c       	cp.w	r12,6
800038a6:	e0 88 00 03 	brls	800038ac <pwm_async_update_channel+0x8>
800038aa:	5e ff       	retal	1
     return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode register: update of the period or duty cycle.
800038ac:	76 0a       	ld.w	r10,r11[0x0]
800038ae:	fe 78 30 00 	mov	r8,-53248
800038b2:	f8 c9 ff f0 	sub	r9,r12,-16
800038b6:	a5 79       	lsl	r9,0x5
800038b8:	f0 09 00 09 	add	r9,r8,r9
800038bc:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cupd= pwm_channel->cupd; // Channel update CPRDx or CDTYx according to CPD value in CMRx.
800038be:	76 49       	ld.w	r9,r11[0x10]
800038c0:	a5 7c       	lsl	r12,0x5
800038c2:	18 08       	add	r8,r12
800038c4:	f0 c8 fd f0 	sub	r8,r8,-528
800038c8:	91 09       	st.w	r8[0x0],r9
800038ca:	5e fd       	retal	0

800038cc <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
800038cc:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
800038d0:	58 0c       	cp.w	r12,0
800038d2:	c0 21       	brne	800038d6 <pwm_init+0xa>
800038d4:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
800038d6:	e6 18 00 01 	andh	r8,0x1,COH
800038da:	c0 91       	brne	800038ec <pwm_init+0x20>
800038dc:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
800038de:	fe 78 30 00 	mov	r8,-53248
800038e2:	37 f9       	mov	r9,127
800038e4:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
800038e6:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
800038e8:	d5 03       	csrf	0x10
800038ea:	c0 68       	rjmp	800038f6 <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
800038ec:	fe 78 30 00 	mov	r8,-53248
800038f0:	37 f9       	mov	r9,127
800038f2:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
800038f4:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
800038f6:	78 08       	ld.w	r8,r12[0x0]
800038f8:	78 39       	ld.w	r9,r12[0xc]
800038fa:	a9 69       	lsl	r9,0x8
800038fc:	f3 e8 11 09 	or	r9,r9,r8<<0x10
80003900:	78 18       	ld.w	r8,r12[0x4]
80003902:	10 49       	or	r9,r8
80003904:	78 28       	ld.w	r8,r12[0x8]
80003906:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
8000390a:	fe 78 30 00 	mov	r8,-53248
8000390e:	91 09       	st.w	r8[0x0],r9
80003910:	5e fd       	retal	0

80003912 <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80003912:	f8 c8 00 01 	sub	r8,r12,1
80003916:	f0 0b 00 0b 	add	r11,r8,r11
8000391a:	f6 0c 0d 0a 	divu	r10,r11,r12
8000391e:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80003920:	f4 c8 00 01 	sub	r8,r10,1
80003924:	e0 48 00 fe 	cp.w	r8,254
80003928:	e0 88 00 03 	brls	8000392e <getBaudDiv+0x1c>
8000392c:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
8000392e:	5c 8c       	casts.h	r12
}
80003930:	5e fc       	retal	r12

80003932 <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
80003932:	f7 39 00 0d 	ld.ub	r9,r11[13]
80003936:	30 18       	mov	r8,1
80003938:	f0 09 18 00 	cp.b	r9,r8
8000393c:	e0 88 00 04 	brls	80003944 <spi_initMaster+0x12>
80003940:	30 2c       	mov	r12,2
80003942:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80003944:	e0 68 00 80 	mov	r8,128
80003948:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
8000394a:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
8000394c:	30 19       	mov	r9,1
8000394e:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
80003952:	f7 39 00 0d 	ld.ub	r9,r11[13]
80003956:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
8000395a:	30 09       	mov	r9,0
8000395c:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
80003960:	30 fa       	mov	r10,15
80003962:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
80003966:	99 18       	st.w	r12[0x4],r8
80003968:	5e f9       	retal	r9

8000396a <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
8000396a:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
8000396c:	30 18       	mov	r8,1
8000396e:	f0 0b 18 00 	cp.b	r11,r8
80003972:	5f be       	srhi	lr
80003974:	f0 0a 18 00 	cp.b	r10,r8
80003978:	5f b8       	srhi	r8
8000397a:	fd e8 10 08 	or	r8,lr,r8
8000397e:	c0 30       	breq	80003984 <spi_selectionMode+0x1a>
80003980:	30 2c       	mov	r12,2
80003982:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
80003984:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
80003986:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
8000398a:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
8000398e:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80003992:	99 18       	st.w	r12[0x4],r8
80003994:	d8 0a       	popm	pc,r12=0

80003996 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80003996:	78 18       	ld.w	r8,r12[0x4]
80003998:	ea 18 00 0f 	orh	r8,0xf
8000399c:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
8000399e:	78 18       	ld.w	r8,r12[0x4]
800039a0:	e2 18 00 04 	andl	r8,0x4,COH
800039a4:	c0 f0       	breq	800039c2 <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
800039a6:	30 e8       	mov	r8,14
800039a8:	f0 0b 18 00 	cp.b	r11,r8
800039ac:	e0 8b 00 19 	brhi	800039de <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
800039b0:	78 18       	ld.w	r8,r12[0x4]
800039b2:	b1 6b       	lsl	r11,0x10
800039b4:	ea 1b ff f0 	orh	r11,0xfff0
800039b8:	e8 1b ff ff 	orl	r11,0xffff
800039bc:	10 6b       	and	r11,r8
800039be:	99 1b       	st.w	r12[0x4],r11
800039c0:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
800039c2:	30 38       	mov	r8,3
800039c4:	f0 0b 18 00 	cp.b	r11,r8
800039c8:	e0 8b 00 0b 	brhi	800039de <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
800039cc:	78 18       	ld.w	r8,r12[0x4]
800039ce:	2f 0b       	sub	r11,-16
800039d0:	30 19       	mov	r9,1
800039d2:	f2 0b 09 4b 	lsl	r11,r9,r11
800039d6:	5c db       	com	r11
800039d8:	10 6b       	and	r11,r8
800039da:	99 1b       	st.w	r12[0x4],r11
800039dc:	5e fd       	retal	0
800039de:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
800039e0:	5e fc       	retal	r12

800039e2 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
800039e2:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
800039e6:	c0 58       	rjmp	800039f0 <spi_unselectChip+0xe>
		if (!timeout--) {
800039e8:	58 08       	cp.w	r8,0
800039ea:	c0 21       	brne	800039ee <spi_unselectChip+0xc>
800039ec:	5e ff       	retal	1
800039ee:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
800039f0:	78 49       	ld.w	r9,r12[0x10]
800039f2:	e2 19 02 00 	andl	r9,0x200,COH
800039f6:	cf 90       	breq	800039e8 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
800039f8:	78 18       	ld.w	r8,r12[0x4]
800039fa:	ea 18 00 0f 	orh	r8,0xf
800039fe:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80003a00:	fc 18 01 00 	movh	r8,0x100
80003a04:	99 08       	st.w	r12[0x0],r8
80003a06:	5e fd       	retal	0

80003a08 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80003a08:	eb cd 40 f8 	pushm	r3-r7,lr
80003a0c:	18 95       	mov	r5,r12
80003a0e:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80003a10:	f7 36 00 0c 	ld.ub	r6,r11[12]
80003a14:	30 38       	mov	r8,3
80003a16:	f0 06 18 00 	cp.b	r6,r8
80003a1a:	e0 8b 00 4d 	brhi	80003ab4 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
80003a1e:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80003a22:	30 18       	mov	r8,1
80003a24:	f0 04 18 00 	cp.b	r4,r8
80003a28:	e0 8b 00 46 	brhi	80003ab4 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80003a2c:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80003a30:	30 78       	mov	r8,7
80003a32:	f0 03 18 00 	cp.b	r3,r8
80003a36:	e0 88 00 3f 	brls	80003ab4 <spi_setupChipReg+0xac>
80003a3a:	31 08       	mov	r8,16
80003a3c:	f0 03 18 00 	cp.b	r3,r8
80003a40:	e0 8b 00 3a 	brhi	80003ab4 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
80003a44:	14 9b       	mov	r11,r10
80003a46:	6e 1c       	ld.w	r12,r7[0x4]
80003a48:	f0 1f 00 1d 	mcall	80003abc <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
80003a4c:	c3 45       	brlt	80003ab4 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
80003a4e:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
80003a50:	ec 09 16 01 	lsr	r9,r6,0x1
80003a54:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80003a58:	ec 16 00 01 	eorl	r6,0x1
80003a5c:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80003a60:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80003a64:	20 83       	sub	r3,8
80003a66:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
80003a6a:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
80003a6e:	ef 39 00 09 	ld.ub	r9,r7[9]
80003a72:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
80003a76:	ef 39 00 0a 	ld.ub	r9,r7[10]
80003a7a:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
80003a7e:	0f 89       	ld.ub	r9,r7[0x0]
80003a80:	30 1a       	mov	r10,1
80003a82:	f4 09 18 00 	cp.b	r9,r10
80003a86:	c0 e0       	breq	80003aa2 <spi_setupChipReg+0x9a>
80003a88:	c0 a3       	brcs	80003a9c <spi_setupChipReg+0x94>
80003a8a:	30 2a       	mov	r10,2
80003a8c:	f4 09 18 00 	cp.b	r9,r10
80003a90:	c0 c0       	breq	80003aa8 <spi_setupChipReg+0xa0>
80003a92:	30 3a       	mov	r10,3
80003a94:	f4 09 18 00 	cp.b	r9,r10
80003a98:	c0 e1       	brne	80003ab4 <spi_setupChipReg+0xac>
80003a9a:	c0 a8       	rjmp	80003aae <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80003a9c:	8b c8       	st.w	r5[0x30],r8
80003a9e:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80003aa2:	8b d8       	st.w	r5[0x34],r8
80003aa4:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80003aa8:	8b e8       	st.w	r5[0x38],r8
80003aaa:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80003aae:	8b f8       	st.w	r5[0x3c],r8
80003ab0:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80003ab4:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
80003ab6:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003aba:	00 00       	add	r0,r0
80003abc:	80 00       	ld.sh	r0,r0[0x0]
80003abe:	39 12       	mov	r2,-111

80003ac0 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80003ac0:	30 18       	mov	r8,1
80003ac2:	99 08       	st.w	r12[0x0],r8
}
80003ac4:	5e fc       	retal	r12

80003ac6 <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
80003ac6:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003aca:	c0 58       	rjmp	80003ad4 <spi_write+0xe>
		if (!timeout--) {
80003acc:	58 08       	cp.w	r8,0
80003ace:	c0 21       	brne	80003ad2 <spi_write+0xc>
80003ad0:	5e ff       	retal	1
80003ad2:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003ad4:	78 49       	ld.w	r9,r12[0x10]
80003ad6:	e2 19 00 02 	andl	r9,0x2,COH
80003ada:	cf 90       	breq	80003acc <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003adc:	5c 7b       	castu.h	r11
80003ade:	99 3b       	st.w	r12[0xc],r11
80003ae0:	5e fd       	retal	0

80003ae2 <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
80003ae2:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80003ae6:	c0 58       	rjmp	80003af0 <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
80003ae8:	58 08       	cp.w	r8,0
80003aea:	c0 21       	brne	80003aee <spi_read+0xc>
80003aec:	5e ff       	retal	1
80003aee:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80003af0:	78 49       	ld.w	r9,r12[0x10]
80003af2:	e2 19 02 01 	andl	r9,0x201,COH
80003af6:	e0 49 02 01 	cp.w	r9,513
80003afa:	cf 71       	brne	80003ae8 <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
80003afc:	78 28       	ld.w	r8,r12[0x8]
80003afe:	b6 08       	st.h	r11[0x0],r8
80003b00:	5e fd       	retal	0

80003b02 <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80003b02:	76 09       	ld.w	r9,r11[0x0]
80003b04:	58 29       	cp.w	r9,2
80003b06:	e0 88 00 03 	brls	80003b0c <tc_init_waveform+0xa>
80003b0a:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80003b0c:	76 18       	ld.w	r8,r11[0x4]
80003b0e:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80003b12:	af ba       	sbr	r10,0xf
80003b14:	10 9b       	mov	r11,r8
80003b16:	e6 1b c0 00 	andh	r11,0xc000,COH
80003b1a:	16 4a       	or	r10,r11
80003b1c:	10 9b       	mov	r11,r8
80003b1e:	e6 1b 30 00 	andh	r11,0x3000,COH
80003b22:	16 4a       	or	r10,r11
80003b24:	10 9b       	mov	r11,r8
80003b26:	e6 1b 0c 00 	andh	r11,0xc00,COH
80003b2a:	16 4a       	or	r10,r11
80003b2c:	10 9b       	mov	r11,r8
80003b2e:	e6 1b 03 00 	andh	r11,0x300,COH
80003b32:	16 4a       	or	r10,r11
80003b34:	10 9b       	mov	r11,r8
80003b36:	e6 1b 00 c0 	andh	r11,0xc0,COH
80003b3a:	16 4a       	or	r10,r11
80003b3c:	10 9b       	mov	r11,r8
80003b3e:	e6 1b 00 30 	andh	r11,0x30,COH
80003b42:	16 4a       	or	r10,r11
80003b44:	10 9b       	mov	r11,r8
80003b46:	e6 1b 00 0c 	andh	r11,0xc,COH
80003b4a:	16 4a       	or	r10,r11
80003b4c:	10 9b       	mov	r11,r8
80003b4e:	e6 1b 00 03 	andh	r11,0x3,COH
80003b52:	16 4a       	or	r10,r11
80003b54:	10 9b       	mov	r11,r8
80003b56:	e2 1b 60 00 	andl	r11,0x6000,COH
80003b5a:	16 4a       	or	r10,r11
80003b5c:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80003b60:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
80003b64:	10 9b       	mov	r11,r8
80003b66:	e2 1b 0c 00 	andl	r11,0xc00,COH
80003b6a:	16 4a       	or	r10,r11
80003b6c:	10 9b       	mov	r11,r8
80003b6e:	e2 1b 03 00 	andl	r11,0x300,COH
80003b72:	16 4a       	or	r10,r11
80003b74:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
80003b78:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
80003b7c:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
80003b80:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
80003b84:	10 9b       	mov	r11,r8
80003b86:	e2 1b 00 30 	andl	r11,0x30,COH
80003b8a:	16 4a       	or	r10,r11
80003b8c:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80003b90:	f5 e8 10 38 	or	r8,r10,r8<<0x3
80003b94:	a5 69       	lsl	r9,0x4
80003b96:	2f f9       	sub	r9,-1
80003b98:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80003b9c:	5e fd       	retal	0

80003b9e <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003b9e:	58 2b       	cp.w	r11,2
80003ba0:	e0 88 00 03 	brls	80003ba6 <tc_start+0x8>
80003ba4:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80003ba6:	a7 6b       	lsl	r11,0x6
80003ba8:	16 0c       	add	r12,r11
80003baa:	30 58       	mov	r8,5
80003bac:	99 08       	st.w	r12[0x0],r8
80003bae:	5e fd       	retal	0

80003bb0 <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003bb0:	58 2b       	cp.w	r11,2
80003bb2:	e0 88 00 03 	brls	80003bb8 <tc_read_sr+0x8>
80003bb6:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80003bb8:	a7 6b       	lsl	r11,0x6
80003bba:	2e 0b       	sub	r11,-32
80003bbc:	16 0c       	add	r12,r11
80003bbe:	78 0c       	ld.w	r12,r12[0x0]
}
80003bc0:	5e fc       	retal	r12

80003bc2 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003bc2:	58 2b       	cp.w	r11,2
80003bc4:	e0 88 00 03 	brls	80003bca <tc_write_rc+0x8>
80003bc8:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80003bca:	f6 08 15 04 	lsl	r8,r11,0x4
80003bce:	2f f8       	sub	r8,-1
80003bd0:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80003bd4:	e2 18 80 00 	andl	r8,0x8000,COH
80003bd8:	c0 c0       	breq	80003bf0 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80003bda:	a7 6b       	lsl	r11,0x6
80003bdc:	16 0c       	add	r12,r11
80003bde:	2e 4c       	sub	r12,-28
80003be0:	78 08       	ld.w	r8,r12[0x0]
80003be2:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80003be6:	e0 18 00 00 	andl	r8,0x0
80003bea:	f3 e8 10 08 	or	r8,r9,r8
80003bee:	99 08       	st.w	r12[0x0],r8

  return value;
80003bf0:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80003bf4:	5e fc       	retal	r12

80003bf6 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80003bf6:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80003bfa:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003bfe:	58 2b       	cp.w	r11,2
80003c00:	e0 88 00 04 	brls	80003c08 <tc_configure_interrupts+0x12>
80003c04:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80003c08:	ee 19 00 01 	eorh	r9,0x1
80003c0c:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80003c10:	74 08       	ld.w	r8,r10[0x0]
80003c12:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
80003c16:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80003c1a:	a7 6e       	lsl	lr,0x6
80003c1c:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80003c20:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
80003c24:	0e 4e       	or	lr,r7
80003c26:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80003c2a:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80003c2e:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80003c32:	fd e7 10 4e 	or	lr,lr,r7<<0x4
80003c36:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80003c3a:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80003c3e:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80003c42:	fd e7 10 2e 	or	lr,lr,r7<<0x2
80003c46:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80003c4a:	fd e8 10 18 	or	r8,lr,r8<<0x1
80003c4e:	f6 0e 15 06 	lsl	lr,r11,0x6
80003c52:	f8 0e 00 0e 	add	lr,r12,lr
80003c56:	2d ce       	sub	lr,-36
80003c58:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80003c5a:	58 09       	cp.w	r9,0
80003c5c:	c0 20       	breq	80003c60 <tc_configure_interrupts+0x6a>
80003c5e:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80003c60:	74 08       	ld.w	r8,r10[0x0]
80003c62:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80003c66:	e0 65 00 80 	mov	r5,128
80003c6a:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80003c6e:	74 08       	ld.w	r8,r10[0x0]
80003c70:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80003c74:	f9 b4 00 40 	moveq	r4,64
80003c78:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80003c7c:	74 08       	ld.w	r8,r10[0x0]
80003c7e:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80003c82:	f9 b3 00 20 	moveq	r3,32
80003c86:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80003c8a:	74 08       	ld.w	r8,r10[0x0]
80003c8c:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80003c90:	f9 b2 00 10 	moveq	r2,16
80003c94:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80003c98:	74 08       	ld.w	r8,r10[0x0]
80003c9a:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80003c9e:	f9 b6 00 08 	moveq	r6,8
80003ca2:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80003ca6:	74 08       	ld.w	r8,r10[0x0]
80003ca8:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80003cac:	f9 b7 00 04 	moveq	r7,4
80003cb0:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80003cb4:	74 08       	ld.w	r8,r10[0x0]
80003cb6:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80003cba:	f9 be 00 02 	moveq	lr,2
80003cbe:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80003cc2:	74 08       	ld.w	r8,r10[0x0]
80003cc4:	ec 18 00 01 	eorl	r8,0x1
80003cc8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003ccc:	eb e8 10 08 	or	r8,r5,r8
80003cd0:	08 48       	or	r8,r4
80003cd2:	06 48       	or	r8,r3
80003cd4:	04 48       	or	r8,r2
80003cd6:	0c 48       	or	r8,r6
80003cd8:	0e 48       	or	r8,r7
80003cda:	1c 48       	or	r8,lr
80003cdc:	f6 0a 15 06 	lsl	r10,r11,0x6
80003ce0:	f8 0a 00 0a 	add	r10,r12,r10
80003ce4:	2d 8a       	sub	r10,-40
80003ce6:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80003ce8:	a7 6b       	lsl	r11,0x6
80003cea:	2e 0b       	sub	r11,-32
80003cec:	16 0c       	add	r12,r11
80003cee:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80003cf0:	58 09       	cp.w	r9,0
80003cf2:	c0 31       	brne	80003cf8 <tc_configure_interrupts+0x102>
80003cf4:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80003cf8:	d5 03       	csrf	0x10
80003cfa:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80003cfe <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80003cfe:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80003d00:	f6 08 15 04 	lsl	r8,r11,0x4
80003d04:	14 38       	cp.w	r8,r10
80003d06:	f9 b8 08 10 	movls	r8,16
80003d0a:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80003d0e:	f0 0b 02 4b 	mul	r11,r8,r11
80003d12:	f6 09 16 01 	lsr	r9,r11,0x1
80003d16:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80003d1a:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80003d1e:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80003d22:	f2 cb 00 01 	sub	r11,r9,1
80003d26:	e0 4b ff fe 	cp.w	r11,65534
80003d2a:	e0 88 00 03 	brls	80003d30 <usart_set_async_baudrate+0x32>
80003d2e:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80003d30:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80003d32:	e8 6e 00 00 	mov	lr,524288
80003d36:	59 08       	cp.w	r8,16
80003d38:	fc 08 17 10 	movne	r8,lr
80003d3c:	f9 b8 00 00 	moveq	r8,0
80003d40:	e4 1b ff f7 	andh	r11,0xfff7
80003d44:	e0 1b fe cf 	andl	r11,0xfecf
80003d48:	16 48       	or	r8,r11
80003d4a:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80003d4c:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80003d50:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80003d54:	99 89       	st.w	r12[0x20],r9
80003d56:	d8 0a       	popm	pc,r12=0

80003d58 <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80003d58:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80003d5a:	e2 18 00 02 	andl	r8,0x2,COH
80003d5e:	c0 31       	brne	80003d64 <usart_write_char+0xc>
80003d60:	30 2c       	mov	r12,2
80003d62:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80003d64:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80003d68:	99 7b       	st.w	r12[0x1c],r11
80003d6a:	5e fd       	retal	0

80003d6c <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80003d6c:	eb cd 40 e0 	pushm	r5-r7,lr
80003d70:	18 96       	mov	r6,r12
80003d72:	16 95       	mov	r5,r11
80003d74:	e0 67 27 0f 	mov	r7,9999
80003d78:	c0 68       	rjmp	80003d84 <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80003d7a:	58 07       	cp.w	r7,0
80003d7c:	c0 31       	brne	80003d82 <usart_putchar+0x16>
80003d7e:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80003d82:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80003d84:	0a 9b       	mov	r11,r5
80003d86:	0c 9c       	mov	r12,r6
80003d88:	f0 1f 00 03 	mcall	80003d94 <usart_putchar+0x28>
80003d8c:	cf 71       	brne	80003d7a <usart_putchar+0xe>

  return USART_SUCCESS;
}
80003d8e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003d92:	00 00       	add	r0,r0
80003d94:	80 00       	ld.sh	r0,r0[0x0]
80003d96:	3d 58       	mov	r8,-43

80003d98 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80003d98:	eb cd 40 c0 	pushm	r6-r7,lr
80003d9c:	18 96       	mov	r6,r12
80003d9e:	16 97       	mov	r7,r11
  while (*string != '\0')
80003da0:	17 8b       	ld.ub	r11,r11[0x0]
80003da2:	58 0b       	cp.w	r11,0
80003da4:	c0 80       	breq	80003db4 <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80003da6:	2f f7       	sub	r7,-1
80003da8:	0c 9c       	mov	r12,r6
80003daa:	f0 1f 00 04 	mcall	80003db8 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80003dae:	0f 8b       	ld.ub	r11,r7[0x0]
80003db0:	58 0b       	cp.w	r11,0
80003db2:	cf a1       	brne	80003da6 <usart_write_line+0xe>
80003db4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003db8:	80 00       	ld.sh	r0,r0[0x0]
80003dba:	3d 6c       	mov	r12,-42

80003dbc <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80003dbc:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80003dc0:	e6 18 00 01 	andh	r8,0x1,COH
80003dc4:	c0 71       	brne	80003dd2 <usart_reset+0x16>
80003dc6:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80003dc8:	3f f8       	mov	r8,-1
80003dca:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003dcc:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80003dce:	d5 03       	csrf	0x10
80003dd0:	c0 48       	rjmp	80003dd8 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80003dd2:	3f f8       	mov	r8,-1
80003dd4:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003dd6:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80003dd8:	30 08       	mov	r8,0
80003dda:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80003ddc:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80003dde:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80003de0:	ea 68 61 0c 	mov	r8,680204
80003de4:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80003de6:	5e fc       	retal	r12

80003de8 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80003de8:	eb cd 40 e0 	pushm	r5-r7,lr
80003dec:	18 96       	mov	r6,r12
80003dee:	16 97       	mov	r7,r11
80003df0:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80003df2:	f0 1f 00 2f 	mcall	80003eac <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80003df6:	58 07       	cp.w	r7,0
80003df8:	c5 80       	breq	80003ea8 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80003dfa:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80003dfc:	30 49       	mov	r9,4
80003dfe:	f2 08 18 00 	cp.b	r8,r9
80003e02:	e0 88 00 53 	brls	80003ea8 <usart_init_rs232+0xc0>
80003e06:	30 99       	mov	r9,9
80003e08:	f2 08 18 00 	cp.b	r8,r9
80003e0c:	e0 8b 00 4e 	brhi	80003ea8 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80003e10:	0f d9       	ld.ub	r9,r7[0x5]
80003e12:	30 78       	mov	r8,7
80003e14:	f0 09 18 00 	cp.b	r9,r8
80003e18:	e0 8b 00 48 	brhi	80003ea8 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80003e1c:	8e 39       	ld.sh	r9,r7[0x6]
80003e1e:	e0 68 01 01 	mov	r8,257
80003e22:	f0 09 19 00 	cp.h	r9,r8
80003e26:	e0 8b 00 41 	brhi	80003ea8 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80003e2a:	ef 39 00 08 	ld.ub	r9,r7[8]
80003e2e:	30 38       	mov	r8,3
80003e30:	f0 09 18 00 	cp.b	r9,r8
80003e34:	e0 8b 00 3a 	brhi	80003ea8 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80003e38:	0a 9a       	mov	r10,r5
80003e3a:	6e 0b       	ld.w	r11,r7[0x0]
80003e3c:	0c 9c       	mov	r12,r6
80003e3e:	f0 1f 00 1d 	mcall	80003eb0 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80003e42:	58 1c       	cp.w	r12,1
80003e44:	c3 20       	breq	80003ea8 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80003e46:	0f c8       	ld.ub	r8,r7[0x4]
80003e48:	30 99       	mov	r9,9
80003e4a:	f2 08 18 00 	cp.b	r8,r9
80003e4e:	c0 51       	brne	80003e58 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80003e50:	6c 18       	ld.w	r8,r6[0x4]
80003e52:	b1 b8       	sbr	r8,0x11
80003e54:	8d 18       	st.w	r6[0x4],r8
80003e56:	c0 68       	rjmp	80003e62 <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80003e58:	6c 19       	ld.w	r9,r6[0x4]
80003e5a:	20 58       	sub	r8,5
80003e5c:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80003e60:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80003e62:	6c 19       	ld.w	r9,r6[0x4]
80003e64:	ef 3a 00 08 	ld.ub	r10,r7[8]
80003e68:	0f d8       	ld.ub	r8,r7[0x5]
80003e6a:	a9 78       	lsl	r8,0x9
80003e6c:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80003e70:	12 48       	or	r8,r9
80003e72:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80003e74:	8e 38       	ld.sh	r8,r7[0x6]
80003e76:	30 29       	mov	r9,2
80003e78:	f2 08 19 00 	cp.h	r8,r9
80003e7c:	e0 88 00 09 	brls	80003e8e <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80003e80:	6c 18       	ld.w	r8,r6[0x4]
80003e82:	ad b8       	sbr	r8,0xd
80003e84:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80003e86:	8e b8       	ld.uh	r8,r7[0x6]
80003e88:	20 28       	sub	r8,2
80003e8a:	8d a8       	st.w	r6[0x28],r8
80003e8c:	c0 68       	rjmp	80003e98 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80003e8e:	6c 19       	ld.w	r9,r6[0x4]
80003e90:	5c 78       	castu.h	r8
80003e92:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80003e96:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80003e98:	6c 18       	ld.w	r8,r6[0x4]
80003e9a:	e0 18 ff f0 	andl	r8,0xfff0
80003e9e:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80003ea0:	35 08       	mov	r8,80
80003ea2:	8d 08       	st.w	r6[0x0],r8
80003ea4:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80003ea8:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80003eac:	80 00       	ld.sh	r0,r0[0x0]
80003eae:	3d bc       	mov	r12,-37
80003eb0:	80 00       	ld.sh	r0,r0[0x0]
80003eb2:	3c fe       	mov	lr,-49

80003eb4 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80003eb4:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80003eb8:	fe c0 9c b8 	sub	r0,pc,-25416

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80003ebc:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80003ec0:	d5 53       	csrf	0x15
  cp      r0, r1
80003ec2:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80003ec4:	e0 61 05 38 	mov	r1,1336
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80003ec8:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80003eca:	c0 72       	brcc	80003ed8 <idata_load_loop_end>
  cp      r0, r1
80003ecc:	fe c2 87 f4 	sub	r2,pc,-30732

80003ed0 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80003ed0:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80003ed2:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80003ed4:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80003ed6:	cf d3       	brcs	80003ed0 <idata_load_loop>

80003ed8 <idata_load_loop_end>:
  mov     r2, 0
80003ed8:	e0 60 05 38 	mov	r0,1336
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80003edc:	e0 61 0a e8 	mov	r1,2792
  cp      r0, r1
  brlo    udata_clear_loop
80003ee0:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80003ee2:	c0 62       	brcc	80003eee <udata_clear_loop_end>
80003ee4:	30 02       	mov	r2,0
80003ee6:	30 03       	mov	r3,0

80003ee8 <udata_clear_loop>:
80003ee8:	a1 22       	st.d	r0++,r2
80003eea:	02 30       	cp.w	r0,r1
80003eec:	cf e3       	brcs	80003ee8 <udata_clear_loop>

80003eee <udata_clear_loop_end>:
80003eee:	fe cf fd 8a 	sub	pc,pc,-630
80003ef2:	d7 03       	nop

80003ef4 <getClave>:
  INTC_register_interrupt(&pdca_int_handler_SD, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi1_RX = 0

}


void getClave(char* clave){
80003ef4:	30 08       	mov	r8,0
80003ef6:	48 7a       	lddpc	r10,80003f10 <getClave+0x1c>
80003ef8:	f0 0a 00 09 	add	r9,r8,r10
		for( int i = 0; i < 6; i++)
		{
			
			clave[i]= ( (U8)(*(ram_buffer + i)));
80003efc:	13 89       	ld.ub	r9,r9[0x0]
80003efe:	f8 08 0b 09 	st.b	r12[r8],r9

}


void getClave(char* clave){
		for( int i = 0; i < 6; i++)
80003f02:	2f f8       	sub	r8,-1
80003f04:	58 68       	cp.w	r8,6
80003f06:	cf 91       	brne	80003ef8 <getClave+0x4>
		{
			
			clave[i]= ( (U8)(*(ram_buffer + i)));
		}
		clave[6]='\0';
80003f08:	30 08       	mov	r8,0
80003f0a:	b8 e8       	st.b	r12[0x6],r8
}
80003f0c:	5e fc       	retal	r12
80003f0e:	00 00       	add	r0,r0
80003f10:	00 00       	add	r0,r0
80003f12:	08 dc       	st.w	--r4,r12

80003f14 <wait>:

// Software wait
void wait(void)
{
80003f14:	20 1d       	sub	sp,4
	volatile int i;
	for(i = 0 ; i < 5000; i++);
80003f16:	30 08       	mov	r8,0
80003f18:	50 08       	stdsp	sp[0x0],r8
80003f1a:	40 08       	lddsp	r8,sp[0x0]
80003f1c:	e0 48 13 87 	cp.w	r8,4999
80003f20:	e0 89 00 0a 	brgt	80003f34 <wait+0x20>
80003f24:	40 08       	lddsp	r8,sp[0x0]
80003f26:	2f f8       	sub	r8,-1
80003f28:	50 08       	stdsp	sp[0x0],r8
80003f2a:	40 08       	lddsp	r8,sp[0x0]
80003f2c:	e0 48 13 87 	cp.w	r8,4999
80003f30:	fe 9a ff fa 	brle	80003f24 <wait+0x10>
}
80003f34:	2f fd       	sub	sp,-4
80003f36:	5e fc       	retal	r12

80003f38 <init_SD_DMA_RX>:

}


void init_SD_DMA_RX(void)
{
80003f38:	eb cd 40 b0 	pushm	r4-r5,r7,lr
80003f3c:	20 cd       	sub	sp,48
    .size = 512,                              // transfer counter: here the size of the string
    .r_addr = NULL,                           // next memory address after 1st transfer complete
    .r_size = 0,                              // next transfer counter not used here
    .pid = AVR32_PDCA_PID_SPI0_RX,        // select peripheral ID - data are on reception from SPI1 RX line
    .transfer_size = 8 // select size of the transfer: 8,16,32 bits
  };
80003f3e:	49 78       	lddpc	r8,80003f98 <init_SD_DMA_RX+0x60>
80003f40:	fa c7 ff e8 	sub	r7,sp,-24
80003f44:	f0 ea 00 00 	ld.d	r10,r8[0]
80003f48:	ee eb 00 00 	st.d	r7[0],r10
80003f4c:	f0 ea 00 08 	ld.d	r10,r8[8]
80003f50:	ee eb 00 08 	st.d	r7[8],r10
80003f54:	f0 e8 00 10 	ld.d	r8,r8[16]
80003f58:	ee e9 00 10 	st.d	r7[16],r8
    .size = 512,                              // transfer counter: here the size of the string
    .r_addr = NULL,                           // next memory address after 1st transfer complete
    .r_size = 0,                              // next transfer counter not used here
    .pid = AVR32_PDCA_PID_SPI0_TX,        // select peripheral ID - data are on reception from SPI1 RX line
    .transfer_size = 8 // select size of the transfer: 8,16,32 bits
  };
80003f5c:	49 08       	lddpc	r8,80003f9c <init_SD_DMA_RX+0x64>
80003f5e:	1a 9b       	mov	r11,sp
80003f60:	f0 e4 00 00 	ld.d	r4,r8[0]
80003f64:	fa e5 00 00 	st.d	sp[0],r4
80003f68:	f0 e4 00 08 	ld.d	r4,r8[8]
80003f6c:	fa e5 00 08 	st.d	sp[8],r4
80003f70:	f0 e8 00 10 	ld.d	r8,r8[16]
80003f74:	fa e9 00 10 	st.d	sp[16],r8

  // Init PDCA transmission channel
  pdca_init_channel(AVR32_PDCA_CHANNEL_SPI_TX, &pdca_options_SPI_TX);
80003f78:	30 1c       	mov	r12,1
80003f7a:	f0 1f 00 0a 	mcall	80003fa0 <init_SD_DMA_RX+0x68>

  // Init PDCA Reception channel
  pdca_init_channel(AVR32_PDCA_CHANNEL_SPI_RX, &pdca_options_SPI_RX);
80003f7e:	0e 9b       	mov	r11,r7
80003f80:	30 0c       	mov	r12,0
80003f82:	f0 1f 00 08 	mcall	80003fa0 <init_SD_DMA_RX+0x68>

  //! \brief Enable pdca transfer interrupt when completed
  INTC_register_interrupt(&pdca_int_handler_SD, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi1_RX = 0
80003f86:	30 1a       	mov	r10,1
80003f88:	36 0b       	mov	r11,96
80003f8a:	48 7c       	lddpc	r12,80003fa4 <init_SD_DMA_RX+0x6c>
80003f8c:	f0 1f 00 07 	mcall	80003fa8 <init_SD_DMA_RX+0x70>

}
80003f90:	2f 4d       	sub	sp,-48
80003f92:	e3 cd 80 b0 	ldm	sp++,r4-r5,r7,pc
80003f96:	00 00       	add	r0,r0
80003f98:	80 00       	ld.sh	r0,r0[0x0]
80003f9a:	b1 1c       	ld.d	r12,--r8
80003f9c:	80 00       	ld.sh	r0,r0[0x0]
80003f9e:	b1 34       	mul	r4,r8
80003fa0:	80 00       	ld.sh	r0,r0[0x0]
80003fa2:	37 30       	mov	r0,115
80003fa4:	80 00       	ld.sh	r0,r0[0x0]
80003fa6:	3f ac       	mov	r12,-6
80003fa8:	80 00       	ld.sh	r0,r0[0x0]
80003faa:	35 80       	mov	r0,88

80003fac <pdca_int_handler_SD>:



__attribute__((__interrupt__))
static void pdca_int_handler_SD(void)
{
80003fac:	d4 01       	pushm	lr
  // Disable all interrupts.
  Disable_global_interrupt();
80003fae:	d3 03       	ssrf	0x10

  // Disable interrupt channel.
  pdca_disable_interrupt_transfer_complete(AVR32_PDCA_CHANNEL_SPI_RX);
80003fb0:	30 0c       	mov	r12,0
80003fb2:	f0 1f 00 0a 	mcall	80003fd8 <pdca_int_handler_SD+0x2c>

  sd_mmc_spi_read_close_PDCA();//unselects the SD/MMC memory.
80003fb6:	f0 1f 00 0a 	mcall	80003fdc <pdca_int_handler_SD+0x30>
  wait();
80003fba:	f0 1f 00 0a 	mcall	80003fe0 <pdca_int_handler_SD+0x34>
  // Disable unnecessary channel
  pdca_disable(AVR32_PDCA_CHANNEL_SPI_TX);
80003fbe:	30 1c       	mov	r12,1
80003fc0:	f0 1f 00 09 	mcall	80003fe4 <pdca_int_handler_SD+0x38>
  pdca_disable(AVR32_PDCA_CHANNEL_SPI_RX);
80003fc4:	30 0c       	mov	r12,0
80003fc6:	f0 1f 00 08 	mcall	80003fe4 <pdca_int_handler_SD+0x38>

  // Enable all interrupts.
  Enable_global_interrupt();
80003fca:	d5 03       	csrf	0x10

  end_of_transfer = 1;
80003fcc:	30 19       	mov	r9,1
80003fce:	48 78       	lddpc	r8,80003fe8 <pdca_int_handler_SD+0x3c>
80003fd0:	91 09       	st.w	r8[0x0],r9
}
80003fd2:	d4 02       	popm	lr
80003fd4:	d6 03       	rete
80003fd6:	00 00       	add	r0,r0
80003fd8:	80 00       	ld.sh	r0,r0[0x0]
80003fda:	36 e0       	mov	r0,110
80003fdc:	80 00       	ld.sh	r0,r0[0x0]
80003fde:	29 98       	sub	r8,-103
80003fe0:	80 00       	ld.sh	r0,r0[0x0]
80003fe2:	3f 14       	mov	r4,-15
80003fe4:	80 00       	ld.sh	r0,r0[0x0]
80003fe6:	36 a0       	mov	r0,106
80003fe8:	00 00       	add	r0,r0
80003fea:	06 58       	eor	r8,r3

80003fec <init_Usart_DMA_RX>:
}




void init_Usart_DMA_RX(void){
80003fec:	eb cd 40 c0 	pushm	r6-r7,lr
80003ff0:	20 dd       	sub	sp,52
	
	const gpio_map_t usart_gpio_map = {
		{EXAMPLE_USART_RX_PIN, EXAMPLE_USART_RX_FUNCTION},
		{EXAMPLE_USART_TX_PIN, EXAMPLE_USART_TX_FUNCTION}
	};
80003ff2:	30 08       	mov	r8,0
80003ff4:	50 98       	stdsp	sp[0x24],r8
80003ff6:	50 a8       	stdsp	sp[0x28],r8
80003ff8:	30 19       	mov	r9,1
80003ffa:	50 b9       	stdsp	sp[0x2c],r9
80003ffc:	50 c8       	stdsp	sp[0x30],r8
		.baudrate     = 57600,
		.charlength   = 8,
		.paritytype   = USART_NO_PARITY,
		.stopbits     = USART_1_STOPBIT,
		.channelmode  = USART_NORMAL_CHMODE,
	};
80003ffe:	49 98       	lddpc	r8,80004060 <init_Usart_DMA_RX+0x74>
80004000:	fa c6 ff e8 	sub	r6,sp,-24
80004004:	f0 ea 00 00 	ld.d	r10,r8[0]
80004008:	ec eb 00 00 	st.d	r6[0],r10
8000400c:	70 28       	ld.w	r8,r8[0x8]
8000400e:	8d 28       	st.w	r6[0x8],r8

		/* Next memory address */
		.r_addr = NULL,
		/* Next transfer counter */
		.r_size = 0,
	};
80004010:	49 58       	lddpc	r8,80004064 <init_Usart_DMA_RX+0x78>
80004012:	1a 97       	mov	r7,sp
80004014:	f0 ea 00 00 	ld.d	r10,r8[0]
80004018:	fa eb 00 00 	st.d	sp[0],r10
8000401c:	f0 ea 00 08 	ld.d	r10,r8[8]
80004020:	fa eb 00 08 	st.d	sp[8],r10
80004024:	f0 e8 00 10 	ld.d	r8,r8[16]
80004028:	fa e9 00 10 	st.d	sp[16],r8

	/* Assign GPIO pins to USART. */
	gpio_enable_module(usart_gpio_map,
8000402c:	30 2b       	mov	r11,2
8000402e:	fa cc ff dc 	sub	r12,sp,-36
80004032:	f0 1f 00 0e 	mcall	80004068 <init_Usart_DMA_RX+0x7c>
			sizeof(usart_gpio_map) / sizeof(usart_gpio_map[0]));

	/* Initialize the USART in RS232 mode. */
	usart_init_rs232(EXAMPLE_USART, &usart_options,FOSC0);
80004036:	e0 6a 1b 00 	mov	r10,6912
8000403a:	ea 1a 00 b7 	orh	r10,0xb7
8000403e:	0c 9b       	mov	r11,r6
80004040:	fe 7c 14 00 	mov	r12,-60416
80004044:	f0 1f 00 0a 	mcall	8000406c <init_Usart_DMA_RX+0x80>

	//usart_write_line(EXAMPLE_USART, "PDCA Example.\r\n");

	/* Initialize the PDCA channel with the requested options. */
	pdca_init_channel(PDCA_CHANNEL_USART_EXAMPLE, &PDCA_OPTIONS);
80004048:	1a 9b       	mov	r11,sp
8000404a:	30 2c       	mov	r12,2
8000404c:	f0 1f 00 09 	mcall	80004070 <init_Usart_DMA_RX+0x84>
	
	INTC_register_interrupt(&pdca_int_handler_USART, AVR32_PDCA_IRQ_2,
80004050:	30 3a       	mov	r10,3
80004052:	36 2b       	mov	r11,98
80004054:	48 8c       	lddpc	r12,80004074 <init_Usart_DMA_RX+0x88>
80004056:	f0 1f 00 09 	mcall	80004078 <init_Usart_DMA_RX+0x8c>
	 * transferred. */
	//pdca_enable_interrupt_reload_counter_zero(PDCA_CHANNEL_USART_EXAMPLE);
	
	//pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_USART_EXAMPLE);

}
8000405a:	2f 3d       	sub	sp,-52
8000405c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004060:	80 00       	ld.sh	r0,r0[0x0]
80004062:	ab 50       	asr	r0,0xb
80004064:	80 00       	ld.sh	r0,r0[0x0]
80004066:	ab 5c       	asr	r12,0xb
80004068:	80 00       	ld.sh	r0,r0[0x0]
8000406a:	34 cc       	mov	r12,76
8000406c:	80 00       	ld.sh	r0,r0[0x0]
8000406e:	3d e8       	mov	r8,-34
80004070:	80 00       	ld.sh	r0,r0[0x0]
80004072:	37 30       	mov	r0,115
80004074:	80 00       	ld.sh	r0,r0[0x0]
80004076:	40 7c       	lddsp	r12,sp[0x1c]
80004078:	80 00       	ld.sh	r0,r0[0x0]
8000407a:	35 80       	mov	r0,88

8000407c <pdca_int_handler_USART>:
volatile int minutos =0;
volatile int horas=0;

volatile int gana2=1;
__attribute__((__interrupt__))
static void pdca_int_handler_USART(void){
8000407c:	d4 01       	pushm	lr
	Disable_global_interrupt();
8000407e:	d3 03       	ssrf	0x10
	
	usart_write_line(&AVR32_USART0,"recibido");
80004080:	48 9b       	lddpc	r11,800040a4 <pdca_int_handler_USART+0x28>
80004082:	fe 7c 14 00 	mov	r12,-60416
80004086:	f0 1f 00 09 	mcall	800040a8 <pdca_int_handler_USART+0x2c>
	
	pdca_disable_interrupt_transfer_complete(PDCA_CHANNEL_USART_EXAMPLE);
8000408a:	30 2c       	mov	r12,2
8000408c:	f0 1f 00 08 	mcall	800040ac <pdca_int_handler_USART+0x30>
	pdca_disable(PDCA_CHANNEL_USART_EXAMPLE);
80004090:	30 2c       	mov	r12,2
80004092:	f0 1f 00 08 	mcall	800040b0 <pdca_int_handler_USART+0x34>
	end_of_transfer=1;
80004096:	30 19       	mov	r9,1
80004098:	48 78       	lddpc	r8,800040b4 <pdca_int_handler_USART+0x38>
8000409a:	91 09       	st.w	r8[0x0],r9
	Enable_global_interrupt();
8000409c:	d5 03       	csrf	0x10
	
}
8000409e:	d4 02       	popm	lr
800040a0:	d6 03       	rete
800040a2:	00 00       	add	r0,r0
800040a4:	80 00       	ld.sh	r0,r0[0x0]
800040a6:	ab 84       	lsr	r4,0xa
800040a8:	80 00       	ld.sh	r0,r0[0x0]
800040aa:	3d 98       	mov	r8,-39
800040ac:	80 00       	ld.sh	r0,r0[0x0]
800040ae:	36 e0       	mov	r0,110
800040b0:	80 00       	ld.sh	r0,r0[0x0]
800040b2:	36 a0       	mov	r0,106
800040b4:	00 00       	add	r0,r0
800040b6:	06 58       	eor	r8,r3

800040b8 <debounce2>:
	// Clear the display i.e. make it black
	et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
}


uint32_t debounce2( uint32_t GPIO_PIN ){//regresar se presiono el boton o no
800040b8:	eb cd 40 80 	pushm	r7,lr
800040bc:	18 97       	mov	r7,r12
	if(gpio_get_pin_value(GPIO_PIN)==1){// se presiono el boton?, sino salir de la funcion
800040be:	f0 1f 00 22 	mcall	80004144 <debounce2+0x8c>
800040c2:	c3 50       	breq	8000412c <debounce2+0x74>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800040c4:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800040c8:	e0 79 d4 c0 	mov	r9,120000
800040cc:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800040d0:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800040d4:	14 38       	cp.w	r8,r10
800040d6:	e0 88 00 08 	brls	800040e6 <debounce2+0x2e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800040da:	12 38       	cp.w	r8,r9
800040dc:	fe 98 ff fa 	brls	800040d0 <debounce2+0x18>
800040e0:	12 3a       	cp.w	r10,r9
800040e2:	c2 73       	brcs	80004130 <debounce2+0x78>
800040e4:	cf 6b       	rjmp	800040d0 <debounce2+0x18>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800040e6:	12 38       	cp.w	r8,r9
800040e8:	e0 8b 00 24 	brhi	80004130 <debounce2+0x78>
800040ec:	12 3a       	cp.w	r10,r9
800040ee:	c2 13       	brcs	80004130 <debounce2+0x78>
800040f0:	cf 0b       	rjmp	800040d0 <debounce2+0x18>
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==0){//Si ya se libero, es ruido, salir sin hacer nada
			goto salir;
		}
		espera://espera a que suelte el botn
		while (gpio_get_pin_value(GPIO_PIN)==1){}
800040f2:	0e 9c       	mov	r12,r7
800040f4:	f0 1f 00 14 	mcall	80004144 <debounce2+0x8c>
800040f8:	cf d1       	brne	800040f2 <debounce2+0x3a>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800040fa:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800040fe:	e0 79 d4 c0 	mov	r9,120000
80004102:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004106:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000410a:	14 38       	cp.w	r8,r10
8000410c:	e0 88 00 08 	brls	8000411c <debounce2+0x64>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004110:	12 38       	cp.w	r8,r9
80004112:	fe 98 ff fa 	brls	80004106 <debounce2+0x4e>
80004116:	12 3a       	cp.w	r10,r9
80004118:	c1 13       	brcs	8000413a <debounce2+0x82>
8000411a:	cf 6b       	rjmp	80004106 <debounce2+0x4e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000411c:	12 38       	cp.w	r8,r9
8000411e:	e0 8b 00 0e 	brhi	8000413a <debounce2+0x82>
80004122:	12 3a       	cp.w	r10,r9
80004124:	c0 b3       	brcs	8000413a <debounce2+0x82>
80004126:	cf 0b       	rjmp	80004106 <debounce2+0x4e>
80004128:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
8000412c:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0


uint32_t debounce2( uint32_t GPIO_PIN ){//regresar se presiono el boton o no
	if(gpio_get_pin_value(GPIO_PIN)==1){// se presiono el boton?, sino salir de la funcion
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==0){//Si ya se libero, es ruido, salir sin hacer nada
80004130:	0e 9c       	mov	r12,r7
80004132:	f0 1f 00 05 	mcall	80004144 <debounce2+0x8c>
80004136:	cd e1       	brne	800040f2 <debounce2+0x3a>
80004138:	cf ab       	rjmp	8000412c <debounce2+0x74>
			goto salir;
		}
		espera://espera a que suelte el botn
		while (gpio_get_pin_value(GPIO_PIN)==1){}
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==1) {//si ya lo presiono otra vez , es ruido, regresa a esperar
8000413a:	0e 9c       	mov	r12,r7
8000413c:	f0 1f 00 02 	mcall	80004144 <debounce2+0x8c>
80004140:	cd 91       	brne	800040f2 <debounce2+0x3a>
80004142:	cf 3b       	rjmp	80004128 <debounce2+0x70>
80004144:	80 00       	ld.sh	r0,r0[0x0]
80004146:	35 14       	mov	r4,81

80004148 <CLR_disp>:
  }



void CLR_disp(void)
{
80004148:	d4 01       	pushm	lr
	// Clear the display i.e. make it black
	et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
8000414a:	30 08       	mov	r8,0
8000414c:	e0 69 00 f0 	mov	r9,240
80004150:	e0 6a 01 40 	mov	r10,320
80004154:	10 9b       	mov	r11,r8
80004156:	10 9c       	mov	r12,r8
80004158:	f0 1f 00 02 	mcall	80004160 <CLR_disp+0x18>
}
8000415c:	d8 02       	popm	pc
8000415e:	00 00       	add	r0,r0
80004160:	80 00       	ld.sh	r0,r0[0x0]
80004162:	23 24       	sub	r4,50

80004164 <main>:
}

 volatile avr32_tc_t *tc =  (&AVR32_TC);
// Main function
int main(void)
{
80004164:	d4 31       	pushm	r0-r7,lr
80004166:	fa cd 02 44 	sub	sp,sp,580
  U32 i;
  
    // Set CPU and PBA clock
    pcl_switch_to_osc(PCL_OSC0, FOSC0, OSC0_STARTUP);
8000416a:	30 3a       	mov	r10,3
8000416c:	e0 6b 1b 00 	mov	r11,6912
80004170:	ea 1b 00 b7 	orh	r11,0xb7
80004174:	30 0c       	mov	r12,0
80004176:	f0 1f 01 41 	mcall	80004678 <main+0x514>
  };




  gpio_enable_gpio_pin(LED0_GPIO);
8000417a:	33 bc       	mov	r12,59
8000417c:	f0 1f 01 40 	mcall	8000467c <main+0x518>
  gpio_enable_gpio_pin(LED1_GPIO);
80004180:	33 cc       	mov	r12,60
80004182:	f0 1f 01 3f 	mcall	8000467c <main+0x518>
  gpio_enable_gpio_pin(LED2_GPIO);
80004186:	30 5c       	mov	r12,5
80004188:	f0 1f 01 3d 	mcall	8000467c <main+0x518>
  gpio_enable_gpio_pin(LED3_GPIO);
8000418c:	30 6c       	mov	r12,6
8000418e:	f0 1f 01 3c 	mcall	8000467c <main+0x518>

  et024006_Init( FOSC0, FOSC0 );
80004192:	e0 6b 1b 00 	mov	r11,6912
80004196:	ea 1b 00 b7 	orh	r11,0xb7
8000419a:	16 9c       	mov	r12,r11
8000419c:	f0 1f 01 39 	mcall	80004680 <main+0x51c>
  pwm_opt_t opt = {
    .diva = 0,
    .divb = 0,
    .prea = 0,
    .preb = 0
  };
800041a0:	30 07       	mov	r7,0
800041a2:	50 27       	stdsp	sp[0x8],r7
800041a4:	50 37       	stdsp	sp[0xc],r7
800041a6:	50 47       	stdsp	sp[0x10],r7
800041a8:	50 57       	stdsp	sp[0x14],r7
   * Chosen MCK_DIV_2
   * CPRD = 12MHz / (60kHz * 2) = 100
   *
   * The duty cycle is 100% (CPRD = CDTY)
   * */
  pwm_init(&opt);
800041aa:	fa cc ff f8 	sub	r12,sp,-8
800041ae:	f0 1f 01 36 	mcall	80004684 <main+0x520>
  pwm_channel6.CMR.calg = PWM_MODE_LEFT_ALIGNED;
800041b2:	fe fb 04 d6 	ld.w	r11,pc[1238]
800041b6:	76 08       	ld.w	r8,r11[0x0]
  pwm_channel6.CMR.cpol = PWM_POLARITY_HIGH; //PWM_POLARITY_LOW;//PWM_POLARITY_HIGH;
  pwm_channel6.CMR.cpd = PWM_UPDATE_DUTY;
800041b8:	e0 18 f8 ff 	andl	r8,0xf8ff
  pwm_channel6.CMR.cpre = AVR32_PWM_CMR_CPRE_MCK_DIV_2;
800041bc:	a9 b8       	sbr	r8,0x9
800041be:	30 19       	mov	r9,1
800041c0:	f1 d9 d0 04 	bfins	r8,r9,0x0,0x4
800041c4:	97 08       	st.w	r11[0x0],r8

  pwm_channel_init(6, &pwm_channel6);
800041c6:	30 6c       	mov	r12,6
800041c8:	f0 1f 01 31 	mcall	8000468c <main+0x528>
  pwm_start_channels(AVR32_PWM_ENA_CHID6_MASK);
800041cc:	34 0c       	mov	r12,64
800041ce:	f0 1f 01 31 	mcall	80004690 <main+0x52c>
#elif BOARD == EVK1104 || BOARD == UC3C_EK
  gpio_set_gpio_pin(ET024006DHU_BL_PIN);
#endif

  // Clear the display i.e. make it black
  et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
800041d2:	0e 98       	mov	r8,r7
800041d4:	e0 69 00 f0 	mov	r9,240
800041d8:	e0 6a 01 40 	mov	r10,320
800041dc:	0e 9b       	mov	r11,r7
800041de:	0e 9c       	mov	r12,r7
800041e0:	f0 1f 01 2d 	mcall	80004694 <main+0x530>
  
  //Interrupciones
  
  Disable_global_interrupt();
800041e4:	d3 03       	ssrf	0x10

  INTC_init_interrupts();
800041e6:	f0 1f 01 2d 	mcall	80004698 <main+0x534>
  INTC_register_interrupt(&tc_irq, AVR32_TC_IRQ0, AVR32_INTC_INT0);
800041ea:	0e 9a       	mov	r10,r7
800041ec:	e0 6b 01 c0 	mov	r11,448
800041f0:	fe fc 04 ac 	ld.w	r12,pc[1196]
800041f4:	f0 1f 01 2b 	mcall	800046a0 <main+0x53c>
  init_Usart_DMA_RX();
800041f8:	f0 1f 01 2b 	mcall	800046a4 <main+0x540>
  init_SD_DMA_RX();
800041fc:	f0 1f 01 2b 	mcall	800046a8 <main+0x544>

  Enable_global_interrupt();
80004200:	d5 03       	csrf	0x10
  
  tc_init_waveform(tc, &WAVEFORM_OPT);         // Initialize the timer/counter waveform.
80004202:	fe f6 04 aa 	ld.w	r6,pc[1194]
80004206:	fe fb 04 aa 	ld.w	r11,pc[1194]
8000420a:	6c 0c       	ld.w	r12,r6[0x0]
8000420c:	f0 1f 01 2a 	mcall	800046b4 <main+0x550>

  // Set the compare triggers.
  // Remember TC counter is 16-bits, so counting second is not possible with fPBA = 12 MHz.
  // We configure it to count ms.
  // We want: (1/(fPBA/8)) * RC = 0.001 s, hence RC = (fPBA/8) / 1000 = 1500 to get an interrupt every 1 ms.
  tc_write_rc(tc, TC_CHANNEL, 1500);            // Set RC value.
80004210:	e0 6a 05 dc 	mov	r10,1500
80004214:	0e 9b       	mov	r11,r7
80004216:	6c 0c       	ld.w	r12,r6[0x0]
80004218:	f0 1f 01 28 	mcall	800046b8 <main+0x554>

  tc_configure_interrupts(tc, TC_CHANNEL, &TC_INTERRUPT);
8000421c:	fe fa 04 a0 	ld.w	r10,pc[1184]
80004220:	0e 9b       	mov	r11,r7
80004222:	6c 0c       	ld.w	r12,r6[0x0]
80004224:	f0 1f 01 27 	mcall	800046c0 <main+0x55c>

  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
80004228:	0e 9b       	mov	r11,r7
8000422a:	6c 0c       	ld.w	r12,r6[0x0]
8000422c:	f0 1f 01 26 	mcall	800046c4 <main+0x560>
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
80004230:	fe f7 04 58 	ld.w	r7,pc[1112]
  {
	  pwm_channel6.cdty++;
	  pwm_channel6.cupd = pwm_channel6.cdty;
	  //pwm_channel6.cdty--;
	  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
80004234:	30 66       	mov	r6,6
  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
80004236:	c1 e8       	rjmp	80004272 <main+0x10e>
  {
	  pwm_channel6.cdty++;
80004238:	2f f8       	sub	r8,-1
8000423a:	8f 18       	st.w	r7[0x4],r8
	  pwm_channel6.cupd = pwm_channel6.cdty;
8000423c:	8f 48       	st.w	r7[0x10],r8
	  //pwm_channel6.cdty--;
	  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
8000423e:	0e 9b       	mov	r11,r7
80004240:	0c 9c       	mov	r12,r6
80004242:	f0 1f 01 22 	mcall	800046c8 <main+0x564>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004246:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000424a:	e0 79 d4 c0 	mov	r9,120000
8000424e:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004252:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004256:	14 38       	cp.w	r8,r10
80004258:	e0 88 00 08 	brls	80004268 <main+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000425c:	12 38       	cp.w	r8,r9
8000425e:	fe 98 ff fa 	brls	80004252 <main+0xee>
80004262:	12 3a       	cp.w	r10,r9
80004264:	c0 73       	brcs	80004272 <main+0x10e>
80004266:	cf 6b       	rjmp	80004252 <main+0xee>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004268:	12 38       	cp.w	r8,r9
8000426a:	e0 8b 00 04 	brhi	80004272 <main+0x10e>
8000426e:	12 3a       	cp.w	r10,r9
80004270:	cf 12       	brcc	80004252 <main+0xee>
  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
80004272:	6e 18       	ld.w	r8,r7[0x4]
80004274:	6e 29       	ld.w	r9,r7[0x8]
80004276:	12 38       	cp.w	r8,r9
80004278:	ce 03       	brcs	80004238 <main+0xd4>
		.spck_delay   = 0,
		.trans_delay  = 0,
		.stay_act     = 1,
		.spi_mode     = 0,
		.modfdis      = 1
	};
8000427a:	fe f8 04 52 	ld.w	r8,pc[1106]
8000427e:	fa c7 ff f8 	sub	r7,sp,-8
80004282:	f0 ea 00 00 	ld.d	r10,r8[0]
80004286:	ee eb 00 00 	st.d	r7[0],r10
8000428a:	f0 e8 00 08 	ld.d	r8,r8[8]
8000428e:	ee e9 00 08 	st.d	r7[8],r8

	// Assign I/Os to SPI.
	gpio_enable_module(SD_MMC_SPI_GPIO_MAP,
80004292:	30 4b       	mov	r11,4
80004294:	fe fc 04 3c 	ld.w	r12,pc[1084]
80004298:	f0 1f 01 0f 	mcall	800046d4 <main+0x570>
	sizeof(SD_MMC_SPI_GPIO_MAP) / sizeof(SD_MMC_SPI_GPIO_MAP[0]));

	// Initialize as master.
	spi_initMaster(SD_MMC_SPI, &spiOptions);
8000429c:	0e 9b       	mov	r11,r7
8000429e:	fe 7c 24 00 	mov	r12,-56320
800042a2:	f0 1f 01 0e 	mcall	800046d8 <main+0x574>

	// Set SPI selection mode: variable_ps, pcs_decode, delay.
	spi_selectionMode(SD_MMC_SPI, 0, 0, 0);
800042a6:	30 09       	mov	r9,0
800042a8:	12 9a       	mov	r10,r9
800042aa:	12 9b       	mov	r11,r9
800042ac:	fe 7c 24 00 	mov	r12,-56320
800042b0:	f0 1f 01 0b 	mcall	800046dc <main+0x578>

	// Enable SPI module.
	spi_enable(SD_MMC_SPI);
800042b4:	fe 7c 24 00 	mov	r12,-56320
800042b8:	f0 1f 01 0a 	mcall	800046e0 <main+0x57c>

	// Initialize SD/MMC driver with SPI clock (PBA).
	sd_mmc_spi_init(spiOptions, PBA_HZ);
800042bc:	20 4d       	sub	sp,16
800042be:	ee e8 00 00 	ld.d	r8,r7[0]
800042c2:	fa e9 00 00 	st.d	sp[0],r8
800042c6:	ee e8 00 08 	ld.d	r8,r7[8]
800042ca:	fa e9 00 08 	st.d	sp[8],r8
800042ce:	e0 6c 1b 00 	mov	r12,6912
800042d2:	ea 1c 00 b7 	orh	r12,0xb7
800042d6:	f0 1f 01 04 	mcall	800046e4 <main+0x580>
 
 uint8_t hayClave=0;
  uint32_t sector =10;
  char disp[50];
  char clave[7];
  usart_write_line(&AVR32_USART0,"Presione Left \n");
800042da:	fe fb 04 0e 	ld.w	r11,pc[1038]
800042de:	fe 7c 14 00 	mov	r12,-60416
800042e2:	f0 1f 01 03 	mcall	800046ec <main+0x588>
  usart_write_line(&AVR32_USART0,"Presione Right \n");
800042e6:	fe fb 04 0a 	ld.w	r11,pc[1034]
800042ea:	fe 7c 14 00 	mov	r12,-60416
800042ee:	f0 1f 01 00 	mcall	800046ec <main+0x588>
  usart_write_line(&AVR32_USART0,"Presione Enter \n");
800042f2:	fe fb 04 02 	ld.w	r11,pc[1026]
800042f6:	fe 7c 14 00 	mov	r12,-60416
800042fa:	f0 1f 00 fd 	mcall	800046ec <main+0x588>
800042fe:	30 a7       	mov	r7,10
80004300:	30 08       	mov	r8,0
80004302:	50 58       	stdsp	sp[0x14],r8
80004304:	2f cd       	sub	sp,-16
		   pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_USART_EXAMPLE);
		   //pdca_enable(PDCA_CHANNEL_USART_EXAMPLE);
		  
		  pdca_channel_usart =(volatile avr32_pdca_channel_t*) pdca_get_handler(PDCA_CHANNEL_USART_EXAMPLE); // get the correct PDCA channel pointer
		  pdca_channel_usart->cr = AVR32_PDCA_TEN_MASK; // Enable RX PDCA transfer first
		  end_of_transfer=0;
80004306:	fe f5 03 f2 	ld.w	r5,pc[1010]
		  
		  // Read the first sectors number 1, 2, 3 of the card
		  for(int j = 10; j <= 20; j++)
		  {
			  // Configure the PDCA channel: the address of memory ram_buffer to receive the data at sector address j
			  pdca_load_channel( AVR32_PDCA_CHANNEL_SPI_RX,
8000430a:	fe f0 03 f2 	ld.w	r0,pc[1010]
8000430e:	c0 28       	rjmp	80004312 <main+0x1ae>
  uint32_t sector =10;
  char disp[50];
  char clave[7];
  usart_write_line(&AVR32_USART0,"Presione Left \n");
  usart_write_line(&AVR32_USART0,"Presione Right \n");
  usart_write_line(&AVR32_USART0,"Presione Enter \n");
80004310:	40 07       	lddsp	r7,sp[0x0]
  while (1)
  {
	  if (debounce2(QT1081_TOUCH_SENSOR_LEFT))
80004312:	33 9c       	mov	r12,57
80004314:	f0 1f 00 fb 	mcall	80004700 <main+0x59c>
80004318:	c4 00       	breq	80004398 <main+0x234>
	  {
		  CLR_disp();
8000431a:	f0 1f 00 fb 	mcall	80004704 <main+0x5a0>
		  
		   pdca_load_channel( PDCA_CHANNEL_USART_EXAMPLE,
8000431e:	30 6a       	mov	r10,6
80004320:	fe fb 03 e8 	ld.w	r11,pc[1000]
80004324:	30 2c       	mov	r12,2
80004326:	f0 1f 00 fa 	mcall	8000470c <main+0x5a8>
		   &password[0],//RAM
		   6);
		   pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_USART_EXAMPLE);
8000432a:	30 2c       	mov	r12,2
8000432c:	f0 1f 00 f9 	mcall	80004710 <main+0x5ac>
		   //pdca_enable(PDCA_CHANNEL_USART_EXAMPLE);
		  
		  pdca_channel_usart =(volatile avr32_pdca_channel_t*) pdca_get_handler(PDCA_CHANNEL_USART_EXAMPLE); // get the correct PDCA channel pointer
80004330:	30 2c       	mov	r12,2
80004332:	f0 1f 00 f9 	mcall	80004714 <main+0x5b0>
80004336:	fe f8 03 e2 	ld.w	r8,pc[994]
8000433a:	91 0c       	st.w	r8[0x0],r12
		  pdca_channel_usart->cr = AVR32_PDCA_TEN_MASK; // Enable RX PDCA transfer first
8000433c:	30 18       	mov	r8,1
8000433e:	99 58       	st.w	r12[0x14],r8
		  end_of_transfer=0;
80004340:	30 08       	mov	r8,0
80004342:	8b 08       	st.w	r5[0x0],r8
		  et024006_PrintString("Recibiendo Clave :", (const unsigned char *)&FONT6x8, 80, 50, GREEN, -1);
80004344:	fe f6 03 d8 	ld.w	r6,pc[984]
80004348:	3f f8       	mov	r8,-1
8000434a:	1a d8       	st.w	--sp,r8
8000434c:	e0 68 07 e0 	mov	r8,2016
80004350:	33 29       	mov	r9,50
80004352:	35 0a       	mov	r10,80
80004354:	0c 9b       	mov	r11,r6
80004356:	fe fc 03 ca 	ld.w	r12,pc[970]
8000435a:	f0 1f 00 f3 	mcall	80004724 <main+0x5c0>
8000435e:	2f fd       	sub	sp,-4
		  while (!end_of_transfer)
80004360:	6a 08       	ld.w	r8,r5[0x0]
80004362:	58 08       	cp.w	r8,0
80004364:	cf e0       	breq	80004360 <main+0x1fc>
		  {
		  }
		  et024006_PrintString("******", (const unsigned char *)&FONT6x8, 220, 50, GREEN, -1);
80004366:	3f f4       	mov	r4,-1
80004368:	1a d4       	st.w	--sp,r4
8000436a:	e0 68 07 e0 	mov	r8,2016
8000436e:	33 29       	mov	r9,50
80004370:	e0 6a 00 dc 	mov	r10,220
80004374:	0c 9b       	mov	r11,r6
80004376:	fe fc 03 b2 	ld.w	r12,pc[946]
8000437a:	f0 1f 00 eb 	mcall	80004724 <main+0x5c0>
		  et024006_PrintString("Clave Recibida", (const unsigned char *)&FONT6x8, 80, 70, GREEN, -1);
8000437e:	1a d4       	st.w	--sp,r4
80004380:	e0 68 07 e0 	mov	r8,2016
80004384:	34 69       	mov	r9,70
80004386:	35 0a       	mov	r10,80
80004388:	0c 9b       	mov	r11,r6
8000438a:	fe fc 03 a2 	ld.w	r12,pc[930]
8000438e:	f0 1f 00 e6 	mcall	80004724 <main+0x5c0>
80004392:	30 19       	mov	r9,1
80004394:	50 39       	stdsp	sp[0xc],r9
80004396:	2f ed       	sub	sp,-8
		  hayClave=1;
		  
	  }
	  
	  if (debounce2(QT1081_TOUCH_SENSOR_RIGHT))
80004398:	33 8c       	mov	r12,56
8000439a:	f0 1f 00 da 	mcall	80004700 <main+0x59c>
8000439e:	c0 31       	brne	800043a4 <main+0x240>
800043a0:	50 07       	stdsp	sp[0x0],r7
800043a2:	c9 68       	rjmp	800044ce <main+0x36a>
	  {
		  CLR_disp();
800043a4:	f0 1f 00 d8 	mcall	80004704 <main+0x5a0>
		  
			sprintf(disp,"%u",sector);
800043a8:	1a d7       	st.w	--sp,r7
800043aa:	fe fb 03 86 	ld.w	r11,pc[902]
800043ae:	fa cc fd ec 	sub	r12,sp,-532
800043b2:	f0 1f 00 e1 	mcall	80004734 <main+0x5d0>
			end_of_transfer=0;
800043b6:	30 08       	mov	r8,0
800043b8:	8b 08       	st.w	r5[0x0],r8
			
			
				if (!hayClave)
800043ba:	2f fd       	sub	sp,-4
800043bc:	40 18       	lddsp	r8,sp[0x4]
800043be:	58 08       	cp.w	r8,0
800043c0:	c1 c1       	brne	800043f8 <main+0x294>
				{
					CLR_disp();
800043c2:	f0 1f 00 d1 	mcall	80004704 <main+0x5a0>
					et024006_PrintString(" ******ERROR no hay PASSWORD*******", (const unsigned char *)&FONT6x8, 80, 50, RED, -1);
800043c6:	fe f7 03 56 	ld.w	r7,pc[854]
800043ca:	3f f6       	mov	r6,-1
800043cc:	1a d6       	st.w	--sp,r6
800043ce:	e0 68 f8 00 	mov	r8,63488
800043d2:	33 29       	mov	r9,50
800043d4:	35 0a       	mov	r10,80
800043d6:	0e 9b       	mov	r11,r7
800043d8:	fe fc 03 60 	ld.w	r12,pc[864]
800043dc:	f0 1f 00 d2 	mcall	80004724 <main+0x5c0>
					et024006_PrintString(" ****** Resetee la EVK pls *******", (const unsigned char *)&FONT6x8, 80, 90, RED, -1);
800043e0:	1a d6       	st.w	--sp,r6
800043e2:	e0 68 f8 00 	mov	r8,63488
800043e6:	35 a9       	mov	r9,90
800043e8:	35 0a       	mov	r10,80
800043ea:	0e 9b       	mov	r11,r7
800043ec:	fe fc 03 50 	ld.w	r12,pc[848]
800043f0:	f0 1f 00 cd 	mcall	80004724 <main+0x5c0>
800043f4:	2f ed       	sub	sp,-8
800043f6:	c0 08       	rjmp	800043f6 <main+0x292>
					
				}
			
			hayClave=0;
				  
				  et024006_PrintString("Almacenando Clave", (const unsigned char *)&FONT6x8, 80, 50, GREEN, -1);
800043f8:	fe f6 03 24 	ld.w	r6,pc[804]
800043fc:	3f f4       	mov	r4,-1
800043fe:	1a d4       	st.w	--sp,r4
80004400:	e0 68 07 e0 	mov	r8,2016
80004404:	33 29       	mov	r9,50
80004406:	35 0a       	mov	r10,80
80004408:	0c 9b       	mov	r11,r6
8000440a:	fe fc 03 36 	ld.w	r12,pc[822]
8000440e:	f0 1f 00 c6 	mcall	80004724 <main+0x5c0>
				  et024006_PrintString(disp, (const unsigned char *)&FONT6x8, 80, 60, GREEN, -1);	  
80004412:	1a d4       	st.w	--sp,r4
80004414:	e0 68 07 e0 	mov	r8,2016
80004418:	33 c9       	mov	r9,60
8000441a:	35 0a       	mov	r10,80
8000441c:	0c 9b       	mov	r11,r6
8000441e:	fa cc fd e8 	sub	r12,sp,-536
80004422:	f0 1f 00 c1 	mcall	80004724 <main+0x5c0>
					 if (!sd_mmc_spi_mem_check() )
80004426:	f0 1f 00 c8 	mcall	80004744 <main+0x5e0>
8000442a:	2f ed       	sub	sp,-8
8000442c:	58 0c       	cp.w	r12,0
8000442e:	c1 91       	brne	80004460 <main+0x2fc>
					 {
						 CLR_disp();
80004430:	f0 1f 00 b5 	mcall	80004704 <main+0x5a0>
						 et024006_PrintString(" ******ERROR no hay SD*******", (const unsigned char *)&FONT6x8, 80, 50, RED, -1);
80004434:	1a d4       	st.w	--sp,r4
80004436:	e0 68 f8 00 	mov	r8,63488
8000443a:	33 29       	mov	r9,50
8000443c:	35 0a       	mov	r10,80
8000443e:	0c 9b       	mov	r11,r6
80004440:	fe fc 03 08 	ld.w	r12,pc[776]
80004444:	f0 1f 00 b8 	mcall	80004724 <main+0x5c0>
						 et024006_PrintString(" ****** Resetee la EVK pls*******", (const unsigned char *)&FONT6x8, 80, 90, RED, -1);
80004448:	1a d4       	st.w	--sp,r4
8000444a:	e0 68 f8 00 	mov	r8,63488
8000444e:	35 a9       	mov	r9,90
80004450:	35 0a       	mov	r10,80
80004452:	0c 9b       	mov	r11,r6
80004454:	fe fc 02 f8 	ld.w	r12,pc[760]
80004458:	f0 1f 00 b3 	mcall	80004724 <main+0x5c0>
8000445c:	2f ed       	sub	sp,-8
8000445e:	c0 08       	rjmp	8000445e <main+0x2fa>
						 while(1);
					 }
					 sd_mmc_spi_write_open(sector++);
80004460:	ee c9 ff ff 	sub	r9,r7,-1
80004464:	50 09       	stdsp	sp[0x0],r9
80004466:	0e 9c       	mov	r12,r7
80004468:	f0 1f 00 ba 	mcall	80004750 <main+0x5ec>
					  sd_mmc_spi_write_sector_from_ram(&password[0]);
8000446c:	fe fc 02 9c 	ld.w	r12,pc[668]
80004470:	f0 1f 00 b9 	mcall	80004754 <main+0x5f0>
					  sd_mmc_spi_write_close();
80004474:	f0 1f 00 b9 	mcall	80004758 <main+0x5f4>
				  
				  sd_mmc_spi_get_capacity();
80004478:	f0 1f 00 b9 	mcall	8000475c <main+0x5f8>
				       int cap=capacity>>20;
8000447c:	fe f8 02 e4 	ld.w	r8,pc[740]
80004480:	f0 ea 00 00 	ld.d	r10,r8[0]
				       sprintf(disp,"%d MB",cap);
80004484:	fa c7 fd f0 	sub	r7,sp,-528
80004488:	f4 08 16 14 	lsr	r8,r10,0x14
8000448c:	f1 eb 10 c8 	or	r8,r8,r11<<0xc
80004490:	1a d8       	st.w	--sp,r8
80004492:	fe fb 02 d2 	ld.w	r11,pc[722]
80004496:	0e 9c       	mov	r12,r7
80004498:	f0 1f 00 a7 	mcall	80004734 <main+0x5d0>
				       et024006_PrintString(disp,(const unsigned char*)&FONT8x8,80,70,BLUE,-1);
8000449c:	3f f8       	mov	r8,-1
8000449e:	1a d8       	st.w	--sp,r8
800044a0:	31 f8       	mov	r8,31
800044a2:	34 69       	mov	r9,70
800044a4:	35 0a       	mov	r10,80
800044a6:	fe fb 02 c2 	ld.w	r11,pc[706]
800044aa:	0e 9c       	mov	r12,r7
800044ac:	f0 1f 00 9e 	mcall	80004724 <main+0x5c0>
				  if (sector>20)
800044b0:	2f ed       	sub	sp,-8
800044b2:	40 08       	lddsp	r8,sp[0x0]
800044b4:	59 48       	cp.w	r8,20
800044b6:	f9 b9 0b 0a 	movhi	r9,10
800044ba:	fb f9 ba 00 	st.whi	sp[0x0],r9
800044be:	f9 b8 0b 00 	movhi	r8,0
800044c2:	fb f8 ba 01 	st.whi	sp[0x4],r8
800044c6:	f9 b9 08 00 	movls	r9,0
800044ca:	fb f9 8a 01 	st.wls	sp[0x4],r9
					  sector=10;
				  }
			 
	  }
	  
	  if (debounce2(QT1081_TOUCH_SENSOR_ENTER))
800044ce:	33 ac       	mov	r12,58
800044d0:	f0 1f 00 8c 	mcall	80004700 <main+0x59c>
800044d4:	e0 80 00 8c 	breq	800045ec <main+0x488>
	  {
		  CLR_disp();
800044d8:	f0 1f 00 8b 	mcall	80004704 <main+0x5a0>
		  et024006_PrintString("Claves", (const unsigned char *)&FONT6x8, 80, 50, GREEN, -1);
800044dc:	3f f8       	mov	r8,-1
800044de:	1a d8       	st.w	--sp,r8
800044e0:	e0 68 07 e0 	mov	r8,2016
800044e4:	33 29       	mov	r9,50
800044e6:	35 0a       	mov	r10,80
800044e8:	fe fb 02 34 	ld.w	r11,pc[564]
800044ec:	fe fc 02 80 	ld.w	r12,pc[640]
800044f0:	f0 1f 00 8d 	mcall	80004724 <main+0x5c0>
800044f4:	e0 64 00 8c 	mov	r4,140
800044f8:	30 a6       	mov	r6,10
800044fa:	2f fd       	sub	sp,-4
		  
		  // Read the first sectors number 1, 2, 3 of the card
		  for(int j = 10; j <= 20; j++)
		  {
			  // Configure the PDCA channel: the address of memory ram_buffer to receive the data at sector address j
			  pdca_load_channel( AVR32_PDCA_CHANNEL_SPI_RX,
800044fc:	e0 62 02 00 	mov	r2,512
80004500:	30 03       	mov	r3,0
			  &ram_buffer,//RAM
			  512);

			  pdca_load_channel( AVR32_PDCA_CHANNEL_SPI_TX,
80004502:	30 11       	mov	r1,1
		  
		  // Read the first sectors number 1, 2, 3 of the card
		  for(int j = 10; j <= 20; j++)
		  {
			  // Configure the PDCA channel: the address of memory ram_buffer to receive the data at sector address j
			  pdca_load_channel( AVR32_PDCA_CHANNEL_SPI_RX,
80004504:	04 9a       	mov	r10,r2
80004506:	00 9b       	mov	r11,r0
80004508:	06 9c       	mov	r12,r3
8000450a:	f0 1f 00 81 	mcall	8000470c <main+0x5a8>
			  &ram_buffer,//RAM
			  512);

			  pdca_load_channel( AVR32_PDCA_CHANNEL_SPI_TX,
8000450e:	04 9a       	mov	r10,r2
80004510:	fe fb 02 60 	ld.w	r11,pc[608]
80004514:	02 9c       	mov	r12,r1
80004516:	f0 1f 00 7e 	mcall	8000470c <main+0x5a8>
			  (void *)&dummy_data,
			  512); //send dummy to activate the clock

			  end_of_transfer = 0;
8000451a:	8b 03       	st.w	r5[0x0],r3
			  // open sector number j
			  if(sd_mmc_spi_read_open_PDCA (j))
8000451c:	0c 9c       	mov	r12,r6
8000451e:	f0 1f 00 96 	mcall	80004774 <main+0x610>
80004522:	c6 10       	breq	800045e4 <main+0x480>
			  {
				  //spi_write(SD_MMC_SPI,0xFF); // Write a first dummy data to synchronize transfer
				  pdca_enable_interrupt_transfer_complete(AVR32_PDCA_CHANNEL_SPI_RX);
80004524:	06 9c       	mov	r12,r3
80004526:	f0 1f 00 7b 	mcall	80004710 <main+0x5ac>
				  pdca_channelrx =(volatile avr32_pdca_channel_t*) pdca_get_handler(AVR32_PDCA_CHANNEL_SPI_RX); // get the correct PDCA channel pointer
8000452a:	06 9c       	mov	r12,r3
8000452c:	f0 1f 00 7a 	mcall	80004714 <main+0x5b0>
80004530:	fe f8 02 48 	ld.w	r8,pc[584]
80004534:	91 0c       	st.w	r8[0x0],r12
				  pdca_channeltx =(volatile avr32_pdca_channel_t*) pdca_get_handler(AVR32_PDCA_CHANNEL_SPI_TX); // get the correct PDCA channel pointer
80004536:	02 9c       	mov	r12,r1
80004538:	f0 1f 00 77 	mcall	80004714 <main+0x5b0>
8000453c:	fe f9 02 40 	ld.w	r9,pc[576]
80004540:	93 0c       	st.w	r9[0x0],r12
				  pdca_channelrx->cr = AVR32_PDCA_TEN_MASK; // Enable RX PDCA transfer first
80004542:	fe f9 02 36 	ld.w	r9,pc[566]
80004546:	72 08       	ld.w	r8,r9[0x0]
80004548:	91 51       	st.w	r8[0x14],r1
				  pdca_channeltx->cr = AVR32_PDCA_TEN_MASK; // and TX PDCA transfer
8000454a:	fe f9 02 32 	ld.w	r9,pc[562]
8000454e:	72 08       	ld.w	r8,r9[0x0]
80004550:	91 51       	st.w	r8[0x14],r1

				  while(!end_of_transfer);
80004552:	6a 08       	ld.w	r8,r5[0x0]
80004554:	58 08       	cp.w	r8,0
80004556:	cf e0       	breq	80004552 <main+0x3ee>
					  getClave(&clave[0]);
80004558:	fa cc fd f8 	sub	r12,sp,-520
8000455c:	f0 1f 00 89 	mcall	80004780 <main+0x61c>
					  if (clave[0]==0x00 && j==10)
80004560:	30 08       	mov	r8,0
80004562:	fb 39 02 08 	ld.ub	r9,sp[520]
80004566:	f0 09 18 00 	cp.b	r9,r8
8000456a:	5f 0a       	sreq	r10
8000456c:	58 a6       	cp.w	r6,10
8000456e:	5f 09       	sreq	r9
80004570:	f5 e9 00 09 	and	r9,r10,r9
80004574:	f0 09 18 00 	cp.b	r9,r8
80004578:	c1 80       	breq	800045a8 <main+0x444>
					  {
						  CLR_disp();
8000457a:	f0 1f 00 63 	mcall	80004704 <main+0x5a0>
						  et024006_PrintString(" ******ERROR no hay claves en la SD*******", (const unsigned char *)&FONT6x8, 80, 50, RED, -1);
8000457e:	3f f7       	mov	r7,-1
80004580:	1a d7       	st.w	--sp,r7
80004582:	e0 68 f8 00 	mov	r8,63488
80004586:	33 29       	mov	r9,50
80004588:	35 0a       	mov	r10,80
8000458a:	4e 5b       	lddpc	r11,8000471c <main+0x5b8>
8000458c:	4f ec       	lddpc	r12,80004784 <main+0x620>
8000458e:	f0 1f 00 66 	mcall	80004724 <main+0x5c0>
						  et024006_PrintString(" ****** Resetee la EVK pls *******", (const unsigned char *)&FONT6x8, 80, 90, RED, -1);
80004592:	1a d7       	st.w	--sp,r7
80004594:	e0 68 f8 00 	mov	r8,63488
80004598:	35 a9       	mov	r9,90
8000459a:	35 0a       	mov	r10,80
8000459c:	4e 0b       	lddpc	r11,8000471c <main+0x5b8>
8000459e:	4e 8c       	lddpc	r12,8000473c <main+0x5d8>
800045a0:	f0 1f 00 61 	mcall	80004724 <main+0x5c0>
800045a4:	2f ed       	sub	sp,-8
800045a6:	c0 08       	rjmp	800045a6 <main+0x442>
						  while(1);
					  }
					  et024006_PrintString(clave, (const unsigned char *)&FONT6x8, 80, 60+j*8, GREEN, -1);
800045a8:	3f f8       	mov	r8,-1
800045aa:	1a d8       	st.w	--sp,r8
800045ac:	e0 68 07 e0 	mov	r8,2016
800045b0:	08 99       	mov	r9,r4
800045b2:	35 0a       	mov	r10,80
800045b4:	4d ab       	lddpc	r11,8000471c <main+0x5b8>
800045b6:	fa cc fd f4 	sub	r12,sp,-524
800045ba:	f0 1f 00 5b 	mcall	80004724 <main+0x5c0>
					  sprintf(disp,"%u",j);
800045be:	fa c7 fd ec 	sub	r7,sp,-532
800045c2:	1a d6       	st.w	--sp,r6
800045c4:	4d bb       	lddpc	r11,80004730 <main+0x5cc>
800045c6:	0e 9c       	mov	r12,r7
800045c8:	f0 1f 00 5b 	mcall	80004734 <main+0x5d0>
					  et024006_PrintString(disp, (const unsigned char *)&FONT6x8, 130, 60+j*8, GREEN, -1);
800045cc:	3f f9       	mov	r9,-1
800045ce:	1a d9       	st.w	--sp,r9
800045d0:	e0 68 07 e0 	mov	r8,2016
800045d4:	08 99       	mov	r9,r4
800045d6:	e0 6a 00 82 	mov	r10,130
800045da:	4d 1b       	lddpc	r11,8000471c <main+0x5b8>
800045dc:	0e 9c       	mov	r12,r7
800045de:	f0 1f 00 52 	mcall	80004724 <main+0x5c0>
800045e2:	2f dd       	sub	sp,-12
		  et024006_PrintString("Claves", (const unsigned char *)&FONT6x8, 80, 50, GREEN, -1);
		  
		 
		  
		  // Read the first sectors number 1, 2, 3 of the card
		  for(int j = 10; j <= 20; j++)
800045e4:	2f f6       	sub	r6,-1
800045e6:	2f 84       	sub	r4,-8
800045e8:	59 56       	cp.w	r6,21
800045ea:	c8 d1       	brne	80004504 <main+0x3a0>
		  
			}
	  }
	  
	  
	  if (debounce2(QT1081_TOUCH_SENSOR_DOWN))
800045ec:	33 7c       	mov	r12,55
800045ee:	f0 1f 00 45 	mcall	80004700 <main+0x59c>
800045f2:	fe 90 fe 8f 	breq	80004310 <main+0x1ac>
	  {
		  uint32_t sector2=10;
		  char borrar[512]={0};
800045f6:	e0 6a 02 00 	mov	r10,512
800045fa:	30 0b       	mov	r11,0
800045fc:	fa cc ff f8 	sub	r12,sp,-8
80004600:	f0 1f 00 62 	mcall	80004788 <main+0x624>
		  if (!sd_mmc_spi_mem_check() )
80004604:	f0 1f 00 50 	mcall	80004744 <main+0x5e0>
80004608:	c1 91       	brne	8000463a <main+0x4d6>
		  {
			  CLR_disp();
8000460a:	f0 1f 00 3f 	mcall	80004704 <main+0x5a0>
			  et024006_PrintString(" ******ERROR no hay SD*******", (const unsigned char *)&FONT6x8, 80, 50, RED, -1);
8000460e:	4c 47       	lddpc	r7,8000471c <main+0x5b8>
80004610:	3f f6       	mov	r6,-1
80004612:	1a d6       	st.w	--sp,r6
80004614:	e0 68 f8 00 	mov	r8,63488
80004618:	33 29       	mov	r9,50
8000461a:	35 0a       	mov	r10,80
8000461c:	0e 9b       	mov	r11,r7
8000461e:	4c bc       	lddpc	r12,80004748 <main+0x5e4>
80004620:	f0 1f 00 41 	mcall	80004724 <main+0x5c0>
			  et024006_PrintString(" ****** Resetee la EVK pls*******", (const unsigned char *)&FONT6x8, 80, 90, RED, -1);
80004624:	1a d6       	st.w	--sp,r6
80004626:	e0 68 f8 00 	mov	r8,63488
8000462a:	35 a9       	mov	r9,90
8000462c:	35 0a       	mov	r10,80
8000462e:	0e 9b       	mov	r11,r7
80004630:	4c 7c       	lddpc	r12,8000474c <main+0x5e8>
80004632:	f0 1f 00 3d 	mcall	80004724 <main+0x5c0>
80004636:	2f ed       	sub	sp,-8
80004638:	c0 08       	rjmp	80004638 <main+0x4d4>
8000463a:	30 a7       	mov	r7,10
			  while(1);
		  }
		  for (; sector2<=20; sector2++)
		  {
			  sd_mmc_spi_write_open(sector2);
			  sd_mmc_spi_write_sector_from_ram(&borrar[0]);
8000463c:	fa c6 ff f8 	sub	r6,sp,-8
			  et024006_PrintString(" ****** Resetee la EVK pls*******", (const unsigned char *)&FONT6x8, 80, 90, RED, -1);
			  while(1);
		  }
		  for (; sector2<=20; sector2++)
		  {
			  sd_mmc_spi_write_open(sector2);
80004640:	0e 9c       	mov	r12,r7
80004642:	f0 1f 00 44 	mcall	80004750 <main+0x5ec>
			  sd_mmc_spi_write_sector_from_ram(&borrar[0]);
80004646:	0c 9c       	mov	r12,r6
80004648:	f0 1f 00 43 	mcall	80004754 <main+0x5f0>
			  sd_mmc_spi_write_close();
8000464c:	f0 1f 00 43 	mcall	80004758 <main+0x5f4>
			  CLR_disp();
			  et024006_PrintString(" ******ERROR no hay SD*******", (const unsigned char *)&FONT6x8, 80, 50, RED, -1);
			  et024006_PrintString(" ****** Resetee la EVK pls*******", (const unsigned char *)&FONT6x8, 80, 90, RED, -1);
			  while(1);
		  }
		  for (; sector2<=20; sector2++)
80004650:	2f f7       	sub	r7,-1
80004652:	59 57       	cp.w	r7,21
80004654:	cf 61       	brne	80004640 <main+0x4dc>
			  sd_mmc_spi_write_sector_from_ram(&borrar[0]);
			  sd_mmc_spi_write_close();
		  }
		  
		  
		  CLR_disp();
80004656:	f0 1f 00 2c 	mcall	80004704 <main+0x5a0>
		  et024006_PrintString(" ****** SD CARD Borrada*******", (const unsigned char *)&FONT6x8, 80, 50, RED, -1);
8000465a:	3f f8       	mov	r8,-1
8000465c:	1a d8       	st.w	--sp,r8
8000465e:	e0 68 f8 00 	mov	r8,63488
80004662:	33 29       	mov	r9,50
80004664:	35 0a       	mov	r10,80
80004666:	4a eb       	lddpc	r11,8000471c <main+0x5b8>
80004668:	4c 9c       	lddpc	r12,8000478c <main+0x628>
8000466a:	f0 1f 00 2f 	mcall	80004724 <main+0x5c0>
8000466e:	30 a7       	mov	r7,10
80004670:	2f fd       	sub	sp,-4
80004672:	fe 9f fe 50 	bral	80004312 <main+0x1ae>
80004676:	00 00       	add	r0,r0
80004678:	80 00       	ld.sh	r0,r0[0x0]
8000467a:	38 40       	mov	r0,-124
8000467c:	80 00       	ld.sh	r0,r0[0x0]
8000467e:	34 fc       	mov	r12,79
80004680:	80 00       	ld.sh	r0,r0[0x0]
80004682:	23 d4       	sub	r4,61
80004684:	80 00       	ld.sh	r0,r0[0x0]
80004686:	38 cc       	mov	r12,-116
80004688:	00 00       	add	r0,r0
8000468a:	00 08       	add	r8,r0
8000468c:	80 00       	ld.sh	r0,r0[0x0]
8000468e:	38 5c       	mov	r12,-123
80004690:	80 00       	ld.sh	r0,r0[0x0]
80004692:	38 92       	mov	r2,-119
80004694:	80 00       	ld.sh	r0,r0[0x0]
80004696:	23 24       	sub	r4,50
80004698:	80 00       	ld.sh	r0,r0[0x0]
8000469a:	36 00       	mov	r0,96
8000469c:	80 00       	ld.sh	r0,r0[0x0]
8000469e:	47 90       	lddsp	r0,sp[0x1e4]
800046a0:	80 00       	ld.sh	r0,r0[0x0]
800046a2:	35 80       	mov	r0,88
800046a4:	80 00       	ld.sh	r0,r0[0x0]
800046a6:	3f ec       	mov	r12,-2
800046a8:	80 00       	ld.sh	r0,r0[0x0]
800046aa:	3f 38       	mov	r8,-13
800046ac:	00 00       	add	r0,r0
800046ae:	00 28       	rsub	r8,r0
800046b0:	80 00       	ld.sh	r0,r0[0x0]
800046b2:	ac f0       	st.b	r6[0x7],r0
800046b4:	80 00       	ld.sh	r0,r0[0x0]
800046b6:	3b 02       	mov	r2,-80
800046b8:	80 00       	ld.sh	r0,r0[0x0]
800046ba:	3b c2       	mov	r2,-68
800046bc:	80 00       	ld.sh	r0,r0[0x0]
800046be:	ac ec       	st.b	r6[0x6],r12
800046c0:	80 00       	ld.sh	r0,r0[0x0]
800046c2:	3b f6       	mov	r6,-65
800046c4:	80 00       	ld.sh	r0,r0[0x0]
800046c6:	3b 9e       	mov	lr,-71
800046c8:	80 00       	ld.sh	r0,r0[0x0]
800046ca:	38 a4       	mov	r4,-118
800046cc:	80 00       	ld.sh	r0,r0[0x0]
800046ce:	ab 74       	lsl	r4,0xb
800046d0:	80 00       	ld.sh	r0,r0[0x0]
800046d2:	ac f8       	st.b	r6[0x7],r8
800046d4:	80 00       	ld.sh	r0,r0[0x0]
800046d6:	34 cc       	mov	r12,76
800046d8:	80 00       	ld.sh	r0,r0[0x0]
800046da:	39 32       	mov	r2,-109
800046dc:	80 00       	ld.sh	r0,r0[0x0]
800046de:	39 6a       	mov	r10,-106
800046e0:	80 00       	ld.sh	r0,r0[0x0]
800046e2:	3a c0       	mov	r0,-84
800046e4:	80 00       	ld.sh	r0,r0[0x0]
800046e6:	33 28       	mov	r8,50
800046e8:	80 00       	ld.sh	r0,r0[0x0]
800046ea:	ab 90       	lsr	r0,0xb
800046ec:	80 00       	ld.sh	r0,r0[0x0]
800046ee:	3d 98       	mov	r8,-39
800046f0:	80 00       	ld.sh	r0,r0[0x0]
800046f2:	ab a0       	sbr	r0,0xa
800046f4:	80 00       	ld.sh	r0,r0[0x0]
800046f6:	ab b4       	sbr	r4,0xb
800046f8:	00 00       	add	r0,r0
800046fa:	06 58       	eor	r8,r3
800046fc:	00 00       	add	r0,r0
800046fe:	08 dc       	st.w	--r4,r12
80004700:	80 00       	ld.sh	r0,r0[0x0]
80004702:	40 b8       	lddsp	r8,sp[0x2c]
80004704:	80 00       	ld.sh	r0,r0[0x0]
80004706:	41 48       	lddsp	r8,sp[0x50]
80004708:	00 00       	add	r0,r0
8000470a:	08 c8       	st.b	r4++,r8
8000470c:	80 00       	ld.sh	r0,r0[0x0]
8000470e:	37 00       	mov	r0,112
80004710:	80 00       	ld.sh	r0,r0[0x0]
80004712:	36 b0       	mov	r0,107
80004714:	80 00       	ld.sh	r0,r0[0x0]
80004716:	36 8c       	mov	r12,104
80004718:	00 00       	add	r0,r0
8000471a:	08 d0       	st.w	--r4,r0
8000471c:	80 00       	ld.sh	r0,r0[0x0]
8000471e:	a7 08       	ld.d	r8,r3
80004720:	80 00       	ld.sh	r0,r0[0x0]
80004722:	ab c8       	cbr	r8,0xa
80004724:	80 00       	ld.sh	r0,r0[0x0]
80004726:	20 a8       	sub	r8,10
80004728:	80 00       	ld.sh	r0,r0[0x0]
8000472a:	ac 30       	st.h	r6[0x6],r0
8000472c:	80 00       	ld.sh	r0,r0[0x0]
8000472e:	ab dc       	cbr	r12,0xb
80004730:	80 00       	ld.sh	r0,r0[0x0]
80004732:	ab ec       	*unknown*
80004734:	80 00       	ld.sh	r0,r0[0x0]
80004736:	51 7c       	stdsp	sp[0x5c],r12
80004738:	80 00       	ld.sh	r0,r0[0x0]
8000473a:	ab f0       	*unknown*
8000473c:	80 00       	ld.sh	r0,r0[0x0]
8000473e:	ac 14       	st.h	r6[0x2],r4
80004740:	80 00       	ld.sh	r0,r0[0x0]
80004742:	ac 38       	st.h	r6[0x6],r8
80004744:	80 00       	ld.sh	r0,r0[0x0]
80004746:	33 00       	mov	r0,48
80004748:	80 00       	ld.sh	r0,r0[0x0]
8000474a:	ac 4c       	st.h	r6[0x8],r12
8000474c:	80 00       	ld.sh	r0,r0[0x0]
8000474e:	ac 6c       	st.h	r6[0xc],r12
80004750:	80 00       	ld.sh	r0,r0[0x0]
80004752:	2a 6c       	sub	r12,-90
80004754:	80 00       	ld.sh	r0,r0[0x0]
80004756:	2c 08       	sub	r8,-64
80004758:	80 00       	ld.sh	r0,r0[0x0]
8000475a:	29 94       	sub	r4,-103
8000475c:	80 00       	ld.sh	r0,r0[0x0]
8000475e:	28 78       	sub	r8,-121
80004760:	00 00       	add	r0,r0
80004762:	08 a0       	st.w	r4++,r0
80004764:	80 00       	ld.sh	r0,r0[0x0]
80004766:	ac 90       	st.b	r6[0x1],r0
80004768:	80 00       	ld.sh	r0,r0[0x0]
8000476a:	a4 00       	st.h	r2[0x0],r0
8000476c:	80 00       	ld.sh	r0,r0[0x0]
8000476e:	ac 98       	st.b	r6[0x1],r8
80004770:	80 00       	ld.sh	r0,r0[0x0]
80004772:	ad 18       	ld.d	r8,--r6
80004774:	80 00       	ld.sh	r0,r0[0x0]
80004776:	2d 54       	sub	r4,-43
80004778:	00 00       	add	r0,r0
8000477a:	08 d8       	st.w	--r4,r8
8000477c:	00 00       	add	r0,r0
8000477e:	08 d4       	st.w	--r4,r4
80004780:	80 00       	ld.sh	r0,r0[0x0]
80004782:	3e f4       	mov	r4,-17
80004784:	80 00       	ld.sh	r0,r0[0x0]
80004786:	ac a0       	st.b	r6[0x2],r0
80004788:	80 00       	ld.sh	r0,r0[0x0]
8000478a:	51 6e       	stdsp	sp[0x58],lr
8000478c:	80 00       	ld.sh	r0,r0[0x0]
8000478e:	ac cc       	st.b	r6[0x4],r12

80004790 <tc_irq>:
	
} 
*/
__attribute__((__interrupt__))
static void tc_irq(void)
{
80004790:	eb cd 40 80 	pushm	r7,lr
  // Increment the ms seconds counter
  tc_tick++;
80004794:	49 e7       	lddpc	r7,8000480c <tc_irq+0x7c>
80004796:	6e 08       	ld.w	r8,r7[0x0]
80004798:	2f f8       	sub	r8,-1
8000479a:	8f 08       	st.w	r7[0x0],r8

  // Clear the interrupt flag. This is a side effect of reading the TC SR.
  tc_read_sr(EXAMPLE_TC, TC_CHANNEL);
8000479c:	30 0b       	mov	r11,0
8000479e:	fe 7c 38 00 	mov	r12,-51200
800047a2:	f0 1f 00 1c 	mcall	80004810 <tc_irq+0x80>

  // Toggle a GPIO pin (this pin is used as a regular GPIO pin).
  if (tc_tick>=1000)
800047a6:	6e 08       	ld.w	r8,r7[0x0]
800047a8:	e0 48 03 e7 	cp.w	r8,999
800047ac:	e0 88 00 2c 	brls	80004804 <tc_irq+0x74>
  {		
	   gpio_tgl_gpio_pin(LED0_GPIO);
800047b0:	33 bc       	mov	r12,59
800047b2:	f0 1f 00 19 	mcall	80004814 <tc_irq+0x84>
		  tc_tick =0;
800047b6:	30 09       	mov	r9,0
800047b8:	8f 09       	st.w	r7[0x0],r9
		  segundos++;
800047ba:	49 88       	lddpc	r8,80004818 <tc_irq+0x88>
800047bc:	70 09       	ld.w	r9,r8[0x0]
800047be:	2f f9       	sub	r9,-1
800047c0:	91 09       	st.w	r8[0x0],r9
		  if (segundos>=60)
800047c2:	70 08       	ld.w	r8,r8[0x0]
800047c4:	e0 48 00 3b 	cp.w	r8,59
800047c8:	e0 8a 00 1e 	brle	80004804 <tc_irq+0x74>
		  {
			  segundos=0;
800047cc:	30 09       	mov	r9,0
800047ce:	49 38       	lddpc	r8,80004818 <tc_irq+0x88>
800047d0:	91 09       	st.w	r8[0x0],r9
			  minutos++;
800047d2:	49 38       	lddpc	r8,8000481c <tc_irq+0x8c>
800047d4:	70 0a       	ld.w	r10,r8[0x0]
800047d6:	2f fa       	sub	r10,-1
800047d8:	91 0a       	st.w	r8[0x0],r10
			  gana1=0;
800047da:	49 2a       	lddpc	r10,80004820 <tc_irq+0x90>
800047dc:	95 09       	st.w	r10[0x0],r9
			  if (minutos>=60)
800047de:	70 08       	ld.w	r8,r8[0x0]
800047e0:	e0 48 00 3b 	cp.w	r8,59
800047e4:	e0 8a 00 10 	brle	80004804 <tc_irq+0x74>
			  {
				  minutos=0;
800047e8:	48 d8       	lddpc	r8,8000481c <tc_irq+0x8c>
800047ea:	91 09       	st.w	r8[0x0],r9
				  horas++;
800047ec:	48 e8       	lddpc	r8,80004824 <tc_irq+0x94>
800047ee:	70 0a       	ld.w	r10,r8[0x0]
800047f0:	2f fa       	sub	r10,-1
800047f2:	91 0a       	st.w	r8[0x0],r10
				  gana2=0;
800047f4:	48 da       	lddpc	r10,80004828 <tc_irq+0x98>
800047f6:	95 09       	st.w	r10[0x0],r9
				  if (horas>=24)
800047f8:	70 08       	ld.w	r8,r8[0x0]
800047fa:	59 78       	cp.w	r8,23
800047fc:	e0 8a 00 04 	brle	80004804 <tc_irq+0x74>
				  {
					  horas=0;
80004800:	48 98       	lddpc	r8,80004824 <tc_irq+0x94>
80004802:	91 09       	st.w	r8[0x0],r9
		  }  
	 
  }
  

}
80004804:	e3 cd 40 80 	ldm	sp++,r7,lr
80004808:	d6 03       	rete
8000480a:	00 00       	add	r0,r0
8000480c:	00 00       	add	r0,r0
8000480e:	06 5c       	eor	r12,r3
80004810:	80 00       	ld.sh	r0,r0[0x0]
80004812:	3b b0       	mov	r0,-69
80004814:	80 00       	ld.sh	r0,r0[0x0]
80004816:	35 62       	mov	r2,86
80004818:	00 00       	add	r0,r0
8000481a:	06 60       	and	r0,r3
8000481c:	00 00       	add	r0,r0
8000481e:	06 50       	eor	r0,r3
80004820:	00 00       	add	r0,r0
80004822:	00 2c       	rsub	r12,r0
80004824:	00 00       	add	r0,r0
80004826:	06 54       	eor	r4,r3
80004828:	00 00       	add	r0,r0
8000482a:	00 30       	cp.w	r0,r0

8000482c <__avr32_f64_mul>:
8000482c:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
80004830:	e0 80 00 dc 	breq	800049e8 <__avr32_f64_mul_op1_zero>
80004834:	d4 21       	pushm	r4-r7,lr
80004836:	f7 e9 20 0e 	eor	lr,r11,r9
8000483a:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000483e:	30 15       	mov	r5,1
80004840:	c4 30       	breq	800048c6 <__avr32_f64_mul_op1_subnormal>
80004842:	ab 6b       	lsl	r11,0xa
80004844:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80004848:	ab 6a       	lsl	r10,0xa
8000484a:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
8000484e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80004852:	c5 c0       	breq	8000490a <__avr32_f64_mul_op2_subnormal>
80004854:	a1 78       	lsl	r8,0x1
80004856:	5c f9       	rol	r9
80004858:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
8000485c:	e0 47 07 ff 	cp.w	r7,2047
80004860:	c7 70       	breq	8000494e <__avr32_f64_mul_op_nan_or_inf>
80004862:	e0 46 07 ff 	cp.w	r6,2047
80004866:	c7 40       	breq	8000494e <__avr32_f64_mul_op_nan_or_inf>
80004868:	ee 06 00 0c 	add	r12,r7,r6
8000486c:	e0 2c 03 fe 	sub	r12,1022
80004870:	f6 08 06 44 	mulu.d	r4,r11,r8
80004874:	f4 09 07 44 	macu.d	r4,r10,r9
80004878:	f4 08 06 46 	mulu.d	r6,r10,r8
8000487c:	f6 09 06 4a 	mulu.d	r10,r11,r9
80004880:	08 07       	add	r7,r4
80004882:	f4 05 00 4a 	adc	r10,r10,r5
80004886:	5c 0b       	acr	r11
80004888:	ed bb 00 14 	bld	r11,0x14
8000488c:	c0 50       	breq	80004896 <__avr32_f64_mul+0x6a>
8000488e:	a1 77       	lsl	r7,0x1
80004890:	5c fa       	rol	r10
80004892:	5c fb       	rol	r11
80004894:	20 1c       	sub	r12,1
80004896:	58 0c       	cp.w	r12,0
80004898:	e0 8a 00 6f 	brle	80004976 <__avr32_f64_mul_res_subnormal>
8000489c:	e0 4c 07 ff 	cp.w	r12,2047
800048a0:	e0 84 00 9c 	brge	800049d8 <__avr32_f64_mul_res_inf>
800048a4:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
800048a8:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
800048ac:	ef e6 12 17 	or	r7,r7,r6>>0x1
800048b0:	ee 17 80 00 	eorh	r7,0x8000
800048b4:	f1 b7 04 20 	satu	r7,0x1
800048b8:	0e 0a       	add	r10,r7
800048ba:	5c 0b       	acr	r11
800048bc:	ed be 00 1f 	bld	lr,0x1f
800048c0:	ef bb 00 1f 	bst	r11,0x1f
800048c4:	d8 22       	popm	r4-r7,pc

800048c6 <__avr32_f64_mul_op1_subnormal>:
800048c6:	e4 1b 00 0f 	andh	r11,0xf
800048ca:	f4 0c 12 00 	clz	r12,r10
800048ce:	f6 06 12 00 	clz	r6,r11
800048d2:	f7 bc 03 e1 	sublo	r12,-31
800048d6:	f8 06 17 30 	movlo	r6,r12
800048da:	f7 b6 02 01 	subhs	r6,1
800048de:	e0 46 00 20 	cp.w	r6,32
800048e2:	c0 d4       	brge	800048fc <__avr32_f64_mul_op1_subnormal+0x36>
800048e4:	ec 0c 11 20 	rsub	r12,r6,32
800048e8:	f6 06 09 4b 	lsl	r11,r11,r6
800048ec:	f4 0c 0a 4c 	lsr	r12,r10,r12
800048f0:	18 4b       	or	r11,r12
800048f2:	f4 06 09 4a 	lsl	r10,r10,r6
800048f6:	20 b6       	sub	r6,11
800048f8:	0c 17       	sub	r7,r6
800048fa:	ca ab       	rjmp	8000484e <__avr32_f64_mul+0x22>
800048fc:	f4 06 09 4b 	lsl	r11,r10,r6
80004900:	c6 40       	breq	800049c8 <__avr32_f64_mul_res_zero>
80004902:	30 0a       	mov	r10,0
80004904:	20 b6       	sub	r6,11
80004906:	0c 17       	sub	r7,r6
80004908:	ca 3b       	rjmp	8000484e <__avr32_f64_mul+0x22>

8000490a <__avr32_f64_mul_op2_subnormal>:
8000490a:	e4 19 00 0f 	andh	r9,0xf
8000490e:	f0 0c 12 00 	clz	r12,r8
80004912:	f2 05 12 00 	clz	r5,r9
80004916:	f7 bc 03 ea 	sublo	r12,-22
8000491a:	f8 05 17 30 	movlo	r5,r12
8000491e:	f7 b5 02 0a 	subhs	r5,10
80004922:	e0 45 00 20 	cp.w	r5,32
80004926:	c0 d4       	brge	80004940 <__avr32_f64_mul_op2_subnormal+0x36>
80004928:	ea 0c 11 20 	rsub	r12,r5,32
8000492c:	f2 05 09 49 	lsl	r9,r9,r5
80004930:	f0 0c 0a 4c 	lsr	r12,r8,r12
80004934:	18 49       	or	r9,r12
80004936:	f0 05 09 48 	lsl	r8,r8,r5
8000493a:	20 25       	sub	r5,2
8000493c:	0a 16       	sub	r6,r5
8000493e:	c8 fb       	rjmp	8000485c <__avr32_f64_mul+0x30>
80004940:	f0 05 09 49 	lsl	r9,r8,r5
80004944:	c4 20       	breq	800049c8 <__avr32_f64_mul_res_zero>
80004946:	30 08       	mov	r8,0
80004948:	20 25       	sub	r5,2
8000494a:	0a 16       	sub	r6,r5
8000494c:	c8 8b       	rjmp	8000485c <__avr32_f64_mul+0x30>

8000494e <__avr32_f64_mul_op_nan_or_inf>:
8000494e:	e4 19 00 0f 	andh	r9,0xf
80004952:	e4 1b 00 0f 	andh	r11,0xf
80004956:	14 4b       	or	r11,r10
80004958:	10 49       	or	r9,r8
8000495a:	e0 47 07 ff 	cp.w	r7,2047
8000495e:	c0 91       	brne	80004970 <__avr32_f64_mul_op1_not_naninf>
80004960:	58 0b       	cp.w	r11,0
80004962:	c3 81       	brne	800049d2 <__avr32_f64_mul_res_nan>
80004964:	e0 46 07 ff 	cp.w	r6,2047
80004968:	c3 81       	brne	800049d8 <__avr32_f64_mul_res_inf>
8000496a:	58 09       	cp.w	r9,0
8000496c:	c3 60       	breq	800049d8 <__avr32_f64_mul_res_inf>
8000496e:	c3 28       	rjmp	800049d2 <__avr32_f64_mul_res_nan>

80004970 <__avr32_f64_mul_op1_not_naninf>:
80004970:	58 09       	cp.w	r9,0
80004972:	c3 30       	breq	800049d8 <__avr32_f64_mul_res_inf>
80004974:	c2 f8       	rjmp	800049d2 <__avr32_f64_mul_res_nan>

80004976 <__avr32_f64_mul_res_subnormal>:
80004976:	5c 3c       	neg	r12
80004978:	2f fc       	sub	r12,-1
8000497a:	f1 bc 04 c0 	satu	r12,0x6
8000497e:	e0 4c 00 20 	cp.w	r12,32
80004982:	c1 14       	brge	800049a4 <__avr32_f64_mul_res_subnormal+0x2e>
80004984:	f8 08 11 20 	rsub	r8,r12,32
80004988:	0e 46       	or	r6,r7
8000498a:	ee 0c 0a 47 	lsr	r7,r7,r12
8000498e:	f4 08 09 49 	lsl	r9,r10,r8
80004992:	12 47       	or	r7,r9
80004994:	f4 0c 0a 4a 	lsr	r10,r10,r12
80004998:	f6 08 09 49 	lsl	r9,r11,r8
8000499c:	12 4a       	or	r10,r9
8000499e:	f6 0c 0a 4b 	lsr	r11,r11,r12
800049a2:	c8 3b       	rjmp	800048a8 <__avr32_f64_mul+0x7c>
800049a4:	f8 08 11 20 	rsub	r8,r12,32
800049a8:	f9 b9 00 00 	moveq	r9,0
800049ac:	c0 30       	breq	800049b2 <__avr32_f64_mul_res_subnormal+0x3c>
800049ae:	f6 08 09 49 	lsl	r9,r11,r8
800049b2:	0e 46       	or	r6,r7
800049b4:	ed ea 10 16 	or	r6,r6,r10<<0x1
800049b8:	f4 0c 0a 4a 	lsr	r10,r10,r12
800049bc:	f3 ea 10 07 	or	r7,r9,r10
800049c0:	f6 0c 0a 4a 	lsr	r10,r11,r12
800049c4:	30 0b       	mov	r11,0
800049c6:	c7 1b       	rjmp	800048a8 <__avr32_f64_mul+0x7c>

800049c8 <__avr32_f64_mul_res_zero>:
800049c8:	1c 9b       	mov	r11,lr
800049ca:	e6 1b 80 00 	andh	r11,0x8000,COH
800049ce:	30 0a       	mov	r10,0
800049d0:	d8 22       	popm	r4-r7,pc

800049d2 <__avr32_f64_mul_res_nan>:
800049d2:	3f fb       	mov	r11,-1
800049d4:	3f fa       	mov	r10,-1
800049d6:	d8 22       	popm	r4-r7,pc

800049d8 <__avr32_f64_mul_res_inf>:
800049d8:	f0 6b 00 00 	mov	r11,-1048576
800049dc:	ed be 00 1f 	bld	lr,0x1f
800049e0:	ef bb 00 1f 	bst	r11,0x1f
800049e4:	30 0a       	mov	r10,0
800049e6:	d8 22       	popm	r4-r7,pc

800049e8 <__avr32_f64_mul_op1_zero>:
800049e8:	f7 e9 20 0b 	eor	r11,r11,r9
800049ec:	e6 1b 80 00 	andh	r11,0x8000,COH
800049f0:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
800049f4:	e0 4c 07 ff 	cp.w	r12,2047
800049f8:	5e 1c       	retne	r12
800049fa:	3f fa       	mov	r10,-1
800049fc:	3f fb       	mov	r11,-1
800049fe:	5e fc       	retal	r12

80004a00 <__avr32_f64_sub_from_add>:
80004a00:	ee 19 80 00 	eorh	r9,0x8000

80004a04 <__avr32_f64_sub>:
80004a04:	f7 e9 20 0c 	eor	r12,r11,r9
80004a08:	e0 86 00 ca 	brmi	80004b9c <__avr32_f64_add_from_sub>
80004a0c:	eb cd 40 e0 	pushm	r5-r7,lr
80004a10:	16 9c       	mov	r12,r11
80004a12:	e6 1c 80 00 	andh	r12,0x8000,COH
80004a16:	bf db       	cbr	r11,0x1f
80004a18:	bf d9       	cbr	r9,0x1f
80004a1a:	10 3a       	cp.w	r10,r8
80004a1c:	f2 0b 13 00 	cpc	r11,r9
80004a20:	c0 92       	brcc	80004a32 <__avr32_f64_sub+0x2e>
80004a22:	16 97       	mov	r7,r11
80004a24:	12 9b       	mov	r11,r9
80004a26:	0e 99       	mov	r9,r7
80004a28:	14 97       	mov	r7,r10
80004a2a:	10 9a       	mov	r10,r8
80004a2c:	0e 98       	mov	r8,r7
80004a2e:	ee 1c 80 00 	eorh	r12,0x8000
80004a32:	f6 07 16 14 	lsr	r7,r11,0x14
80004a36:	ab 7b       	lsl	r11,0xb
80004a38:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80004a3c:	ab 7a       	lsl	r10,0xb
80004a3e:	bf bb       	sbr	r11,0x1f
80004a40:	f2 06 16 14 	lsr	r6,r9,0x14
80004a44:	c4 40       	breq	80004acc <__avr32_f64_sub_opL_subnormal>
80004a46:	ab 79       	lsl	r9,0xb
80004a48:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80004a4c:	ab 78       	lsl	r8,0xb
80004a4e:	bf b9       	sbr	r9,0x1f

80004a50 <__avr32_f64_sub_opL_subnormal_done>:
80004a50:	e0 47 07 ff 	cp.w	r7,2047
80004a54:	c4 f0       	breq	80004af2 <__avr32_f64_sub_opH_nan_or_inf>
80004a56:	0e 26       	rsub	r6,r7
80004a58:	c1 20       	breq	80004a7c <__avr32_f64_sub_shift_done>
80004a5a:	ec 05 11 20 	rsub	r5,r6,32
80004a5e:	e0 46 00 20 	cp.w	r6,32
80004a62:	c7 c2       	brcc	80004b5a <__avr32_f64_sub_longshift>
80004a64:	f0 05 09 4e 	lsl	lr,r8,r5
80004a68:	f2 05 09 45 	lsl	r5,r9,r5
80004a6c:	f0 06 0a 48 	lsr	r8,r8,r6
80004a70:	f2 06 0a 49 	lsr	r9,r9,r6
80004a74:	0a 48       	or	r8,r5
80004a76:	58 0e       	cp.w	lr,0
80004a78:	5f 1e       	srne	lr
80004a7a:	1c 48       	or	r8,lr

80004a7c <__avr32_f64_sub_shift_done>:
80004a7c:	10 1a       	sub	r10,r8
80004a7e:	f6 09 01 4b 	sbc	r11,r11,r9
80004a82:	f6 06 12 00 	clz	r6,r11
80004a86:	c0 e0       	breq	80004aa2 <__avr32_f64_sub_longnormalize_done>
80004a88:	c7 83       	brcs	80004b78 <__avr32_f64_sub_longnormalize>
80004a8a:	ec 0e 11 20 	rsub	lr,r6,32
80004a8e:	f6 06 09 4b 	lsl	r11,r11,r6
80004a92:	f4 0e 0a 4e 	lsr	lr,r10,lr
80004a96:	1c 4b       	or	r11,lr
80004a98:	f4 06 09 4a 	lsl	r10,r10,r6
80004a9c:	0c 17       	sub	r7,r6
80004a9e:	e0 8a 00 39 	brle	80004b10 <__avr32_f64_sub_subnormal_result>

80004aa2 <__avr32_f64_sub_longnormalize_done>:
80004aa2:	f4 09 15 15 	lsl	r9,r10,0x15
80004aa6:	ab 9a       	lsr	r10,0xb
80004aa8:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80004aac:	ab 9b       	lsr	r11,0xb
80004aae:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80004ab2:	18 4b       	or	r11,r12

80004ab4 <__avr32_f64_sub_round>:
80004ab4:	fc 17 80 00 	movh	r7,0x8000
80004ab8:	ed ba 00 00 	bld	r10,0x0
80004abc:	f7 b7 01 ff 	subne	r7,-1
80004ac0:	0e 39       	cp.w	r9,r7
80004ac2:	5f 29       	srhs	r9
80004ac4:	12 0a       	add	r10,r9
80004ac6:	5c 0b       	acr	r11
80004ac8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80004acc <__avr32_f64_sub_opL_subnormal>:
80004acc:	ab 79       	lsl	r9,0xb
80004ace:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80004ad2:	ab 78       	lsl	r8,0xb
80004ad4:	f3 e8 10 0e 	or	lr,r9,r8
80004ad8:	f9 b6 01 01 	movne	r6,1
80004adc:	ee 0e 11 00 	rsub	lr,r7,0
80004ae0:	f9 b7 00 01 	moveq	r7,1
80004ae4:	ef bb 00 1f 	bst	r11,0x1f
80004ae8:	f7 ea 10 0e 	or	lr,r11,r10
80004aec:	f9 b7 00 00 	moveq	r7,0
80004af0:	cb 0b       	rjmp	80004a50 <__avr32_f64_sub_opL_subnormal_done>

80004af2 <__avr32_f64_sub_opH_nan_or_inf>:
80004af2:	bf db       	cbr	r11,0x1f
80004af4:	f7 ea 10 0e 	or	lr,r11,r10
80004af8:	c0 81       	brne	80004b08 <__avr32_f64_sub_return_nan>
80004afa:	e0 46 07 ff 	cp.w	r6,2047
80004afe:	c0 50       	breq	80004b08 <__avr32_f64_sub_return_nan>
80004b00:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
80004b04:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80004b08 <__avr32_f64_sub_return_nan>:
80004b08:	3f fa       	mov	r10,-1
80004b0a:	3f fb       	mov	r11,-1
80004b0c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80004b10 <__avr32_f64_sub_subnormal_result>:
80004b10:	5c 37       	neg	r7
80004b12:	2f f7       	sub	r7,-1
80004b14:	f1 b7 04 c0 	satu	r7,0x6
80004b18:	e0 47 00 20 	cp.w	r7,32
80004b1c:	c1 14       	brge	80004b3e <__avr32_f64_sub_subnormal_result+0x2e>
80004b1e:	ee 08 11 20 	rsub	r8,r7,32
80004b22:	f4 08 09 49 	lsl	r9,r10,r8
80004b26:	5f 16       	srne	r6
80004b28:	f4 07 0a 4a 	lsr	r10,r10,r7
80004b2c:	0c 4a       	or	r10,r6
80004b2e:	f6 08 09 49 	lsl	r9,r11,r8
80004b32:	f5 e9 10 0a 	or	r10,r10,r9
80004b36:	f4 07 0a 4b 	lsr	r11,r10,r7
80004b3a:	30 07       	mov	r7,0
80004b3c:	cb 3b       	rjmp	80004aa2 <__avr32_f64_sub_longnormalize_done>
80004b3e:	ee 08 11 40 	rsub	r8,r7,64
80004b42:	f6 08 09 49 	lsl	r9,r11,r8
80004b46:	14 49       	or	r9,r10
80004b48:	5f 16       	srne	r6
80004b4a:	f6 07 0a 4a 	lsr	r10,r11,r7
80004b4e:	0c 4a       	or	r10,r6
80004b50:	30 0b       	mov	r11,0
80004b52:	30 07       	mov	r7,0
80004b54:	ca 7b       	rjmp	80004aa2 <__avr32_f64_sub_longnormalize_done>
80004b56:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80004b5a <__avr32_f64_sub_longshift>:
80004b5a:	f1 b6 04 c0 	satu	r6,0x6
80004b5e:	f0 0e 17 00 	moveq	lr,r8
80004b62:	c0 40       	breq	80004b6a <__avr32_f64_sub_longshift+0x10>
80004b64:	f2 05 09 4e 	lsl	lr,r9,r5
80004b68:	10 4e       	or	lr,r8
80004b6a:	f2 06 0a 48 	lsr	r8,r9,r6
80004b6e:	30 09       	mov	r9,0
80004b70:	58 0e       	cp.w	lr,0
80004b72:	5f 1e       	srne	lr
80004b74:	1c 48       	or	r8,lr
80004b76:	c8 3b       	rjmp	80004a7c <__avr32_f64_sub_shift_done>

80004b78 <__avr32_f64_sub_longnormalize>:
80004b78:	f4 06 12 00 	clz	r6,r10
80004b7c:	f9 b7 03 00 	movlo	r7,0
80004b80:	f9 b6 03 00 	movlo	r6,0
80004b84:	f9 bc 03 00 	movlo	r12,0
80004b88:	f7 b6 02 e0 	subhs	r6,-32
80004b8c:	f4 06 09 4b 	lsl	r11,r10,r6
80004b90:	30 0a       	mov	r10,0
80004b92:	0c 17       	sub	r7,r6
80004b94:	fe 9a ff be 	brle	80004b10 <__avr32_f64_sub_subnormal_result>
80004b98:	c8 5b       	rjmp	80004aa2 <__avr32_f64_sub_longnormalize_done>
80004b9a:	d7 03       	nop

80004b9c <__avr32_f64_add_from_sub>:
80004b9c:	ee 19 80 00 	eorh	r9,0x8000

80004ba0 <__avr32_f64_add>:
80004ba0:	f7 e9 20 0c 	eor	r12,r11,r9
80004ba4:	fe 96 ff 2e 	brmi	80004a00 <__avr32_f64_sub_from_add>
80004ba8:	eb cd 40 e0 	pushm	r5-r7,lr
80004bac:	16 9c       	mov	r12,r11
80004bae:	e6 1c 80 00 	andh	r12,0x8000,COH
80004bb2:	bf db       	cbr	r11,0x1f
80004bb4:	bf d9       	cbr	r9,0x1f
80004bb6:	12 3b       	cp.w	r11,r9
80004bb8:	c0 72       	brcc	80004bc6 <__avr32_f64_add+0x26>
80004bba:	16 97       	mov	r7,r11
80004bbc:	12 9b       	mov	r11,r9
80004bbe:	0e 99       	mov	r9,r7
80004bc0:	14 97       	mov	r7,r10
80004bc2:	10 9a       	mov	r10,r8
80004bc4:	0e 98       	mov	r8,r7
80004bc6:	30 0e       	mov	lr,0
80004bc8:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80004bcc:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
80004bd0:	b5 ab       	sbr	r11,0x14
80004bd2:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80004bd6:	c6 20       	breq	80004c9a <__avr32_f64_add_op2_subnormal>
80004bd8:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
80004bdc:	b5 a9       	sbr	r9,0x14
80004bde:	e0 47 07 ff 	cp.w	r7,2047
80004be2:	c2 80       	breq	80004c32 <__avr32_f64_add_opH_nan_or_inf>
80004be4:	0e 26       	rsub	r6,r7
80004be6:	c1 20       	breq	80004c0a <__avr32_f64_add_shift_done>
80004be8:	e0 46 00 36 	cp.w	r6,54
80004bec:	c1 52       	brcc	80004c16 <__avr32_f64_add_res_of_done>
80004bee:	ec 05 11 20 	rsub	r5,r6,32
80004bf2:	e0 46 00 20 	cp.w	r6,32
80004bf6:	c3 52       	brcc	80004c60 <__avr32_f64_add_longshift>
80004bf8:	f0 05 09 4e 	lsl	lr,r8,r5
80004bfc:	f2 05 09 45 	lsl	r5,r9,r5
80004c00:	f0 06 0a 48 	lsr	r8,r8,r6
80004c04:	f2 06 0a 49 	lsr	r9,r9,r6
80004c08:	0a 48       	or	r8,r5

80004c0a <__avr32_f64_add_shift_done>:
80004c0a:	10 0a       	add	r10,r8
80004c0c:	f6 09 00 4b 	adc	r11,r11,r9
80004c10:	ed bb 00 15 	bld	r11,0x15
80004c14:	c3 40       	breq	80004c7c <__avr32_f64_add_res_of>

80004c16 <__avr32_f64_add_res_of_done>:
80004c16:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80004c1a:	18 4b       	or	r11,r12

80004c1c <__avr32_f64_add_round>:
80004c1c:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
80004c20:	18 4e       	or	lr,r12
80004c22:	ee 1e 80 00 	eorh	lr,0x8000
80004c26:	f1 be 04 20 	satu	lr,0x1
80004c2a:	1c 0a       	add	r10,lr
80004c2c:	5c 0b       	acr	r11
80004c2e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80004c32 <__avr32_f64_add_opH_nan_or_inf>:
80004c32:	b5 cb       	cbr	r11,0x14
80004c34:	f7 ea 10 0e 	or	lr,r11,r10
80004c38:	c1 01       	brne	80004c58 <__avr32_f64_add_return_nan>
80004c3a:	e0 46 07 ff 	cp.w	r6,2047
80004c3e:	c0 30       	breq	80004c44 <__avr32_f64_add_opL_nan_or_inf>
80004c40:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80004c44 <__avr32_f64_add_opL_nan_or_inf>:
80004c44:	b5 c9       	cbr	r9,0x14
80004c46:	f3 e8 10 0e 	or	lr,r9,r8
80004c4a:	c0 71       	brne	80004c58 <__avr32_f64_add_return_nan>
80004c4c:	30 0a       	mov	r10,0
80004c4e:	fc 1b 7f f0 	movh	r11,0x7ff0
80004c52:	18 4b       	or	r11,r12
80004c54:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80004c58 <__avr32_f64_add_return_nan>:
80004c58:	3f fa       	mov	r10,-1
80004c5a:	3f fb       	mov	r11,-1
80004c5c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80004c60 <__avr32_f64_add_longshift>:
80004c60:	f1 b6 04 c0 	satu	r6,0x6
80004c64:	f0 0e 17 00 	moveq	lr,r8
80004c68:	c0 60       	breq	80004c74 <__avr32_f64_add_longshift+0x14>
80004c6a:	f2 05 09 4e 	lsl	lr,r9,r5
80004c6e:	58 08       	cp.w	r8,0
80004c70:	5f 18       	srne	r8
80004c72:	10 4e       	or	lr,r8
80004c74:	f2 06 0a 48 	lsr	r8,r9,r6
80004c78:	30 09       	mov	r9,0
80004c7a:	cc 8b       	rjmp	80004c0a <__avr32_f64_add_shift_done>

80004c7c <__avr32_f64_add_res_of>:
80004c7c:	fd ee 10 1e 	or	lr,lr,lr<<0x1
80004c80:	a1 9b       	lsr	r11,0x1
80004c82:	5d 0a       	ror	r10
80004c84:	5d 0e       	ror	lr
80004c86:	2f f7       	sub	r7,-1
80004c88:	e0 47 07 ff 	cp.w	r7,2047
80004c8c:	f9 ba 00 00 	moveq	r10,0
80004c90:	f9 bb 00 00 	moveq	r11,0
80004c94:	f9 be 00 00 	moveq	lr,0
80004c98:	cb fb       	rjmp	80004c16 <__avr32_f64_add_res_of_done>

80004c9a <__avr32_f64_add_op2_subnormal>:
80004c9a:	30 16       	mov	r6,1
80004c9c:	58 07       	cp.w	r7,0
80004c9e:	ca 01       	brne	80004bde <__avr32_f64_add+0x3e>
80004ca0:	b5 cb       	cbr	r11,0x14
80004ca2:	10 0a       	add	r10,r8
80004ca4:	f6 09 00 4b 	adc	r11,r11,r9
80004ca8:	18 4b       	or	r11,r12
80004caa:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80004cae:	d7 03       	nop

80004cb0 <__avr32_f64_to_u32>:
80004cb0:	58 0b       	cp.w	r11,0
80004cb2:	5e 6d       	retmi	0

80004cb4 <__avr32_f64_to_s32>:
80004cb4:	f6 0c 15 01 	lsl	r12,r11,0x1
80004cb8:	b5 9c       	lsr	r12,0x15
80004cba:	e0 2c 03 ff 	sub	r12,1023
80004cbe:	5e 3d       	retlo	0
80004cc0:	f8 0c 11 1f 	rsub	r12,r12,31
80004cc4:	16 99       	mov	r9,r11
80004cc6:	ab 7b       	lsl	r11,0xb
80004cc8:	bf bb       	sbr	r11,0x1f
80004cca:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80004cce:	f6 0c 0a 4b 	lsr	r11,r11,r12
80004cd2:	a1 79       	lsl	r9,0x1
80004cd4:	5e 2b       	reths	r11
80004cd6:	5c 3b       	neg	r11
80004cd8:	5e fb       	retal	r11

80004cda <__avr32_u32_to_f64>:
80004cda:	f8 cb 00 00 	sub	r11,r12,0
80004cde:	30 0c       	mov	r12,0
80004ce0:	c0 38       	rjmp	80004ce6 <__avr32_s32_to_f64+0x4>

80004ce2 <__avr32_s32_to_f64>:
80004ce2:	18 9b       	mov	r11,r12
80004ce4:	5c 4b       	abs	r11
80004ce6:	30 0a       	mov	r10,0
80004ce8:	5e 0b       	reteq	r11
80004cea:	d4 01       	pushm	lr
80004cec:	e0 69 04 1e 	mov	r9,1054
80004cf0:	f6 08 12 00 	clz	r8,r11
80004cf4:	c1 70       	breq	80004d22 <__avr32_s32_to_f64+0x40>
80004cf6:	c0 c3       	brcs	80004d0e <__avr32_s32_to_f64+0x2c>
80004cf8:	f0 0e 11 20 	rsub	lr,r8,32
80004cfc:	f6 08 09 4b 	lsl	r11,r11,r8
80004d00:	f4 0e 0a 4e 	lsr	lr,r10,lr
80004d04:	1c 4b       	or	r11,lr
80004d06:	f4 08 09 4a 	lsl	r10,r10,r8
80004d0a:	10 19       	sub	r9,r8
80004d0c:	c0 b8       	rjmp	80004d22 <__avr32_s32_to_f64+0x40>
80004d0e:	f4 08 12 00 	clz	r8,r10
80004d12:	f9 b8 03 00 	movlo	r8,0
80004d16:	f7 b8 02 e0 	subhs	r8,-32
80004d1a:	f4 08 09 4b 	lsl	r11,r10,r8
80004d1e:	30 0a       	mov	r10,0
80004d20:	10 19       	sub	r9,r8
80004d22:	58 09       	cp.w	r9,0
80004d24:	e0 89 00 30 	brgt	80004d84 <__avr32_s32_to_f64+0xa2>
80004d28:	5c 39       	neg	r9
80004d2a:	2f f9       	sub	r9,-1
80004d2c:	e0 49 00 36 	cp.w	r9,54
80004d30:	c0 43       	brcs	80004d38 <__avr32_s32_to_f64+0x56>
80004d32:	30 0b       	mov	r11,0
80004d34:	30 0a       	mov	r10,0
80004d36:	c2 68       	rjmp	80004d82 <__avr32_s32_to_f64+0xa0>
80004d38:	2f 69       	sub	r9,-10
80004d3a:	f2 08 11 20 	rsub	r8,r9,32
80004d3e:	e0 49 00 20 	cp.w	r9,32
80004d42:	c0 b2       	brcc	80004d58 <__avr32_s32_to_f64+0x76>
80004d44:	f4 08 09 4e 	lsl	lr,r10,r8
80004d48:	f6 08 09 48 	lsl	r8,r11,r8
80004d4c:	f4 09 0a 4a 	lsr	r10,r10,r9
80004d50:	f6 09 0a 4b 	lsr	r11,r11,r9
80004d54:	10 4b       	or	r11,r8
80004d56:	c0 88       	rjmp	80004d66 <__avr32_s32_to_f64+0x84>
80004d58:	f6 08 09 4e 	lsl	lr,r11,r8
80004d5c:	14 4e       	or	lr,r10
80004d5e:	16 9a       	mov	r10,r11
80004d60:	30 0b       	mov	r11,0
80004d62:	f4 09 0a 4a 	lsr	r10,r10,r9
80004d66:	ed ba 00 00 	bld	r10,0x0
80004d6a:	c0 92       	brcc	80004d7c <__avr32_s32_to_f64+0x9a>
80004d6c:	1c 7e       	tst	lr,lr
80004d6e:	c0 41       	brne	80004d76 <__avr32_s32_to_f64+0x94>
80004d70:	ed ba 00 01 	bld	r10,0x1
80004d74:	c0 42       	brcc	80004d7c <__avr32_s32_to_f64+0x9a>
80004d76:	2f fa       	sub	r10,-1
80004d78:	f7 bb 02 ff 	subhs	r11,-1
80004d7c:	5c fc       	rol	r12
80004d7e:	5d 0b       	ror	r11
80004d80:	5d 0a       	ror	r10
80004d82:	d8 02       	popm	pc
80004d84:	e0 68 03 ff 	mov	r8,1023
80004d88:	ed ba 00 0b 	bld	r10,0xb
80004d8c:	f7 b8 00 ff 	subeq	r8,-1
80004d90:	10 0a       	add	r10,r8
80004d92:	5c 0b       	acr	r11
80004d94:	f7 b9 03 fe 	sublo	r9,-2
80004d98:	e0 49 07 ff 	cp.w	r9,2047
80004d9c:	c0 55       	brlt	80004da6 <__avr32_s32_to_f64+0xc4>
80004d9e:	30 0a       	mov	r10,0
80004da0:	fc 1b ff e0 	movh	r11,0xffe0
80004da4:	c0 c8       	rjmp	80004dbc <__floatsidf_return_op1>
80004da6:	ed bb 00 1f 	bld	r11,0x1f
80004daa:	f7 b9 01 01 	subne	r9,1
80004dae:	ab 9a       	lsr	r10,0xb
80004db0:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80004db4:	a1 7b       	lsl	r11,0x1
80004db6:	ab 9b       	lsr	r11,0xb
80004db8:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80004dbc <__floatsidf_return_op1>:
80004dbc:	a1 7c       	lsl	r12,0x1
80004dbe:	5d 0b       	ror	r11
80004dc0:	d8 02       	popm	pc

80004dc2 <__avr32_udiv64>:
80004dc2:	d4 31       	pushm	r0-r7,lr
80004dc4:	1a 97       	mov	r7,sp
80004dc6:	20 3d       	sub	sp,12
80004dc8:	10 9c       	mov	r12,r8
80004dca:	12 9e       	mov	lr,r9
80004dcc:	14 93       	mov	r3,r10
80004dce:	58 09       	cp.w	r9,0
80004dd0:	e0 81 00 bd 	brne	80004f4a <__avr32_udiv64+0x188>
80004dd4:	16 38       	cp.w	r8,r11
80004dd6:	e0 88 00 40 	brls	80004e56 <__avr32_udiv64+0x94>
80004dda:	f0 08 12 00 	clz	r8,r8
80004dde:	c0 d0       	breq	80004df8 <__avr32_udiv64+0x36>
80004de0:	f6 08 09 4b 	lsl	r11,r11,r8
80004de4:	f0 09 11 20 	rsub	r9,r8,32
80004de8:	f8 08 09 4c 	lsl	r12,r12,r8
80004dec:	f4 09 0a 49 	lsr	r9,r10,r9
80004df0:	f4 08 09 43 	lsl	r3,r10,r8
80004df4:	f3 eb 10 0b 	or	r11,r9,r11
80004df8:	f8 0e 16 10 	lsr	lr,r12,0x10
80004dfc:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80004e00:	f6 0e 0d 00 	divu	r0,r11,lr
80004e04:	e6 0b 16 10 	lsr	r11,r3,0x10
80004e08:	00 99       	mov	r9,r0
80004e0a:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004e0e:	e0 0a 02 48 	mul	r8,r0,r10
80004e12:	10 3b       	cp.w	r11,r8
80004e14:	c0 a2       	brcc	80004e28 <__avr32_udiv64+0x66>
80004e16:	20 19       	sub	r9,1
80004e18:	18 0b       	add	r11,r12
80004e1a:	18 3b       	cp.w	r11,r12
80004e1c:	c0 63       	brcs	80004e28 <__avr32_udiv64+0x66>
80004e1e:	10 3b       	cp.w	r11,r8
80004e20:	f7 b9 03 01 	sublo	r9,1
80004e24:	f7 dc e3 0b 	addcs	r11,r11,r12
80004e28:	f6 08 01 01 	sub	r1,r11,r8
80004e2c:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80004e30:	e2 0e 0d 00 	divu	r0,r1,lr
80004e34:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80004e38:	00 98       	mov	r8,r0
80004e3a:	e0 0a 02 4a 	mul	r10,r0,r10
80004e3e:	14 33       	cp.w	r3,r10
80004e40:	c0 82       	brcc	80004e50 <__avr32_udiv64+0x8e>
80004e42:	20 18       	sub	r8,1
80004e44:	18 03       	add	r3,r12
80004e46:	18 33       	cp.w	r3,r12
80004e48:	c0 43       	brcs	80004e50 <__avr32_udiv64+0x8e>
80004e4a:	14 33       	cp.w	r3,r10
80004e4c:	f7 b8 03 01 	sublo	r8,1
80004e50:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80004e54:	cd f8       	rjmp	80005012 <__avr32_udiv64+0x250>
80004e56:	58 08       	cp.w	r8,0
80004e58:	c0 51       	brne	80004e62 <__avr32_udiv64+0xa0>
80004e5a:	30 19       	mov	r9,1
80004e5c:	f2 08 0d 08 	divu	r8,r9,r8
80004e60:	10 9c       	mov	r12,r8
80004e62:	f8 06 12 00 	clz	r6,r12
80004e66:	c0 41       	brne	80004e6e <__avr32_udiv64+0xac>
80004e68:	18 1b       	sub	r11,r12
80004e6a:	30 19       	mov	r9,1
80004e6c:	c4 08       	rjmp	80004eec <__avr32_udiv64+0x12a>
80004e6e:	ec 01 11 20 	rsub	r1,r6,32
80004e72:	f4 01 0a 49 	lsr	r9,r10,r1
80004e76:	f8 06 09 4c 	lsl	r12,r12,r6
80004e7a:	f6 06 09 48 	lsl	r8,r11,r6
80004e7e:	f6 01 0a 41 	lsr	r1,r11,r1
80004e82:	f3 e8 10 08 	or	r8,r9,r8
80004e86:	f8 03 16 10 	lsr	r3,r12,0x10
80004e8a:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80004e8e:	e2 03 0d 00 	divu	r0,r1,r3
80004e92:	f0 0b 16 10 	lsr	r11,r8,0x10
80004e96:	00 9e       	mov	lr,r0
80004e98:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004e9c:	e0 05 02 49 	mul	r9,r0,r5
80004ea0:	12 3b       	cp.w	r11,r9
80004ea2:	c0 a2       	brcc	80004eb6 <__avr32_udiv64+0xf4>
80004ea4:	20 1e       	sub	lr,1
80004ea6:	18 0b       	add	r11,r12
80004ea8:	18 3b       	cp.w	r11,r12
80004eaa:	c0 63       	brcs	80004eb6 <__avr32_udiv64+0xf4>
80004eac:	12 3b       	cp.w	r11,r9
80004eae:	f7 be 03 01 	sublo	lr,1
80004eb2:	f7 dc e3 0b 	addcs	r11,r11,r12
80004eb6:	12 1b       	sub	r11,r9
80004eb8:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80004ebc:	f6 03 0d 02 	divu	r2,r11,r3
80004ec0:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80004ec4:	04 99       	mov	r9,r2
80004ec6:	e4 05 02 4b 	mul	r11,r2,r5
80004eca:	16 38       	cp.w	r8,r11
80004ecc:	c0 a2       	brcc	80004ee0 <__avr32_udiv64+0x11e>
80004ece:	20 19       	sub	r9,1
80004ed0:	18 08       	add	r8,r12
80004ed2:	18 38       	cp.w	r8,r12
80004ed4:	c0 63       	brcs	80004ee0 <__avr32_udiv64+0x11e>
80004ed6:	16 38       	cp.w	r8,r11
80004ed8:	f7 b9 03 01 	sublo	r9,1
80004edc:	f1 dc e3 08 	addcs	r8,r8,r12
80004ee0:	f4 06 09 43 	lsl	r3,r10,r6
80004ee4:	f0 0b 01 0b 	sub	r11,r8,r11
80004ee8:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80004eec:	f8 06 16 10 	lsr	r6,r12,0x10
80004ef0:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80004ef4:	f6 06 0d 00 	divu	r0,r11,r6
80004ef8:	e6 0b 16 10 	lsr	r11,r3,0x10
80004efc:	00 9a       	mov	r10,r0
80004efe:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004f02:	e0 0e 02 48 	mul	r8,r0,lr
80004f06:	10 3b       	cp.w	r11,r8
80004f08:	c0 a2       	brcc	80004f1c <__avr32_udiv64+0x15a>
80004f0a:	20 1a       	sub	r10,1
80004f0c:	18 0b       	add	r11,r12
80004f0e:	18 3b       	cp.w	r11,r12
80004f10:	c0 63       	brcs	80004f1c <__avr32_udiv64+0x15a>
80004f12:	10 3b       	cp.w	r11,r8
80004f14:	f7 ba 03 01 	sublo	r10,1
80004f18:	f7 dc e3 0b 	addcs	r11,r11,r12
80004f1c:	f6 08 01 01 	sub	r1,r11,r8
80004f20:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80004f24:	e2 06 0d 00 	divu	r0,r1,r6
80004f28:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80004f2c:	00 98       	mov	r8,r0
80004f2e:	e0 0e 02 4b 	mul	r11,r0,lr
80004f32:	16 33       	cp.w	r3,r11
80004f34:	c0 82       	brcc	80004f44 <__avr32_udiv64+0x182>
80004f36:	20 18       	sub	r8,1
80004f38:	18 03       	add	r3,r12
80004f3a:	18 33       	cp.w	r3,r12
80004f3c:	c0 43       	brcs	80004f44 <__avr32_udiv64+0x182>
80004f3e:	16 33       	cp.w	r3,r11
80004f40:	f7 b8 03 01 	sublo	r8,1
80004f44:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80004f48:	c6 98       	rjmp	8000501a <__avr32_udiv64+0x258>
80004f4a:	16 39       	cp.w	r9,r11
80004f4c:	e0 8b 00 65 	brhi	80005016 <__avr32_udiv64+0x254>
80004f50:	f2 09 12 00 	clz	r9,r9
80004f54:	c0 b1       	brne	80004f6a <__avr32_udiv64+0x1a8>
80004f56:	10 3a       	cp.w	r10,r8
80004f58:	5f 2a       	srhs	r10
80004f5a:	1c 3b       	cp.w	r11,lr
80004f5c:	5f b8       	srhi	r8
80004f5e:	10 4a       	or	r10,r8
80004f60:	f2 0a 18 00 	cp.b	r10,r9
80004f64:	c5 90       	breq	80005016 <__avr32_udiv64+0x254>
80004f66:	30 18       	mov	r8,1
80004f68:	c5 98       	rjmp	8000501a <__avr32_udiv64+0x258>
80004f6a:	f0 09 09 46 	lsl	r6,r8,r9
80004f6e:	f2 03 11 20 	rsub	r3,r9,32
80004f72:	fc 09 09 4e 	lsl	lr,lr,r9
80004f76:	f0 03 0a 48 	lsr	r8,r8,r3
80004f7a:	f6 09 09 4c 	lsl	r12,r11,r9
80004f7e:	f4 03 0a 42 	lsr	r2,r10,r3
80004f82:	ef 46 ff f4 	st.w	r7[-12],r6
80004f86:	f6 03 0a 43 	lsr	r3,r11,r3
80004f8a:	18 42       	or	r2,r12
80004f8c:	f1 ee 10 0c 	or	r12,r8,lr
80004f90:	f8 01 16 10 	lsr	r1,r12,0x10
80004f94:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80004f98:	e6 01 0d 04 	divu	r4,r3,r1
80004f9c:	e4 03 16 10 	lsr	r3,r2,0x10
80004fa0:	08 9e       	mov	lr,r4
80004fa2:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80004fa6:	e8 06 02 48 	mul	r8,r4,r6
80004faa:	10 33       	cp.w	r3,r8
80004fac:	c0 a2       	brcc	80004fc0 <__avr32_udiv64+0x1fe>
80004fae:	20 1e       	sub	lr,1
80004fb0:	18 03       	add	r3,r12
80004fb2:	18 33       	cp.w	r3,r12
80004fb4:	c0 63       	brcs	80004fc0 <__avr32_udiv64+0x1fe>
80004fb6:	10 33       	cp.w	r3,r8
80004fb8:	f7 be 03 01 	sublo	lr,1
80004fbc:	e7 dc e3 03 	addcs	r3,r3,r12
80004fc0:	10 13       	sub	r3,r8
80004fc2:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80004fc6:	e6 01 0d 00 	divu	r0,r3,r1
80004fca:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004fce:	00 98       	mov	r8,r0
80004fd0:	e0 06 02 46 	mul	r6,r0,r6
80004fd4:	0c 3b       	cp.w	r11,r6
80004fd6:	c0 a2       	brcc	80004fea <__avr32_udiv64+0x228>
80004fd8:	20 18       	sub	r8,1
80004fda:	18 0b       	add	r11,r12
80004fdc:	18 3b       	cp.w	r11,r12
80004fde:	c0 63       	brcs	80004fea <__avr32_udiv64+0x228>
80004fe0:	0c 3b       	cp.w	r11,r6
80004fe2:	f7 dc e3 0b 	addcs	r11,r11,r12
80004fe6:	f7 b8 03 01 	sublo	r8,1
80004fea:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80004fee:	ee f4 ff f4 	ld.w	r4,r7[-12]
80004ff2:	0c 1b       	sub	r11,r6
80004ff4:	f0 04 06 42 	mulu.d	r2,r8,r4
80004ff8:	06 95       	mov	r5,r3
80004ffa:	16 35       	cp.w	r5,r11
80004ffc:	e0 8b 00 0a 	brhi	80005010 <__avr32_udiv64+0x24e>
80005000:	5f 0b       	sreq	r11
80005002:	f4 09 09 49 	lsl	r9,r10,r9
80005006:	12 32       	cp.w	r2,r9
80005008:	5f b9       	srhi	r9
8000500a:	f7 e9 00 09 	and	r9,r11,r9
8000500e:	c0 60       	breq	8000501a <__avr32_udiv64+0x258>
80005010:	20 18       	sub	r8,1
80005012:	30 09       	mov	r9,0
80005014:	c0 38       	rjmp	8000501a <__avr32_udiv64+0x258>
80005016:	30 09       	mov	r9,0
80005018:	12 98       	mov	r8,r9
8000501a:	10 9a       	mov	r10,r8
8000501c:	12 93       	mov	r3,r9
8000501e:	10 92       	mov	r2,r8
80005020:	12 9b       	mov	r11,r9
80005022:	2f dd       	sub	sp,-12
80005024:	d8 32       	popm	r0-r7,pc

80005026 <memcpy>:
80005026:	58 8a       	cp.w	r10,8
80005028:	c2 f5       	brlt	80005086 <memcpy+0x60>
8000502a:	f9 eb 10 09 	or	r9,r12,r11
8000502e:	e2 19 00 03 	andl	r9,0x3,COH
80005032:	e0 81 00 97 	brne	80005160 <memcpy+0x13a>
80005036:	e0 4a 00 20 	cp.w	r10,32
8000503a:	c3 b4       	brge	800050b0 <memcpy+0x8a>
8000503c:	f4 08 14 02 	asr	r8,r10,0x2
80005040:	f0 09 11 08 	rsub	r9,r8,8
80005044:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80005048:	76 69       	ld.w	r9,r11[0x18]
8000504a:	99 69       	st.w	r12[0x18],r9
8000504c:	76 59       	ld.w	r9,r11[0x14]
8000504e:	99 59       	st.w	r12[0x14],r9
80005050:	76 49       	ld.w	r9,r11[0x10]
80005052:	99 49       	st.w	r12[0x10],r9
80005054:	76 39       	ld.w	r9,r11[0xc]
80005056:	99 39       	st.w	r12[0xc],r9
80005058:	76 29       	ld.w	r9,r11[0x8]
8000505a:	99 29       	st.w	r12[0x8],r9
8000505c:	76 19       	ld.w	r9,r11[0x4]
8000505e:	99 19       	st.w	r12[0x4],r9
80005060:	76 09       	ld.w	r9,r11[0x0]
80005062:	99 09       	st.w	r12[0x0],r9
80005064:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80005068:	f8 08 00 28 	add	r8,r12,r8<<0x2
8000506c:	e0 1a 00 03 	andl	r10,0x3
80005070:	f4 0a 11 04 	rsub	r10,r10,4
80005074:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80005078:	17 a9       	ld.ub	r9,r11[0x2]
8000507a:	b0 a9       	st.b	r8[0x2],r9
8000507c:	17 99       	ld.ub	r9,r11[0x1]
8000507e:	b0 99       	st.b	r8[0x1],r9
80005080:	17 89       	ld.ub	r9,r11[0x0]
80005082:	b0 89       	st.b	r8[0x0],r9
80005084:	5e fc       	retal	r12
80005086:	f4 0a 11 09 	rsub	r10,r10,9
8000508a:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000508e:	17 f9       	ld.ub	r9,r11[0x7]
80005090:	b8 f9       	st.b	r12[0x7],r9
80005092:	17 e9       	ld.ub	r9,r11[0x6]
80005094:	b8 e9       	st.b	r12[0x6],r9
80005096:	17 d9       	ld.ub	r9,r11[0x5]
80005098:	b8 d9       	st.b	r12[0x5],r9
8000509a:	17 c9       	ld.ub	r9,r11[0x4]
8000509c:	b8 c9       	st.b	r12[0x4],r9
8000509e:	17 b9       	ld.ub	r9,r11[0x3]
800050a0:	b8 b9       	st.b	r12[0x3],r9
800050a2:	17 a9       	ld.ub	r9,r11[0x2]
800050a4:	b8 a9       	st.b	r12[0x2],r9
800050a6:	17 99       	ld.ub	r9,r11[0x1]
800050a8:	b8 99       	st.b	r12[0x1],r9
800050aa:	17 89       	ld.ub	r9,r11[0x0]
800050ac:	b8 89       	st.b	r12[0x0],r9
800050ae:	5e fc       	retal	r12
800050b0:	eb cd 40 c0 	pushm	r6-r7,lr
800050b4:	18 99       	mov	r9,r12
800050b6:	22 0a       	sub	r10,32
800050b8:	b7 07       	ld.d	r6,r11++
800050ba:	b3 26       	st.d	r9++,r6
800050bc:	b7 07       	ld.d	r6,r11++
800050be:	b3 26       	st.d	r9++,r6
800050c0:	b7 07       	ld.d	r6,r11++
800050c2:	b3 26       	st.d	r9++,r6
800050c4:	b7 07       	ld.d	r6,r11++
800050c6:	b3 26       	st.d	r9++,r6
800050c8:	22 0a       	sub	r10,32
800050ca:	cf 74       	brge	800050b8 <memcpy+0x92>
800050cc:	2f 0a       	sub	r10,-16
800050ce:	c0 65       	brlt	800050da <memcpy+0xb4>
800050d0:	b7 07       	ld.d	r6,r11++
800050d2:	b3 26       	st.d	r9++,r6
800050d4:	b7 07       	ld.d	r6,r11++
800050d6:	b3 26       	st.d	r9++,r6
800050d8:	21 0a       	sub	r10,16
800050da:	5c 3a       	neg	r10
800050dc:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
800050e0:	d7 03       	nop
800050e2:	d7 03       	nop
800050e4:	f7 36 00 0e 	ld.ub	r6,r11[14]
800050e8:	f3 66 00 0e 	st.b	r9[14],r6
800050ec:	f7 36 00 0d 	ld.ub	r6,r11[13]
800050f0:	f3 66 00 0d 	st.b	r9[13],r6
800050f4:	f7 36 00 0c 	ld.ub	r6,r11[12]
800050f8:	f3 66 00 0c 	st.b	r9[12],r6
800050fc:	f7 36 00 0b 	ld.ub	r6,r11[11]
80005100:	f3 66 00 0b 	st.b	r9[11],r6
80005104:	f7 36 00 0a 	ld.ub	r6,r11[10]
80005108:	f3 66 00 0a 	st.b	r9[10],r6
8000510c:	f7 36 00 09 	ld.ub	r6,r11[9]
80005110:	f3 66 00 09 	st.b	r9[9],r6
80005114:	f7 36 00 08 	ld.ub	r6,r11[8]
80005118:	f3 66 00 08 	st.b	r9[8],r6
8000511c:	f7 36 00 07 	ld.ub	r6,r11[7]
80005120:	f3 66 00 07 	st.b	r9[7],r6
80005124:	f7 36 00 06 	ld.ub	r6,r11[6]
80005128:	f3 66 00 06 	st.b	r9[6],r6
8000512c:	f7 36 00 05 	ld.ub	r6,r11[5]
80005130:	f3 66 00 05 	st.b	r9[5],r6
80005134:	f7 36 00 04 	ld.ub	r6,r11[4]
80005138:	f3 66 00 04 	st.b	r9[4],r6
8000513c:	f7 36 00 03 	ld.ub	r6,r11[3]
80005140:	f3 66 00 03 	st.b	r9[3],r6
80005144:	f7 36 00 02 	ld.ub	r6,r11[2]
80005148:	f3 66 00 02 	st.b	r9[2],r6
8000514c:	f7 36 00 01 	ld.ub	r6,r11[1]
80005150:	f3 66 00 01 	st.b	r9[1],r6
80005154:	f7 36 00 00 	ld.ub	r6,r11[0]
80005158:	f3 66 00 00 	st.b	r9[0],r6
8000515c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005160:	20 1a       	sub	r10,1
80005162:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80005166:	f8 0a 0b 09 	st.b	r12[r10],r9
8000516a:	cf b1       	brne	80005160 <memcpy+0x13a>
8000516c:	5e fc       	retal	r12

8000516e <memset>:
8000516e:	18 98       	mov	r8,r12
80005170:	c0 38       	rjmp	80005176 <memset+0x8>
80005172:	10 cb       	st.b	r8++,r11
80005174:	20 1a       	sub	r10,1
80005176:	58 0a       	cp.w	r10,0
80005178:	cf d1       	brne	80005172 <memset+0x4>
8000517a:	5e fc       	retal	r12

8000517c <sprintf>:
8000517c:	d4 01       	pushm	lr
8000517e:	21 7d       	sub	sp,92
80005180:	e0 68 ff ff 	mov	r8,65535
80005184:	ea 18 7f ff 	orh	r8,0x7fff
80005188:	50 58       	stdsp	sp[0x14],r8
8000518a:	50 28       	stdsp	sp[0x8],r8
8000518c:	e0 68 02 08 	mov	r8,520
80005190:	ba 68       	st.h	sp[0xc],r8
80005192:	3f f8       	mov	r8,-1
80005194:	ba 78       	st.h	sp[0xe],r8
80005196:	e0 68 01 24 	mov	r8,292
8000519a:	50 4c       	stdsp	sp[0x10],r12
8000519c:	16 9a       	mov	r10,r11
8000519e:	50 0c       	stdsp	sp[0x0],r12
800051a0:	fa c9 ff a0 	sub	r9,sp,-96
800051a4:	70 0c       	ld.w	r12,r8[0x0]
800051a6:	1a 9b       	mov	r11,sp
800051a8:	c9 cd       	rcall	800054e0 <_vfprintf_r>
800051aa:	30 09       	mov	r9,0
800051ac:	40 08       	lddsp	r8,sp[0x0]
800051ae:	b0 89       	st.b	r8[0x0],r9
800051b0:	2e 9d       	sub	sp,-92
800051b2:	d8 02       	popm	pc

800051b4 <get_arg>:
800051b4:	d4 31       	pushm	r0-r7,lr
800051b6:	20 8d       	sub	sp,32
800051b8:	fa c4 ff bc 	sub	r4,sp,-68
800051bc:	50 4b       	stdsp	sp[0x10],r11
800051be:	68 2e       	ld.w	lr,r4[0x8]
800051c0:	50 58       	stdsp	sp[0x14],r8
800051c2:	12 96       	mov	r6,r9
800051c4:	7c 0b       	ld.w	r11,lr[0x0]
800051c6:	70 05       	ld.w	r5,r8[0x0]
800051c8:	50 6e       	stdsp	sp[0x18],lr
800051ca:	58 0b       	cp.w	r11,0
800051cc:	f4 0b 17 00 	moveq	r11,r10
800051d0:	68 03       	ld.w	r3,r4[0x0]
800051d2:	68 11       	ld.w	r1,r4[0x4]
800051d4:	40 49       	lddsp	r9,sp[0x10]
800051d6:	30 08       	mov	r8,0
800051d8:	c2 69       	rjmp	80005424 <get_arg+0x270>
800051da:	2f fb       	sub	r11,-1
800051dc:	32 5c       	mov	r12,37
800051de:	17 8a       	ld.ub	r10,r11[0x0]
800051e0:	f8 0a 18 00 	cp.b	r10,r12
800051e4:	5f 1e       	srne	lr
800051e6:	f0 0a 18 00 	cp.b	r10,r8
800051ea:	5f 1c       	srne	r12
800051ec:	fd ec 00 0c 	and	r12,lr,r12
800051f0:	f0 0c 18 00 	cp.b	r12,r8
800051f4:	cf 31       	brne	800051da <get_arg+0x26>
800051f6:	58 0a       	cp.w	r10,0
800051f8:	e0 80 01 23 	breq	8000543e <get_arg+0x28a>
800051fc:	30 0c       	mov	r12,0
800051fe:	3f fa       	mov	r10,-1
80005200:	18 90       	mov	r0,r12
80005202:	50 3a       	stdsp	sp[0xc],r10
80005204:	18 94       	mov	r4,r12
80005206:	18 92       	mov	r2,r12
80005208:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
8000520c:	16 97       	mov	r7,r11
8000520e:	50 7c       	stdsp	sp[0x1c],r12
80005210:	fe cc 9d f0 	sub	r12,pc,-25104
80005214:	0f 3a       	ld.ub	r10,r7++
80005216:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
8000521a:	40 7c       	lddsp	r12,sp[0x1c]
8000521c:	1c 0c       	add	r12,lr
8000521e:	fe ce 9e c6 	sub	lr,pc,-24890
80005222:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
80005226:	20 1e       	sub	lr,1
80005228:	50 0e       	stdsp	sp[0x0],lr
8000522a:	fe ce 9f 3e 	sub	lr,pc,-24770
8000522e:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
80005232:	50 7c       	stdsp	sp[0x1c],r12
80005234:	40 0c       	lddsp	r12,sp[0x0]
80005236:	58 7c       	cp.w	r12,7
80005238:	e0 8b 00 ef 	brhi	80005416 <get_arg+0x262>
8000523c:	fe ce a0 f0 	sub	lr,pc,-24336
80005240:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80005244:	36 8b       	mov	r11,104
80005246:	f6 0a 18 00 	cp.b	r10,r11
8000524a:	e0 80 00 e6 	breq	80005416 <get_arg+0x262>
8000524e:	37 1b       	mov	r11,113
80005250:	f6 0a 18 00 	cp.b	r10,r11
80005254:	c0 70       	breq	80005262 <get_arg+0xae>
80005256:	34 cb       	mov	r11,76
80005258:	f6 0a 18 00 	cp.b	r10,r11
8000525c:	c0 51       	brne	80005266 <get_arg+0xb2>
8000525e:	a3 b4       	sbr	r4,0x3
80005260:	cd b8       	rjmp	80005416 <get_arg+0x262>
80005262:	a5 b4       	sbr	r4,0x5
80005264:	cd 98       	rjmp	80005416 <get_arg+0x262>
80005266:	08 9a       	mov	r10,r4
80005268:	0e 9b       	mov	r11,r7
8000526a:	a5 aa       	sbr	r10,0x4
8000526c:	17 3c       	ld.ub	r12,r11++
8000526e:	a5 b4       	sbr	r4,0x5
80005270:	36 ce       	mov	lr,108
80005272:	fc 0c 18 00 	cp.b	r12,lr
80005276:	e0 80 00 d1 	breq	80005418 <get_arg+0x264>
8000527a:	14 94       	mov	r4,r10
8000527c:	cc d8       	rjmp	80005416 <get_arg+0x262>
8000527e:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
80005282:	36 7c       	mov	r12,103
80005284:	f8 0a 18 00 	cp.b	r10,r12
80005288:	e0 8b 00 27 	brhi	800052d6 <get_arg+0x122>
8000528c:	36 5b       	mov	r11,101
8000528e:	f6 0a 18 00 	cp.b	r10,r11
80005292:	c4 82       	brcc	80005322 <get_arg+0x16e>
80005294:	34 fb       	mov	r11,79
80005296:	f6 0a 18 00 	cp.b	r10,r11
8000529a:	c4 80       	breq	8000532a <get_arg+0x176>
8000529c:	e0 8b 00 0c 	brhi	800052b4 <get_arg+0x100>
800052a0:	34 5b       	mov	r11,69
800052a2:	f6 0a 18 00 	cp.b	r10,r11
800052a6:	c3 e0       	breq	80005322 <get_arg+0x16e>
800052a8:	34 7b       	mov	r11,71
800052aa:	f6 0a 18 00 	cp.b	r10,r11
800052ae:	c3 a0       	breq	80005322 <get_arg+0x16e>
800052b0:	34 4b       	mov	r11,68
800052b2:	c0 88       	rjmp	800052c2 <get_arg+0x10e>
800052b4:	35 8b       	mov	r11,88
800052b6:	f6 0a 18 00 	cp.b	r10,r11
800052ba:	c2 c0       	breq	80005312 <get_arg+0x15e>
800052bc:	e0 8b 00 07 	brhi	800052ca <get_arg+0x116>
800052c0:	35 5b       	mov	r11,85
800052c2:	f6 0a 18 00 	cp.b	r10,r11
800052c6:	c3 51       	brne	80005330 <get_arg+0x17c>
800052c8:	c3 18       	rjmp	8000532a <get_arg+0x176>
800052ca:	36 3b       	mov	r11,99
800052cc:	f6 0a 18 00 	cp.b	r10,r11
800052d0:	c2 f0       	breq	8000532e <get_arg+0x17a>
800052d2:	36 4b       	mov	r11,100
800052d4:	c0 e8       	rjmp	800052f0 <get_arg+0x13c>
800052d6:	37 0b       	mov	r11,112
800052d8:	f6 0a 18 00 	cp.b	r10,r11
800052dc:	c2 50       	breq	80005326 <get_arg+0x172>
800052de:	e0 8b 00 0d 	brhi	800052f8 <get_arg+0x144>
800052e2:	36 eb       	mov	r11,110
800052e4:	f6 0a 18 00 	cp.b	r10,r11
800052e8:	c1 f0       	breq	80005326 <get_arg+0x172>
800052ea:	e0 8b 00 14 	brhi	80005312 <get_arg+0x15e>
800052ee:	36 9b       	mov	r11,105
800052f0:	f6 0a 18 00 	cp.b	r10,r11
800052f4:	c1 e1       	brne	80005330 <get_arg+0x17c>
800052f6:	c0 e8       	rjmp	80005312 <get_arg+0x15e>
800052f8:	37 5b       	mov	r11,117
800052fa:	f6 0a 18 00 	cp.b	r10,r11
800052fe:	c0 a0       	breq	80005312 <get_arg+0x15e>
80005300:	37 8b       	mov	r11,120
80005302:	f6 0a 18 00 	cp.b	r10,r11
80005306:	c0 60       	breq	80005312 <get_arg+0x15e>
80005308:	37 3b       	mov	r11,115
8000530a:	f6 0a 18 00 	cp.b	r10,r11
8000530e:	c1 11       	brne	80005330 <get_arg+0x17c>
80005310:	c0 b8       	rjmp	80005326 <get_arg+0x172>
80005312:	ed b4 00 04 	bld	r4,0x4
80005316:	c0 a0       	breq	8000532a <get_arg+0x176>
80005318:	ed b4 00 05 	bld	r4,0x5
8000531c:	c0 91       	brne	8000532e <get_arg+0x17a>
8000531e:	30 20       	mov	r0,2
80005320:	c0 88       	rjmp	80005330 <get_arg+0x17c>
80005322:	30 40       	mov	r0,4
80005324:	c0 68       	rjmp	80005330 <get_arg+0x17c>
80005326:	30 30       	mov	r0,3
80005328:	c0 48       	rjmp	80005330 <get_arg+0x17c>
8000532a:	30 10       	mov	r0,1
8000532c:	c0 28       	rjmp	80005330 <get_arg+0x17c>
8000532e:	30 00       	mov	r0,0
80005330:	40 3b       	lddsp	r11,sp[0xc]
80005332:	5b fb       	cp.w	r11,-1
80005334:	c0 40       	breq	8000533c <get_arg+0x188>
80005336:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
8000533a:	c6 e8       	rjmp	80005416 <get_arg+0x262>
8000533c:	58 60       	cp.w	r0,6
8000533e:	e0 8b 00 6c 	brhi	80005416 <get_arg+0x262>
80005342:	6c 0a       	ld.w	r10,r6[0x0]
80005344:	ea cc ff ff 	sub	r12,r5,-1
80005348:	fe ce a1 dc 	sub	lr,pc,-24100
8000534c:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
80005350:	f4 cb ff f8 	sub	r11,r10,-8
80005354:	8d 0b       	st.w	r6[0x0],r11
80005356:	f4 ea 00 00 	ld.d	r10,r10[0]
8000535a:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000535e:	c0 f8       	rjmp	8000537c <get_arg+0x1c8>
80005360:	f4 cb ff fc 	sub	r11,r10,-4
80005364:	8d 0b       	st.w	r6[0x0],r11
80005366:	74 0a       	ld.w	r10,r10[0x0]
80005368:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000536c:	c0 88       	rjmp	8000537c <get_arg+0x1c8>
8000536e:	f4 cb ff f8 	sub	r11,r10,-8
80005372:	8d 0b       	st.w	r6[0x0],r11
80005374:	f4 ea 00 00 	ld.d	r10,r10[0]
80005378:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000537c:	0e 9b       	mov	r11,r7
8000537e:	18 95       	mov	r5,r12
80005380:	c4 c8       	rjmp	80005418 <get_arg+0x264>
80005382:	62 0a       	ld.w	r10,r1[0x0]
80005384:	5b fa       	cp.w	r10,-1
80005386:	c0 a1       	brne	8000539a <get_arg+0x1e6>
80005388:	50 19       	stdsp	sp[0x4],r9
8000538a:	50 28       	stdsp	sp[0x8],r8
8000538c:	e0 6a 00 80 	mov	r10,128
80005390:	30 0b       	mov	r11,0
80005392:	02 9c       	mov	r12,r1
80005394:	ce de       	rcall	8000516e <memset>
80005396:	40 28       	lddsp	r8,sp[0x8]
80005398:	40 19       	lddsp	r9,sp[0x4]
8000539a:	e4 cc 00 01 	sub	r12,r2,1
8000539e:	0e 9b       	mov	r11,r7
800053a0:	50 3c       	stdsp	sp[0xc],r12
800053a2:	f2 0c 0c 49 	max	r9,r9,r12
800053a6:	c3 98       	rjmp	80005418 <get_arg+0x264>
800053a8:	62 0a       	ld.w	r10,r1[0x0]
800053aa:	5b fa       	cp.w	r10,-1
800053ac:	c0 a1       	brne	800053c0 <get_arg+0x20c>
800053ae:	50 19       	stdsp	sp[0x4],r9
800053b0:	50 28       	stdsp	sp[0x8],r8
800053b2:	e0 6a 00 80 	mov	r10,128
800053b6:	30 0b       	mov	r11,0
800053b8:	02 9c       	mov	r12,r1
800053ba:	cd ae       	rcall	8000516e <memset>
800053bc:	40 28       	lddsp	r8,sp[0x8]
800053be:	40 19       	lddsp	r9,sp[0x4]
800053c0:	20 12       	sub	r2,1
800053c2:	30 0a       	mov	r10,0
800053c4:	0e 9b       	mov	r11,r7
800053c6:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
800053ca:	f2 02 0c 49 	max	r9,r9,r2
800053ce:	c2 58       	rjmp	80005418 <get_arg+0x264>
800053d0:	16 97       	mov	r7,r11
800053d2:	6c 0a       	ld.w	r10,r6[0x0]
800053d4:	f4 cb ff fc 	sub	r11,r10,-4
800053d8:	8d 0b       	st.w	r6[0x0],r11
800053da:	74 0a       	ld.w	r10,r10[0x0]
800053dc:	0e 9b       	mov	r11,r7
800053de:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800053e2:	2f f5       	sub	r5,-1
800053e4:	c1 a8       	rjmp	80005418 <get_arg+0x264>
800053e6:	f4 c2 00 30 	sub	r2,r10,48
800053ea:	c0 68       	rjmp	800053f6 <get_arg+0x242>
800053ec:	e4 02 00 22 	add	r2,r2,r2<<0x2
800053f0:	2f f7       	sub	r7,-1
800053f2:	f4 02 00 12 	add	r2,r10,r2<<0x1
800053f6:	0f 8a       	ld.ub	r10,r7[0x0]
800053f8:	58 0a       	cp.w	r10,0
800053fa:	c0 e0       	breq	80005416 <get_arg+0x262>
800053fc:	23 0a       	sub	r10,48
800053fe:	58 9a       	cp.w	r10,9
80005400:	fe 98 ff f6 	brls	800053ec <get_arg+0x238>
80005404:	c0 98       	rjmp	80005416 <get_arg+0x262>
80005406:	2f f7       	sub	r7,-1
80005408:	0f 8a       	ld.ub	r10,r7[0x0]
8000540a:	58 0a       	cp.w	r10,0
8000540c:	c0 50       	breq	80005416 <get_arg+0x262>
8000540e:	23 0a       	sub	r10,48
80005410:	58 9a       	cp.w	r10,9
80005412:	fe 98 ff fa 	brls	80005406 <get_arg+0x252>
80005416:	0e 9b       	mov	r11,r7
80005418:	40 7c       	lddsp	r12,sp[0x1c]
8000541a:	30 ba       	mov	r10,11
8000541c:	f4 0c 18 00 	cp.b	r12,r10
80005420:	fe 91 fe f4 	brne	80005208 <get_arg+0x54>
80005424:	40 42       	lddsp	r2,sp[0x10]
80005426:	17 8c       	ld.ub	r12,r11[0x0]
80005428:	0a 32       	cp.w	r2,r5
8000542a:	5f 4a       	srge	r10
8000542c:	f0 0c 18 00 	cp.b	r12,r8
80005430:	5f 1c       	srne	r12
80005432:	f9 ea 00 0a 	and	r10,r12,r10
80005436:	f0 0a 18 00 	cp.b	r10,r8
8000543a:	fe 91 fe d1 	brne	800051dc <get_arg+0x28>
8000543e:	30 08       	mov	r8,0
80005440:	40 4e       	lddsp	lr,sp[0x10]
80005442:	17 8a       	ld.ub	r10,r11[0x0]
80005444:	e2 05 00 21 	add	r1,r1,r5<<0x2
80005448:	f0 0a 18 00 	cp.b	r10,r8
8000544c:	fc 09 17 10 	movne	r9,lr
80005450:	e6 05 00 38 	add	r8,r3,r5<<0x3
80005454:	06 9e       	mov	lr,r3
80005456:	c2 a8       	rjmp	800054aa <get_arg+0x2f6>
80005458:	62 0a       	ld.w	r10,r1[0x0]
8000545a:	58 3a       	cp.w	r10,3
8000545c:	c1 e0       	breq	80005498 <get_arg+0x2e4>
8000545e:	e0 89 00 07 	brgt	8000546c <get_arg+0x2b8>
80005462:	58 1a       	cp.w	r10,1
80005464:	c1 a0       	breq	80005498 <get_arg+0x2e4>
80005466:	58 2a       	cp.w	r10,2
80005468:	c1 81       	brne	80005498 <get_arg+0x2e4>
8000546a:	c0 58       	rjmp	80005474 <get_arg+0x2c0>
8000546c:	58 5a       	cp.w	r10,5
8000546e:	c0 c0       	breq	80005486 <get_arg+0x2d2>
80005470:	c0 b5       	brlt	80005486 <get_arg+0x2d2>
80005472:	c1 38       	rjmp	80005498 <get_arg+0x2e4>
80005474:	6c 0a       	ld.w	r10,r6[0x0]
80005476:	f4 cc ff f8 	sub	r12,r10,-8
8000547a:	8d 0c       	st.w	r6[0x0],r12
8000547c:	f4 e2 00 00 	ld.d	r2,r10[0]
80005480:	f0 e3 00 00 	st.d	r8[0],r2
80005484:	c1 08       	rjmp	800054a4 <get_arg+0x2f0>
80005486:	6c 0a       	ld.w	r10,r6[0x0]
80005488:	f4 cc ff f8 	sub	r12,r10,-8
8000548c:	8d 0c       	st.w	r6[0x0],r12
8000548e:	f4 e2 00 00 	ld.d	r2,r10[0]
80005492:	f0 e3 00 00 	st.d	r8[0],r2
80005496:	c0 78       	rjmp	800054a4 <get_arg+0x2f0>
80005498:	6c 0a       	ld.w	r10,r6[0x0]
8000549a:	f4 cc ff fc 	sub	r12,r10,-4
8000549e:	8d 0c       	st.w	r6[0x0],r12
800054a0:	74 0a       	ld.w	r10,r10[0x0]
800054a2:	91 0a       	st.w	r8[0x0],r10
800054a4:	2f f5       	sub	r5,-1
800054a6:	2f 88       	sub	r8,-8
800054a8:	2f c1       	sub	r1,-4
800054aa:	12 35       	cp.w	r5,r9
800054ac:	fe 9a ff d6 	brle	80005458 <get_arg+0x2a4>
800054b0:	1c 93       	mov	r3,lr
800054b2:	40 52       	lddsp	r2,sp[0x14]
800054b4:	40 6e       	lddsp	lr,sp[0x18]
800054b6:	85 05       	st.w	r2[0x0],r5
800054b8:	9d 0b       	st.w	lr[0x0],r11
800054ba:	40 4b       	lddsp	r11,sp[0x10]
800054bc:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
800054c0:	2f 8d       	sub	sp,-32
800054c2:	d8 32       	popm	r0-r7,pc

800054c4 <__sprint_r>:
800054c4:	d4 21       	pushm	r4-r7,lr
800054c6:	14 97       	mov	r7,r10
800054c8:	74 28       	ld.w	r8,r10[0x8]
800054ca:	58 08       	cp.w	r8,0
800054cc:	c0 41       	brne	800054d4 <__sprint_r+0x10>
800054ce:	95 18       	st.w	r10[0x4],r8
800054d0:	10 9c       	mov	r12,r8
800054d2:	d8 22       	popm	r4-r7,pc
800054d4:	e0 a0 18 b4 	rcall	8000863c <__sfvwrite_r>
800054d8:	30 08       	mov	r8,0
800054da:	8f 18       	st.w	r7[0x4],r8
800054dc:	8f 28       	st.w	r7[0x8],r8
800054de:	d8 22       	popm	r4-r7,pc

800054e0 <_vfprintf_r>:
800054e0:	d4 31       	pushm	r0-r7,lr
800054e2:	fa cd 06 bc 	sub	sp,sp,1724
800054e6:	51 09       	stdsp	sp[0x40],r9
800054e8:	16 91       	mov	r1,r11
800054ea:	14 97       	mov	r7,r10
800054ec:	18 95       	mov	r5,r12
800054ee:	e0 a0 1a 1d 	rcall	80008928 <_localeconv_r>
800054f2:	78 0c       	ld.w	r12,r12[0x0]
800054f4:	50 cc       	stdsp	sp[0x30],r12
800054f6:	58 05       	cp.w	r5,0
800054f8:	c0 70       	breq	80005506 <_vfprintf_r+0x26>
800054fa:	6a 68       	ld.w	r8,r5[0x18]
800054fc:	58 08       	cp.w	r8,0
800054fe:	c0 41       	brne	80005506 <_vfprintf_r+0x26>
80005500:	0a 9c       	mov	r12,r5
80005502:	e0 a0 17 3d 	rcall	8000837c <__sinit>
80005506:	fe c8 9f d6 	sub	r8,pc,-24618
8000550a:	10 31       	cp.w	r1,r8
8000550c:	c0 31       	brne	80005512 <_vfprintf_r+0x32>
8000550e:	6a 01       	ld.w	r1,r5[0x0]
80005510:	c0 c8       	rjmp	80005528 <_vfprintf_r+0x48>
80005512:	fe c8 9f c2 	sub	r8,pc,-24638
80005516:	10 31       	cp.w	r1,r8
80005518:	c0 31       	brne	8000551e <_vfprintf_r+0x3e>
8000551a:	6a 11       	ld.w	r1,r5[0x4]
8000551c:	c0 68       	rjmp	80005528 <_vfprintf_r+0x48>
8000551e:	fe c8 9f ae 	sub	r8,pc,-24658
80005522:	10 31       	cp.w	r1,r8
80005524:	eb f1 00 02 	ld.weq	r1,r5[0x8]
80005528:	82 68       	ld.sh	r8,r1[0xc]
8000552a:	ed b8 00 03 	bld	r8,0x3
8000552e:	c0 41       	brne	80005536 <_vfprintf_r+0x56>
80005530:	62 48       	ld.w	r8,r1[0x10]
80005532:	58 08       	cp.w	r8,0
80005534:	c0 71       	brne	80005542 <_vfprintf_r+0x62>
80005536:	02 9b       	mov	r11,r1
80005538:	0a 9c       	mov	r12,r5
8000553a:	e0 a0 0f 5d 	rcall	800073f4 <__swsetup_r>
8000553e:	e0 81 0f 54 	brne	800073e6 <_vfprintf_r+0x1f06>
80005542:	82 68       	ld.sh	r8,r1[0xc]
80005544:	10 99       	mov	r9,r8
80005546:	e2 19 00 1a 	andl	r9,0x1a,COH
8000554a:	58 a9       	cp.w	r9,10
8000554c:	c3 c1       	brne	800055c4 <_vfprintf_r+0xe4>
8000554e:	82 79       	ld.sh	r9,r1[0xe]
80005550:	30 0a       	mov	r10,0
80005552:	f4 09 19 00 	cp.h	r9,r10
80005556:	c3 75       	brlt	800055c4 <_vfprintf_r+0xe4>
80005558:	a1 d8       	cbr	r8,0x1
8000555a:	fb 58 05 d0 	st.h	sp[1488],r8
8000555e:	62 88       	ld.w	r8,r1[0x20]
80005560:	fb 48 05 e4 	st.w	sp[1508],r8
80005564:	62 a8       	ld.w	r8,r1[0x28]
80005566:	fb 48 05 ec 	st.w	sp[1516],r8
8000556a:	fa c8 ff bc 	sub	r8,sp,-68
8000556e:	fb 48 05 d4 	st.w	sp[1492],r8
80005572:	fb 48 05 c4 	st.w	sp[1476],r8
80005576:	e0 68 04 00 	mov	r8,1024
8000557a:	fb 48 05 d8 	st.w	sp[1496],r8
8000557e:	fb 48 05 cc 	st.w	sp[1484],r8
80005582:	30 08       	mov	r8,0
80005584:	fb 59 05 d2 	st.h	sp[1490],r9
80005588:	0e 9a       	mov	r10,r7
8000558a:	41 09       	lddsp	r9,sp[0x40]
8000558c:	fa c7 fa 3c 	sub	r7,sp,-1476
80005590:	fb 48 05 dc 	st.w	sp[1500],r8
80005594:	0a 9c       	mov	r12,r5
80005596:	0e 9b       	mov	r11,r7
80005598:	ca 4f       	rcall	800054e0 <_vfprintf_r>
8000559a:	50 bc       	stdsp	sp[0x2c],r12
8000559c:	c0 95       	brlt	800055ae <_vfprintf_r+0xce>
8000559e:	0e 9b       	mov	r11,r7
800055a0:	0a 9c       	mov	r12,r5
800055a2:	e0 a0 16 15 	rcall	800081cc <_fflush_r>
800055a6:	40 be       	lddsp	lr,sp[0x2c]
800055a8:	f9 be 01 ff 	movne	lr,-1
800055ac:	50 be       	stdsp	sp[0x2c],lr
800055ae:	fb 08 05 d0 	ld.sh	r8,sp[1488]
800055b2:	ed b8 00 06 	bld	r8,0x6
800055b6:	e0 81 0f 1a 	brne	800073ea <_vfprintf_r+0x1f0a>
800055ba:	82 68       	ld.sh	r8,r1[0xc]
800055bc:	a7 a8       	sbr	r8,0x6
800055be:	a2 68       	st.h	r1[0xc],r8
800055c0:	e0 8f 0f 15 	bral	800073ea <_vfprintf_r+0x1f0a>
800055c4:	30 08       	mov	r8,0
800055c6:	fb 48 06 b4 	st.w	sp[1716],r8
800055ca:	fb 48 06 90 	st.w	sp[1680],r8
800055ce:	fb 48 06 8c 	st.w	sp[1676],r8
800055d2:	fb 48 06 b0 	st.w	sp[1712],r8
800055d6:	30 08       	mov	r8,0
800055d8:	30 09       	mov	r9,0
800055da:	50 a7       	stdsp	sp[0x28],r7
800055dc:	50 78       	stdsp	sp[0x1c],r8
800055de:	fa c3 f9 e0 	sub	r3,sp,-1568
800055e2:	3f f8       	mov	r8,-1
800055e4:	50 59       	stdsp	sp[0x14],r9
800055e6:	fb 43 06 88 	st.w	sp[1672],r3
800055ea:	fb 48 05 44 	st.w	sp[1348],r8
800055ee:	12 9c       	mov	r12,r9
800055f0:	50 69       	stdsp	sp[0x18],r9
800055f2:	50 d9       	stdsp	sp[0x34],r9
800055f4:	50 e9       	stdsp	sp[0x38],r9
800055f6:	50 b9       	stdsp	sp[0x2c],r9
800055f8:	12 97       	mov	r7,r9
800055fa:	0a 94       	mov	r4,r5
800055fc:	40 a2       	lddsp	r2,sp[0x28]
800055fe:	32 5a       	mov	r10,37
80005600:	30 08       	mov	r8,0
80005602:	c0 28       	rjmp	80005606 <_vfprintf_r+0x126>
80005604:	2f f2       	sub	r2,-1
80005606:	05 89       	ld.ub	r9,r2[0x0]
80005608:	f0 09 18 00 	cp.b	r9,r8
8000560c:	5f 1b       	srne	r11
8000560e:	f4 09 18 00 	cp.b	r9,r10
80005612:	5f 19       	srne	r9
80005614:	f3 eb 00 0b 	and	r11,r9,r11
80005618:	f0 0b 18 00 	cp.b	r11,r8
8000561c:	cf 41       	brne	80005604 <_vfprintf_r+0x124>
8000561e:	40 ab       	lddsp	r11,sp[0x28]
80005620:	e4 0b 01 06 	sub	r6,r2,r11
80005624:	c1 e0       	breq	80005660 <_vfprintf_r+0x180>
80005626:	fa f8 06 90 	ld.w	r8,sp[1680]
8000562a:	0c 08       	add	r8,r6
8000562c:	87 0b       	st.w	r3[0x0],r11
8000562e:	fb 48 06 90 	st.w	sp[1680],r8
80005632:	87 16       	st.w	r3[0x4],r6
80005634:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005638:	2f f8       	sub	r8,-1
8000563a:	fb 48 06 8c 	st.w	sp[1676],r8
8000563e:	58 78       	cp.w	r8,7
80005640:	e0 89 00 04 	brgt	80005648 <_vfprintf_r+0x168>
80005644:	2f 83       	sub	r3,-8
80005646:	c0 a8       	rjmp	8000565a <_vfprintf_r+0x17a>
80005648:	fa ca f9 78 	sub	r10,sp,-1672
8000564c:	02 9b       	mov	r11,r1
8000564e:	08 9c       	mov	r12,r4
80005650:	c3 af       	rcall	800054c4 <__sprint_r>
80005652:	e0 81 0e c6 	brne	800073de <_vfprintf_r+0x1efe>
80005656:	fa c3 f9 e0 	sub	r3,sp,-1568
8000565a:	40 ba       	lddsp	r10,sp[0x2c]
8000565c:	0c 0a       	add	r10,r6
8000565e:	50 ba       	stdsp	sp[0x2c],r10
80005660:	05 89       	ld.ub	r9,r2[0x0]
80005662:	30 08       	mov	r8,0
80005664:	f0 09 18 00 	cp.b	r9,r8
80005668:	e0 80 0e aa 	breq	800073bc <_vfprintf_r+0x1edc>
8000566c:	30 09       	mov	r9,0
8000566e:	fb 68 06 bb 	st.b	sp[1723],r8
80005672:	0e 96       	mov	r6,r7
80005674:	e4 c8 ff ff 	sub	r8,r2,-1
80005678:	3f fe       	mov	lr,-1
8000567a:	50 93       	stdsp	sp[0x24],r3
8000567c:	50 41       	stdsp	sp[0x10],r1
8000567e:	0e 93       	mov	r3,r7
80005680:	04 91       	mov	r1,r2
80005682:	50 89       	stdsp	sp[0x20],r9
80005684:	50 a8       	stdsp	sp[0x28],r8
80005686:	50 2e       	stdsp	sp[0x8],lr
80005688:	50 39       	stdsp	sp[0xc],r9
8000568a:	12 95       	mov	r5,r9
8000568c:	12 90       	mov	r0,r9
8000568e:	10 97       	mov	r7,r8
80005690:	08 92       	mov	r2,r4
80005692:	c0 78       	rjmp	800056a0 <_vfprintf_r+0x1c0>
80005694:	3f fc       	mov	r12,-1
80005696:	08 97       	mov	r7,r4
80005698:	50 2c       	stdsp	sp[0x8],r12
8000569a:	c0 38       	rjmp	800056a0 <_vfprintf_r+0x1c0>
8000569c:	30 0b       	mov	r11,0
8000569e:	50 3b       	stdsp	sp[0xc],r11
800056a0:	0f 38       	ld.ub	r8,r7++
800056a2:	c0 28       	rjmp	800056a6 <_vfprintf_r+0x1c6>
800056a4:	12 90       	mov	r0,r9
800056a6:	f0 c9 00 20 	sub	r9,r8,32
800056aa:	e0 49 00 58 	cp.w	r9,88
800056ae:	e0 8b 0a 30 	brhi	80006b0e <_vfprintf_r+0x162e>
800056b2:	fe ca a5 2a 	sub	r10,pc,-23254
800056b6:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
800056ba:	50 a7       	stdsp	sp[0x28],r7
800056bc:	50 80       	stdsp	sp[0x20],r0
800056be:	0c 97       	mov	r7,r6
800056c0:	04 94       	mov	r4,r2
800056c2:	06 96       	mov	r6,r3
800056c4:	02 92       	mov	r2,r1
800056c6:	fe c9 a3 02 	sub	r9,pc,-23806
800056ca:	40 93       	lddsp	r3,sp[0x24]
800056cc:	10 90       	mov	r0,r8
800056ce:	40 41       	lddsp	r1,sp[0x10]
800056d0:	50 d9       	stdsp	sp[0x34],r9
800056d2:	e0 8f 08 8e 	bral	800067ee <_vfprintf_r+0x130e>
800056d6:	30 08       	mov	r8,0
800056d8:	fb 39 06 bb 	ld.ub	r9,sp[1723]
800056dc:	f0 09 18 00 	cp.b	r9,r8
800056e0:	ce 01       	brne	800056a0 <_vfprintf_r+0x1c0>
800056e2:	32 08       	mov	r8,32
800056e4:	c6 e8       	rjmp	800057c0 <_vfprintf_r+0x2e0>
800056e6:	a1 a5       	sbr	r5,0x0
800056e8:	cd cb       	rjmp	800056a0 <_vfprintf_r+0x1c0>
800056ea:	0f 89       	ld.ub	r9,r7[0x0]
800056ec:	f2 c8 00 30 	sub	r8,r9,48
800056f0:	58 98       	cp.w	r8,9
800056f2:	e0 8b 00 1d 	brhi	8000572c <_vfprintf_r+0x24c>
800056f6:	ee c8 ff ff 	sub	r8,r7,-1
800056fa:	30 0b       	mov	r11,0
800056fc:	23 09       	sub	r9,48
800056fe:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80005702:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
80005706:	11 39       	ld.ub	r9,r8++
80005708:	f2 ca 00 30 	sub	r10,r9,48
8000570c:	58 9a       	cp.w	r10,9
8000570e:	fe 98 ff f7 	brls	800056fc <_vfprintf_r+0x21c>
80005712:	e0 49 00 24 	cp.w	r9,36
80005716:	cc 31       	brne	8000569c <_vfprintf_r+0x1bc>
80005718:	e0 4b 00 20 	cp.w	r11,32
8000571c:	e0 89 0e 60 	brgt	800073dc <_vfprintf_r+0x1efc>
80005720:	20 1b       	sub	r11,1
80005722:	fa f9 06 b4 	ld.w	r9,sp[1716]
80005726:	12 3b       	cp.w	r11,r9
80005728:	c0 95       	brlt	8000573a <_vfprintf_r+0x25a>
8000572a:	c1 08       	rjmp	8000574a <_vfprintf_r+0x26a>
8000572c:	fa f9 06 b4 	ld.w	r9,sp[1716]
80005730:	ec ca ff ff 	sub	r10,r6,-1
80005734:	12 36       	cp.w	r6,r9
80005736:	c1 f5       	brlt	80005774 <_vfprintf_r+0x294>
80005738:	c2 68       	rjmp	80005784 <_vfprintf_r+0x2a4>
8000573a:	fa ce f9 44 	sub	lr,sp,-1724
8000573e:	10 97       	mov	r7,r8
80005740:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80005744:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80005748:	c3 58       	rjmp	800057b2 <_vfprintf_r+0x2d2>
8000574a:	10 97       	mov	r7,r8
8000574c:	fa c8 f9 50 	sub	r8,sp,-1712
80005750:	1a d8       	st.w	--sp,r8
80005752:	fa c8 fa b8 	sub	r8,sp,-1352
80005756:	1a d8       	st.w	--sp,r8
80005758:	fa c8 fb b4 	sub	r8,sp,-1100
8000575c:	02 9a       	mov	r10,r1
8000575e:	1a d8       	st.w	--sp,r8
80005760:	04 9c       	mov	r12,r2
80005762:	fa c8 f9 40 	sub	r8,sp,-1728
80005766:	fa c9 ff b4 	sub	r9,sp,-76
8000576a:	fe b0 fd 25 	rcall	800051b4 <get_arg>
8000576e:	2f dd       	sub	sp,-12
80005770:	78 00       	ld.w	r0,r12[0x0]
80005772:	c2 08       	rjmp	800057b2 <_vfprintf_r+0x2d2>
80005774:	fa cc f9 44 	sub	r12,sp,-1724
80005778:	14 96       	mov	r6,r10
8000577a:	f8 03 00 38 	add	r8,r12,r3<<0x3
8000577e:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80005782:	c1 88       	rjmp	800057b2 <_vfprintf_r+0x2d2>
80005784:	41 08       	lddsp	r8,sp[0x40]
80005786:	59 f9       	cp.w	r9,31
80005788:	e0 89 00 11 	brgt	800057aa <_vfprintf_r+0x2ca>
8000578c:	f0 cb ff fc 	sub	r11,r8,-4
80005790:	51 0b       	stdsp	sp[0x40],r11
80005792:	70 00       	ld.w	r0,r8[0x0]
80005794:	fa cb f9 44 	sub	r11,sp,-1724
80005798:	f6 09 00 38 	add	r8,r11,r9<<0x3
8000579c:	f1 40 fd 88 	st.w	r8[-632],r0
800057a0:	2f f9       	sub	r9,-1
800057a2:	14 96       	mov	r6,r10
800057a4:	fb 49 06 b4 	st.w	sp[1716],r9
800057a8:	c0 58       	rjmp	800057b2 <_vfprintf_r+0x2d2>
800057aa:	70 00       	ld.w	r0,r8[0x0]
800057ac:	14 96       	mov	r6,r10
800057ae:	2f c8       	sub	r8,-4
800057b0:	51 08       	stdsp	sp[0x40],r8
800057b2:	58 00       	cp.w	r0,0
800057b4:	fe 94 ff 76 	brge	800056a0 <_vfprintf_r+0x1c0>
800057b8:	5c 30       	neg	r0
800057ba:	a3 a5       	sbr	r5,0x2
800057bc:	c7 2b       	rjmp	800056a0 <_vfprintf_r+0x1c0>
800057be:	32 b8       	mov	r8,43
800057c0:	fb 68 06 bb 	st.b	sp[1723],r8
800057c4:	c6 eb       	rjmp	800056a0 <_vfprintf_r+0x1c0>
800057c6:	0f 38       	ld.ub	r8,r7++
800057c8:	e0 48 00 2a 	cp.w	r8,42
800057cc:	c0 30       	breq	800057d2 <_vfprintf_r+0x2f2>
800057ce:	30 09       	mov	r9,0
800057d0:	c7 98       	rjmp	800058c2 <_vfprintf_r+0x3e2>
800057d2:	0f 88       	ld.ub	r8,r7[0x0]
800057d4:	f0 c9 00 30 	sub	r9,r8,48
800057d8:	58 99       	cp.w	r9,9
800057da:	e0 8b 00 1f 	brhi	80005818 <_vfprintf_r+0x338>
800057de:	ee c4 ff ff 	sub	r4,r7,-1
800057e2:	30 0b       	mov	r11,0
800057e4:	23 08       	sub	r8,48
800057e6:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
800057ea:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
800057ee:	09 38       	ld.ub	r8,r4++
800057f0:	f0 c9 00 30 	sub	r9,r8,48
800057f4:	58 99       	cp.w	r9,9
800057f6:	fe 98 ff f7 	brls	800057e4 <_vfprintf_r+0x304>
800057fa:	e0 48 00 24 	cp.w	r8,36
800057fe:	fe 91 ff 4f 	brne	8000569c <_vfprintf_r+0x1bc>
80005802:	e0 4b 00 20 	cp.w	r11,32
80005806:	e0 89 0d eb 	brgt	800073dc <_vfprintf_r+0x1efc>
8000580a:	20 1b       	sub	r11,1
8000580c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005810:	10 3b       	cp.w	r11,r8
80005812:	c0 a5       	brlt	80005826 <_vfprintf_r+0x346>
80005814:	c1 18       	rjmp	80005836 <_vfprintf_r+0x356>
80005816:	d7 03       	nop
80005818:	fa fa 06 b4 	ld.w	r10,sp[1716]
8000581c:	ec c9 ff ff 	sub	r9,r6,-1
80005820:	14 36       	cp.w	r6,r10
80005822:	c1 f5       	brlt	80005860 <_vfprintf_r+0x380>
80005824:	c2 88       	rjmp	80005874 <_vfprintf_r+0x394>
80005826:	fa ca f9 44 	sub	r10,sp,-1724
8000582a:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
8000582e:	f6 fb fd 88 	ld.w	r11,r11[-632]
80005832:	50 2b       	stdsp	sp[0x8],r11
80005834:	c3 c8       	rjmp	800058ac <_vfprintf_r+0x3cc>
80005836:	fa c8 f9 50 	sub	r8,sp,-1712
8000583a:	1a d8       	st.w	--sp,r8
8000583c:	fa c8 fa b8 	sub	r8,sp,-1352
80005840:	1a d8       	st.w	--sp,r8
80005842:	fa c8 fb b4 	sub	r8,sp,-1100
80005846:	02 9a       	mov	r10,r1
80005848:	1a d8       	st.w	--sp,r8
8000584a:	04 9c       	mov	r12,r2
8000584c:	fa c8 f9 40 	sub	r8,sp,-1728
80005850:	fa c9 ff b4 	sub	r9,sp,-76
80005854:	fe b0 fc b0 	rcall	800051b4 <get_arg>
80005858:	2f dd       	sub	sp,-12
8000585a:	78 0c       	ld.w	r12,r12[0x0]
8000585c:	50 2c       	stdsp	sp[0x8],r12
8000585e:	c2 78       	rjmp	800058ac <_vfprintf_r+0x3cc>
80005860:	12 96       	mov	r6,r9
80005862:	0e 94       	mov	r4,r7
80005864:	fa c9 f9 44 	sub	r9,sp,-1724
80005868:	f2 03 00 38 	add	r8,r9,r3<<0x3
8000586c:	f0 f8 fd 88 	ld.w	r8,r8[-632]
80005870:	50 28       	stdsp	sp[0x8],r8
80005872:	c1 d8       	rjmp	800058ac <_vfprintf_r+0x3cc>
80005874:	41 08       	lddsp	r8,sp[0x40]
80005876:	59 fa       	cp.w	r10,31
80005878:	e0 89 00 14 	brgt	800058a0 <_vfprintf_r+0x3c0>
8000587c:	f0 cb ff fc 	sub	r11,r8,-4
80005880:	70 08       	ld.w	r8,r8[0x0]
80005882:	51 0b       	stdsp	sp[0x40],r11
80005884:	50 28       	stdsp	sp[0x8],r8
80005886:	fa c6 f9 44 	sub	r6,sp,-1724
8000588a:	40 2e       	lddsp	lr,sp[0x8]
8000588c:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80005890:	f1 4e fd 88 	st.w	r8[-632],lr
80005894:	2f fa       	sub	r10,-1
80005896:	0e 94       	mov	r4,r7
80005898:	fb 4a 06 b4 	st.w	sp[1716],r10
8000589c:	12 96       	mov	r6,r9
8000589e:	c0 78       	rjmp	800058ac <_vfprintf_r+0x3cc>
800058a0:	70 0c       	ld.w	r12,r8[0x0]
800058a2:	0e 94       	mov	r4,r7
800058a4:	2f c8       	sub	r8,-4
800058a6:	50 2c       	stdsp	sp[0x8],r12
800058a8:	12 96       	mov	r6,r9
800058aa:	51 08       	stdsp	sp[0x40],r8
800058ac:	40 2b       	lddsp	r11,sp[0x8]
800058ae:	58 0b       	cp.w	r11,0
800058b0:	fe 95 fe f2 	brlt	80005694 <_vfprintf_r+0x1b4>
800058b4:	08 97       	mov	r7,r4
800058b6:	cf 5a       	rjmp	800056a0 <_vfprintf_r+0x1c0>
800058b8:	f2 09 00 29 	add	r9,r9,r9<<0x2
800058bc:	0f 38       	ld.ub	r8,r7++
800058be:	f4 09 00 19 	add	r9,r10,r9<<0x1
800058c2:	f0 ca 00 30 	sub	r10,r8,48
800058c6:	58 9a       	cp.w	r10,9
800058c8:	fe 98 ff f8 	brls	800058b8 <_vfprintf_r+0x3d8>
800058cc:	3f fa       	mov	r10,-1
800058ce:	f2 0a 0c 49 	max	r9,r9,r10
800058d2:	50 29       	stdsp	sp[0x8],r9
800058d4:	ce 9a       	rjmp	800056a6 <_vfprintf_r+0x1c6>
800058d6:	a7 b5       	sbr	r5,0x7
800058d8:	ce 4a       	rjmp	800056a0 <_vfprintf_r+0x1c0>
800058da:	30 09       	mov	r9,0
800058dc:	23 08       	sub	r8,48
800058de:	f2 09 00 29 	add	r9,r9,r9<<0x2
800058e2:	f0 09 00 19 	add	r9,r8,r9<<0x1
800058e6:	0f 38       	ld.ub	r8,r7++
800058e8:	f0 ca 00 30 	sub	r10,r8,48
800058ec:	58 9a       	cp.w	r10,9
800058ee:	fe 98 ff f7 	brls	800058dc <_vfprintf_r+0x3fc>
800058f2:	e0 48 00 24 	cp.w	r8,36
800058f6:	fe 91 fe d7 	brne	800056a4 <_vfprintf_r+0x1c4>
800058fa:	e0 49 00 20 	cp.w	r9,32
800058fe:	e0 89 0d 6f 	brgt	800073dc <_vfprintf_r+0x1efc>
80005902:	f2 c3 00 01 	sub	r3,r9,1
80005906:	30 19       	mov	r9,1
80005908:	50 39       	stdsp	sp[0xc],r9
8000590a:	cc ba       	rjmp	800056a0 <_vfprintf_r+0x1c0>
8000590c:	a3 b5       	sbr	r5,0x3
8000590e:	cc 9a       	rjmp	800056a0 <_vfprintf_r+0x1c0>
80005910:	a7 a5       	sbr	r5,0x6
80005912:	cc 7a       	rjmp	800056a0 <_vfprintf_r+0x1c0>
80005914:	0a 98       	mov	r8,r5
80005916:	a5 b5       	sbr	r5,0x5
80005918:	a5 a8       	sbr	r8,0x4
8000591a:	0f 89       	ld.ub	r9,r7[0x0]
8000591c:	36 ce       	mov	lr,108
8000591e:	fc 09 18 00 	cp.b	r9,lr
80005922:	f7 b7 00 ff 	subeq	r7,-1
80005926:	f0 05 17 10 	movne	r5,r8
8000592a:	cb ba       	rjmp	800056a0 <_vfprintf_r+0x1c0>
8000592c:	a5 b5       	sbr	r5,0x5
8000592e:	cb 9a       	rjmp	800056a0 <_vfprintf_r+0x1c0>
80005930:	50 a7       	stdsp	sp[0x28],r7
80005932:	50 80       	stdsp	sp[0x20],r0
80005934:	0c 97       	mov	r7,r6
80005936:	10 90       	mov	r0,r8
80005938:	06 96       	mov	r6,r3
8000593a:	04 94       	mov	r4,r2
8000593c:	40 93       	lddsp	r3,sp[0x24]
8000593e:	02 92       	mov	r2,r1
80005940:	0e 99       	mov	r9,r7
80005942:	40 41       	lddsp	r1,sp[0x10]
80005944:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005948:	40 3c       	lddsp	r12,sp[0xc]
8000594a:	58 0c       	cp.w	r12,0
8000594c:	c1 d0       	breq	80005986 <_vfprintf_r+0x4a6>
8000594e:	10 36       	cp.w	r6,r8
80005950:	c0 64       	brge	8000595c <_vfprintf_r+0x47c>
80005952:	fa cb f9 44 	sub	r11,sp,-1724
80005956:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000595a:	c1 d8       	rjmp	80005994 <_vfprintf_r+0x4b4>
8000595c:	fa c8 f9 50 	sub	r8,sp,-1712
80005960:	1a d8       	st.w	--sp,r8
80005962:	fa c8 fa b8 	sub	r8,sp,-1352
80005966:	1a d8       	st.w	--sp,r8
80005968:	fa c8 fb b4 	sub	r8,sp,-1100
8000596c:	1a d8       	st.w	--sp,r8
8000596e:	fa c8 f9 40 	sub	r8,sp,-1728
80005972:	fa c9 ff b4 	sub	r9,sp,-76
80005976:	04 9a       	mov	r10,r2
80005978:	0c 9b       	mov	r11,r6
8000597a:	08 9c       	mov	r12,r4
8000597c:	fe b0 fc 1c 	rcall	800051b4 <get_arg>
80005980:	2f dd       	sub	sp,-12
80005982:	19 b8       	ld.ub	r8,r12[0x3]
80005984:	c2 28       	rjmp	800059c8 <_vfprintf_r+0x4e8>
80005986:	2f f7       	sub	r7,-1
80005988:	10 39       	cp.w	r9,r8
8000598a:	c0 84       	brge	8000599a <_vfprintf_r+0x4ba>
8000598c:	fa ca f9 44 	sub	r10,sp,-1724
80005990:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005994:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
80005998:	c1 88       	rjmp	800059c8 <_vfprintf_r+0x4e8>
8000599a:	41 09       	lddsp	r9,sp[0x40]
8000599c:	59 f8       	cp.w	r8,31
8000599e:	e0 89 00 12 	brgt	800059c2 <_vfprintf_r+0x4e2>
800059a2:	f2 ca ff fc 	sub	r10,r9,-4
800059a6:	51 0a       	stdsp	sp[0x40],r10
800059a8:	72 09       	ld.w	r9,r9[0x0]
800059aa:	fa c6 f9 44 	sub	r6,sp,-1724
800059ae:	ec 08 00 3a 	add	r10,r6,r8<<0x3
800059b2:	2f f8       	sub	r8,-1
800059b4:	f5 49 fd 88 	st.w	r10[-632],r9
800059b8:	fb 48 06 b4 	st.w	sp[1716],r8
800059bc:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
800059c0:	c0 48       	rjmp	800059c8 <_vfprintf_r+0x4e8>
800059c2:	13 b8       	ld.ub	r8,r9[0x3]
800059c4:	2f c9       	sub	r9,-4
800059c6:	51 09       	stdsp	sp[0x40],r9
800059c8:	fb 68 06 60 	st.b	sp[1632],r8
800059cc:	30 0e       	mov	lr,0
800059ce:	30 08       	mov	r8,0
800059d0:	30 12       	mov	r2,1
800059d2:	fb 68 06 bb 	st.b	sp[1723],r8
800059d6:	50 2e       	stdsp	sp[0x8],lr
800059d8:	e0 8f 08 ad 	bral	80006b32 <_vfprintf_r+0x1652>
800059dc:	50 a7       	stdsp	sp[0x28],r7
800059de:	50 80       	stdsp	sp[0x20],r0
800059e0:	0c 97       	mov	r7,r6
800059e2:	04 94       	mov	r4,r2
800059e4:	06 96       	mov	r6,r3
800059e6:	02 92       	mov	r2,r1
800059e8:	40 93       	lddsp	r3,sp[0x24]
800059ea:	10 90       	mov	r0,r8
800059ec:	40 41       	lddsp	r1,sp[0x10]
800059ee:	a5 a5       	sbr	r5,0x4
800059f0:	c0 a8       	rjmp	80005a04 <_vfprintf_r+0x524>
800059f2:	50 a7       	stdsp	sp[0x28],r7
800059f4:	50 80       	stdsp	sp[0x20],r0
800059f6:	0c 97       	mov	r7,r6
800059f8:	04 94       	mov	r4,r2
800059fa:	06 96       	mov	r6,r3
800059fc:	02 92       	mov	r2,r1
800059fe:	40 93       	lddsp	r3,sp[0x24]
80005a00:	10 90       	mov	r0,r8
80005a02:	40 41       	lddsp	r1,sp[0x10]
80005a04:	ed b5 00 05 	bld	r5,0x5
80005a08:	c5 11       	brne	80005aaa <_vfprintf_r+0x5ca>
80005a0a:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005a0e:	40 3c       	lddsp	r12,sp[0xc]
80005a10:	58 0c       	cp.w	r12,0
80005a12:	c1 e0       	breq	80005a4e <_vfprintf_r+0x56e>
80005a14:	10 36       	cp.w	r6,r8
80005a16:	c0 64       	brge	80005a22 <_vfprintf_r+0x542>
80005a18:	fa cb f9 44 	sub	r11,sp,-1724
80005a1c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005a20:	c2 08       	rjmp	80005a60 <_vfprintf_r+0x580>
80005a22:	fa c8 f9 50 	sub	r8,sp,-1712
80005a26:	1a d8       	st.w	--sp,r8
80005a28:	fa c8 fa b8 	sub	r8,sp,-1352
80005a2c:	0c 9b       	mov	r11,r6
80005a2e:	1a d8       	st.w	--sp,r8
80005a30:	fa c8 fb b4 	sub	r8,sp,-1100
80005a34:	1a d8       	st.w	--sp,r8
80005a36:	fa c9 ff b4 	sub	r9,sp,-76
80005a3a:	fa c8 f9 40 	sub	r8,sp,-1728
80005a3e:	04 9a       	mov	r10,r2
80005a40:	08 9c       	mov	r12,r4
80005a42:	fe b0 fb b9 	rcall	800051b4 <get_arg>
80005a46:	2f dd       	sub	sp,-12
80005a48:	78 1b       	ld.w	r11,r12[0x4]
80005a4a:	78 09       	ld.w	r9,r12[0x0]
80005a4c:	c2 b8       	rjmp	80005aa2 <_vfprintf_r+0x5c2>
80005a4e:	ee ca ff ff 	sub	r10,r7,-1
80005a52:	10 37       	cp.w	r7,r8
80005a54:	c0 b4       	brge	80005a6a <_vfprintf_r+0x58a>
80005a56:	fa c9 f9 44 	sub	r9,sp,-1724
80005a5a:	14 97       	mov	r7,r10
80005a5c:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005a60:	ec fb fd 8c 	ld.w	r11,r6[-628]
80005a64:	ec f9 fd 88 	ld.w	r9,r6[-632]
80005a68:	c1 d8       	rjmp	80005aa2 <_vfprintf_r+0x5c2>
80005a6a:	41 09       	lddsp	r9,sp[0x40]
80005a6c:	59 f8       	cp.w	r8,31
80005a6e:	e0 89 00 14 	brgt	80005a96 <_vfprintf_r+0x5b6>
80005a72:	f2 cb ff f8 	sub	r11,r9,-8
80005a76:	51 0b       	stdsp	sp[0x40],r11
80005a78:	fa c6 f9 44 	sub	r6,sp,-1724
80005a7c:	72 1b       	ld.w	r11,r9[0x4]
80005a7e:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80005a82:	72 09       	ld.w	r9,r9[0x0]
80005a84:	f9 4b fd 8c 	st.w	r12[-628],r11
80005a88:	f9 49 fd 88 	st.w	r12[-632],r9
80005a8c:	2f f8       	sub	r8,-1
80005a8e:	14 97       	mov	r7,r10
80005a90:	fb 48 06 b4 	st.w	sp[1716],r8
80005a94:	c0 78       	rjmp	80005aa2 <_vfprintf_r+0x5c2>
80005a96:	f2 c8 ff f8 	sub	r8,r9,-8
80005a9a:	72 1b       	ld.w	r11,r9[0x4]
80005a9c:	14 97       	mov	r7,r10
80005a9e:	51 08       	stdsp	sp[0x40],r8
80005aa0:	72 09       	ld.w	r9,r9[0x0]
80005aa2:	16 98       	mov	r8,r11
80005aa4:	fa e9 00 00 	st.d	sp[0],r8
80005aa8:	ca e8       	rjmp	80005c04 <_vfprintf_r+0x724>
80005aaa:	ed b5 00 04 	bld	r5,0x4
80005aae:	c1 71       	brne	80005adc <_vfprintf_r+0x5fc>
80005ab0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005ab4:	40 3e       	lddsp	lr,sp[0xc]
80005ab6:	58 0e       	cp.w	lr,0
80005ab8:	c0 80       	breq	80005ac8 <_vfprintf_r+0x5e8>
80005aba:	10 36       	cp.w	r6,r8
80005abc:	c6 94       	brge	80005b8e <_vfprintf_r+0x6ae>
80005abe:	fa cc f9 44 	sub	r12,sp,-1724
80005ac2:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005ac6:	c8 28       	rjmp	80005bca <_vfprintf_r+0x6ea>
80005ac8:	ee ca ff ff 	sub	r10,r7,-1
80005acc:	10 37       	cp.w	r7,r8
80005ace:	e0 84 00 81 	brge	80005bd0 <_vfprintf_r+0x6f0>
80005ad2:	fa cb f9 44 	sub	r11,sp,-1724
80005ad6:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005ada:	c7 78       	rjmp	80005bc8 <_vfprintf_r+0x6e8>
80005adc:	ed b5 00 06 	bld	r5,0x6
80005ae0:	c4 b1       	brne	80005b76 <_vfprintf_r+0x696>
80005ae2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005ae6:	40 3c       	lddsp	r12,sp[0xc]
80005ae8:	58 0c       	cp.w	r12,0
80005aea:	c1 d0       	breq	80005b24 <_vfprintf_r+0x644>
80005aec:	10 36       	cp.w	r6,r8
80005aee:	c0 64       	brge	80005afa <_vfprintf_r+0x61a>
80005af0:	fa cb f9 44 	sub	r11,sp,-1724
80005af4:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005af8:	c1 f8       	rjmp	80005b36 <_vfprintf_r+0x656>
80005afa:	fa c8 f9 50 	sub	r8,sp,-1712
80005afe:	1a d8       	st.w	--sp,r8
80005b00:	fa c8 fa b8 	sub	r8,sp,-1352
80005b04:	1a d8       	st.w	--sp,r8
80005b06:	fa c8 fb b4 	sub	r8,sp,-1100
80005b0a:	1a d8       	st.w	--sp,r8
80005b0c:	fa c8 f9 40 	sub	r8,sp,-1728
80005b10:	fa c9 ff b4 	sub	r9,sp,-76
80005b14:	04 9a       	mov	r10,r2
80005b16:	0c 9b       	mov	r11,r6
80005b18:	08 9c       	mov	r12,r4
80005b1a:	fe b0 fb 4d 	rcall	800051b4 <get_arg>
80005b1e:	2f dd       	sub	sp,-12
80005b20:	98 18       	ld.sh	r8,r12[0x2]
80005b22:	c2 68       	rjmp	80005b6e <_vfprintf_r+0x68e>
80005b24:	ee ca ff ff 	sub	r10,r7,-1
80005b28:	10 37       	cp.w	r7,r8
80005b2a:	c0 94       	brge	80005b3c <_vfprintf_r+0x65c>
80005b2c:	fa c9 f9 44 	sub	r9,sp,-1724
80005b30:	14 97       	mov	r7,r10
80005b32:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005b36:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005b3a:	c1 a8       	rjmp	80005b6e <_vfprintf_r+0x68e>
80005b3c:	41 09       	lddsp	r9,sp[0x40]
80005b3e:	59 f8       	cp.w	r8,31
80005b40:	e0 89 00 13 	brgt	80005b66 <_vfprintf_r+0x686>
80005b44:	f2 cb ff fc 	sub	r11,r9,-4
80005b48:	51 0b       	stdsp	sp[0x40],r11
80005b4a:	72 09       	ld.w	r9,r9[0x0]
80005b4c:	fa c6 f9 44 	sub	r6,sp,-1724
80005b50:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005b54:	2f f8       	sub	r8,-1
80005b56:	f7 49 fd 88 	st.w	r11[-632],r9
80005b5a:	fb 48 06 b4 	st.w	sp[1716],r8
80005b5e:	14 97       	mov	r7,r10
80005b60:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005b64:	c0 58       	rjmp	80005b6e <_vfprintf_r+0x68e>
80005b66:	92 18       	ld.sh	r8,r9[0x2]
80005b68:	14 97       	mov	r7,r10
80005b6a:	2f c9       	sub	r9,-4
80005b6c:	51 09       	stdsp	sp[0x40],r9
80005b6e:	50 18       	stdsp	sp[0x4],r8
80005b70:	bf 58       	asr	r8,0x1f
80005b72:	50 08       	stdsp	sp[0x0],r8
80005b74:	c4 88       	rjmp	80005c04 <_vfprintf_r+0x724>
80005b76:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005b7a:	40 3c       	lddsp	r12,sp[0xc]
80005b7c:	58 0c       	cp.w	r12,0
80005b7e:	c1 d0       	breq	80005bb8 <_vfprintf_r+0x6d8>
80005b80:	10 36       	cp.w	r6,r8
80005b82:	c0 64       	brge	80005b8e <_vfprintf_r+0x6ae>
80005b84:	fa cb f9 44 	sub	r11,sp,-1724
80005b88:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005b8c:	c1 f8       	rjmp	80005bca <_vfprintf_r+0x6ea>
80005b8e:	fa c8 f9 50 	sub	r8,sp,-1712
80005b92:	1a d8       	st.w	--sp,r8
80005b94:	fa c8 fa b8 	sub	r8,sp,-1352
80005b98:	0c 9b       	mov	r11,r6
80005b9a:	1a d8       	st.w	--sp,r8
80005b9c:	fa c8 fb b4 	sub	r8,sp,-1100
80005ba0:	04 9a       	mov	r10,r2
80005ba2:	1a d8       	st.w	--sp,r8
80005ba4:	08 9c       	mov	r12,r4
80005ba6:	fa c8 f9 40 	sub	r8,sp,-1728
80005baa:	fa c9 ff b4 	sub	r9,sp,-76
80005bae:	fe b0 fb 03 	rcall	800051b4 <get_arg>
80005bb2:	2f dd       	sub	sp,-12
80005bb4:	78 0b       	ld.w	r11,r12[0x0]
80005bb6:	c2 48       	rjmp	80005bfe <_vfprintf_r+0x71e>
80005bb8:	ee ca ff ff 	sub	r10,r7,-1
80005bbc:	10 37       	cp.w	r7,r8
80005bbe:	c0 94       	brge	80005bd0 <_vfprintf_r+0x6f0>
80005bc0:	fa c9 f9 44 	sub	r9,sp,-1724
80005bc4:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005bc8:	14 97       	mov	r7,r10
80005bca:	ec fb fd 88 	ld.w	r11,r6[-632]
80005bce:	c1 88       	rjmp	80005bfe <_vfprintf_r+0x71e>
80005bd0:	41 09       	lddsp	r9,sp[0x40]
80005bd2:	59 f8       	cp.w	r8,31
80005bd4:	e0 89 00 11 	brgt	80005bf6 <_vfprintf_r+0x716>
80005bd8:	f2 cb ff fc 	sub	r11,r9,-4
80005bdc:	51 0b       	stdsp	sp[0x40],r11
80005bde:	fa c6 f9 44 	sub	r6,sp,-1724
80005be2:	72 0b       	ld.w	r11,r9[0x0]
80005be4:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005be8:	f3 4b fd 88 	st.w	r9[-632],r11
80005bec:	2f f8       	sub	r8,-1
80005bee:	14 97       	mov	r7,r10
80005bf0:	fb 48 06 b4 	st.w	sp[1716],r8
80005bf4:	c0 58       	rjmp	80005bfe <_vfprintf_r+0x71e>
80005bf6:	72 0b       	ld.w	r11,r9[0x0]
80005bf8:	14 97       	mov	r7,r10
80005bfa:	2f c9       	sub	r9,-4
80005bfc:	51 09       	stdsp	sp[0x40],r9
80005bfe:	50 1b       	stdsp	sp[0x4],r11
80005c00:	bf 5b       	asr	r11,0x1f
80005c02:	50 0b       	stdsp	sp[0x0],r11
80005c04:	fa ea 00 00 	ld.d	r10,sp[0]
80005c08:	58 0a       	cp.w	r10,0
80005c0a:	5c 2b       	cpc	r11
80005c0c:	c0 e4       	brge	80005c28 <_vfprintf_r+0x748>
80005c0e:	30 08       	mov	r8,0
80005c10:	fa ea 00 00 	ld.d	r10,sp[0]
80005c14:	30 09       	mov	r9,0
80005c16:	f0 0a 01 0a 	sub	r10,r8,r10
80005c1a:	f2 0b 01 4b 	sbc	r11,r9,r11
80005c1e:	32 d8       	mov	r8,45
80005c20:	fa eb 00 00 	st.d	sp[0],r10
80005c24:	fb 68 06 bb 	st.b	sp[1723],r8
80005c28:	30 18       	mov	r8,1
80005c2a:	e0 8f 06 fa 	bral	80006a1e <_vfprintf_r+0x153e>
80005c2e:	50 a7       	stdsp	sp[0x28],r7
80005c30:	50 80       	stdsp	sp[0x20],r0
80005c32:	0c 97       	mov	r7,r6
80005c34:	04 94       	mov	r4,r2
80005c36:	06 96       	mov	r6,r3
80005c38:	02 92       	mov	r2,r1
80005c3a:	40 93       	lddsp	r3,sp[0x24]
80005c3c:	10 90       	mov	r0,r8
80005c3e:	40 41       	lddsp	r1,sp[0x10]
80005c40:	0e 99       	mov	r9,r7
80005c42:	ed b5 00 03 	bld	r5,0x3
80005c46:	c4 11       	brne	80005cc8 <_vfprintf_r+0x7e8>
80005c48:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005c4c:	40 3a       	lddsp	r10,sp[0xc]
80005c4e:	58 0a       	cp.w	r10,0
80005c50:	c1 90       	breq	80005c82 <_vfprintf_r+0x7a2>
80005c52:	10 36       	cp.w	r6,r8
80005c54:	c6 45       	brlt	80005d1c <_vfprintf_r+0x83c>
80005c56:	fa c8 f9 50 	sub	r8,sp,-1712
80005c5a:	1a d8       	st.w	--sp,r8
80005c5c:	fa c8 fa b8 	sub	r8,sp,-1352
80005c60:	1a d8       	st.w	--sp,r8
80005c62:	fa c8 fb b4 	sub	r8,sp,-1100
80005c66:	0c 9b       	mov	r11,r6
80005c68:	1a d8       	st.w	--sp,r8
80005c6a:	04 9a       	mov	r10,r2
80005c6c:	fa c8 f9 40 	sub	r8,sp,-1728
80005c70:	fa c9 ff b4 	sub	r9,sp,-76
80005c74:	08 9c       	mov	r12,r4
80005c76:	fe b0 fa 9f 	rcall	800051b4 <get_arg>
80005c7a:	2f dd       	sub	sp,-12
80005c7c:	78 16       	ld.w	r6,r12[0x4]
80005c7e:	50 76       	stdsp	sp[0x1c],r6
80005c80:	c4 88       	rjmp	80005d10 <_vfprintf_r+0x830>
80005c82:	2f f7       	sub	r7,-1
80005c84:	10 39       	cp.w	r9,r8
80005c86:	c0 c4       	brge	80005c9e <_vfprintf_r+0x7be>
80005c88:	fa ce f9 44 	sub	lr,sp,-1724
80005c8c:	fc 06 00 36 	add	r6,lr,r6<<0x3
80005c90:	ec fc fd 8c 	ld.w	r12,r6[-628]
80005c94:	50 7c       	stdsp	sp[0x1c],r12
80005c96:	ec f6 fd 88 	ld.w	r6,r6[-632]
80005c9a:	50 56       	stdsp	sp[0x14],r6
80005c9c:	c6 68       	rjmp	80005d68 <_vfprintf_r+0x888>
80005c9e:	41 09       	lddsp	r9,sp[0x40]
80005ca0:	59 f8       	cp.w	r8,31
80005ca2:	e0 89 00 10 	brgt	80005cc2 <_vfprintf_r+0x7e2>
80005ca6:	f2 ca ff f8 	sub	r10,r9,-8
80005caa:	72 1b       	ld.w	r11,r9[0x4]
80005cac:	51 0a       	stdsp	sp[0x40],r10
80005cae:	72 09       	ld.w	r9,r9[0x0]
80005cb0:	fa ca f9 44 	sub	r10,sp,-1724
80005cb4:	50 7b       	stdsp	sp[0x1c],r11
80005cb6:	50 59       	stdsp	sp[0x14],r9
80005cb8:	f4 08 00 39 	add	r9,r10,r8<<0x3
80005cbc:	40 5b       	lddsp	r11,sp[0x14]
80005cbe:	40 7a       	lddsp	r10,sp[0x1c]
80005cc0:	c4 78       	rjmp	80005d4e <_vfprintf_r+0x86e>
80005cc2:	72 18       	ld.w	r8,r9[0x4]
80005cc4:	50 78       	stdsp	sp[0x1c],r8
80005cc6:	c4 c8       	rjmp	80005d5e <_vfprintf_r+0x87e>
80005cc8:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005ccc:	40 3e       	lddsp	lr,sp[0xc]
80005cce:	58 0e       	cp.w	lr,0
80005cd0:	c2 30       	breq	80005d16 <_vfprintf_r+0x836>
80005cd2:	10 36       	cp.w	r6,r8
80005cd4:	c0 94       	brge	80005ce6 <_vfprintf_r+0x806>
80005cd6:	fa cc f9 44 	sub	r12,sp,-1724
80005cda:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005cde:	ec fb fd 8c 	ld.w	r11,r6[-628]
80005ce2:	50 7b       	stdsp	sp[0x1c],r11
80005ce4:	cd 9b       	rjmp	80005c96 <_vfprintf_r+0x7b6>
80005ce6:	fa c8 f9 50 	sub	r8,sp,-1712
80005cea:	1a d8       	st.w	--sp,r8
80005cec:	fa c8 fa b8 	sub	r8,sp,-1352
80005cf0:	04 9a       	mov	r10,r2
80005cf2:	1a d8       	st.w	--sp,r8
80005cf4:	fa c8 fb b4 	sub	r8,sp,-1100
80005cf8:	0c 9b       	mov	r11,r6
80005cfa:	1a d8       	st.w	--sp,r8
80005cfc:	08 9c       	mov	r12,r4
80005cfe:	fa c8 f9 40 	sub	r8,sp,-1728
80005d02:	fa c9 ff b4 	sub	r9,sp,-76
80005d06:	fe b0 fa 57 	rcall	800051b4 <get_arg>
80005d0a:	2f dd       	sub	sp,-12
80005d0c:	78 1a       	ld.w	r10,r12[0x4]
80005d0e:	50 7a       	stdsp	sp[0x1c],r10
80005d10:	78 0c       	ld.w	r12,r12[0x0]
80005d12:	50 5c       	stdsp	sp[0x14],r12
80005d14:	c2 a8       	rjmp	80005d68 <_vfprintf_r+0x888>
80005d16:	2f f7       	sub	r7,-1
80005d18:	10 39       	cp.w	r9,r8
80005d1a:	c0 94       	brge	80005d2c <_vfprintf_r+0x84c>
80005d1c:	fa c9 f9 44 	sub	r9,sp,-1724
80005d20:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005d24:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80005d28:	50 78       	stdsp	sp[0x1c],r8
80005d2a:	cb 6b       	rjmp	80005c96 <_vfprintf_r+0x7b6>
80005d2c:	41 09       	lddsp	r9,sp[0x40]
80005d2e:	59 f8       	cp.w	r8,31
80005d30:	e0 89 00 15 	brgt	80005d5a <_vfprintf_r+0x87a>
80005d34:	f2 ca ff f8 	sub	r10,r9,-8
80005d38:	72 16       	ld.w	r6,r9[0x4]
80005d3a:	72 09       	ld.w	r9,r9[0x0]
80005d3c:	51 0a       	stdsp	sp[0x40],r10
80005d3e:	50 59       	stdsp	sp[0x14],r9
80005d40:	fa ce f9 44 	sub	lr,sp,-1724
80005d44:	50 76       	stdsp	sp[0x1c],r6
80005d46:	fc 08 00 39 	add	r9,lr,r8<<0x3
80005d4a:	40 5b       	lddsp	r11,sp[0x14]
80005d4c:	0c 9a       	mov	r10,r6
80005d4e:	f2 eb fd 88 	st.d	r9[-632],r10
80005d52:	2f f8       	sub	r8,-1
80005d54:	fb 48 06 b4 	st.w	sp[1716],r8
80005d58:	c0 88       	rjmp	80005d68 <_vfprintf_r+0x888>
80005d5a:	72 1c       	ld.w	r12,r9[0x4]
80005d5c:	50 7c       	stdsp	sp[0x1c],r12
80005d5e:	f2 c8 ff f8 	sub	r8,r9,-8
80005d62:	51 08       	stdsp	sp[0x40],r8
80005d64:	72 09       	ld.w	r9,r9[0x0]
80005d66:	50 59       	stdsp	sp[0x14],r9
80005d68:	40 5b       	lddsp	r11,sp[0x14]
80005d6a:	40 7a       	lddsp	r10,sp[0x1c]
80005d6c:	e0 a0 1c d6 	rcall	80009718 <__isinfd>
80005d70:	18 96       	mov	r6,r12
80005d72:	c1 70       	breq	80005da0 <_vfprintf_r+0x8c0>
80005d74:	30 08       	mov	r8,0
80005d76:	30 09       	mov	r9,0
80005d78:	40 5b       	lddsp	r11,sp[0x14]
80005d7a:	40 7a       	lddsp	r10,sp[0x1c]
80005d7c:	e0 a0 1e f9 	rcall	80009b6e <__avr32_f64_cmp_lt>
80005d80:	c0 40       	breq	80005d88 <_vfprintf_r+0x8a8>
80005d82:	32 d8       	mov	r8,45
80005d84:	fb 68 06 bb 	st.b	sp[1723],r8
80005d88:	fe c8 a9 b0 	sub	r8,pc,-22096
80005d8c:	fe c6 a9 b0 	sub	r6,pc,-22096
80005d90:	a7 d5       	cbr	r5,0x7
80005d92:	e0 40 00 47 	cp.w	r0,71
80005d96:	f0 06 17 a0 	movle	r6,r8
80005d9a:	30 32       	mov	r2,3
80005d9c:	e0 8f 06 ce 	bral	80006b38 <_vfprintf_r+0x1658>
80005da0:	40 5b       	lddsp	r11,sp[0x14]
80005da2:	40 7a       	lddsp	r10,sp[0x1c]
80005da4:	e0 a0 1c cf 	rcall	80009742 <__isnand>
80005da8:	c0 e0       	breq	80005dc4 <_vfprintf_r+0x8e4>
80005daa:	50 26       	stdsp	sp[0x8],r6
80005dac:	fe c8 a9 cc 	sub	r8,pc,-22068
80005db0:	fe c6 a9 cc 	sub	r6,pc,-22068
80005db4:	a7 d5       	cbr	r5,0x7
80005db6:	e0 40 00 47 	cp.w	r0,71
80005dba:	f0 06 17 a0 	movle	r6,r8
80005dbe:	30 32       	mov	r2,3
80005dc0:	e0 8f 06 c2 	bral	80006b44 <_vfprintf_r+0x1664>
80005dc4:	40 2a       	lddsp	r10,sp[0x8]
80005dc6:	5b fa       	cp.w	r10,-1
80005dc8:	c0 41       	brne	80005dd0 <_vfprintf_r+0x8f0>
80005dca:	30 69       	mov	r9,6
80005dcc:	50 29       	stdsp	sp[0x8],r9
80005dce:	c1 18       	rjmp	80005df0 <_vfprintf_r+0x910>
80005dd0:	e0 40 00 47 	cp.w	r0,71
80005dd4:	5f 09       	sreq	r9
80005dd6:	e0 40 00 67 	cp.w	r0,103
80005dda:	5f 08       	sreq	r8
80005ddc:	f3 e8 10 08 	or	r8,r9,r8
80005de0:	f8 08 18 00 	cp.b	r8,r12
80005de4:	c0 60       	breq	80005df0 <_vfprintf_r+0x910>
80005de6:	40 28       	lddsp	r8,sp[0x8]
80005de8:	58 08       	cp.w	r8,0
80005dea:	f9 b8 00 01 	moveq	r8,1
80005dee:	50 28       	stdsp	sp[0x8],r8
80005df0:	40 78       	lddsp	r8,sp[0x1c]
80005df2:	40 59       	lddsp	r9,sp[0x14]
80005df4:	fa e9 06 94 	st.d	sp[1684],r8
80005df8:	a9 a5       	sbr	r5,0x8
80005dfa:	fa f8 06 94 	ld.w	r8,sp[1684]
80005dfe:	58 08       	cp.w	r8,0
80005e00:	c0 65       	brlt	80005e0c <_vfprintf_r+0x92c>
80005e02:	40 5e       	lddsp	lr,sp[0x14]
80005e04:	30 0c       	mov	r12,0
80005e06:	50 6e       	stdsp	sp[0x18],lr
80005e08:	50 9c       	stdsp	sp[0x24],r12
80005e0a:	c0 78       	rjmp	80005e18 <_vfprintf_r+0x938>
80005e0c:	40 5b       	lddsp	r11,sp[0x14]
80005e0e:	32 da       	mov	r10,45
80005e10:	ee 1b 80 00 	eorh	r11,0x8000
80005e14:	50 9a       	stdsp	sp[0x24],r10
80005e16:	50 6b       	stdsp	sp[0x18],r11
80005e18:	e0 40 00 46 	cp.w	r0,70
80005e1c:	5f 09       	sreq	r9
80005e1e:	e0 40 00 66 	cp.w	r0,102
80005e22:	5f 08       	sreq	r8
80005e24:	f3 e8 10 08 	or	r8,r9,r8
80005e28:	50 48       	stdsp	sp[0x10],r8
80005e2a:	c0 40       	breq	80005e32 <_vfprintf_r+0x952>
80005e2c:	40 22       	lddsp	r2,sp[0x8]
80005e2e:	30 39       	mov	r9,3
80005e30:	c1 08       	rjmp	80005e50 <_vfprintf_r+0x970>
80005e32:	e0 40 00 45 	cp.w	r0,69
80005e36:	5f 09       	sreq	r9
80005e38:	e0 40 00 65 	cp.w	r0,101
80005e3c:	5f 08       	sreq	r8
80005e3e:	40 22       	lddsp	r2,sp[0x8]
80005e40:	10 49       	or	r9,r8
80005e42:	2f f2       	sub	r2,-1
80005e44:	40 46       	lddsp	r6,sp[0x10]
80005e46:	ec 09 18 00 	cp.b	r9,r6
80005e4a:	fb f2 00 02 	ld.weq	r2,sp[0x8]
80005e4e:	30 29       	mov	r9,2
80005e50:	fa c8 f9 5c 	sub	r8,sp,-1700
80005e54:	1a d8       	st.w	--sp,r8
80005e56:	fa c8 f9 54 	sub	r8,sp,-1708
80005e5a:	1a d8       	st.w	--sp,r8
80005e5c:	fa c8 f9 4c 	sub	r8,sp,-1716
80005e60:	08 9c       	mov	r12,r4
80005e62:	1a d8       	st.w	--sp,r8
80005e64:	04 98       	mov	r8,r2
80005e66:	40 9b       	lddsp	r11,sp[0x24]
80005e68:	40 aa       	lddsp	r10,sp[0x28]
80005e6a:	e0 a0 0b c3 	rcall	800075f0 <_dtoa_r>
80005e6e:	e0 40 00 47 	cp.w	r0,71
80005e72:	5f 19       	srne	r9
80005e74:	e0 40 00 67 	cp.w	r0,103
80005e78:	5f 18       	srne	r8
80005e7a:	18 96       	mov	r6,r12
80005e7c:	2f dd       	sub	sp,-12
80005e7e:	f3 e8 00 08 	and	r8,r9,r8
80005e82:	c0 41       	brne	80005e8a <_vfprintf_r+0x9aa>
80005e84:	ed b5 00 00 	bld	r5,0x0
80005e88:	c3 01       	brne	80005ee8 <_vfprintf_r+0xa08>
80005e8a:	ec 02 00 0e 	add	lr,r6,r2
80005e8e:	50 3e       	stdsp	sp[0xc],lr
80005e90:	40 4c       	lddsp	r12,sp[0x10]
80005e92:	58 0c       	cp.w	r12,0
80005e94:	c1 50       	breq	80005ebe <_vfprintf_r+0x9de>
80005e96:	0d 89       	ld.ub	r9,r6[0x0]
80005e98:	33 08       	mov	r8,48
80005e9a:	f0 09 18 00 	cp.b	r9,r8
80005e9e:	c0 b1       	brne	80005eb4 <_vfprintf_r+0x9d4>
80005ea0:	30 08       	mov	r8,0
80005ea2:	30 09       	mov	r9,0
80005ea4:	40 6b       	lddsp	r11,sp[0x18]
80005ea6:	40 7a       	lddsp	r10,sp[0x1c]
80005ea8:	e0 a0 1e 1c 	rcall	80009ae0 <__avr32_f64_cmp_eq>
80005eac:	fb b2 00 01 	rsubeq	r2,1
80005eb0:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80005eb4:	40 3b       	lddsp	r11,sp[0xc]
80005eb6:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005eba:	10 0b       	add	r11,r8
80005ebc:	50 3b       	stdsp	sp[0xc],r11
80005ebe:	40 6b       	lddsp	r11,sp[0x18]
80005ec0:	30 08       	mov	r8,0
80005ec2:	30 09       	mov	r9,0
80005ec4:	40 7a       	lddsp	r10,sp[0x1c]
80005ec6:	e0 a0 1e 0d 	rcall	80009ae0 <__avr32_f64_cmp_eq>
80005eca:	c0 90       	breq	80005edc <_vfprintf_r+0x9fc>
80005ecc:	40 3a       	lddsp	r10,sp[0xc]
80005ece:	fb 4a 06 a4 	st.w	sp[1700],r10
80005ed2:	c0 58       	rjmp	80005edc <_vfprintf_r+0x9fc>
80005ed4:	10 c9       	st.b	r8++,r9
80005ed6:	fb 48 06 a4 	st.w	sp[1700],r8
80005eda:	c0 28       	rjmp	80005ede <_vfprintf_r+0x9fe>
80005edc:	33 09       	mov	r9,48
80005ede:	fa f8 06 a4 	ld.w	r8,sp[1700]
80005ee2:	40 3e       	lddsp	lr,sp[0xc]
80005ee4:	1c 38       	cp.w	r8,lr
80005ee6:	cf 73       	brcs	80005ed4 <_vfprintf_r+0x9f4>
80005ee8:	e0 40 00 47 	cp.w	r0,71
80005eec:	5f 09       	sreq	r9
80005eee:	e0 40 00 67 	cp.w	r0,103
80005ef2:	5f 08       	sreq	r8
80005ef4:	f3 e8 10 08 	or	r8,r9,r8
80005ef8:	fa f9 06 a4 	ld.w	r9,sp[1700]
80005efc:	0c 19       	sub	r9,r6
80005efe:	50 69       	stdsp	sp[0x18],r9
80005f00:	58 08       	cp.w	r8,0
80005f02:	c0 b0       	breq	80005f18 <_vfprintf_r+0xa38>
80005f04:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005f08:	5b d8       	cp.w	r8,-3
80005f0a:	c0 55       	brlt	80005f14 <_vfprintf_r+0xa34>
80005f0c:	40 2c       	lddsp	r12,sp[0x8]
80005f0e:	18 38       	cp.w	r8,r12
80005f10:	e0 8a 00 6a 	brle	80005fe4 <_vfprintf_r+0xb04>
80005f14:	20 20       	sub	r0,2
80005f16:	c0 58       	rjmp	80005f20 <_vfprintf_r+0xa40>
80005f18:	e0 40 00 65 	cp.w	r0,101
80005f1c:	e0 89 00 46 	brgt	80005fa8 <_vfprintf_r+0xac8>
80005f20:	fa fb 06 ac 	ld.w	r11,sp[1708]
80005f24:	fb 60 06 9c 	st.b	sp[1692],r0
80005f28:	20 1b       	sub	r11,1
80005f2a:	fb 4b 06 ac 	st.w	sp[1708],r11
80005f2e:	c0 47       	brpl	80005f36 <_vfprintf_r+0xa56>
80005f30:	5c 3b       	neg	r11
80005f32:	32 d8       	mov	r8,45
80005f34:	c0 28       	rjmp	80005f38 <_vfprintf_r+0xa58>
80005f36:	32 b8       	mov	r8,43
80005f38:	fb 68 06 9d 	st.b	sp[1693],r8
80005f3c:	58 9b       	cp.w	r11,9
80005f3e:	e0 8a 00 1d 	brle	80005f78 <_vfprintf_r+0xa98>
80005f42:	fa c9 fa 35 	sub	r9,sp,-1483
80005f46:	30 aa       	mov	r10,10
80005f48:	12 98       	mov	r8,r9
80005f4a:	0e 9c       	mov	r12,r7
80005f4c:	0c 92       	mov	r2,r6
80005f4e:	f6 0a 0c 06 	divs	r6,r11,r10
80005f52:	0e 9b       	mov	r11,r7
80005f54:	2d 0b       	sub	r11,-48
80005f56:	10 fb       	st.b	--r8,r11
80005f58:	0c 9b       	mov	r11,r6
80005f5a:	58 96       	cp.w	r6,9
80005f5c:	fe 99 ff f9 	brgt	80005f4e <_vfprintf_r+0xa6e>
80005f60:	2d 0b       	sub	r11,-48
80005f62:	18 97       	mov	r7,r12
80005f64:	04 96       	mov	r6,r2
80005f66:	10 fb       	st.b	--r8,r11
80005f68:	fa ca f9 62 	sub	r10,sp,-1694
80005f6c:	c0 38       	rjmp	80005f72 <_vfprintf_r+0xa92>
80005f6e:	11 3b       	ld.ub	r11,r8++
80005f70:	14 cb       	st.b	r10++,r11
80005f72:	12 38       	cp.w	r8,r9
80005f74:	cf d3       	brcs	80005f6e <_vfprintf_r+0xa8e>
80005f76:	c0 98       	rjmp	80005f88 <_vfprintf_r+0xaa8>
80005f78:	2d 0b       	sub	r11,-48
80005f7a:	33 08       	mov	r8,48
80005f7c:	fb 6b 06 9f 	st.b	sp[1695],r11
80005f80:	fb 68 06 9e 	st.b	sp[1694],r8
80005f84:	fa ca f9 60 	sub	r10,sp,-1696
80005f88:	fa c8 f9 64 	sub	r8,sp,-1692
80005f8c:	f4 08 01 08 	sub	r8,r10,r8
80005f90:	50 e8       	stdsp	sp[0x38],r8
80005f92:	10 92       	mov	r2,r8
80005f94:	40 6b       	lddsp	r11,sp[0x18]
80005f96:	16 02       	add	r2,r11
80005f98:	58 1b       	cp.w	r11,1
80005f9a:	e0 89 00 05 	brgt	80005fa4 <_vfprintf_r+0xac4>
80005f9e:	ed b5 00 00 	bld	r5,0x0
80005fa2:	c3 51       	brne	8000600c <_vfprintf_r+0xb2c>
80005fa4:	2f f2       	sub	r2,-1
80005fa6:	c3 38       	rjmp	8000600c <_vfprintf_r+0xb2c>
80005fa8:	e0 40 00 66 	cp.w	r0,102
80005fac:	c1 c1       	brne	80005fe4 <_vfprintf_r+0xb04>
80005fae:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005fb2:	58 02       	cp.w	r2,0
80005fb4:	e0 8a 00 0c 	brle	80005fcc <_vfprintf_r+0xaec>
80005fb8:	40 2a       	lddsp	r10,sp[0x8]
80005fba:	58 0a       	cp.w	r10,0
80005fbc:	c0 41       	brne	80005fc4 <_vfprintf_r+0xae4>
80005fbe:	ed b5 00 00 	bld	r5,0x0
80005fc2:	c2 51       	brne	8000600c <_vfprintf_r+0xb2c>
80005fc4:	2f f2       	sub	r2,-1
80005fc6:	40 29       	lddsp	r9,sp[0x8]
80005fc8:	12 02       	add	r2,r9
80005fca:	c0 b8       	rjmp	80005fe0 <_vfprintf_r+0xb00>
80005fcc:	40 28       	lddsp	r8,sp[0x8]
80005fce:	58 08       	cp.w	r8,0
80005fd0:	c0 61       	brne	80005fdc <_vfprintf_r+0xafc>
80005fd2:	ed b5 00 00 	bld	r5,0x0
80005fd6:	c0 30       	breq	80005fdc <_vfprintf_r+0xafc>
80005fd8:	30 12       	mov	r2,1
80005fda:	c1 98       	rjmp	8000600c <_vfprintf_r+0xb2c>
80005fdc:	40 22       	lddsp	r2,sp[0x8]
80005fde:	2f e2       	sub	r2,-2
80005fe0:	36 60       	mov	r0,102
80005fe2:	c1 58       	rjmp	8000600c <_vfprintf_r+0xb2c>
80005fe4:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005fe8:	40 6e       	lddsp	lr,sp[0x18]
80005fea:	1c 32       	cp.w	r2,lr
80005fec:	c0 65       	brlt	80005ff8 <_vfprintf_r+0xb18>
80005fee:	ed b5 00 00 	bld	r5,0x0
80005ff2:	f7 b2 00 ff 	subeq	r2,-1
80005ff6:	c0 a8       	rjmp	8000600a <_vfprintf_r+0xb2a>
80005ff8:	e4 08 11 02 	rsub	r8,r2,2
80005ffc:	40 6c       	lddsp	r12,sp[0x18]
80005ffe:	58 02       	cp.w	r2,0
80006000:	f0 02 17 a0 	movle	r2,r8
80006004:	f9 b2 09 01 	movgt	r2,1
80006008:	18 02       	add	r2,r12
8000600a:	36 70       	mov	r0,103
8000600c:	40 9b       	lddsp	r11,sp[0x24]
8000600e:	58 0b       	cp.w	r11,0
80006010:	e0 80 05 94 	breq	80006b38 <_vfprintf_r+0x1658>
80006014:	32 d8       	mov	r8,45
80006016:	fb 68 06 bb 	st.b	sp[1723],r8
8000601a:	e0 8f 05 93 	bral	80006b40 <_vfprintf_r+0x1660>
8000601e:	50 a7       	stdsp	sp[0x28],r7
80006020:	04 94       	mov	r4,r2
80006022:	0c 97       	mov	r7,r6
80006024:	02 92       	mov	r2,r1
80006026:	06 96       	mov	r6,r3
80006028:	40 41       	lddsp	r1,sp[0x10]
8000602a:	40 93       	lddsp	r3,sp[0x24]
8000602c:	0e 99       	mov	r9,r7
8000602e:	ed b5 00 05 	bld	r5,0x5
80006032:	c4 81       	brne	800060c2 <_vfprintf_r+0xbe2>
80006034:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006038:	40 3e       	lddsp	lr,sp[0xc]
8000603a:	58 0e       	cp.w	lr,0
8000603c:	c1 d0       	breq	80006076 <_vfprintf_r+0xb96>
8000603e:	10 36       	cp.w	r6,r8
80006040:	c0 64       	brge	8000604c <_vfprintf_r+0xb6c>
80006042:	fa cc f9 44 	sub	r12,sp,-1724
80006046:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000604a:	c1 d8       	rjmp	80006084 <_vfprintf_r+0xba4>
8000604c:	fa c8 f9 50 	sub	r8,sp,-1712
80006050:	1a d8       	st.w	--sp,r8
80006052:	fa c8 fa b8 	sub	r8,sp,-1352
80006056:	04 9a       	mov	r10,r2
80006058:	1a d8       	st.w	--sp,r8
8000605a:	fa c8 fb b4 	sub	r8,sp,-1100
8000605e:	0c 9b       	mov	r11,r6
80006060:	1a d8       	st.w	--sp,r8
80006062:	08 9c       	mov	r12,r4
80006064:	fa c8 f9 40 	sub	r8,sp,-1728
80006068:	fa c9 ff b4 	sub	r9,sp,-76
8000606c:	fe b0 f8 a4 	rcall	800051b4 <get_arg>
80006070:	2f dd       	sub	sp,-12
80006072:	78 0a       	ld.w	r10,r12[0x0]
80006074:	c2 08       	rjmp	800060b4 <_vfprintf_r+0xbd4>
80006076:	2f f7       	sub	r7,-1
80006078:	10 39       	cp.w	r9,r8
8000607a:	c0 84       	brge	8000608a <_vfprintf_r+0xbaa>
8000607c:	fa cb f9 44 	sub	r11,sp,-1724
80006080:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006084:	ec fa fd 88 	ld.w	r10,r6[-632]
80006088:	c1 68       	rjmp	800060b4 <_vfprintf_r+0xbd4>
8000608a:	41 09       	lddsp	r9,sp[0x40]
8000608c:	59 f8       	cp.w	r8,31
8000608e:	e0 89 00 10 	brgt	800060ae <_vfprintf_r+0xbce>
80006092:	f2 ca ff fc 	sub	r10,r9,-4
80006096:	51 0a       	stdsp	sp[0x40],r10
80006098:	fa c6 f9 44 	sub	r6,sp,-1724
8000609c:	72 0a       	ld.w	r10,r9[0x0]
8000609e:	ec 08 00 39 	add	r9,r6,r8<<0x3
800060a2:	f3 4a fd 88 	st.w	r9[-632],r10
800060a6:	2f f8       	sub	r8,-1
800060a8:	fb 48 06 b4 	st.w	sp[1716],r8
800060ac:	c0 48       	rjmp	800060b4 <_vfprintf_r+0xbd4>
800060ae:	72 0a       	ld.w	r10,r9[0x0]
800060b0:	2f c9       	sub	r9,-4
800060b2:	51 09       	stdsp	sp[0x40],r9
800060b4:	40 be       	lddsp	lr,sp[0x2c]
800060b6:	1c 98       	mov	r8,lr
800060b8:	95 1e       	st.w	r10[0x4],lr
800060ba:	bf 58       	asr	r8,0x1f
800060bc:	95 08       	st.w	r10[0x0],r8
800060be:	fe 9f fa 9f 	bral	800055fc <_vfprintf_r+0x11c>
800060c2:	ed b5 00 04 	bld	r5,0x4
800060c6:	c4 80       	breq	80006156 <_vfprintf_r+0xc76>
800060c8:	e2 15 00 40 	andl	r5,0x40,COH
800060cc:	c4 50       	breq	80006156 <_vfprintf_r+0xc76>
800060ce:	fa f8 06 b4 	ld.w	r8,sp[1716]
800060d2:	40 3c       	lddsp	r12,sp[0xc]
800060d4:	58 0c       	cp.w	r12,0
800060d6:	c1 d0       	breq	80006110 <_vfprintf_r+0xc30>
800060d8:	10 36       	cp.w	r6,r8
800060da:	c0 64       	brge	800060e6 <_vfprintf_r+0xc06>
800060dc:	fa cb f9 44 	sub	r11,sp,-1724
800060e0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800060e4:	c1 d8       	rjmp	8000611e <_vfprintf_r+0xc3e>
800060e6:	fa c8 f9 50 	sub	r8,sp,-1712
800060ea:	1a d8       	st.w	--sp,r8
800060ec:	fa c8 fa b8 	sub	r8,sp,-1352
800060f0:	04 9a       	mov	r10,r2
800060f2:	1a d8       	st.w	--sp,r8
800060f4:	fa c8 fb b4 	sub	r8,sp,-1100
800060f8:	0c 9b       	mov	r11,r6
800060fa:	1a d8       	st.w	--sp,r8
800060fc:	08 9c       	mov	r12,r4
800060fe:	fa c8 f9 40 	sub	r8,sp,-1728
80006102:	fa c9 ff b4 	sub	r9,sp,-76
80006106:	fe b0 f8 57 	rcall	800051b4 <get_arg>
8000610a:	2f dd       	sub	sp,-12
8000610c:	78 0a       	ld.w	r10,r12[0x0]
8000610e:	c2 08       	rjmp	8000614e <_vfprintf_r+0xc6e>
80006110:	2f f7       	sub	r7,-1
80006112:	10 39       	cp.w	r9,r8
80006114:	c0 84       	brge	80006124 <_vfprintf_r+0xc44>
80006116:	fa ca f9 44 	sub	r10,sp,-1724
8000611a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000611e:	ec fa fd 88 	ld.w	r10,r6[-632]
80006122:	c1 68       	rjmp	8000614e <_vfprintf_r+0xc6e>
80006124:	41 09       	lddsp	r9,sp[0x40]
80006126:	59 f8       	cp.w	r8,31
80006128:	e0 89 00 10 	brgt	80006148 <_vfprintf_r+0xc68>
8000612c:	f2 ca ff fc 	sub	r10,r9,-4
80006130:	51 0a       	stdsp	sp[0x40],r10
80006132:	fa c6 f9 44 	sub	r6,sp,-1724
80006136:	72 0a       	ld.w	r10,r9[0x0]
80006138:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000613c:	f3 4a fd 88 	st.w	r9[-632],r10
80006140:	2f f8       	sub	r8,-1
80006142:	fb 48 06 b4 	st.w	sp[1716],r8
80006146:	c0 48       	rjmp	8000614e <_vfprintf_r+0xc6e>
80006148:	72 0a       	ld.w	r10,r9[0x0]
8000614a:	2f c9       	sub	r9,-4
8000614c:	51 09       	stdsp	sp[0x40],r9
8000614e:	40 be       	lddsp	lr,sp[0x2c]
80006150:	b4 0e       	st.h	r10[0x0],lr
80006152:	fe 9f fa 55 	bral	800055fc <_vfprintf_r+0x11c>
80006156:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000615a:	40 3c       	lddsp	r12,sp[0xc]
8000615c:	58 0c       	cp.w	r12,0
8000615e:	c1 d0       	breq	80006198 <_vfprintf_r+0xcb8>
80006160:	10 36       	cp.w	r6,r8
80006162:	c0 64       	brge	8000616e <_vfprintf_r+0xc8e>
80006164:	fa cb f9 44 	sub	r11,sp,-1724
80006168:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000616c:	c1 d8       	rjmp	800061a6 <_vfprintf_r+0xcc6>
8000616e:	fa c8 f9 50 	sub	r8,sp,-1712
80006172:	1a d8       	st.w	--sp,r8
80006174:	fa c8 fa b8 	sub	r8,sp,-1352
80006178:	04 9a       	mov	r10,r2
8000617a:	1a d8       	st.w	--sp,r8
8000617c:	fa c8 fb b4 	sub	r8,sp,-1100
80006180:	0c 9b       	mov	r11,r6
80006182:	1a d8       	st.w	--sp,r8
80006184:	08 9c       	mov	r12,r4
80006186:	fa c8 f9 40 	sub	r8,sp,-1728
8000618a:	fa c9 ff b4 	sub	r9,sp,-76
8000618e:	fe b0 f8 13 	rcall	800051b4 <get_arg>
80006192:	2f dd       	sub	sp,-12
80006194:	78 0a       	ld.w	r10,r12[0x0]
80006196:	c2 08       	rjmp	800061d6 <_vfprintf_r+0xcf6>
80006198:	2f f7       	sub	r7,-1
8000619a:	10 39       	cp.w	r9,r8
8000619c:	c0 84       	brge	800061ac <_vfprintf_r+0xccc>
8000619e:	fa ca f9 44 	sub	r10,sp,-1724
800061a2:	f4 06 00 36 	add	r6,r10,r6<<0x3
800061a6:	ec fa fd 88 	ld.w	r10,r6[-632]
800061aa:	c1 68       	rjmp	800061d6 <_vfprintf_r+0xcf6>
800061ac:	41 09       	lddsp	r9,sp[0x40]
800061ae:	59 f8       	cp.w	r8,31
800061b0:	e0 89 00 10 	brgt	800061d0 <_vfprintf_r+0xcf0>
800061b4:	f2 ca ff fc 	sub	r10,r9,-4
800061b8:	51 0a       	stdsp	sp[0x40],r10
800061ba:	fa c6 f9 44 	sub	r6,sp,-1724
800061be:	72 0a       	ld.w	r10,r9[0x0]
800061c0:	ec 08 00 39 	add	r9,r6,r8<<0x3
800061c4:	f3 4a fd 88 	st.w	r9[-632],r10
800061c8:	2f f8       	sub	r8,-1
800061ca:	fb 48 06 b4 	st.w	sp[1716],r8
800061ce:	c0 48       	rjmp	800061d6 <_vfprintf_r+0xcf6>
800061d0:	72 0a       	ld.w	r10,r9[0x0]
800061d2:	2f c9       	sub	r9,-4
800061d4:	51 09       	stdsp	sp[0x40],r9
800061d6:	40 be       	lddsp	lr,sp[0x2c]
800061d8:	95 0e       	st.w	r10[0x0],lr
800061da:	fe 9f fa 11 	bral	800055fc <_vfprintf_r+0x11c>
800061de:	50 a7       	stdsp	sp[0x28],r7
800061e0:	50 80       	stdsp	sp[0x20],r0
800061e2:	0c 97       	mov	r7,r6
800061e4:	04 94       	mov	r4,r2
800061e6:	06 96       	mov	r6,r3
800061e8:	02 92       	mov	r2,r1
800061ea:	40 93       	lddsp	r3,sp[0x24]
800061ec:	10 90       	mov	r0,r8
800061ee:	40 41       	lddsp	r1,sp[0x10]
800061f0:	a5 a5       	sbr	r5,0x4
800061f2:	c0 a8       	rjmp	80006206 <_vfprintf_r+0xd26>
800061f4:	50 a7       	stdsp	sp[0x28],r7
800061f6:	50 80       	stdsp	sp[0x20],r0
800061f8:	0c 97       	mov	r7,r6
800061fa:	04 94       	mov	r4,r2
800061fc:	06 96       	mov	r6,r3
800061fe:	02 92       	mov	r2,r1
80006200:	40 93       	lddsp	r3,sp[0x24]
80006202:	10 90       	mov	r0,r8
80006204:	40 41       	lddsp	r1,sp[0x10]
80006206:	ed b5 00 05 	bld	r5,0x5
8000620a:	c5 d1       	brne	800062c4 <_vfprintf_r+0xde4>
8000620c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006210:	40 3c       	lddsp	r12,sp[0xc]
80006212:	58 0c       	cp.w	r12,0
80006214:	c2 60       	breq	80006260 <_vfprintf_r+0xd80>
80006216:	10 36       	cp.w	r6,r8
80006218:	c0 a4       	brge	8000622c <_vfprintf_r+0xd4c>
8000621a:	fa cb f9 44 	sub	r11,sp,-1724
8000621e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006222:	ec e8 fd 88 	ld.d	r8,r6[-632]
80006226:	fa e9 00 00 	st.d	sp[0],r8
8000622a:	c1 88       	rjmp	8000625a <_vfprintf_r+0xd7a>
8000622c:	fa c8 f9 50 	sub	r8,sp,-1712
80006230:	1a d8       	st.w	--sp,r8
80006232:	fa c8 fa b8 	sub	r8,sp,-1352
80006236:	04 9a       	mov	r10,r2
80006238:	1a d8       	st.w	--sp,r8
8000623a:	0c 9b       	mov	r11,r6
8000623c:	fa c8 fb b4 	sub	r8,sp,-1100
80006240:	08 9c       	mov	r12,r4
80006242:	1a d8       	st.w	--sp,r8
80006244:	fa c8 f9 40 	sub	r8,sp,-1728
80006248:	fa c9 ff b4 	sub	r9,sp,-76
8000624c:	fe b0 f7 b4 	rcall	800051b4 <get_arg>
80006250:	2f dd       	sub	sp,-12
80006252:	f8 ea 00 00 	ld.d	r10,r12[0]
80006256:	fa eb 00 00 	st.d	sp[0],r10
8000625a:	30 08       	mov	r8,0
8000625c:	e0 8f 03 de 	bral	80006a18 <_vfprintf_r+0x1538>
80006260:	ee ca ff ff 	sub	r10,r7,-1
80006264:	10 37       	cp.w	r7,r8
80006266:	c0 b4       	brge	8000627c <_vfprintf_r+0xd9c>
80006268:	fa c9 f9 44 	sub	r9,sp,-1724
8000626c:	14 97       	mov	r7,r10
8000626e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006272:	ec ea fd 88 	ld.d	r10,r6[-632]
80006276:	fa eb 00 00 	st.d	sp[0],r10
8000627a:	c1 88       	rjmp	800062aa <_vfprintf_r+0xdca>
8000627c:	41 09       	lddsp	r9,sp[0x40]
8000627e:	59 f8       	cp.w	r8,31
80006280:	e0 89 00 18 	brgt	800062b0 <_vfprintf_r+0xdd0>
80006284:	f2 e6 00 00 	ld.d	r6,r9[0]
80006288:	f2 cb ff f8 	sub	r11,r9,-8
8000628c:	fa e7 00 00 	st.d	sp[0],r6
80006290:	51 0b       	stdsp	sp[0x40],r11
80006292:	fa c6 f9 44 	sub	r6,sp,-1724
80006296:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000629a:	fa e6 00 00 	ld.d	r6,sp[0]
8000629e:	f2 e7 fd 88 	st.d	r9[-632],r6
800062a2:	2f f8       	sub	r8,-1
800062a4:	14 97       	mov	r7,r10
800062a6:	fb 48 06 b4 	st.w	sp[1716],r8
800062aa:	40 38       	lddsp	r8,sp[0xc]
800062ac:	e0 8f 03 b6 	bral	80006a18 <_vfprintf_r+0x1538>
800062b0:	f2 e6 00 00 	ld.d	r6,r9[0]
800062b4:	40 38       	lddsp	r8,sp[0xc]
800062b6:	fa e7 00 00 	st.d	sp[0],r6
800062ba:	2f 89       	sub	r9,-8
800062bc:	14 97       	mov	r7,r10
800062be:	51 09       	stdsp	sp[0x40],r9
800062c0:	e0 8f 03 ac 	bral	80006a18 <_vfprintf_r+0x1538>
800062c4:	ed b5 00 04 	bld	r5,0x4
800062c8:	c1 61       	brne	800062f4 <_vfprintf_r+0xe14>
800062ca:	fa f8 06 b4 	ld.w	r8,sp[1716]
800062ce:	40 3e       	lddsp	lr,sp[0xc]
800062d0:	58 0e       	cp.w	lr,0
800062d2:	c0 80       	breq	800062e2 <_vfprintf_r+0xe02>
800062d4:	10 36       	cp.w	r6,r8
800062d6:	c6 74       	brge	800063a4 <_vfprintf_r+0xec4>
800062d8:	fa cc f9 44 	sub	r12,sp,-1724
800062dc:	f8 06 00 36 	add	r6,r12,r6<<0x3
800062e0:	c8 08       	rjmp	800063e0 <_vfprintf_r+0xf00>
800062e2:	ee ca ff ff 	sub	r10,r7,-1
800062e6:	10 37       	cp.w	r7,r8
800062e8:	c7 f4       	brge	800063e6 <_vfprintf_r+0xf06>
800062ea:	fa cb f9 44 	sub	r11,sp,-1724
800062ee:	f6 06 00 36 	add	r6,r11,r6<<0x3
800062f2:	c7 68       	rjmp	800063de <_vfprintf_r+0xefe>
800062f4:	ed b5 00 06 	bld	r5,0x6
800062f8:	c4 a1       	brne	8000638c <_vfprintf_r+0xeac>
800062fa:	fa f8 06 b4 	ld.w	r8,sp[1716]
800062fe:	40 3c       	lddsp	r12,sp[0xc]
80006300:	58 0c       	cp.w	r12,0
80006302:	c1 d0       	breq	8000633c <_vfprintf_r+0xe5c>
80006304:	10 36       	cp.w	r6,r8
80006306:	c0 64       	brge	80006312 <_vfprintf_r+0xe32>
80006308:	fa cb f9 44 	sub	r11,sp,-1724
8000630c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006310:	c1 f8       	rjmp	8000634e <_vfprintf_r+0xe6e>
80006312:	fa c8 f9 50 	sub	r8,sp,-1712
80006316:	1a d8       	st.w	--sp,r8
80006318:	fa c8 fa b8 	sub	r8,sp,-1352
8000631c:	1a d8       	st.w	--sp,r8
8000631e:	fa c8 fb b4 	sub	r8,sp,-1100
80006322:	1a d8       	st.w	--sp,r8
80006324:	fa c8 f9 40 	sub	r8,sp,-1728
80006328:	fa c9 ff b4 	sub	r9,sp,-76
8000632c:	04 9a       	mov	r10,r2
8000632e:	0c 9b       	mov	r11,r6
80006330:	08 9c       	mov	r12,r4
80006332:	fe b0 f7 41 	rcall	800051b4 <get_arg>
80006336:	2f dd       	sub	sp,-12
80006338:	98 18       	ld.sh	r8,r12[0x2]
8000633a:	c2 68       	rjmp	80006386 <_vfprintf_r+0xea6>
8000633c:	ee ca ff ff 	sub	r10,r7,-1
80006340:	10 37       	cp.w	r7,r8
80006342:	c0 94       	brge	80006354 <_vfprintf_r+0xe74>
80006344:	fa c9 f9 44 	sub	r9,sp,-1724
80006348:	14 97       	mov	r7,r10
8000634a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000634e:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80006352:	c1 a8       	rjmp	80006386 <_vfprintf_r+0xea6>
80006354:	41 09       	lddsp	r9,sp[0x40]
80006356:	59 f8       	cp.w	r8,31
80006358:	e0 89 00 13 	brgt	8000637e <_vfprintf_r+0xe9e>
8000635c:	f2 cb ff fc 	sub	r11,r9,-4
80006360:	51 0b       	stdsp	sp[0x40],r11
80006362:	72 09       	ld.w	r9,r9[0x0]
80006364:	fa c6 f9 44 	sub	r6,sp,-1724
80006368:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000636c:	2f f8       	sub	r8,-1
8000636e:	f7 49 fd 88 	st.w	r11[-632],r9
80006372:	fb 48 06 b4 	st.w	sp[1716],r8
80006376:	14 97       	mov	r7,r10
80006378:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000637c:	c0 58       	rjmp	80006386 <_vfprintf_r+0xea6>
8000637e:	92 18       	ld.sh	r8,r9[0x2]
80006380:	14 97       	mov	r7,r10
80006382:	2f c9       	sub	r9,-4
80006384:	51 09       	stdsp	sp[0x40],r9
80006386:	5c 78       	castu.h	r8
80006388:	50 18       	stdsp	sp[0x4],r8
8000638a:	c4 68       	rjmp	80006416 <_vfprintf_r+0xf36>
8000638c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006390:	40 3c       	lddsp	r12,sp[0xc]
80006392:	58 0c       	cp.w	r12,0
80006394:	c1 d0       	breq	800063ce <_vfprintf_r+0xeee>
80006396:	10 36       	cp.w	r6,r8
80006398:	c0 64       	brge	800063a4 <_vfprintf_r+0xec4>
8000639a:	fa cb f9 44 	sub	r11,sp,-1724
8000639e:	f6 06 00 36 	add	r6,r11,r6<<0x3
800063a2:	c1 f8       	rjmp	800063e0 <_vfprintf_r+0xf00>
800063a4:	fa c8 f9 50 	sub	r8,sp,-1712
800063a8:	1a d8       	st.w	--sp,r8
800063aa:	fa c8 fa b8 	sub	r8,sp,-1352
800063ae:	0c 9b       	mov	r11,r6
800063b0:	1a d8       	st.w	--sp,r8
800063b2:	fa c8 fb b4 	sub	r8,sp,-1100
800063b6:	04 9a       	mov	r10,r2
800063b8:	1a d8       	st.w	--sp,r8
800063ba:	08 9c       	mov	r12,r4
800063bc:	fa c8 f9 40 	sub	r8,sp,-1728
800063c0:	fa c9 ff b4 	sub	r9,sp,-76
800063c4:	fe b0 f6 f8 	rcall	800051b4 <get_arg>
800063c8:	2f dd       	sub	sp,-12
800063ca:	78 0b       	ld.w	r11,r12[0x0]
800063cc:	c2 48       	rjmp	80006414 <_vfprintf_r+0xf34>
800063ce:	ee ca ff ff 	sub	r10,r7,-1
800063d2:	10 37       	cp.w	r7,r8
800063d4:	c0 94       	brge	800063e6 <_vfprintf_r+0xf06>
800063d6:	fa c9 f9 44 	sub	r9,sp,-1724
800063da:	f2 06 00 36 	add	r6,r9,r6<<0x3
800063de:	14 97       	mov	r7,r10
800063e0:	ec fb fd 88 	ld.w	r11,r6[-632]
800063e4:	c1 88       	rjmp	80006414 <_vfprintf_r+0xf34>
800063e6:	41 09       	lddsp	r9,sp[0x40]
800063e8:	59 f8       	cp.w	r8,31
800063ea:	e0 89 00 11 	brgt	8000640c <_vfprintf_r+0xf2c>
800063ee:	f2 cb ff fc 	sub	r11,r9,-4
800063f2:	51 0b       	stdsp	sp[0x40],r11
800063f4:	fa c6 f9 44 	sub	r6,sp,-1724
800063f8:	72 0b       	ld.w	r11,r9[0x0]
800063fa:	ec 08 00 39 	add	r9,r6,r8<<0x3
800063fe:	f3 4b fd 88 	st.w	r9[-632],r11
80006402:	2f f8       	sub	r8,-1
80006404:	14 97       	mov	r7,r10
80006406:	fb 48 06 b4 	st.w	sp[1716],r8
8000640a:	c0 58       	rjmp	80006414 <_vfprintf_r+0xf34>
8000640c:	72 0b       	ld.w	r11,r9[0x0]
8000640e:	14 97       	mov	r7,r10
80006410:	2f c9       	sub	r9,-4
80006412:	51 09       	stdsp	sp[0x40],r9
80006414:	50 1b       	stdsp	sp[0x4],r11
80006416:	30 0e       	mov	lr,0
80006418:	50 0e       	stdsp	sp[0x0],lr
8000641a:	1c 98       	mov	r8,lr
8000641c:	e0 8f 02 fe 	bral	80006a18 <_vfprintf_r+0x1538>
80006420:	50 a7       	stdsp	sp[0x28],r7
80006422:	50 80       	stdsp	sp[0x20],r0
80006424:	0c 97       	mov	r7,r6
80006426:	04 94       	mov	r4,r2
80006428:	06 96       	mov	r6,r3
8000642a:	02 92       	mov	r2,r1
8000642c:	40 93       	lddsp	r3,sp[0x24]
8000642e:	40 41       	lddsp	r1,sp[0x10]
80006430:	0e 99       	mov	r9,r7
80006432:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006436:	40 3c       	lddsp	r12,sp[0xc]
80006438:	58 0c       	cp.w	r12,0
8000643a:	c1 d0       	breq	80006474 <_vfprintf_r+0xf94>
8000643c:	10 36       	cp.w	r6,r8
8000643e:	c0 64       	brge	8000644a <_vfprintf_r+0xf6a>
80006440:	fa cb f9 44 	sub	r11,sp,-1724
80006444:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006448:	c1 d8       	rjmp	80006482 <_vfprintf_r+0xfa2>
8000644a:	fa c8 f9 50 	sub	r8,sp,-1712
8000644e:	1a d8       	st.w	--sp,r8
80006450:	fa c8 fa b8 	sub	r8,sp,-1352
80006454:	1a d8       	st.w	--sp,r8
80006456:	fa c8 fb b4 	sub	r8,sp,-1100
8000645a:	1a d8       	st.w	--sp,r8
8000645c:	fa c9 ff b4 	sub	r9,sp,-76
80006460:	fa c8 f9 40 	sub	r8,sp,-1728
80006464:	04 9a       	mov	r10,r2
80006466:	0c 9b       	mov	r11,r6
80006468:	08 9c       	mov	r12,r4
8000646a:	fe b0 f6 a5 	rcall	800051b4 <get_arg>
8000646e:	2f dd       	sub	sp,-12
80006470:	78 09       	ld.w	r9,r12[0x0]
80006472:	c2 18       	rjmp	800064b4 <_vfprintf_r+0xfd4>
80006474:	2f f7       	sub	r7,-1
80006476:	10 39       	cp.w	r9,r8
80006478:	c0 84       	brge	80006488 <_vfprintf_r+0xfa8>
8000647a:	fa ca f9 44 	sub	r10,sp,-1724
8000647e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006482:	ec f9 fd 88 	ld.w	r9,r6[-632]
80006486:	c1 78       	rjmp	800064b4 <_vfprintf_r+0xfd4>
80006488:	41 09       	lddsp	r9,sp[0x40]
8000648a:	59 f8       	cp.w	r8,31
8000648c:	e0 89 00 10 	brgt	800064ac <_vfprintf_r+0xfcc>
80006490:	f2 ca ff fc 	sub	r10,r9,-4
80006494:	51 0a       	stdsp	sp[0x40],r10
80006496:	fa c6 f9 44 	sub	r6,sp,-1724
8000649a:	72 09       	ld.w	r9,r9[0x0]
8000649c:	ec 08 00 3a 	add	r10,r6,r8<<0x3
800064a0:	f5 49 fd 88 	st.w	r10[-632],r9
800064a4:	2f f8       	sub	r8,-1
800064a6:	fb 48 06 b4 	st.w	sp[1716],r8
800064aa:	c0 58       	rjmp	800064b4 <_vfprintf_r+0xfd4>
800064ac:	f2 c8 ff fc 	sub	r8,r9,-4
800064b0:	51 08       	stdsp	sp[0x40],r8
800064b2:	72 09       	ld.w	r9,r9[0x0]
800064b4:	33 08       	mov	r8,48
800064b6:	fb 68 06 b8 	st.b	sp[1720],r8
800064ba:	37 88       	mov	r8,120
800064bc:	30 0e       	mov	lr,0
800064be:	fb 68 06 b9 	st.b	sp[1721],r8
800064c2:	fe cc b0 da 	sub	r12,pc,-20262
800064c6:	50 19       	stdsp	sp[0x4],r9
800064c8:	a1 b5       	sbr	r5,0x1
800064ca:	50 0e       	stdsp	sp[0x0],lr
800064cc:	50 dc       	stdsp	sp[0x34],r12
800064ce:	30 28       	mov	r8,2
800064d0:	37 80       	mov	r0,120
800064d2:	e0 8f 02 a3 	bral	80006a18 <_vfprintf_r+0x1538>
800064d6:	50 a7       	stdsp	sp[0x28],r7
800064d8:	50 80       	stdsp	sp[0x20],r0
800064da:	10 90       	mov	r0,r8
800064dc:	30 08       	mov	r8,0
800064de:	fb 68 06 bb 	st.b	sp[1723],r8
800064e2:	0c 97       	mov	r7,r6
800064e4:	04 94       	mov	r4,r2
800064e6:	06 96       	mov	r6,r3
800064e8:	02 92       	mov	r2,r1
800064ea:	40 93       	lddsp	r3,sp[0x24]
800064ec:	40 41       	lddsp	r1,sp[0x10]
800064ee:	0e 99       	mov	r9,r7
800064f0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800064f4:	40 3b       	lddsp	r11,sp[0xc]
800064f6:	58 0b       	cp.w	r11,0
800064f8:	c1 d0       	breq	80006532 <_vfprintf_r+0x1052>
800064fa:	10 36       	cp.w	r6,r8
800064fc:	c0 64       	brge	80006508 <_vfprintf_r+0x1028>
800064fe:	fa ca f9 44 	sub	r10,sp,-1724
80006502:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006506:	c1 d8       	rjmp	80006540 <_vfprintf_r+0x1060>
80006508:	fa c8 f9 50 	sub	r8,sp,-1712
8000650c:	1a d8       	st.w	--sp,r8
8000650e:	fa c8 fa b8 	sub	r8,sp,-1352
80006512:	1a d8       	st.w	--sp,r8
80006514:	fa c8 fb b4 	sub	r8,sp,-1100
80006518:	0c 9b       	mov	r11,r6
8000651a:	1a d8       	st.w	--sp,r8
8000651c:	04 9a       	mov	r10,r2
8000651e:	fa c8 f9 40 	sub	r8,sp,-1728
80006522:	fa c9 ff b4 	sub	r9,sp,-76
80006526:	08 9c       	mov	r12,r4
80006528:	fe b0 f6 46 	rcall	800051b4 <get_arg>
8000652c:	2f dd       	sub	sp,-12
8000652e:	78 06       	ld.w	r6,r12[0x0]
80006530:	c2 08       	rjmp	80006570 <_vfprintf_r+0x1090>
80006532:	2f f7       	sub	r7,-1
80006534:	10 39       	cp.w	r9,r8
80006536:	c0 84       	brge	80006546 <_vfprintf_r+0x1066>
80006538:	fa c9 f9 44 	sub	r9,sp,-1724
8000653c:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006540:	ec f6 fd 88 	ld.w	r6,r6[-632]
80006544:	c1 68       	rjmp	80006570 <_vfprintf_r+0x1090>
80006546:	41 09       	lddsp	r9,sp[0x40]
80006548:	59 f8       	cp.w	r8,31
8000654a:	e0 89 00 10 	brgt	8000656a <_vfprintf_r+0x108a>
8000654e:	f2 ca ff fc 	sub	r10,r9,-4
80006552:	51 0a       	stdsp	sp[0x40],r10
80006554:	72 06       	ld.w	r6,r9[0x0]
80006556:	fa ce f9 44 	sub	lr,sp,-1724
8000655a:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000655e:	f3 46 fd 88 	st.w	r9[-632],r6
80006562:	2f f8       	sub	r8,-1
80006564:	fb 48 06 b4 	st.w	sp[1716],r8
80006568:	c0 48       	rjmp	80006570 <_vfprintf_r+0x1090>
8000656a:	72 06       	ld.w	r6,r9[0x0]
8000656c:	2f c9       	sub	r9,-4
8000656e:	51 09       	stdsp	sp[0x40],r9
80006570:	40 2c       	lddsp	r12,sp[0x8]
80006572:	58 0c       	cp.w	r12,0
80006574:	c1 05       	brlt	80006594 <_vfprintf_r+0x10b4>
80006576:	18 9a       	mov	r10,r12
80006578:	30 0b       	mov	r11,0
8000657a:	0c 9c       	mov	r12,r6
8000657c:	e0 a0 14 58 	rcall	80008e2c <memchr>
80006580:	e0 80 02 df 	breq	80006b3e <_vfprintf_r+0x165e>
80006584:	f8 06 01 02 	sub	r2,r12,r6
80006588:	40 2b       	lddsp	r11,sp[0x8]
8000658a:	16 32       	cp.w	r2,r11
8000658c:	e0 89 02 d9 	brgt	80006b3e <_vfprintf_r+0x165e>
80006590:	e0 8f 02 d4 	bral	80006b38 <_vfprintf_r+0x1658>
80006594:	30 0a       	mov	r10,0
80006596:	0c 9c       	mov	r12,r6
80006598:	50 2a       	stdsp	sp[0x8],r10
8000659a:	e0 a0 19 2b 	rcall	800097f0 <strlen>
8000659e:	18 92       	mov	r2,r12
800065a0:	e0 8f 02 d2 	bral	80006b44 <_vfprintf_r+0x1664>
800065a4:	50 a7       	stdsp	sp[0x28],r7
800065a6:	50 80       	stdsp	sp[0x20],r0
800065a8:	0c 97       	mov	r7,r6
800065aa:	04 94       	mov	r4,r2
800065ac:	06 96       	mov	r6,r3
800065ae:	02 92       	mov	r2,r1
800065b0:	40 93       	lddsp	r3,sp[0x24]
800065b2:	10 90       	mov	r0,r8
800065b4:	40 41       	lddsp	r1,sp[0x10]
800065b6:	a5 a5       	sbr	r5,0x4
800065b8:	c0 a8       	rjmp	800065cc <_vfprintf_r+0x10ec>
800065ba:	50 a7       	stdsp	sp[0x28],r7
800065bc:	50 80       	stdsp	sp[0x20],r0
800065be:	0c 97       	mov	r7,r6
800065c0:	04 94       	mov	r4,r2
800065c2:	06 96       	mov	r6,r3
800065c4:	02 92       	mov	r2,r1
800065c6:	40 93       	lddsp	r3,sp[0x24]
800065c8:	10 90       	mov	r0,r8
800065ca:	40 41       	lddsp	r1,sp[0x10]
800065cc:	ed b5 00 05 	bld	r5,0x5
800065d0:	c5 61       	brne	8000667c <_vfprintf_r+0x119c>
800065d2:	fa f8 06 b4 	ld.w	r8,sp[1716]
800065d6:	40 39       	lddsp	r9,sp[0xc]
800065d8:	58 09       	cp.w	r9,0
800065da:	c2 10       	breq	8000661c <_vfprintf_r+0x113c>
800065dc:	10 36       	cp.w	r6,r8
800065de:	c0 74       	brge	800065ec <_vfprintf_r+0x110c>
800065e0:	fa c8 f9 44 	sub	r8,sp,-1724
800065e4:	f0 06 00 36 	add	r6,r8,r6<<0x3
800065e8:	c2 38       	rjmp	8000662e <_vfprintf_r+0x114e>
800065ea:	d7 03       	nop
800065ec:	fa c8 f9 50 	sub	r8,sp,-1712
800065f0:	1a d8       	st.w	--sp,r8
800065f2:	fa c8 fa b8 	sub	r8,sp,-1352
800065f6:	1a d8       	st.w	--sp,r8
800065f8:	fa c8 fb b4 	sub	r8,sp,-1100
800065fc:	1a d8       	st.w	--sp,r8
800065fe:	fa c8 f9 40 	sub	r8,sp,-1728
80006602:	fa c9 ff b4 	sub	r9,sp,-76
80006606:	04 9a       	mov	r10,r2
80006608:	0c 9b       	mov	r11,r6
8000660a:	08 9c       	mov	r12,r4
8000660c:	fe b0 f5 d4 	rcall	800051b4 <get_arg>
80006610:	2f dd       	sub	sp,-12
80006612:	f8 e8 00 00 	ld.d	r8,r12[0]
80006616:	fa e9 00 00 	st.d	sp[0],r8
8000661a:	c2 e8       	rjmp	80006676 <_vfprintf_r+0x1196>
8000661c:	ee ca ff ff 	sub	r10,r7,-1
80006620:	10 37       	cp.w	r7,r8
80006622:	c0 b4       	brge	80006638 <_vfprintf_r+0x1158>
80006624:	fa c8 f9 44 	sub	r8,sp,-1724
80006628:	14 97       	mov	r7,r10
8000662a:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000662e:	ec ea fd 88 	ld.d	r10,r6[-632]
80006632:	fa eb 00 00 	st.d	sp[0],r10
80006636:	c2 08       	rjmp	80006676 <_vfprintf_r+0x1196>
80006638:	41 09       	lddsp	r9,sp[0x40]
8000663a:	59 f8       	cp.w	r8,31
8000663c:	e0 89 00 16 	brgt	80006668 <_vfprintf_r+0x1188>
80006640:	f2 e6 00 00 	ld.d	r6,r9[0]
80006644:	f2 cb ff f8 	sub	r11,r9,-8
80006648:	fa e7 00 00 	st.d	sp[0],r6
8000664c:	51 0b       	stdsp	sp[0x40],r11
8000664e:	fa c6 f9 44 	sub	r6,sp,-1724
80006652:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006656:	fa e6 00 00 	ld.d	r6,sp[0]
8000665a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000665e:	2f f8       	sub	r8,-1
80006660:	14 97       	mov	r7,r10
80006662:	fb 48 06 b4 	st.w	sp[1716],r8
80006666:	c0 88       	rjmp	80006676 <_vfprintf_r+0x1196>
80006668:	f2 e6 00 00 	ld.d	r6,r9[0]
8000666c:	2f 89       	sub	r9,-8
8000666e:	fa e7 00 00 	st.d	sp[0],r6
80006672:	51 09       	stdsp	sp[0x40],r9
80006674:	14 97       	mov	r7,r10
80006676:	30 18       	mov	r8,1
80006678:	e0 8f 01 d0 	bral	80006a18 <_vfprintf_r+0x1538>
8000667c:	ed b5 00 04 	bld	r5,0x4
80006680:	c1 61       	brne	800066ac <_vfprintf_r+0x11cc>
80006682:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006686:	40 3e       	lddsp	lr,sp[0xc]
80006688:	58 0e       	cp.w	lr,0
8000668a:	c0 80       	breq	8000669a <_vfprintf_r+0x11ba>
8000668c:	10 36       	cp.w	r6,r8
8000668e:	c6 74       	brge	8000675c <_vfprintf_r+0x127c>
80006690:	fa cc f9 44 	sub	r12,sp,-1724
80006694:	f8 06 00 36 	add	r6,r12,r6<<0x3
80006698:	c8 08       	rjmp	80006798 <_vfprintf_r+0x12b8>
8000669a:	ee ca ff ff 	sub	r10,r7,-1
8000669e:	10 37       	cp.w	r7,r8
800066a0:	c7 f4       	brge	8000679e <_vfprintf_r+0x12be>
800066a2:	fa cb f9 44 	sub	r11,sp,-1724
800066a6:	f6 06 00 36 	add	r6,r11,r6<<0x3
800066aa:	c7 68       	rjmp	80006796 <_vfprintf_r+0x12b6>
800066ac:	ed b5 00 06 	bld	r5,0x6
800066b0:	c4 a1       	brne	80006744 <_vfprintf_r+0x1264>
800066b2:	fa f8 06 b4 	ld.w	r8,sp[1716]
800066b6:	40 3c       	lddsp	r12,sp[0xc]
800066b8:	58 0c       	cp.w	r12,0
800066ba:	c1 d0       	breq	800066f4 <_vfprintf_r+0x1214>
800066bc:	10 36       	cp.w	r6,r8
800066be:	c0 64       	brge	800066ca <_vfprintf_r+0x11ea>
800066c0:	fa cb f9 44 	sub	r11,sp,-1724
800066c4:	f6 06 00 36 	add	r6,r11,r6<<0x3
800066c8:	c1 f8       	rjmp	80006706 <_vfprintf_r+0x1226>
800066ca:	fa c8 f9 50 	sub	r8,sp,-1712
800066ce:	1a d8       	st.w	--sp,r8
800066d0:	fa c8 fa b8 	sub	r8,sp,-1352
800066d4:	1a d8       	st.w	--sp,r8
800066d6:	fa c8 fb b4 	sub	r8,sp,-1100
800066da:	1a d8       	st.w	--sp,r8
800066dc:	fa c8 f9 40 	sub	r8,sp,-1728
800066e0:	fa c9 ff b4 	sub	r9,sp,-76
800066e4:	04 9a       	mov	r10,r2
800066e6:	0c 9b       	mov	r11,r6
800066e8:	08 9c       	mov	r12,r4
800066ea:	fe b0 f5 65 	rcall	800051b4 <get_arg>
800066ee:	2f dd       	sub	sp,-12
800066f0:	98 18       	ld.sh	r8,r12[0x2]
800066f2:	c2 68       	rjmp	8000673e <_vfprintf_r+0x125e>
800066f4:	ee ca ff ff 	sub	r10,r7,-1
800066f8:	10 37       	cp.w	r7,r8
800066fa:	c0 94       	brge	8000670c <_vfprintf_r+0x122c>
800066fc:	fa c9 f9 44 	sub	r9,sp,-1724
80006700:	14 97       	mov	r7,r10
80006702:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006706:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000670a:	c1 a8       	rjmp	8000673e <_vfprintf_r+0x125e>
8000670c:	41 09       	lddsp	r9,sp[0x40]
8000670e:	59 f8       	cp.w	r8,31
80006710:	e0 89 00 13 	brgt	80006736 <_vfprintf_r+0x1256>
80006714:	f2 cb ff fc 	sub	r11,r9,-4
80006718:	51 0b       	stdsp	sp[0x40],r11
8000671a:	72 09       	ld.w	r9,r9[0x0]
8000671c:	fa c6 f9 44 	sub	r6,sp,-1724
80006720:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80006724:	2f f8       	sub	r8,-1
80006726:	f7 49 fd 88 	st.w	r11[-632],r9
8000672a:	fb 48 06 b4 	st.w	sp[1716],r8
8000672e:	14 97       	mov	r7,r10
80006730:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80006734:	c0 58       	rjmp	8000673e <_vfprintf_r+0x125e>
80006736:	92 18       	ld.sh	r8,r9[0x2]
80006738:	14 97       	mov	r7,r10
8000673a:	2f c9       	sub	r9,-4
8000673c:	51 09       	stdsp	sp[0x40],r9
8000673e:	5c 78       	castu.h	r8
80006740:	50 18       	stdsp	sp[0x4],r8
80006742:	c4 68       	rjmp	800067ce <_vfprintf_r+0x12ee>
80006744:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006748:	40 3c       	lddsp	r12,sp[0xc]
8000674a:	58 0c       	cp.w	r12,0
8000674c:	c1 d0       	breq	80006786 <_vfprintf_r+0x12a6>
8000674e:	10 36       	cp.w	r6,r8
80006750:	c0 64       	brge	8000675c <_vfprintf_r+0x127c>
80006752:	fa cb f9 44 	sub	r11,sp,-1724
80006756:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000675a:	c1 f8       	rjmp	80006798 <_vfprintf_r+0x12b8>
8000675c:	fa c8 f9 50 	sub	r8,sp,-1712
80006760:	1a d8       	st.w	--sp,r8
80006762:	fa c8 fa b8 	sub	r8,sp,-1352
80006766:	0c 9b       	mov	r11,r6
80006768:	1a d8       	st.w	--sp,r8
8000676a:	fa c8 fb b4 	sub	r8,sp,-1100
8000676e:	04 9a       	mov	r10,r2
80006770:	1a d8       	st.w	--sp,r8
80006772:	08 9c       	mov	r12,r4
80006774:	fa c8 f9 40 	sub	r8,sp,-1728
80006778:	fa c9 ff b4 	sub	r9,sp,-76
8000677c:	fe b0 f5 1c 	rcall	800051b4 <get_arg>
80006780:	2f dd       	sub	sp,-12
80006782:	78 0b       	ld.w	r11,r12[0x0]
80006784:	c2 48       	rjmp	800067cc <_vfprintf_r+0x12ec>
80006786:	ee ca ff ff 	sub	r10,r7,-1
8000678a:	10 37       	cp.w	r7,r8
8000678c:	c0 94       	brge	8000679e <_vfprintf_r+0x12be>
8000678e:	fa c9 f9 44 	sub	r9,sp,-1724
80006792:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006796:	14 97       	mov	r7,r10
80006798:	ec fb fd 88 	ld.w	r11,r6[-632]
8000679c:	c1 88       	rjmp	800067cc <_vfprintf_r+0x12ec>
8000679e:	41 09       	lddsp	r9,sp[0x40]
800067a0:	59 f8       	cp.w	r8,31
800067a2:	e0 89 00 11 	brgt	800067c4 <_vfprintf_r+0x12e4>
800067a6:	f2 cb ff fc 	sub	r11,r9,-4
800067aa:	51 0b       	stdsp	sp[0x40],r11
800067ac:	fa c6 f9 44 	sub	r6,sp,-1724
800067b0:	72 0b       	ld.w	r11,r9[0x0]
800067b2:	ec 08 00 39 	add	r9,r6,r8<<0x3
800067b6:	f3 4b fd 88 	st.w	r9[-632],r11
800067ba:	2f f8       	sub	r8,-1
800067bc:	14 97       	mov	r7,r10
800067be:	fb 48 06 b4 	st.w	sp[1716],r8
800067c2:	c0 58       	rjmp	800067cc <_vfprintf_r+0x12ec>
800067c4:	72 0b       	ld.w	r11,r9[0x0]
800067c6:	14 97       	mov	r7,r10
800067c8:	2f c9       	sub	r9,-4
800067ca:	51 09       	stdsp	sp[0x40],r9
800067cc:	50 1b       	stdsp	sp[0x4],r11
800067ce:	30 0e       	mov	lr,0
800067d0:	30 18       	mov	r8,1
800067d2:	50 0e       	stdsp	sp[0x0],lr
800067d4:	c2 29       	rjmp	80006a18 <_vfprintf_r+0x1538>
800067d6:	50 a7       	stdsp	sp[0x28],r7
800067d8:	50 80       	stdsp	sp[0x20],r0
800067da:	0c 97       	mov	r7,r6
800067dc:	04 94       	mov	r4,r2
800067de:	06 96       	mov	r6,r3
800067e0:	02 92       	mov	r2,r1
800067e2:	fe cc b3 fa 	sub	r12,pc,-19462
800067e6:	40 93       	lddsp	r3,sp[0x24]
800067e8:	10 90       	mov	r0,r8
800067ea:	40 41       	lddsp	r1,sp[0x10]
800067ec:	50 dc       	stdsp	sp[0x34],r12
800067ee:	ed b5 00 05 	bld	r5,0x5
800067f2:	c5 51       	brne	8000689c <_vfprintf_r+0x13bc>
800067f4:	fa f8 06 b4 	ld.w	r8,sp[1716]
800067f8:	40 3b       	lddsp	r11,sp[0xc]
800067fa:	58 0b       	cp.w	r11,0
800067fc:	c2 20       	breq	80006840 <_vfprintf_r+0x1360>
800067fe:	10 36       	cp.w	r6,r8
80006800:	c0 a4       	brge	80006814 <_vfprintf_r+0x1334>
80006802:	fa ca f9 44 	sub	r10,sp,-1724
80006806:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000680a:	ec e8 fd 88 	ld.d	r8,r6[-632]
8000680e:	fa e9 00 00 	st.d	sp[0],r8
80006812:	cf 28       	rjmp	800069f6 <_vfprintf_r+0x1516>
80006814:	fa c8 f9 50 	sub	r8,sp,-1712
80006818:	1a d8       	st.w	--sp,r8
8000681a:	fa c8 fa b8 	sub	r8,sp,-1352
8000681e:	04 9a       	mov	r10,r2
80006820:	1a d8       	st.w	--sp,r8
80006822:	0c 9b       	mov	r11,r6
80006824:	fa c8 fb b4 	sub	r8,sp,-1100
80006828:	08 9c       	mov	r12,r4
8000682a:	1a d8       	st.w	--sp,r8
8000682c:	fa c8 f9 40 	sub	r8,sp,-1728
80006830:	fa c9 ff b4 	sub	r9,sp,-76
80006834:	fe b0 f4 c0 	rcall	800051b4 <get_arg>
80006838:	2f dd       	sub	sp,-12
8000683a:	f8 ea 00 00 	ld.d	r10,r12[0]
8000683e:	c0 c8       	rjmp	80006856 <_vfprintf_r+0x1376>
80006840:	ee ca ff ff 	sub	r10,r7,-1
80006844:	10 37       	cp.w	r7,r8
80006846:	c0 b4       	brge	8000685c <_vfprintf_r+0x137c>
80006848:	fa c9 f9 44 	sub	r9,sp,-1724
8000684c:	14 97       	mov	r7,r10
8000684e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006852:	ec ea fd 88 	ld.d	r10,r6[-632]
80006856:	fa eb 00 00 	st.d	sp[0],r10
8000685a:	cc e8       	rjmp	800069f6 <_vfprintf_r+0x1516>
8000685c:	41 09       	lddsp	r9,sp[0x40]
8000685e:	59 f8       	cp.w	r8,31
80006860:	e0 89 00 16 	brgt	8000688c <_vfprintf_r+0x13ac>
80006864:	f2 e6 00 00 	ld.d	r6,r9[0]
80006868:	f2 cb ff f8 	sub	r11,r9,-8
8000686c:	fa e7 00 00 	st.d	sp[0],r6
80006870:	51 0b       	stdsp	sp[0x40],r11
80006872:	fa c6 f9 44 	sub	r6,sp,-1724
80006876:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000687a:	fa e6 00 00 	ld.d	r6,sp[0]
8000687e:	f2 e7 fd 88 	st.d	r9[-632],r6
80006882:	2f f8       	sub	r8,-1
80006884:	14 97       	mov	r7,r10
80006886:	fb 48 06 b4 	st.w	sp[1716],r8
8000688a:	cb 68       	rjmp	800069f6 <_vfprintf_r+0x1516>
8000688c:	f2 e6 00 00 	ld.d	r6,r9[0]
80006890:	2f 89       	sub	r9,-8
80006892:	fa e7 00 00 	st.d	sp[0],r6
80006896:	51 09       	stdsp	sp[0x40],r9
80006898:	14 97       	mov	r7,r10
8000689a:	ca e8       	rjmp	800069f6 <_vfprintf_r+0x1516>
8000689c:	ed b5 00 04 	bld	r5,0x4
800068a0:	c1 71       	brne	800068ce <_vfprintf_r+0x13ee>
800068a2:	fa f8 06 b4 	ld.w	r8,sp[1716]
800068a6:	40 3e       	lddsp	lr,sp[0xc]
800068a8:	58 0e       	cp.w	lr,0
800068aa:	c0 80       	breq	800068ba <_vfprintf_r+0x13da>
800068ac:	10 36       	cp.w	r6,r8
800068ae:	c6 94       	brge	80006980 <_vfprintf_r+0x14a0>
800068b0:	fa cc f9 44 	sub	r12,sp,-1724
800068b4:	f8 06 00 36 	add	r6,r12,r6<<0x3
800068b8:	c8 28       	rjmp	800069bc <_vfprintf_r+0x14dc>
800068ba:	ee ca ff ff 	sub	r10,r7,-1
800068be:	10 37       	cp.w	r7,r8
800068c0:	e0 84 00 81 	brge	800069c2 <_vfprintf_r+0x14e2>
800068c4:	fa cb f9 44 	sub	r11,sp,-1724
800068c8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800068cc:	c7 78       	rjmp	800069ba <_vfprintf_r+0x14da>
800068ce:	ed b5 00 06 	bld	r5,0x6
800068d2:	c4 b1       	brne	80006968 <_vfprintf_r+0x1488>
800068d4:	fa f8 06 b4 	ld.w	r8,sp[1716]
800068d8:	40 3c       	lddsp	r12,sp[0xc]
800068da:	58 0c       	cp.w	r12,0
800068dc:	c1 d0       	breq	80006916 <_vfprintf_r+0x1436>
800068de:	10 36       	cp.w	r6,r8
800068e0:	c0 64       	brge	800068ec <_vfprintf_r+0x140c>
800068e2:	fa cb f9 44 	sub	r11,sp,-1724
800068e6:	f6 06 00 36 	add	r6,r11,r6<<0x3
800068ea:	c1 f8       	rjmp	80006928 <_vfprintf_r+0x1448>
800068ec:	fa c8 f9 50 	sub	r8,sp,-1712
800068f0:	1a d8       	st.w	--sp,r8
800068f2:	fa c8 fa b8 	sub	r8,sp,-1352
800068f6:	1a d8       	st.w	--sp,r8
800068f8:	fa c8 fb b4 	sub	r8,sp,-1100
800068fc:	1a d8       	st.w	--sp,r8
800068fe:	fa c8 f9 40 	sub	r8,sp,-1728
80006902:	fa c9 ff b4 	sub	r9,sp,-76
80006906:	04 9a       	mov	r10,r2
80006908:	0c 9b       	mov	r11,r6
8000690a:	08 9c       	mov	r12,r4
8000690c:	fe b0 f4 54 	rcall	800051b4 <get_arg>
80006910:	2f dd       	sub	sp,-12
80006912:	98 18       	ld.sh	r8,r12[0x2]
80006914:	c2 78       	rjmp	80006962 <_vfprintf_r+0x1482>
80006916:	ee ca ff ff 	sub	r10,r7,-1
8000691a:	10 37       	cp.w	r7,r8
8000691c:	c0 a4       	brge	80006930 <_vfprintf_r+0x1450>
8000691e:	fa c9 f9 44 	sub	r9,sp,-1724
80006922:	14 97       	mov	r7,r10
80006924:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006928:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000692c:	c1 b8       	rjmp	80006962 <_vfprintf_r+0x1482>
8000692e:	d7 03       	nop
80006930:	41 09       	lddsp	r9,sp[0x40]
80006932:	59 f8       	cp.w	r8,31
80006934:	e0 89 00 13 	brgt	8000695a <_vfprintf_r+0x147a>
80006938:	f2 cb ff fc 	sub	r11,r9,-4
8000693c:	51 0b       	stdsp	sp[0x40],r11
8000693e:	72 09       	ld.w	r9,r9[0x0]
80006940:	fa c6 f9 44 	sub	r6,sp,-1724
80006944:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80006948:	2f f8       	sub	r8,-1
8000694a:	f7 49 fd 88 	st.w	r11[-632],r9
8000694e:	fb 48 06 b4 	st.w	sp[1716],r8
80006952:	14 97       	mov	r7,r10
80006954:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80006958:	c0 58       	rjmp	80006962 <_vfprintf_r+0x1482>
8000695a:	92 18       	ld.sh	r8,r9[0x2]
8000695c:	14 97       	mov	r7,r10
8000695e:	2f c9       	sub	r9,-4
80006960:	51 09       	stdsp	sp[0x40],r9
80006962:	5c 78       	castu.h	r8
80006964:	50 18       	stdsp	sp[0x4],r8
80006966:	c4 68       	rjmp	800069f2 <_vfprintf_r+0x1512>
80006968:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000696c:	40 3c       	lddsp	r12,sp[0xc]
8000696e:	58 0c       	cp.w	r12,0
80006970:	c1 d0       	breq	800069aa <_vfprintf_r+0x14ca>
80006972:	10 36       	cp.w	r6,r8
80006974:	c0 64       	brge	80006980 <_vfprintf_r+0x14a0>
80006976:	fa cb f9 44 	sub	r11,sp,-1724
8000697a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000697e:	c1 f8       	rjmp	800069bc <_vfprintf_r+0x14dc>
80006980:	fa c8 f9 50 	sub	r8,sp,-1712
80006984:	1a d8       	st.w	--sp,r8
80006986:	fa c8 fa b8 	sub	r8,sp,-1352
8000698a:	0c 9b       	mov	r11,r6
8000698c:	1a d8       	st.w	--sp,r8
8000698e:	fa c8 fb b4 	sub	r8,sp,-1100
80006992:	04 9a       	mov	r10,r2
80006994:	1a d8       	st.w	--sp,r8
80006996:	08 9c       	mov	r12,r4
80006998:	fa c8 f9 40 	sub	r8,sp,-1728
8000699c:	fa c9 ff b4 	sub	r9,sp,-76
800069a0:	fe b0 f4 0a 	rcall	800051b4 <get_arg>
800069a4:	2f dd       	sub	sp,-12
800069a6:	78 0b       	ld.w	r11,r12[0x0]
800069a8:	c2 48       	rjmp	800069f0 <_vfprintf_r+0x1510>
800069aa:	ee ca ff ff 	sub	r10,r7,-1
800069ae:	10 37       	cp.w	r7,r8
800069b0:	c0 94       	brge	800069c2 <_vfprintf_r+0x14e2>
800069b2:	fa c9 f9 44 	sub	r9,sp,-1724
800069b6:	f2 06 00 36 	add	r6,r9,r6<<0x3
800069ba:	14 97       	mov	r7,r10
800069bc:	ec fb fd 88 	ld.w	r11,r6[-632]
800069c0:	c1 88       	rjmp	800069f0 <_vfprintf_r+0x1510>
800069c2:	41 09       	lddsp	r9,sp[0x40]
800069c4:	59 f8       	cp.w	r8,31
800069c6:	e0 89 00 11 	brgt	800069e8 <_vfprintf_r+0x1508>
800069ca:	f2 cb ff fc 	sub	r11,r9,-4
800069ce:	51 0b       	stdsp	sp[0x40],r11
800069d0:	fa c6 f9 44 	sub	r6,sp,-1724
800069d4:	72 0b       	ld.w	r11,r9[0x0]
800069d6:	ec 08 00 39 	add	r9,r6,r8<<0x3
800069da:	f3 4b fd 88 	st.w	r9[-632],r11
800069de:	2f f8       	sub	r8,-1
800069e0:	14 97       	mov	r7,r10
800069e2:	fb 48 06 b4 	st.w	sp[1716],r8
800069e6:	c0 58       	rjmp	800069f0 <_vfprintf_r+0x1510>
800069e8:	72 0b       	ld.w	r11,r9[0x0]
800069ea:	14 97       	mov	r7,r10
800069ec:	2f c9       	sub	r9,-4
800069ee:	51 09       	stdsp	sp[0x40],r9
800069f0:	50 1b       	stdsp	sp[0x4],r11
800069f2:	30 0e       	mov	lr,0
800069f4:	50 0e       	stdsp	sp[0x0],lr
800069f6:	40 08       	lddsp	r8,sp[0x0]
800069f8:	40 1c       	lddsp	r12,sp[0x4]
800069fa:	18 48       	or	r8,r12
800069fc:	5f 19       	srne	r9
800069fe:	0a 98       	mov	r8,r5
80006a00:	eb e9 00 09 	and	r9,r5,r9
80006a04:	a1 b8       	sbr	r8,0x1
80006a06:	58 09       	cp.w	r9,0
80006a08:	c0 70       	breq	80006a16 <_vfprintf_r+0x1536>
80006a0a:	10 95       	mov	r5,r8
80006a0c:	fb 60 06 b9 	st.b	sp[1721],r0
80006a10:	33 08       	mov	r8,48
80006a12:	fb 68 06 b8 	st.b	sp[1720],r8
80006a16:	30 28       	mov	r8,2
80006a18:	30 09       	mov	r9,0
80006a1a:	fb 69 06 bb 	st.b	sp[1723],r9
80006a1e:	0a 99       	mov	r9,r5
80006a20:	a7 d9       	cbr	r9,0x7
80006a22:	40 2b       	lddsp	r11,sp[0x8]
80006a24:	40 16       	lddsp	r6,sp[0x4]
80006a26:	58 0b       	cp.w	r11,0
80006a28:	5f 1a       	srne	r10
80006a2a:	f2 05 17 40 	movge	r5,r9
80006a2e:	fa c2 f9 78 	sub	r2,sp,-1672
80006a32:	40 09       	lddsp	r9,sp[0x0]
80006a34:	0c 49       	or	r9,r6
80006a36:	5f 19       	srne	r9
80006a38:	f5 e9 10 09 	or	r9,r10,r9
80006a3c:	c5 c0       	breq	80006af4 <_vfprintf_r+0x1614>
80006a3e:	30 19       	mov	r9,1
80006a40:	f2 08 18 00 	cp.b	r8,r9
80006a44:	c0 60       	breq	80006a50 <_vfprintf_r+0x1570>
80006a46:	30 29       	mov	r9,2
80006a48:	f2 08 18 00 	cp.b	r8,r9
80006a4c:	c0 41       	brne	80006a54 <_vfprintf_r+0x1574>
80006a4e:	c3 c8       	rjmp	80006ac6 <_vfprintf_r+0x15e6>
80006a50:	04 96       	mov	r6,r2
80006a52:	c3 08       	rjmp	80006ab2 <_vfprintf_r+0x15d2>
80006a54:	04 96       	mov	r6,r2
80006a56:	fa e8 00 00 	ld.d	r8,sp[0]
80006a5a:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80006a5e:	2d 0a       	sub	r10,-48
80006a60:	0c fa       	st.b	--r6,r10
80006a62:	f0 0b 16 03 	lsr	r11,r8,0x3
80006a66:	f2 0c 16 03 	lsr	r12,r9,0x3
80006a6a:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80006a6e:	18 99       	mov	r9,r12
80006a70:	16 98       	mov	r8,r11
80006a72:	58 08       	cp.w	r8,0
80006a74:	5c 29       	cpc	r9
80006a76:	cf 21       	brne	80006a5a <_vfprintf_r+0x157a>
80006a78:	fa e9 00 00 	st.d	sp[0],r8
80006a7c:	ed b5 00 00 	bld	r5,0x0
80006a80:	c4 51       	brne	80006b0a <_vfprintf_r+0x162a>
80006a82:	33 09       	mov	r9,48
80006a84:	f2 0a 18 00 	cp.b	r10,r9
80006a88:	c4 10       	breq	80006b0a <_vfprintf_r+0x162a>
80006a8a:	0c f9       	st.b	--r6,r9
80006a8c:	c3 f8       	rjmp	80006b0a <_vfprintf_r+0x162a>
80006a8e:	fa ea 00 00 	ld.d	r10,sp[0]
80006a92:	30 a8       	mov	r8,10
80006a94:	30 09       	mov	r9,0
80006a96:	e0 a0 1a 2d 	rcall	80009ef0 <__avr32_umod64>
80006a9a:	30 a8       	mov	r8,10
80006a9c:	2d 0a       	sub	r10,-48
80006a9e:	30 09       	mov	r9,0
80006aa0:	ac 8a       	st.b	r6[0x0],r10
80006aa2:	fa ea 00 00 	ld.d	r10,sp[0]
80006aa6:	fe b0 f1 8e 	rcall	80004dc2 <__avr32_udiv64>
80006aaa:	16 99       	mov	r9,r11
80006aac:	14 98       	mov	r8,r10
80006aae:	fa e9 00 00 	st.d	sp[0],r8
80006ab2:	20 16       	sub	r6,1
80006ab4:	fa ea 00 00 	ld.d	r10,sp[0]
80006ab8:	58 9a       	cp.w	r10,9
80006aba:	5c 2b       	cpc	r11
80006abc:	fe 9b ff e9 	brhi	80006a8e <_vfprintf_r+0x15ae>
80006ac0:	1b f8       	ld.ub	r8,sp[0x7]
80006ac2:	2d 08       	sub	r8,-48
80006ac4:	c2 08       	rjmp	80006b04 <_vfprintf_r+0x1624>
80006ac6:	04 96       	mov	r6,r2
80006ac8:	fa e8 00 00 	ld.d	r8,sp[0]
80006acc:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80006ad0:	40 de       	lddsp	lr,sp[0x34]
80006ad2:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
80006ad6:	0c fa       	st.b	--r6,r10
80006ad8:	f2 0b 16 04 	lsr	r11,r9,0x4
80006adc:	f0 0a 16 04 	lsr	r10,r8,0x4
80006ae0:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80006ae4:	16 99       	mov	r9,r11
80006ae6:	14 98       	mov	r8,r10
80006ae8:	58 08       	cp.w	r8,0
80006aea:	5c 29       	cpc	r9
80006aec:	cf 01       	brne	80006acc <_vfprintf_r+0x15ec>
80006aee:	fa e9 00 00 	st.d	sp[0],r8
80006af2:	c0 c8       	rjmp	80006b0a <_vfprintf_r+0x162a>
80006af4:	58 08       	cp.w	r8,0
80006af6:	c0 91       	brne	80006b08 <_vfprintf_r+0x1628>
80006af8:	ed b5 00 00 	bld	r5,0x0
80006afc:	c0 61       	brne	80006b08 <_vfprintf_r+0x1628>
80006afe:	fa c6 f9 79 	sub	r6,sp,-1671
80006b02:	33 08       	mov	r8,48
80006b04:	ac 88       	st.b	r6[0x0],r8
80006b06:	c0 28       	rjmp	80006b0a <_vfprintf_r+0x162a>
80006b08:	04 96       	mov	r6,r2
80006b0a:	0c 12       	sub	r2,r6
80006b0c:	c1 c8       	rjmp	80006b44 <_vfprintf_r+0x1664>
80006b0e:	50 a7       	stdsp	sp[0x28],r7
80006b10:	50 80       	stdsp	sp[0x20],r0
80006b12:	40 93       	lddsp	r3,sp[0x24]
80006b14:	0c 97       	mov	r7,r6
80006b16:	10 90       	mov	r0,r8
80006b18:	04 94       	mov	r4,r2
80006b1a:	40 41       	lddsp	r1,sp[0x10]
80006b1c:	58 08       	cp.w	r8,0
80006b1e:	e0 80 04 4f 	breq	800073bc <_vfprintf_r+0x1edc>
80006b22:	fb 68 06 60 	st.b	sp[1632],r8
80006b26:	30 0c       	mov	r12,0
80006b28:	30 08       	mov	r8,0
80006b2a:	30 12       	mov	r2,1
80006b2c:	fb 68 06 bb 	st.b	sp[1723],r8
80006b30:	50 2c       	stdsp	sp[0x8],r12
80006b32:	fa c6 f9 a0 	sub	r6,sp,-1632
80006b36:	c0 78       	rjmp	80006b44 <_vfprintf_r+0x1664>
80006b38:	30 0b       	mov	r11,0
80006b3a:	50 2b       	stdsp	sp[0x8],r11
80006b3c:	c0 48       	rjmp	80006b44 <_vfprintf_r+0x1664>
80006b3e:	40 22       	lddsp	r2,sp[0x8]
80006b40:	30 0a       	mov	r10,0
80006b42:	50 2a       	stdsp	sp[0x8],r10
80006b44:	40 29       	lddsp	r9,sp[0x8]
80006b46:	e4 09 0c 49 	max	r9,r2,r9
80006b4a:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80006b4e:	50 39       	stdsp	sp[0xc],r9
80006b50:	0a 9e       	mov	lr,r5
80006b52:	30 09       	mov	r9,0
80006b54:	e2 1e 00 02 	andl	lr,0x2,COH
80006b58:	f2 08 18 00 	cp.b	r8,r9
80006b5c:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80006b60:	f7 b8 01 ff 	subne	r8,-1
80006b64:	fb f8 1a 03 	st.wne	sp[0xc],r8
80006b68:	0a 9b       	mov	r11,r5
80006b6a:	58 0e       	cp.w	lr,0
80006b6c:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80006b70:	f7 bc 01 fe 	subne	r12,-2
80006b74:	fb fc 1a 03 	st.wne	sp[0xc],r12
80006b78:	e2 1b 00 84 	andl	r11,0x84,COH
80006b7c:	50 fe       	stdsp	sp[0x3c],lr
80006b7e:	50 9b       	stdsp	sp[0x24],r11
80006b80:	c4 71       	brne	80006c0e <_vfprintf_r+0x172e>
80006b82:	40 8a       	lddsp	r10,sp[0x20]
80006b84:	40 39       	lddsp	r9,sp[0xc]
80006b86:	12 1a       	sub	r10,r9
80006b88:	50 4a       	stdsp	sp[0x10],r10
80006b8a:	58 0a       	cp.w	r10,0
80006b8c:	e0 89 00 20 	brgt	80006bcc <_vfprintf_r+0x16ec>
80006b90:	c3 f8       	rjmp	80006c0e <_vfprintf_r+0x172e>
80006b92:	2f 09       	sub	r9,-16
80006b94:	2f f8       	sub	r8,-1
80006b96:	fe ce b7 96 	sub	lr,pc,-18538
80006b9a:	31 0c       	mov	r12,16
80006b9c:	fb 49 06 90 	st.w	sp[1680],r9
80006ba0:	87 0e       	st.w	r3[0x0],lr
80006ba2:	87 1c       	st.w	r3[0x4],r12
80006ba4:	fb 48 06 8c 	st.w	sp[1676],r8
80006ba8:	58 78       	cp.w	r8,7
80006baa:	e0 89 00 04 	brgt	80006bb2 <_vfprintf_r+0x16d2>
80006bae:	2f 83       	sub	r3,-8
80006bb0:	c0 b8       	rjmp	80006bc6 <_vfprintf_r+0x16e6>
80006bb2:	fa ca f9 78 	sub	r10,sp,-1672
80006bb6:	02 9b       	mov	r11,r1
80006bb8:	08 9c       	mov	r12,r4
80006bba:	fe b0 f4 85 	rcall	800054c4 <__sprint_r>
80006bbe:	e0 81 04 10 	brne	800073de <_vfprintf_r+0x1efe>
80006bc2:	fa c3 f9 e0 	sub	r3,sp,-1568
80006bc6:	40 4b       	lddsp	r11,sp[0x10]
80006bc8:	21 0b       	sub	r11,16
80006bca:	50 4b       	stdsp	sp[0x10],r11
80006bcc:	fa f9 06 90 	ld.w	r9,sp[1680]
80006bd0:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006bd4:	fe ca b7 d4 	sub	r10,pc,-18476
80006bd8:	40 4e       	lddsp	lr,sp[0x10]
80006bda:	59 0e       	cp.w	lr,16
80006bdc:	fe 99 ff db 	brgt	80006b92 <_vfprintf_r+0x16b2>
80006be0:	1c 09       	add	r9,lr
80006be2:	2f f8       	sub	r8,-1
80006be4:	87 0a       	st.w	r3[0x0],r10
80006be6:	fb 49 06 90 	st.w	sp[1680],r9
80006bea:	87 1e       	st.w	r3[0x4],lr
80006bec:	fb 48 06 8c 	st.w	sp[1676],r8
80006bf0:	58 78       	cp.w	r8,7
80006bf2:	e0 89 00 04 	brgt	80006bfa <_vfprintf_r+0x171a>
80006bf6:	2f 83       	sub	r3,-8
80006bf8:	c0 b8       	rjmp	80006c0e <_vfprintf_r+0x172e>
80006bfa:	fa ca f9 78 	sub	r10,sp,-1672
80006bfe:	02 9b       	mov	r11,r1
80006c00:	08 9c       	mov	r12,r4
80006c02:	fe b0 f4 61 	rcall	800054c4 <__sprint_r>
80006c06:	e0 81 03 ec 	brne	800073de <_vfprintf_r+0x1efe>
80006c0a:	fa c3 f9 e0 	sub	r3,sp,-1568
80006c0e:	30 09       	mov	r9,0
80006c10:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80006c14:	f2 08 18 00 	cp.b	r8,r9
80006c18:	c1 f0       	breq	80006c56 <_vfprintf_r+0x1776>
80006c1a:	fa f8 06 90 	ld.w	r8,sp[1680]
80006c1e:	fa c9 f9 45 	sub	r9,sp,-1723
80006c22:	2f f8       	sub	r8,-1
80006c24:	87 09       	st.w	r3[0x0],r9
80006c26:	fb 48 06 90 	st.w	sp[1680],r8
80006c2a:	30 19       	mov	r9,1
80006c2c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006c30:	87 19       	st.w	r3[0x4],r9
80006c32:	2f f8       	sub	r8,-1
80006c34:	fb 48 06 8c 	st.w	sp[1676],r8
80006c38:	58 78       	cp.w	r8,7
80006c3a:	e0 89 00 04 	brgt	80006c42 <_vfprintf_r+0x1762>
80006c3e:	2f 83       	sub	r3,-8
80006c40:	c0 b8       	rjmp	80006c56 <_vfprintf_r+0x1776>
80006c42:	fa ca f9 78 	sub	r10,sp,-1672
80006c46:	02 9b       	mov	r11,r1
80006c48:	08 9c       	mov	r12,r4
80006c4a:	fe b0 f4 3d 	rcall	800054c4 <__sprint_r>
80006c4e:	e0 81 03 c8 	brne	800073de <_vfprintf_r+0x1efe>
80006c52:	fa c3 f9 e0 	sub	r3,sp,-1568
80006c56:	40 fc       	lddsp	r12,sp[0x3c]
80006c58:	58 0c       	cp.w	r12,0
80006c5a:	c1 f0       	breq	80006c98 <_vfprintf_r+0x17b8>
80006c5c:	fa f8 06 90 	ld.w	r8,sp[1680]
80006c60:	fa c9 f9 48 	sub	r9,sp,-1720
80006c64:	2f e8       	sub	r8,-2
80006c66:	87 09       	st.w	r3[0x0],r9
80006c68:	fb 48 06 90 	st.w	sp[1680],r8
80006c6c:	30 29       	mov	r9,2
80006c6e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006c72:	87 19       	st.w	r3[0x4],r9
80006c74:	2f f8       	sub	r8,-1
80006c76:	fb 48 06 8c 	st.w	sp[1676],r8
80006c7a:	58 78       	cp.w	r8,7
80006c7c:	e0 89 00 04 	brgt	80006c84 <_vfprintf_r+0x17a4>
80006c80:	2f 83       	sub	r3,-8
80006c82:	c0 b8       	rjmp	80006c98 <_vfprintf_r+0x17b8>
80006c84:	fa ca f9 78 	sub	r10,sp,-1672
80006c88:	02 9b       	mov	r11,r1
80006c8a:	08 9c       	mov	r12,r4
80006c8c:	fe b0 f4 1c 	rcall	800054c4 <__sprint_r>
80006c90:	e0 81 03 a7 	brne	800073de <_vfprintf_r+0x1efe>
80006c94:	fa c3 f9 e0 	sub	r3,sp,-1568
80006c98:	40 9b       	lddsp	r11,sp[0x24]
80006c9a:	e0 4b 00 80 	cp.w	r11,128
80006c9e:	c4 71       	brne	80006d2c <_vfprintf_r+0x184c>
80006ca0:	40 8a       	lddsp	r10,sp[0x20]
80006ca2:	40 39       	lddsp	r9,sp[0xc]
80006ca4:	12 1a       	sub	r10,r9
80006ca6:	50 4a       	stdsp	sp[0x10],r10
80006ca8:	58 0a       	cp.w	r10,0
80006caa:	e0 89 00 20 	brgt	80006cea <_vfprintf_r+0x180a>
80006cae:	c3 f8       	rjmp	80006d2c <_vfprintf_r+0x184c>
80006cb0:	2f 09       	sub	r9,-16
80006cb2:	2f f8       	sub	r8,-1
80006cb4:	fe ce b8 a4 	sub	lr,pc,-18268
80006cb8:	31 0c       	mov	r12,16
80006cba:	fb 49 06 90 	st.w	sp[1680],r9
80006cbe:	87 0e       	st.w	r3[0x0],lr
80006cc0:	87 1c       	st.w	r3[0x4],r12
80006cc2:	fb 48 06 8c 	st.w	sp[1676],r8
80006cc6:	58 78       	cp.w	r8,7
80006cc8:	e0 89 00 04 	brgt	80006cd0 <_vfprintf_r+0x17f0>
80006ccc:	2f 83       	sub	r3,-8
80006cce:	c0 b8       	rjmp	80006ce4 <_vfprintf_r+0x1804>
80006cd0:	fa ca f9 78 	sub	r10,sp,-1672
80006cd4:	02 9b       	mov	r11,r1
80006cd6:	08 9c       	mov	r12,r4
80006cd8:	fe b0 f3 f6 	rcall	800054c4 <__sprint_r>
80006cdc:	e0 81 03 81 	brne	800073de <_vfprintf_r+0x1efe>
80006ce0:	fa c3 f9 e0 	sub	r3,sp,-1568
80006ce4:	40 4b       	lddsp	r11,sp[0x10]
80006ce6:	21 0b       	sub	r11,16
80006ce8:	50 4b       	stdsp	sp[0x10],r11
80006cea:	fa f9 06 90 	ld.w	r9,sp[1680]
80006cee:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006cf2:	fe ca b8 e2 	sub	r10,pc,-18206
80006cf6:	40 4e       	lddsp	lr,sp[0x10]
80006cf8:	59 0e       	cp.w	lr,16
80006cfa:	fe 99 ff db 	brgt	80006cb0 <_vfprintf_r+0x17d0>
80006cfe:	1c 09       	add	r9,lr
80006d00:	2f f8       	sub	r8,-1
80006d02:	87 0a       	st.w	r3[0x0],r10
80006d04:	fb 49 06 90 	st.w	sp[1680],r9
80006d08:	87 1e       	st.w	r3[0x4],lr
80006d0a:	fb 48 06 8c 	st.w	sp[1676],r8
80006d0e:	58 78       	cp.w	r8,7
80006d10:	e0 89 00 04 	brgt	80006d18 <_vfprintf_r+0x1838>
80006d14:	2f 83       	sub	r3,-8
80006d16:	c0 b8       	rjmp	80006d2c <_vfprintf_r+0x184c>
80006d18:	fa ca f9 78 	sub	r10,sp,-1672
80006d1c:	02 9b       	mov	r11,r1
80006d1e:	08 9c       	mov	r12,r4
80006d20:	fe b0 f3 d2 	rcall	800054c4 <__sprint_r>
80006d24:	e0 81 03 5d 	brne	800073de <_vfprintf_r+0x1efe>
80006d28:	fa c3 f9 e0 	sub	r3,sp,-1568
80006d2c:	40 2c       	lddsp	r12,sp[0x8]
80006d2e:	04 1c       	sub	r12,r2
80006d30:	50 2c       	stdsp	sp[0x8],r12
80006d32:	58 0c       	cp.w	r12,0
80006d34:	e0 89 00 20 	brgt	80006d74 <_vfprintf_r+0x1894>
80006d38:	c3 f8       	rjmp	80006db6 <_vfprintf_r+0x18d6>
80006d3a:	2f 09       	sub	r9,-16
80006d3c:	2f f8       	sub	r8,-1
80006d3e:	fe cb b9 2e 	sub	r11,pc,-18130
80006d42:	31 0a       	mov	r10,16
80006d44:	fb 49 06 90 	st.w	sp[1680],r9
80006d48:	87 0b       	st.w	r3[0x0],r11
80006d4a:	87 1a       	st.w	r3[0x4],r10
80006d4c:	fb 48 06 8c 	st.w	sp[1676],r8
80006d50:	58 78       	cp.w	r8,7
80006d52:	e0 89 00 04 	brgt	80006d5a <_vfprintf_r+0x187a>
80006d56:	2f 83       	sub	r3,-8
80006d58:	c0 b8       	rjmp	80006d6e <_vfprintf_r+0x188e>
80006d5a:	fa ca f9 78 	sub	r10,sp,-1672
80006d5e:	02 9b       	mov	r11,r1
80006d60:	08 9c       	mov	r12,r4
80006d62:	fe b0 f3 b1 	rcall	800054c4 <__sprint_r>
80006d66:	e0 81 03 3c 	brne	800073de <_vfprintf_r+0x1efe>
80006d6a:	fa c3 f9 e0 	sub	r3,sp,-1568
80006d6e:	40 29       	lddsp	r9,sp[0x8]
80006d70:	21 09       	sub	r9,16
80006d72:	50 29       	stdsp	sp[0x8],r9
80006d74:	fa f9 06 90 	ld.w	r9,sp[1680]
80006d78:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006d7c:	fe ca b9 6c 	sub	r10,pc,-18068
80006d80:	40 2e       	lddsp	lr,sp[0x8]
80006d82:	59 0e       	cp.w	lr,16
80006d84:	fe 99 ff db 	brgt	80006d3a <_vfprintf_r+0x185a>
80006d88:	1c 09       	add	r9,lr
80006d8a:	2f f8       	sub	r8,-1
80006d8c:	87 0a       	st.w	r3[0x0],r10
80006d8e:	fb 49 06 90 	st.w	sp[1680],r9
80006d92:	87 1e       	st.w	r3[0x4],lr
80006d94:	fb 48 06 8c 	st.w	sp[1676],r8
80006d98:	58 78       	cp.w	r8,7
80006d9a:	e0 89 00 04 	brgt	80006da2 <_vfprintf_r+0x18c2>
80006d9e:	2f 83       	sub	r3,-8
80006da0:	c0 b8       	rjmp	80006db6 <_vfprintf_r+0x18d6>
80006da2:	fa ca f9 78 	sub	r10,sp,-1672
80006da6:	02 9b       	mov	r11,r1
80006da8:	08 9c       	mov	r12,r4
80006daa:	fe b0 f3 8d 	rcall	800054c4 <__sprint_r>
80006dae:	e0 81 03 18 	brne	800073de <_vfprintf_r+0x1efe>
80006db2:	fa c3 f9 e0 	sub	r3,sp,-1568
80006db6:	ed b5 00 08 	bld	r5,0x8
80006dba:	c0 b0       	breq	80006dd0 <_vfprintf_r+0x18f0>
80006dbc:	fa f8 06 90 	ld.w	r8,sp[1680]
80006dc0:	87 12       	st.w	r3[0x4],r2
80006dc2:	87 06       	st.w	r3[0x0],r6
80006dc4:	f0 02 00 02 	add	r2,r8,r2
80006dc8:	fb 42 06 90 	st.w	sp[1680],r2
80006dcc:	e0 8f 01 d4 	bral	80007174 <_vfprintf_r+0x1c94>
80006dd0:	e0 40 00 65 	cp.w	r0,101
80006dd4:	e0 8a 01 d6 	brle	80007180 <_vfprintf_r+0x1ca0>
80006dd8:	30 08       	mov	r8,0
80006dda:	30 09       	mov	r9,0
80006ddc:	40 5b       	lddsp	r11,sp[0x14]
80006dde:	40 7a       	lddsp	r10,sp[0x1c]
80006de0:	e0 a0 16 80 	rcall	80009ae0 <__avr32_f64_cmp_eq>
80006de4:	c7 90       	breq	80006ed6 <_vfprintf_r+0x19f6>
80006de6:	fa f8 06 90 	ld.w	r8,sp[1680]
80006dea:	fe c9 b9 ee 	sub	r9,pc,-17938
80006dee:	2f f8       	sub	r8,-1
80006df0:	87 09       	st.w	r3[0x0],r9
80006df2:	fb 48 06 90 	st.w	sp[1680],r8
80006df6:	30 19       	mov	r9,1
80006df8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006dfc:	87 19       	st.w	r3[0x4],r9
80006dfe:	2f f8       	sub	r8,-1
80006e00:	fb 48 06 8c 	st.w	sp[1676],r8
80006e04:	58 78       	cp.w	r8,7
80006e06:	e0 89 00 05 	brgt	80006e10 <_vfprintf_r+0x1930>
80006e0a:	2f 83       	sub	r3,-8
80006e0c:	c0 c8       	rjmp	80006e24 <_vfprintf_r+0x1944>
80006e0e:	d7 03       	nop
80006e10:	fa ca f9 78 	sub	r10,sp,-1672
80006e14:	02 9b       	mov	r11,r1
80006e16:	08 9c       	mov	r12,r4
80006e18:	fe b0 f3 56 	rcall	800054c4 <__sprint_r>
80006e1c:	e0 81 02 e1 	brne	800073de <_vfprintf_r+0x1efe>
80006e20:	fa c3 f9 e0 	sub	r3,sp,-1568
80006e24:	fa f8 06 ac 	ld.w	r8,sp[1708]
80006e28:	40 6c       	lddsp	r12,sp[0x18]
80006e2a:	18 38       	cp.w	r8,r12
80006e2c:	c0 55       	brlt	80006e36 <_vfprintf_r+0x1956>
80006e2e:	ed b5 00 00 	bld	r5,0x0
80006e32:	e0 81 02 6b 	brne	80007308 <_vfprintf_r+0x1e28>
80006e36:	fa f8 06 90 	ld.w	r8,sp[1680]
80006e3a:	2f f8       	sub	r8,-1
80006e3c:	40 cb       	lddsp	r11,sp[0x30]
80006e3e:	fb 48 06 90 	st.w	sp[1680],r8
80006e42:	30 19       	mov	r9,1
80006e44:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006e48:	87 0b       	st.w	r3[0x0],r11
80006e4a:	2f f8       	sub	r8,-1
80006e4c:	87 19       	st.w	r3[0x4],r9
80006e4e:	fb 48 06 8c 	st.w	sp[1676],r8
80006e52:	58 78       	cp.w	r8,7
80006e54:	e0 89 00 04 	brgt	80006e5c <_vfprintf_r+0x197c>
80006e58:	2f 83       	sub	r3,-8
80006e5a:	c0 b8       	rjmp	80006e70 <_vfprintf_r+0x1990>
80006e5c:	fa ca f9 78 	sub	r10,sp,-1672
80006e60:	02 9b       	mov	r11,r1
80006e62:	08 9c       	mov	r12,r4
80006e64:	fe b0 f3 30 	rcall	800054c4 <__sprint_r>
80006e68:	e0 81 02 bb 	brne	800073de <_vfprintf_r+0x1efe>
80006e6c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006e70:	40 66       	lddsp	r6,sp[0x18]
80006e72:	20 16       	sub	r6,1
80006e74:	58 06       	cp.w	r6,0
80006e76:	e0 89 00 1d 	brgt	80006eb0 <_vfprintf_r+0x19d0>
80006e7a:	e0 8f 02 47 	bral	80007308 <_vfprintf_r+0x1e28>
80006e7e:	2f 09       	sub	r9,-16
80006e80:	2f f8       	sub	r8,-1
80006e82:	fb 49 06 90 	st.w	sp[1680],r9
80006e86:	87 02       	st.w	r3[0x0],r2
80006e88:	87 10       	st.w	r3[0x4],r0
80006e8a:	fb 48 06 8c 	st.w	sp[1676],r8
80006e8e:	58 78       	cp.w	r8,7
80006e90:	e0 89 00 04 	brgt	80006e98 <_vfprintf_r+0x19b8>
80006e94:	2f 83       	sub	r3,-8
80006e96:	c0 b8       	rjmp	80006eac <_vfprintf_r+0x19cc>
80006e98:	fa ca f9 78 	sub	r10,sp,-1672
80006e9c:	02 9b       	mov	r11,r1
80006e9e:	08 9c       	mov	r12,r4
80006ea0:	fe b0 f3 12 	rcall	800054c4 <__sprint_r>
80006ea4:	e0 81 02 9d 	brne	800073de <_vfprintf_r+0x1efe>
80006ea8:	fa c3 f9 e0 	sub	r3,sp,-1568
80006eac:	21 06       	sub	r6,16
80006eae:	c0 48       	rjmp	80006eb6 <_vfprintf_r+0x19d6>
80006eb0:	fe c2 ba a0 	sub	r2,pc,-17760
80006eb4:	31 00       	mov	r0,16
80006eb6:	fa f9 06 90 	ld.w	r9,sp[1680]
80006eba:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006ebe:	fe ca ba ae 	sub	r10,pc,-17746
80006ec2:	59 06       	cp.w	r6,16
80006ec4:	fe 99 ff dd 	brgt	80006e7e <_vfprintf_r+0x199e>
80006ec8:	0c 09       	add	r9,r6
80006eca:	87 0a       	st.w	r3[0x0],r10
80006ecc:	fb 49 06 90 	st.w	sp[1680],r9
80006ed0:	2f f8       	sub	r8,-1
80006ed2:	87 16       	st.w	r3[0x4],r6
80006ed4:	c5 39       	rjmp	8000717a <_vfprintf_r+0x1c9a>
80006ed6:	fa fa 06 ac 	ld.w	r10,sp[1708]
80006eda:	58 0a       	cp.w	r10,0
80006edc:	e0 89 00 92 	brgt	80007000 <_vfprintf_r+0x1b20>
80006ee0:	fa f8 06 90 	ld.w	r8,sp[1680]
80006ee4:	fe c9 ba e8 	sub	r9,pc,-17688
80006ee8:	2f f8       	sub	r8,-1
80006eea:	87 09       	st.w	r3[0x0],r9
80006eec:	fb 48 06 90 	st.w	sp[1680],r8
80006ef0:	30 19       	mov	r9,1
80006ef2:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006ef6:	87 19       	st.w	r3[0x4],r9
80006ef8:	2f f8       	sub	r8,-1
80006efa:	fb 48 06 8c 	st.w	sp[1676],r8
80006efe:	58 78       	cp.w	r8,7
80006f00:	e0 89 00 04 	brgt	80006f08 <_vfprintf_r+0x1a28>
80006f04:	2f 83       	sub	r3,-8
80006f06:	c0 b8       	rjmp	80006f1c <_vfprintf_r+0x1a3c>
80006f08:	fa ca f9 78 	sub	r10,sp,-1672
80006f0c:	02 9b       	mov	r11,r1
80006f0e:	08 9c       	mov	r12,r4
80006f10:	fe b0 f2 da 	rcall	800054c4 <__sprint_r>
80006f14:	e0 81 02 65 	brne	800073de <_vfprintf_r+0x1efe>
80006f18:	fa c3 f9 e0 	sub	r3,sp,-1568
80006f1c:	fa f8 06 ac 	ld.w	r8,sp[1708]
80006f20:	58 08       	cp.w	r8,0
80006f22:	c0 81       	brne	80006f32 <_vfprintf_r+0x1a52>
80006f24:	40 6a       	lddsp	r10,sp[0x18]
80006f26:	58 0a       	cp.w	r10,0
80006f28:	c0 51       	brne	80006f32 <_vfprintf_r+0x1a52>
80006f2a:	ed b5 00 00 	bld	r5,0x0
80006f2e:	e0 81 01 ed 	brne	80007308 <_vfprintf_r+0x1e28>
80006f32:	40 c9       	lddsp	r9,sp[0x30]
80006f34:	fa f8 06 90 	ld.w	r8,sp[1680]
80006f38:	2f f8       	sub	r8,-1
80006f3a:	87 09       	st.w	r3[0x0],r9
80006f3c:	fb 48 06 90 	st.w	sp[1680],r8
80006f40:	30 19       	mov	r9,1
80006f42:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006f46:	87 19       	st.w	r3[0x4],r9
80006f48:	2f f8       	sub	r8,-1
80006f4a:	fb 48 06 8c 	st.w	sp[1676],r8
80006f4e:	58 78       	cp.w	r8,7
80006f50:	e0 89 00 04 	brgt	80006f58 <_vfprintf_r+0x1a78>
80006f54:	2f 83       	sub	r3,-8
80006f56:	c0 b8       	rjmp	80006f6c <_vfprintf_r+0x1a8c>
80006f58:	fa ca f9 78 	sub	r10,sp,-1672
80006f5c:	02 9b       	mov	r11,r1
80006f5e:	08 9c       	mov	r12,r4
80006f60:	fe b0 f2 b2 	rcall	800054c4 <__sprint_r>
80006f64:	e0 81 02 3d 	brne	800073de <_vfprintf_r+0x1efe>
80006f68:	fa c3 f9 e0 	sub	r3,sp,-1568
80006f6c:	fa f2 06 ac 	ld.w	r2,sp[1708]
80006f70:	5c 32       	neg	r2
80006f72:	58 02       	cp.w	r2,0
80006f74:	e0 89 00 1d 	brgt	80006fae <_vfprintf_r+0x1ace>
80006f78:	c3 d8       	rjmp	80006ff2 <_vfprintf_r+0x1b12>
80006f7a:	2f 09       	sub	r9,-16
80006f7c:	2f f8       	sub	r8,-1
80006f7e:	31 0e       	mov	lr,16
80006f80:	fb 49 06 90 	st.w	sp[1680],r9
80006f84:	87 00       	st.w	r3[0x0],r0
80006f86:	87 1e       	st.w	r3[0x4],lr
80006f88:	fb 48 06 8c 	st.w	sp[1676],r8
80006f8c:	58 78       	cp.w	r8,7
80006f8e:	e0 89 00 04 	brgt	80006f96 <_vfprintf_r+0x1ab6>
80006f92:	2f 83       	sub	r3,-8
80006f94:	c0 b8       	rjmp	80006faa <_vfprintf_r+0x1aca>
80006f96:	fa ca f9 78 	sub	r10,sp,-1672
80006f9a:	02 9b       	mov	r11,r1
80006f9c:	08 9c       	mov	r12,r4
80006f9e:	fe b0 f2 93 	rcall	800054c4 <__sprint_r>
80006fa2:	e0 81 02 1e 	brne	800073de <_vfprintf_r+0x1efe>
80006fa6:	fa c3 f9 e0 	sub	r3,sp,-1568
80006faa:	21 02       	sub	r2,16
80006fac:	c0 38       	rjmp	80006fb2 <_vfprintf_r+0x1ad2>
80006fae:	fe c0 bb 9e 	sub	r0,pc,-17506
80006fb2:	fa f9 06 90 	ld.w	r9,sp[1680]
80006fb6:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006fba:	fe ca bb aa 	sub	r10,pc,-17494
80006fbe:	59 02       	cp.w	r2,16
80006fc0:	fe 99 ff dd 	brgt	80006f7a <_vfprintf_r+0x1a9a>
80006fc4:	04 09       	add	r9,r2
80006fc6:	2f f8       	sub	r8,-1
80006fc8:	87 0a       	st.w	r3[0x0],r10
80006fca:	fb 49 06 90 	st.w	sp[1680],r9
80006fce:	87 12       	st.w	r3[0x4],r2
80006fd0:	fb 48 06 8c 	st.w	sp[1676],r8
80006fd4:	58 78       	cp.w	r8,7
80006fd6:	e0 89 00 04 	brgt	80006fde <_vfprintf_r+0x1afe>
80006fda:	2f 83       	sub	r3,-8
80006fdc:	c0 b8       	rjmp	80006ff2 <_vfprintf_r+0x1b12>
80006fde:	fa ca f9 78 	sub	r10,sp,-1672
80006fe2:	02 9b       	mov	r11,r1
80006fe4:	08 9c       	mov	r12,r4
80006fe6:	fe b0 f2 6f 	rcall	800054c4 <__sprint_r>
80006fea:	e0 81 01 fa 	brne	800073de <_vfprintf_r+0x1efe>
80006fee:	fa c3 f9 e0 	sub	r3,sp,-1568
80006ff2:	40 6c       	lddsp	r12,sp[0x18]
80006ff4:	fa f8 06 90 	ld.w	r8,sp[1680]
80006ff8:	87 06       	st.w	r3[0x0],r6
80006ffa:	87 1c       	st.w	r3[0x4],r12
80006ffc:	18 08       	add	r8,r12
80006ffe:	cb 98       	rjmp	80007170 <_vfprintf_r+0x1c90>
80007000:	fa f9 06 90 	ld.w	r9,sp[1680]
80007004:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007008:	40 6b       	lddsp	r11,sp[0x18]
8000700a:	16 3a       	cp.w	r10,r11
8000700c:	c6 f5       	brlt	800070ea <_vfprintf_r+0x1c0a>
8000700e:	16 09       	add	r9,r11
80007010:	2f f8       	sub	r8,-1
80007012:	87 06       	st.w	r3[0x0],r6
80007014:	fb 49 06 90 	st.w	sp[1680],r9
80007018:	87 1b       	st.w	r3[0x4],r11
8000701a:	fb 48 06 8c 	st.w	sp[1676],r8
8000701e:	58 78       	cp.w	r8,7
80007020:	e0 89 00 04 	brgt	80007028 <_vfprintf_r+0x1b48>
80007024:	2f 83       	sub	r3,-8
80007026:	c0 b8       	rjmp	8000703c <_vfprintf_r+0x1b5c>
80007028:	fa ca f9 78 	sub	r10,sp,-1672
8000702c:	02 9b       	mov	r11,r1
8000702e:	08 9c       	mov	r12,r4
80007030:	fe b0 f2 4a 	rcall	800054c4 <__sprint_r>
80007034:	e0 81 01 d5 	brne	800073de <_vfprintf_r+0x1efe>
80007038:	fa c3 f9 e0 	sub	r3,sp,-1568
8000703c:	fa f6 06 ac 	ld.w	r6,sp[1708]
80007040:	40 6a       	lddsp	r10,sp[0x18]
80007042:	14 16       	sub	r6,r10
80007044:	58 06       	cp.w	r6,0
80007046:	e0 89 00 1c 	brgt	8000707e <_vfprintf_r+0x1b9e>
8000704a:	c3 d8       	rjmp	800070c4 <_vfprintf_r+0x1be4>
8000704c:	2f 09       	sub	r9,-16
8000704e:	2f f8       	sub	r8,-1
80007050:	fb 49 06 90 	st.w	sp[1680],r9
80007054:	87 02       	st.w	r3[0x0],r2
80007056:	87 10       	st.w	r3[0x4],r0
80007058:	fb 48 06 8c 	st.w	sp[1676],r8
8000705c:	58 78       	cp.w	r8,7
8000705e:	e0 89 00 04 	brgt	80007066 <_vfprintf_r+0x1b86>
80007062:	2f 83       	sub	r3,-8
80007064:	c0 b8       	rjmp	8000707a <_vfprintf_r+0x1b9a>
80007066:	fa ca f9 78 	sub	r10,sp,-1672
8000706a:	02 9b       	mov	r11,r1
8000706c:	08 9c       	mov	r12,r4
8000706e:	fe b0 f2 2b 	rcall	800054c4 <__sprint_r>
80007072:	e0 81 01 b6 	brne	800073de <_vfprintf_r+0x1efe>
80007076:	fa c3 f9 e0 	sub	r3,sp,-1568
8000707a:	21 06       	sub	r6,16
8000707c:	c0 48       	rjmp	80007084 <_vfprintf_r+0x1ba4>
8000707e:	fe c2 bc 6e 	sub	r2,pc,-17298
80007082:	31 00       	mov	r0,16
80007084:	fa f9 06 90 	ld.w	r9,sp[1680]
80007088:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000708c:	fe ca bc 7c 	sub	r10,pc,-17284
80007090:	59 06       	cp.w	r6,16
80007092:	fe 99 ff dd 	brgt	8000704c <_vfprintf_r+0x1b6c>
80007096:	0c 09       	add	r9,r6
80007098:	2f f8       	sub	r8,-1
8000709a:	87 0a       	st.w	r3[0x0],r10
8000709c:	fb 49 06 90 	st.w	sp[1680],r9
800070a0:	87 16       	st.w	r3[0x4],r6
800070a2:	fb 48 06 8c 	st.w	sp[1676],r8
800070a6:	58 78       	cp.w	r8,7
800070a8:	e0 89 00 04 	brgt	800070b0 <_vfprintf_r+0x1bd0>
800070ac:	2f 83       	sub	r3,-8
800070ae:	c0 b8       	rjmp	800070c4 <_vfprintf_r+0x1be4>
800070b0:	fa ca f9 78 	sub	r10,sp,-1672
800070b4:	02 9b       	mov	r11,r1
800070b6:	08 9c       	mov	r12,r4
800070b8:	fe b0 f2 06 	rcall	800054c4 <__sprint_r>
800070bc:	e0 81 01 91 	brne	800073de <_vfprintf_r+0x1efe>
800070c0:	fa c3 f9 e0 	sub	r3,sp,-1568
800070c4:	ed b5 00 00 	bld	r5,0x0
800070c8:	e0 81 01 20 	brne	80007308 <_vfprintf_r+0x1e28>
800070cc:	40 c9       	lddsp	r9,sp[0x30]
800070ce:	fa f8 06 90 	ld.w	r8,sp[1680]
800070d2:	2f f8       	sub	r8,-1
800070d4:	87 09       	st.w	r3[0x0],r9
800070d6:	fb 48 06 90 	st.w	sp[1680],r8
800070da:	30 19       	mov	r9,1
800070dc:	fa f8 06 8c 	ld.w	r8,sp[1676]
800070e0:	87 19       	st.w	r3[0x4],r9
800070e2:	2f f8       	sub	r8,-1
800070e4:	fb 48 06 8c 	st.w	sp[1676],r8
800070e8:	c0 29       	rjmp	800072ec <_vfprintf_r+0x1e0c>
800070ea:	14 09       	add	r9,r10
800070ec:	2f f8       	sub	r8,-1
800070ee:	fb 49 06 90 	st.w	sp[1680],r9
800070f2:	87 06       	st.w	r3[0x0],r6
800070f4:	87 1a       	st.w	r3[0x4],r10
800070f6:	fb 48 06 8c 	st.w	sp[1676],r8
800070fa:	58 78       	cp.w	r8,7
800070fc:	e0 89 00 04 	brgt	80007104 <_vfprintf_r+0x1c24>
80007100:	2f 83       	sub	r3,-8
80007102:	c0 b8       	rjmp	80007118 <_vfprintf_r+0x1c38>
80007104:	fa ca f9 78 	sub	r10,sp,-1672
80007108:	02 9b       	mov	r11,r1
8000710a:	08 9c       	mov	r12,r4
8000710c:	fe b0 f1 dc 	rcall	800054c4 <__sprint_r>
80007110:	e0 81 01 67 	brne	800073de <_vfprintf_r+0x1efe>
80007114:	fa c3 f9 e0 	sub	r3,sp,-1568
80007118:	40 c8       	lddsp	r8,sp[0x30]
8000711a:	87 08       	st.w	r3[0x0],r8
8000711c:	fa f8 06 90 	ld.w	r8,sp[1680]
80007120:	2f f8       	sub	r8,-1
80007122:	30 19       	mov	r9,1
80007124:	fb 48 06 90 	st.w	sp[1680],r8
80007128:	87 19       	st.w	r3[0x4],r9
8000712a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000712e:	2f f8       	sub	r8,-1
80007130:	fb 48 06 8c 	st.w	sp[1676],r8
80007134:	fa f2 06 ac 	ld.w	r2,sp[1708]
80007138:	58 78       	cp.w	r8,7
8000713a:	e0 89 00 04 	brgt	80007142 <_vfprintf_r+0x1c62>
8000713e:	2f 83       	sub	r3,-8
80007140:	c0 b8       	rjmp	80007156 <_vfprintf_r+0x1c76>
80007142:	fa ca f9 78 	sub	r10,sp,-1672
80007146:	02 9b       	mov	r11,r1
80007148:	08 9c       	mov	r12,r4
8000714a:	fe b0 f1 bd 	rcall	800054c4 <__sprint_r>
8000714e:	e0 81 01 48 	brne	800073de <_vfprintf_r+0x1efe>
80007152:	fa c3 f9 e0 	sub	r3,sp,-1568
80007156:	04 06       	add	r6,r2
80007158:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000715c:	87 06       	st.w	r3[0x0],r6
8000715e:	fa f9 06 90 	ld.w	r9,sp[1680]
80007162:	40 66       	lddsp	r6,sp[0x18]
80007164:	40 6e       	lddsp	lr,sp[0x18]
80007166:	10 16       	sub	r6,r8
80007168:	f2 08 01 08 	sub	r8,r9,r8
8000716c:	87 16       	st.w	r3[0x4],r6
8000716e:	1c 08       	add	r8,lr
80007170:	fb 48 06 90 	st.w	sp[1680],r8
80007174:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007178:	2f f8       	sub	r8,-1
8000717a:	fb 48 06 8c 	st.w	sp[1676],r8
8000717e:	cb 78       	rjmp	800072ec <_vfprintf_r+0x1e0c>
80007180:	40 6c       	lddsp	r12,sp[0x18]
80007182:	58 1c       	cp.w	r12,1
80007184:	e0 89 00 06 	brgt	80007190 <_vfprintf_r+0x1cb0>
80007188:	ed b5 00 00 	bld	r5,0x0
8000718c:	e0 81 00 85 	brne	80007296 <_vfprintf_r+0x1db6>
80007190:	fa f8 06 90 	ld.w	r8,sp[1680]
80007194:	2f f8       	sub	r8,-1
80007196:	30 19       	mov	r9,1
80007198:	fb 48 06 90 	st.w	sp[1680],r8
8000719c:	87 06       	st.w	r3[0x0],r6
8000719e:	fa f8 06 8c 	ld.w	r8,sp[1676]
800071a2:	87 19       	st.w	r3[0x4],r9
800071a4:	2f f8       	sub	r8,-1
800071a6:	fb 48 06 8c 	st.w	sp[1676],r8
800071aa:	58 78       	cp.w	r8,7
800071ac:	e0 89 00 04 	brgt	800071b4 <_vfprintf_r+0x1cd4>
800071b0:	2f 83       	sub	r3,-8
800071b2:	c0 b8       	rjmp	800071c8 <_vfprintf_r+0x1ce8>
800071b4:	fa ca f9 78 	sub	r10,sp,-1672
800071b8:	02 9b       	mov	r11,r1
800071ba:	08 9c       	mov	r12,r4
800071bc:	fe b0 f1 84 	rcall	800054c4 <__sprint_r>
800071c0:	e0 81 01 0f 	brne	800073de <_vfprintf_r+0x1efe>
800071c4:	fa c3 f9 e0 	sub	r3,sp,-1568
800071c8:	fa f8 06 90 	ld.w	r8,sp[1680]
800071cc:	2f f8       	sub	r8,-1
800071ce:	40 cb       	lddsp	r11,sp[0x30]
800071d0:	fb 48 06 90 	st.w	sp[1680],r8
800071d4:	30 19       	mov	r9,1
800071d6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800071da:	87 0b       	st.w	r3[0x0],r11
800071dc:	2f f8       	sub	r8,-1
800071de:	87 19       	st.w	r3[0x4],r9
800071e0:	fb 48 06 8c 	st.w	sp[1676],r8
800071e4:	58 78       	cp.w	r8,7
800071e6:	e0 89 00 05 	brgt	800071f0 <_vfprintf_r+0x1d10>
800071ea:	2f 83       	sub	r3,-8
800071ec:	c0 c8       	rjmp	80007204 <_vfprintf_r+0x1d24>
800071ee:	d7 03       	nop
800071f0:	fa ca f9 78 	sub	r10,sp,-1672
800071f4:	02 9b       	mov	r11,r1
800071f6:	08 9c       	mov	r12,r4
800071f8:	fe b0 f1 66 	rcall	800054c4 <__sprint_r>
800071fc:	e0 81 00 f1 	brne	800073de <_vfprintf_r+0x1efe>
80007200:	fa c3 f9 e0 	sub	r3,sp,-1568
80007204:	30 08       	mov	r8,0
80007206:	30 09       	mov	r9,0
80007208:	40 5b       	lddsp	r11,sp[0x14]
8000720a:	40 7a       	lddsp	r10,sp[0x1c]
8000720c:	e0 a0 14 6a 	rcall	80009ae0 <__avr32_f64_cmp_eq>
80007210:	40 68       	lddsp	r8,sp[0x18]
80007212:	20 18       	sub	r8,1
80007214:	58 0c       	cp.w	r12,0
80007216:	c0 d1       	brne	80007230 <_vfprintf_r+0x1d50>
80007218:	2f f6       	sub	r6,-1
8000721a:	87 18       	st.w	r3[0x4],r8
8000721c:	87 06       	st.w	r3[0x0],r6
8000721e:	fa f6 06 90 	ld.w	r6,sp[1680]
80007222:	10 06       	add	r6,r8
80007224:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007228:	fb 46 06 90 	st.w	sp[1680],r6
8000722c:	2f f8       	sub	r8,-1
8000722e:	c3 18       	rjmp	80007290 <_vfprintf_r+0x1db0>
80007230:	10 96       	mov	r6,r8
80007232:	58 08       	cp.w	r8,0
80007234:	e0 89 00 1c 	brgt	8000726c <_vfprintf_r+0x1d8c>
80007238:	c4 b8       	rjmp	800072ce <_vfprintf_r+0x1dee>
8000723a:	2f 09       	sub	r9,-16
8000723c:	2f f8       	sub	r8,-1
8000723e:	fb 49 06 90 	st.w	sp[1680],r9
80007242:	87 02       	st.w	r3[0x0],r2
80007244:	87 10       	st.w	r3[0x4],r0
80007246:	fb 48 06 8c 	st.w	sp[1676],r8
8000724a:	58 78       	cp.w	r8,7
8000724c:	e0 89 00 04 	brgt	80007254 <_vfprintf_r+0x1d74>
80007250:	2f 83       	sub	r3,-8
80007252:	c0 b8       	rjmp	80007268 <_vfprintf_r+0x1d88>
80007254:	fa ca f9 78 	sub	r10,sp,-1672
80007258:	02 9b       	mov	r11,r1
8000725a:	08 9c       	mov	r12,r4
8000725c:	fe b0 f1 34 	rcall	800054c4 <__sprint_r>
80007260:	e0 81 00 bf 	brne	800073de <_vfprintf_r+0x1efe>
80007264:	fa c3 f9 e0 	sub	r3,sp,-1568
80007268:	21 06       	sub	r6,16
8000726a:	c0 48       	rjmp	80007272 <_vfprintf_r+0x1d92>
8000726c:	fe c2 be 5c 	sub	r2,pc,-16804
80007270:	31 00       	mov	r0,16
80007272:	fa f9 06 90 	ld.w	r9,sp[1680]
80007276:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000727a:	fe ca be 6a 	sub	r10,pc,-16790
8000727e:	59 06       	cp.w	r6,16
80007280:	fe 99 ff dd 	brgt	8000723a <_vfprintf_r+0x1d5a>
80007284:	0c 09       	add	r9,r6
80007286:	87 0a       	st.w	r3[0x0],r10
80007288:	fb 49 06 90 	st.w	sp[1680],r9
8000728c:	2f f8       	sub	r8,-1
8000728e:	87 16       	st.w	r3[0x4],r6
80007290:	fb 48 06 8c 	st.w	sp[1676],r8
80007294:	c0 e8       	rjmp	800072b0 <_vfprintf_r+0x1dd0>
80007296:	fa f8 06 90 	ld.w	r8,sp[1680]
8000729a:	2f f8       	sub	r8,-1
8000729c:	30 19       	mov	r9,1
8000729e:	fb 48 06 90 	st.w	sp[1680],r8
800072a2:	87 06       	st.w	r3[0x0],r6
800072a4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800072a8:	87 19       	st.w	r3[0x4],r9
800072aa:	2f f8       	sub	r8,-1
800072ac:	fb 48 06 8c 	st.w	sp[1676],r8
800072b0:	58 78       	cp.w	r8,7
800072b2:	e0 89 00 04 	brgt	800072ba <_vfprintf_r+0x1dda>
800072b6:	2f 83       	sub	r3,-8
800072b8:	c0 b8       	rjmp	800072ce <_vfprintf_r+0x1dee>
800072ba:	fa ca f9 78 	sub	r10,sp,-1672
800072be:	02 9b       	mov	r11,r1
800072c0:	08 9c       	mov	r12,r4
800072c2:	fe b0 f1 01 	rcall	800054c4 <__sprint_r>
800072c6:	e0 81 00 8c 	brne	800073de <_vfprintf_r+0x1efe>
800072ca:	fa c3 f9 e0 	sub	r3,sp,-1568
800072ce:	40 ea       	lddsp	r10,sp[0x38]
800072d0:	fa f8 06 90 	ld.w	r8,sp[1680]
800072d4:	14 08       	add	r8,r10
800072d6:	fa c9 f9 64 	sub	r9,sp,-1692
800072da:	fb 48 06 90 	st.w	sp[1680],r8
800072de:	87 1a       	st.w	r3[0x4],r10
800072e0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800072e4:	87 09       	st.w	r3[0x0],r9
800072e6:	2f f8       	sub	r8,-1
800072e8:	fb 48 06 8c 	st.w	sp[1676],r8
800072ec:	58 78       	cp.w	r8,7
800072ee:	e0 89 00 04 	brgt	800072f6 <_vfprintf_r+0x1e16>
800072f2:	2f 83       	sub	r3,-8
800072f4:	c0 a8       	rjmp	80007308 <_vfprintf_r+0x1e28>
800072f6:	fa ca f9 78 	sub	r10,sp,-1672
800072fa:	02 9b       	mov	r11,r1
800072fc:	08 9c       	mov	r12,r4
800072fe:	fe b0 f0 e3 	rcall	800054c4 <__sprint_r>
80007302:	c6 e1       	brne	800073de <_vfprintf_r+0x1efe>
80007304:	fa c3 f9 e0 	sub	r3,sp,-1568
80007308:	e2 15 00 04 	andl	r5,0x4,COH
8000730c:	c3 f0       	breq	8000738a <_vfprintf_r+0x1eaa>
8000730e:	40 86       	lddsp	r6,sp[0x20]
80007310:	40 39       	lddsp	r9,sp[0xc]
80007312:	12 16       	sub	r6,r9
80007314:	58 06       	cp.w	r6,0
80007316:	e0 89 00 1a 	brgt	8000734a <_vfprintf_r+0x1e6a>
8000731a:	c3 88       	rjmp	8000738a <_vfprintf_r+0x1eaa>
8000731c:	2f 09       	sub	r9,-16
8000731e:	2f f8       	sub	r8,-1
80007320:	fb 49 06 90 	st.w	sp[1680],r9
80007324:	87 05       	st.w	r3[0x0],r5
80007326:	87 12       	st.w	r3[0x4],r2
80007328:	fb 48 06 8c 	st.w	sp[1676],r8
8000732c:	58 78       	cp.w	r8,7
8000732e:	e0 89 00 04 	brgt	80007336 <_vfprintf_r+0x1e56>
80007332:	2f 83       	sub	r3,-8
80007334:	c0 98       	rjmp	80007346 <_vfprintf_r+0x1e66>
80007336:	00 9a       	mov	r10,r0
80007338:	02 9b       	mov	r11,r1
8000733a:	08 9c       	mov	r12,r4
8000733c:	fe b0 f0 c4 	rcall	800054c4 <__sprint_r>
80007340:	c4 f1       	brne	800073de <_vfprintf_r+0x1efe>
80007342:	fa c3 f9 e0 	sub	r3,sp,-1568
80007346:	21 06       	sub	r6,16
80007348:	c0 68       	rjmp	80007354 <_vfprintf_r+0x1e74>
8000734a:	fe c5 bf 4a 	sub	r5,pc,-16566
8000734e:	31 02       	mov	r2,16
80007350:	fa c0 f9 78 	sub	r0,sp,-1672
80007354:	fa f9 06 90 	ld.w	r9,sp[1680]
80007358:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000735c:	fe ca bf 5c 	sub	r10,pc,-16548
80007360:	59 06       	cp.w	r6,16
80007362:	fe 99 ff dd 	brgt	8000731c <_vfprintf_r+0x1e3c>
80007366:	0c 09       	add	r9,r6
80007368:	2f f8       	sub	r8,-1
8000736a:	87 0a       	st.w	r3[0x0],r10
8000736c:	87 16       	st.w	r3[0x4],r6
8000736e:	fb 49 06 90 	st.w	sp[1680],r9
80007372:	fb 48 06 8c 	st.w	sp[1676],r8
80007376:	58 78       	cp.w	r8,7
80007378:	e0 8a 00 09 	brle	8000738a <_vfprintf_r+0x1eaa>
8000737c:	fa ca f9 78 	sub	r10,sp,-1672
80007380:	02 9b       	mov	r11,r1
80007382:	08 9c       	mov	r12,r4
80007384:	fe b0 f0 a0 	rcall	800054c4 <__sprint_r>
80007388:	c2 b1       	brne	800073de <_vfprintf_r+0x1efe>
8000738a:	40 bc       	lddsp	r12,sp[0x2c]
8000738c:	40 36       	lddsp	r6,sp[0xc]
8000738e:	40 8e       	lddsp	lr,sp[0x20]
80007390:	ec 0e 0c 48 	max	r8,r6,lr
80007394:	10 0c       	add	r12,r8
80007396:	50 bc       	stdsp	sp[0x2c],r12
80007398:	fa f8 06 90 	ld.w	r8,sp[1680]
8000739c:	58 08       	cp.w	r8,0
8000739e:	c0 80       	breq	800073ae <_vfprintf_r+0x1ece>
800073a0:	fa ca f9 78 	sub	r10,sp,-1672
800073a4:	02 9b       	mov	r11,r1
800073a6:	08 9c       	mov	r12,r4
800073a8:	fe b0 f0 8e 	rcall	800054c4 <__sprint_r>
800073ac:	c1 91       	brne	800073de <_vfprintf_r+0x1efe>
800073ae:	30 0b       	mov	r11,0
800073b0:	fa c3 f9 e0 	sub	r3,sp,-1568
800073b4:	fb 4b 06 8c 	st.w	sp[1676],r11
800073b8:	fe 9f f1 22 	bral	800055fc <_vfprintf_r+0x11c>
800073bc:	08 95       	mov	r5,r4
800073be:	fa f8 06 90 	ld.w	r8,sp[1680]
800073c2:	58 08       	cp.w	r8,0
800073c4:	c0 80       	breq	800073d4 <_vfprintf_r+0x1ef4>
800073c6:	08 9c       	mov	r12,r4
800073c8:	fa ca f9 78 	sub	r10,sp,-1672
800073cc:	02 9b       	mov	r11,r1
800073ce:	fe b0 f0 7b 	rcall	800054c4 <__sprint_r>
800073d2:	c0 61       	brne	800073de <_vfprintf_r+0x1efe>
800073d4:	30 08       	mov	r8,0
800073d6:	fb 48 06 8c 	st.w	sp[1676],r8
800073da:	c0 28       	rjmp	800073de <_vfprintf_r+0x1efe>
800073dc:	40 41       	lddsp	r1,sp[0x10]
800073de:	82 68       	ld.sh	r8,r1[0xc]
800073e0:	ed b8 00 06 	bld	r8,0x6
800073e4:	c0 31       	brne	800073ea <_vfprintf_r+0x1f0a>
800073e6:	3f fa       	mov	r10,-1
800073e8:	50 ba       	stdsp	sp[0x2c],r10
800073ea:	40 bc       	lddsp	r12,sp[0x2c]
800073ec:	fe 3d f9 44 	sub	sp,-1724
800073f0:	d8 32       	popm	r0-r7,pc
800073f2:	d7 03       	nop

800073f4 <__swsetup_r>:
800073f4:	d4 21       	pushm	r4-r7,lr
800073f6:	e0 68 01 24 	mov	r8,292
800073fa:	18 96       	mov	r6,r12
800073fc:	16 97       	mov	r7,r11
800073fe:	70 0c       	ld.w	r12,r8[0x0]
80007400:	58 0c       	cp.w	r12,0
80007402:	c0 60       	breq	8000740e <__swsetup_r+0x1a>
80007404:	78 68       	ld.w	r8,r12[0x18]
80007406:	58 08       	cp.w	r8,0
80007408:	c0 31       	brne	8000740e <__swsetup_r+0x1a>
8000740a:	e0 a0 07 b9 	rcall	8000837c <__sinit>
8000740e:	fe c8 be de 	sub	r8,pc,-16674
80007412:	10 37       	cp.w	r7,r8
80007414:	c0 61       	brne	80007420 <__swsetup_r+0x2c>
80007416:	e0 68 01 24 	mov	r8,292
8000741a:	70 08       	ld.w	r8,r8[0x0]
8000741c:	70 07       	ld.w	r7,r8[0x0]
8000741e:	c1 28       	rjmp	80007442 <__swsetup_r+0x4e>
80007420:	fe c8 be d0 	sub	r8,pc,-16688
80007424:	10 37       	cp.w	r7,r8
80007426:	c0 61       	brne	80007432 <__swsetup_r+0x3e>
80007428:	e0 68 01 24 	mov	r8,292
8000742c:	70 08       	ld.w	r8,r8[0x0]
8000742e:	70 17       	ld.w	r7,r8[0x4]
80007430:	c0 98       	rjmp	80007442 <__swsetup_r+0x4e>
80007432:	fe c8 be c2 	sub	r8,pc,-16702
80007436:	10 37       	cp.w	r7,r8
80007438:	c0 51       	brne	80007442 <__swsetup_r+0x4e>
8000743a:	e0 68 01 24 	mov	r8,292
8000743e:	70 08       	ld.w	r8,r8[0x0]
80007440:	70 27       	ld.w	r7,r8[0x8]
80007442:	8e 68       	ld.sh	r8,r7[0xc]
80007444:	ed b8 00 03 	bld	r8,0x3
80007448:	c1 e0       	breq	80007484 <__swsetup_r+0x90>
8000744a:	ed b8 00 04 	bld	r8,0x4
8000744e:	c3 e1       	brne	800074ca <__swsetup_r+0xd6>
80007450:	ed b8 00 02 	bld	r8,0x2
80007454:	c1 51       	brne	8000747e <__swsetup_r+0x8a>
80007456:	6e db       	ld.w	r11,r7[0x34]
80007458:	58 0b       	cp.w	r11,0
8000745a:	c0 a0       	breq	8000746e <__swsetup_r+0x7a>
8000745c:	ee c8 ff bc 	sub	r8,r7,-68
80007460:	10 3b       	cp.w	r11,r8
80007462:	c0 40       	breq	8000746a <__swsetup_r+0x76>
80007464:	0c 9c       	mov	r12,r6
80007466:	e0 a0 08 25 	rcall	800084b0 <_free_r>
8000746a:	30 08       	mov	r8,0
8000746c:	8f d8       	st.w	r7[0x34],r8
8000746e:	8e 68       	ld.sh	r8,r7[0xc]
80007470:	e0 18 ff db 	andl	r8,0xffdb
80007474:	ae 68       	st.h	r7[0xc],r8
80007476:	30 08       	mov	r8,0
80007478:	8f 18       	st.w	r7[0x4],r8
8000747a:	6e 48       	ld.w	r8,r7[0x10]
8000747c:	8f 08       	st.w	r7[0x0],r8
8000747e:	8e 68       	ld.sh	r8,r7[0xc]
80007480:	a3 b8       	sbr	r8,0x3
80007482:	ae 68       	st.h	r7[0xc],r8
80007484:	6e 48       	ld.w	r8,r7[0x10]
80007486:	58 08       	cp.w	r8,0
80007488:	c0 b1       	brne	8000749e <__swsetup_r+0xaa>
8000748a:	8e 68       	ld.sh	r8,r7[0xc]
8000748c:	e2 18 02 80 	andl	r8,0x280,COH
80007490:	e0 48 02 00 	cp.w	r8,512
80007494:	c0 50       	breq	8000749e <__swsetup_r+0xaa>
80007496:	0c 9c       	mov	r12,r6
80007498:	0e 9b       	mov	r11,r7
8000749a:	e0 a0 0a 4b 	rcall	80008930 <__smakebuf_r>
8000749e:	8e 69       	ld.sh	r9,r7[0xc]
800074a0:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
800074a4:	c0 70       	breq	800074b2 <__swsetup_r+0xbe>
800074a6:	30 08       	mov	r8,0
800074a8:	8f 28       	st.w	r7[0x8],r8
800074aa:	6e 58       	ld.w	r8,r7[0x14]
800074ac:	5c 38       	neg	r8
800074ae:	8f 68       	st.w	r7[0x18],r8
800074b0:	c0 68       	rjmp	800074bc <__swsetup_r+0xc8>
800074b2:	ed b9 00 01 	bld	r9,0x1
800074b6:	ef f8 10 05 	ld.wne	r8,r7[0x14]
800074ba:	8f 28       	st.w	r7[0x8],r8
800074bc:	6e 48       	ld.w	r8,r7[0x10]
800074be:	58 08       	cp.w	r8,0
800074c0:	c0 61       	brne	800074cc <__swsetup_r+0xd8>
800074c2:	8e 68       	ld.sh	r8,r7[0xc]
800074c4:	ed b8 00 07 	bld	r8,0x7
800074c8:	c0 21       	brne	800074cc <__swsetup_r+0xd8>
800074ca:	dc 2a       	popm	r4-r7,pc,r12=-1
800074cc:	d8 2a       	popm	r4-r7,pc,r12=0
800074ce:	d7 03       	nop

800074d0 <quorem>:
800074d0:	d4 31       	pushm	r0-r7,lr
800074d2:	20 2d       	sub	sp,8
800074d4:	18 97       	mov	r7,r12
800074d6:	78 48       	ld.w	r8,r12[0x10]
800074d8:	76 46       	ld.w	r6,r11[0x10]
800074da:	0c 38       	cp.w	r8,r6
800074dc:	c0 34       	brge	800074e2 <quorem+0x12>
800074de:	30 0c       	mov	r12,0
800074e0:	c8 58       	rjmp	800075ea <quorem+0x11a>
800074e2:	ec c2 ff fc 	sub	r2,r6,-4
800074e6:	f6 c3 ff ec 	sub	r3,r11,-20
800074ea:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
800074ee:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
800074f2:	2f f9       	sub	r9,-1
800074f4:	20 16       	sub	r6,1
800074f6:	f8 09 0d 08 	divu	r8,r12,r9
800074fa:	f6 02 00 22 	add	r2,r11,r2<<0x2
800074fe:	ee c4 ff ec 	sub	r4,r7,-20
80007502:	10 95       	mov	r5,r8
80007504:	58 08       	cp.w	r8,0
80007506:	c4 10       	breq	80007588 <quorem+0xb8>
80007508:	30 09       	mov	r9,0
8000750a:	06 9a       	mov	r10,r3
8000750c:	08 98       	mov	r8,r4
8000750e:	12 91       	mov	r1,r9
80007510:	50 0b       	stdsp	sp[0x0],r11
80007512:	70 0e       	ld.w	lr,r8[0x0]
80007514:	b1 8e       	lsr	lr,0x10
80007516:	50 1e       	stdsp	sp[0x4],lr
80007518:	15 0e       	ld.w	lr,r10++
8000751a:	fc 00 16 10 	lsr	r0,lr,0x10
8000751e:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80007522:	ea 0e 03 41 	mac	r1,r5,lr
80007526:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
8000752a:	b1 81       	lsr	r1,0x10
8000752c:	40 1b       	lddsp	r11,sp[0x4]
8000752e:	ea 00 02 40 	mul	r0,r5,r0
80007532:	e2 00 00 00 	add	r0,r1,r0
80007536:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
8000753a:	02 1b       	sub	r11,r1
8000753c:	50 1b       	stdsp	sp[0x4],r11
8000753e:	70 0b       	ld.w	r11,r8[0x0]
80007540:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80007544:	02 09       	add	r9,r1
80007546:	f2 0e 01 0e 	sub	lr,r9,lr
8000754a:	b0 1e       	st.h	r8[0x2],lr
8000754c:	fc 09 14 10 	asr	r9,lr,0x10
80007550:	40 1e       	lddsp	lr,sp[0x4]
80007552:	fc 09 00 09 	add	r9,lr,r9
80007556:	b0 09       	st.h	r8[0x0],r9
80007558:	e0 01 16 10 	lsr	r1,r0,0x10
8000755c:	2f c8       	sub	r8,-4
8000755e:	b1 49       	asr	r9,0x10
80007560:	04 3a       	cp.w	r10,r2
80007562:	fe 98 ff d8 	brls	80007512 <quorem+0x42>
80007566:	40 0b       	lddsp	r11,sp[0x0]
80007568:	58 0c       	cp.w	r12,0
8000756a:	c0 f1       	brne	80007588 <quorem+0xb8>
8000756c:	ec c8 ff fb 	sub	r8,r6,-5
80007570:	ee 08 00 28 	add	r8,r7,r8<<0x2
80007574:	c0 28       	rjmp	80007578 <quorem+0xa8>
80007576:	20 16       	sub	r6,1
80007578:	20 48       	sub	r8,4
8000757a:	08 38       	cp.w	r8,r4
8000757c:	e0 88 00 05 	brls	80007586 <quorem+0xb6>
80007580:	70 09       	ld.w	r9,r8[0x0]
80007582:	58 09       	cp.w	r9,0
80007584:	cf 90       	breq	80007576 <quorem+0xa6>
80007586:	8f 46       	st.w	r7[0x10],r6
80007588:	0e 9c       	mov	r12,r7
8000758a:	e0 a0 0c f4 	rcall	80008f72 <__mcmp>
8000758e:	c2 d5       	brlt	800075e8 <quorem+0x118>
80007590:	2f f5       	sub	r5,-1
80007592:	08 98       	mov	r8,r4
80007594:	30 09       	mov	r9,0
80007596:	07 0b       	ld.w	r11,r3++
80007598:	f6 0a 16 10 	lsr	r10,r11,0x10
8000759c:	70 0c       	ld.w	r12,r8[0x0]
8000759e:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
800075a2:	f8 0e 16 10 	lsr	lr,r12,0x10
800075a6:	14 1e       	sub	lr,r10
800075a8:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800075ac:	16 1a       	sub	r10,r11
800075ae:	12 0a       	add	r10,r9
800075b0:	b0 1a       	st.h	r8[0x2],r10
800075b2:	b1 4a       	asr	r10,0x10
800075b4:	fc 0a 00 09 	add	r9,lr,r10
800075b8:	b0 09       	st.h	r8[0x0],r9
800075ba:	2f c8       	sub	r8,-4
800075bc:	b1 49       	asr	r9,0x10
800075be:	04 33       	cp.w	r3,r2
800075c0:	fe 98 ff eb 	brls	80007596 <quorem+0xc6>
800075c4:	ec c8 ff fb 	sub	r8,r6,-5
800075c8:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
800075cc:	58 09       	cp.w	r9,0
800075ce:	c0 d1       	brne	800075e8 <quorem+0x118>
800075d0:	ee 08 00 28 	add	r8,r7,r8<<0x2
800075d4:	c0 28       	rjmp	800075d8 <quorem+0x108>
800075d6:	20 16       	sub	r6,1
800075d8:	20 48       	sub	r8,4
800075da:	08 38       	cp.w	r8,r4
800075dc:	e0 88 00 05 	brls	800075e6 <quorem+0x116>
800075e0:	70 09       	ld.w	r9,r8[0x0]
800075e2:	58 09       	cp.w	r9,0
800075e4:	cf 90       	breq	800075d6 <quorem+0x106>
800075e6:	8f 46       	st.w	r7[0x10],r6
800075e8:	0a 9c       	mov	r12,r5
800075ea:	2f ed       	sub	sp,-8
800075ec:	d8 32       	popm	r0-r7,pc
800075ee:	d7 03       	nop

800075f0 <_dtoa_r>:
800075f0:	d4 31       	pushm	r0-r7,lr
800075f2:	21 ad       	sub	sp,104
800075f4:	fa c4 ff 74 	sub	r4,sp,-140
800075f8:	18 97       	mov	r7,r12
800075fa:	16 95       	mov	r5,r11
800075fc:	68 2c       	ld.w	r12,r4[0x8]
800075fe:	50 c9       	stdsp	sp[0x30],r9
80007600:	68 16       	ld.w	r6,r4[0x4]
80007602:	68 09       	ld.w	r9,r4[0x0]
80007604:	50 e8       	stdsp	sp[0x38],r8
80007606:	14 94       	mov	r4,r10
80007608:	51 2c       	stdsp	sp[0x48],r12
8000760a:	fa e5 00 08 	st.d	sp[8],r4
8000760e:	51 59       	stdsp	sp[0x54],r9
80007610:	6e 95       	ld.w	r5,r7[0x24]
80007612:	58 05       	cp.w	r5,0
80007614:	c0 91       	brne	80007626 <_dtoa_r+0x36>
80007616:	31 0c       	mov	r12,16
80007618:	e0 a0 09 ea 	rcall	800089ec <malloc>
8000761c:	99 35       	st.w	r12[0xc],r5
8000761e:	8f 9c       	st.w	r7[0x24],r12
80007620:	99 15       	st.w	r12[0x4],r5
80007622:	99 25       	st.w	r12[0x8],r5
80007624:	99 05       	st.w	r12[0x0],r5
80007626:	6e 99       	ld.w	r9,r7[0x24]
80007628:	72 08       	ld.w	r8,r9[0x0]
8000762a:	58 08       	cp.w	r8,0
8000762c:	c0 f0       	breq	8000764a <_dtoa_r+0x5a>
8000762e:	72 1a       	ld.w	r10,r9[0x4]
80007630:	91 1a       	st.w	r8[0x4],r10
80007632:	30 1a       	mov	r10,1
80007634:	72 19       	ld.w	r9,r9[0x4]
80007636:	f4 09 09 49 	lsl	r9,r10,r9
8000763a:	10 9b       	mov	r11,r8
8000763c:	91 29       	st.w	r8[0x8],r9
8000763e:	0e 9c       	mov	r12,r7
80007640:	e0 a0 0c b2 	rcall	80008fa4 <_Bfree>
80007644:	6e 98       	ld.w	r8,r7[0x24]
80007646:	30 09       	mov	r9,0
80007648:	91 09       	st.w	r8[0x0],r9
8000764a:	40 28       	lddsp	r8,sp[0x8]
8000764c:	10 94       	mov	r4,r8
8000764e:	58 08       	cp.w	r8,0
80007650:	c0 64       	brge	8000765c <_dtoa_r+0x6c>
80007652:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
80007656:	50 28       	stdsp	sp[0x8],r8
80007658:	30 18       	mov	r8,1
8000765a:	c0 28       	rjmp	8000765e <_dtoa_r+0x6e>
8000765c:	30 08       	mov	r8,0
8000765e:	8d 08       	st.w	r6[0x0],r8
80007660:	fc 1c 7f f0 	movh	r12,0x7ff0
80007664:	40 26       	lddsp	r6,sp[0x8]
80007666:	0c 98       	mov	r8,r6
80007668:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000766c:	18 38       	cp.w	r8,r12
8000766e:	c2 01       	brne	800076ae <_dtoa_r+0xbe>
80007670:	e0 68 27 0f 	mov	r8,9999
80007674:	41 5b       	lddsp	r11,sp[0x54]
80007676:	97 08       	st.w	r11[0x0],r8
80007678:	40 3a       	lddsp	r10,sp[0xc]
8000767a:	58 0a       	cp.w	r10,0
8000767c:	c0 71       	brne	8000768a <_dtoa_r+0x9a>
8000767e:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
80007682:	c0 41       	brne	8000768a <_dtoa_r+0x9a>
80007684:	fe cc c1 64 	sub	r12,pc,-16028
80007688:	c0 38       	rjmp	8000768e <_dtoa_r+0x9e>
8000768a:	fe cc c1 5e 	sub	r12,pc,-16034
8000768e:	41 29       	lddsp	r9,sp[0x48]
80007690:	58 09       	cp.w	r9,0
80007692:	e0 80 05 9a 	breq	800081c6 <_dtoa_r+0xbd6>
80007696:	f8 c8 ff fd 	sub	r8,r12,-3
8000769a:	f8 c9 ff f8 	sub	r9,r12,-8
8000769e:	11 8b       	ld.ub	r11,r8[0x0]
800076a0:	30 0a       	mov	r10,0
800076a2:	41 25       	lddsp	r5,sp[0x48]
800076a4:	f4 0b 18 00 	cp.b	r11,r10
800076a8:	f2 08 17 10 	movne	r8,r9
800076ac:	c1 68       	rjmp	800076d8 <_dtoa_r+0xe8>
800076ae:	fa ea 00 08 	ld.d	r10,sp[8]
800076b2:	30 08       	mov	r8,0
800076b4:	fa eb 00 3c 	st.d	sp[60],r10
800076b8:	30 09       	mov	r9,0
800076ba:	e0 a0 12 13 	rcall	80009ae0 <__avr32_f64_cmp_eq>
800076be:	c1 00       	breq	800076de <_dtoa_r+0xee>
800076c0:	30 18       	mov	r8,1
800076c2:	41 5a       	lddsp	r10,sp[0x54]
800076c4:	95 08       	st.w	r10[0x0],r8
800076c6:	fe cc c2 ca 	sub	r12,pc,-15670
800076ca:	41 29       	lddsp	r9,sp[0x48]
800076cc:	f8 08 00 08 	add	r8,r12,r8
800076d0:	58 09       	cp.w	r9,0
800076d2:	e0 80 05 7a 	breq	800081c6 <_dtoa_r+0xbd6>
800076d6:	12 95       	mov	r5,r9
800076d8:	8b 08       	st.w	r5[0x0],r8
800076da:	e0 8f 05 76 	bral	800081c6 <_dtoa_r+0xbd6>
800076de:	fa c8 ff 9c 	sub	r8,sp,-100
800076e2:	fa c9 ff a0 	sub	r9,sp,-96
800076e6:	fa ea 00 3c 	ld.d	r10,sp[60]
800076ea:	0e 9c       	mov	r12,r7
800076ec:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
800076f0:	e0 a0 0c ac 	rcall	80009048 <__d2b>
800076f4:	18 93       	mov	r3,r12
800076f6:	58 05       	cp.w	r5,0
800076f8:	c0 d0       	breq	80007712 <_dtoa_r+0x122>
800076fa:	fa ea 00 3c 	ld.d	r10,sp[60]
800076fe:	30 04       	mov	r4,0
80007700:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80007704:	ea c5 03 ff 	sub	r5,r5,1023
80007708:	10 9b       	mov	r11,r8
8000770a:	51 74       	stdsp	sp[0x5c],r4
8000770c:	ea 1b 3f f0 	orh	r11,0x3ff0
80007710:	c2 58       	rjmp	8000775a <_dtoa_r+0x16a>
80007712:	41 88       	lddsp	r8,sp[0x60]
80007714:	41 9c       	lddsp	r12,sp[0x64]
80007716:	10 0c       	add	r12,r8
80007718:	f8 c5 fb ce 	sub	r5,r12,-1074
8000771c:	e0 45 00 20 	cp.w	r5,32
80007720:	e0 8a 00 0e 	brle	8000773c <_dtoa_r+0x14c>
80007724:	f8 cc fb ee 	sub	r12,r12,-1042
80007728:	40 3b       	lddsp	r11,sp[0xc]
8000772a:	ea 08 11 40 	rsub	r8,r5,64
8000772e:	f6 0c 0a 4c 	lsr	r12,r11,r12
80007732:	ec 08 09 46 	lsl	r6,r6,r8
80007736:	0c 4c       	or	r12,r6
80007738:	c0 78       	rjmp	80007746 <_dtoa_r+0x156>
8000773a:	d7 03       	nop
8000773c:	ea 0c 11 20 	rsub	r12,r5,32
80007740:	40 3a       	lddsp	r10,sp[0xc]
80007742:	f4 0c 09 4c 	lsl	r12,r10,r12
80007746:	fe b0 ea ca 	rcall	80004cda <__avr32_u32_to_f64>
8000774a:	fc 18 fe 10 	movh	r8,0xfe10
8000774e:	30 19       	mov	r9,1
80007750:	ea c5 04 33 	sub	r5,r5,1075
80007754:	f0 0b 00 0b 	add	r11,r8,r11
80007758:	51 79       	stdsp	sp[0x5c],r9
8000775a:	30 08       	mov	r8,0
8000775c:	fc 19 3f f8 	movh	r9,0x3ff8
80007760:	fe b0 e9 52 	rcall	80004a04 <__avr32_f64_sub>
80007764:	e0 68 43 61 	mov	r8,17249
80007768:	ea 18 63 6f 	orh	r8,0x636f
8000776c:	e0 69 87 a7 	mov	r9,34727
80007770:	ea 19 3f d2 	orh	r9,0x3fd2
80007774:	fe b0 e8 5c 	rcall	8000482c <__avr32_f64_mul>
80007778:	e0 68 c8 b3 	mov	r8,51379
8000777c:	ea 18 8b 60 	orh	r8,0x8b60
80007780:	e0 69 8a 28 	mov	r9,35368
80007784:	ea 19 3f c6 	orh	r9,0x3fc6
80007788:	fe b0 ea 0c 	rcall	80004ba0 <__avr32_f64_add>
8000778c:	0a 9c       	mov	r12,r5
8000778e:	14 90       	mov	r0,r10
80007790:	16 91       	mov	r1,r11
80007792:	fe b0 ea a8 	rcall	80004ce2 <__avr32_s32_to_f64>
80007796:	e0 68 79 fb 	mov	r8,31227
8000779a:	ea 18 50 9f 	orh	r8,0x509f
8000779e:	e0 69 44 13 	mov	r9,17427
800077a2:	ea 19 3f d3 	orh	r9,0x3fd3
800077a6:	fe b0 e8 43 	rcall	8000482c <__avr32_f64_mul>
800077aa:	14 98       	mov	r8,r10
800077ac:	16 99       	mov	r9,r11
800077ae:	00 9a       	mov	r10,r0
800077b0:	02 9b       	mov	r11,r1
800077b2:	fe b0 e9 f7 	rcall	80004ba0 <__avr32_f64_add>
800077b6:	14 90       	mov	r0,r10
800077b8:	16 91       	mov	r1,r11
800077ba:	fe b0 ea 7d 	rcall	80004cb4 <__avr32_f64_to_s32>
800077be:	30 08       	mov	r8,0
800077c0:	18 96       	mov	r6,r12
800077c2:	30 09       	mov	r9,0
800077c4:	00 9a       	mov	r10,r0
800077c6:	02 9b       	mov	r11,r1
800077c8:	e0 a0 11 d3 	rcall	80009b6e <__avr32_f64_cmp_lt>
800077cc:	c0 c0       	breq	800077e4 <_dtoa_r+0x1f4>
800077ce:	0c 9c       	mov	r12,r6
800077d0:	fe b0 ea 89 	rcall	80004ce2 <__avr32_s32_to_f64>
800077d4:	14 98       	mov	r8,r10
800077d6:	16 99       	mov	r9,r11
800077d8:	00 9a       	mov	r10,r0
800077da:	02 9b       	mov	r11,r1
800077dc:	e0 a0 11 82 	rcall	80009ae0 <__avr32_f64_cmp_eq>
800077e0:	f7 b6 00 01 	subeq	r6,1
800077e4:	59 66       	cp.w	r6,22
800077e6:	e0 88 00 05 	brls	800077f0 <_dtoa_r+0x200>
800077ea:	30 18       	mov	r8,1
800077ec:	51 48       	stdsp	sp[0x50],r8
800077ee:	c1 38       	rjmp	80007814 <_dtoa_r+0x224>
800077f0:	fe c8 c2 0c 	sub	r8,pc,-15860
800077f4:	fa ea 00 3c 	ld.d	r10,sp[60]
800077f8:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
800077fc:	e0 a0 11 b9 	rcall	80009b6e <__avr32_f64_cmp_lt>
80007800:	f9 b4 00 00 	moveq	r4,0
80007804:	fb f4 0a 14 	st.weq	sp[0x50],r4
80007808:	f7 b6 01 01 	subne	r6,1
8000780c:	f9 bc 01 00 	movne	r12,0
80007810:	fb fc 1a 14 	st.wne	sp[0x50],r12
80007814:	41 90       	lddsp	r0,sp[0x64]
80007816:	20 10       	sub	r0,1
80007818:	0a 10       	sub	r0,r5
8000781a:	c0 46       	brmi	80007822 <_dtoa_r+0x232>
8000781c:	50 40       	stdsp	sp[0x10],r0
8000781e:	30 00       	mov	r0,0
80007820:	c0 48       	rjmp	80007828 <_dtoa_r+0x238>
80007822:	30 0b       	mov	r11,0
80007824:	5c 30       	neg	r0
80007826:	50 4b       	stdsp	sp[0x10],r11
80007828:	ec 02 11 00 	rsub	r2,r6,0
8000782c:	58 06       	cp.w	r6,0
8000782e:	fb fa 40 04 	ld.wge	r10,sp[0x10]
80007832:	f5 d6 e4 0a 	addge	r10,r10,r6
80007836:	fb fa 4a 04 	st.wge	sp[0x10],r10
8000783a:	fb f6 4a 11 	st.wge	sp[0x44],r6
8000783e:	f9 b2 04 00 	movge	r2,0
80007842:	e1 d6 e5 10 	sublt	r0,r0,r6
80007846:	f9 b9 05 00 	movlt	r9,0
8000784a:	fb f9 5a 11 	st.wlt	sp[0x44],r9
8000784e:	40 c8       	lddsp	r8,sp[0x30]
80007850:	58 98       	cp.w	r8,9
80007852:	e0 8b 00 20 	brhi	80007892 <_dtoa_r+0x2a2>
80007856:	58 58       	cp.w	r8,5
80007858:	f9 b4 0a 01 	movle	r4,1
8000785c:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
80007860:	f7 b5 09 04 	subgt	r5,4
80007864:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
80007868:	f9 b4 09 00 	movgt	r4,0
8000786c:	40 cc       	lddsp	r12,sp[0x30]
8000786e:	58 3c       	cp.w	r12,3
80007870:	c2 d0       	breq	800078ca <_dtoa_r+0x2da>
80007872:	e0 89 00 05 	brgt	8000787c <_dtoa_r+0x28c>
80007876:	58 2c       	cp.w	r12,2
80007878:	c1 01       	brne	80007898 <_dtoa_r+0x2a8>
8000787a:	c1 88       	rjmp	800078aa <_dtoa_r+0x2ba>
8000787c:	40 cb       	lddsp	r11,sp[0x30]
8000787e:	58 4b       	cp.w	r11,4
80007880:	c0 60       	breq	8000788c <_dtoa_r+0x29c>
80007882:	58 5b       	cp.w	r11,5
80007884:	c0 a1       	brne	80007898 <_dtoa_r+0x2a8>
80007886:	30 1a       	mov	r10,1
80007888:	50 da       	stdsp	sp[0x34],r10
8000788a:	c2 28       	rjmp	800078ce <_dtoa_r+0x2de>
8000788c:	30 19       	mov	r9,1
8000788e:	50 d9       	stdsp	sp[0x34],r9
80007890:	c0 f8       	rjmp	800078ae <_dtoa_r+0x2be>
80007892:	30 08       	mov	r8,0
80007894:	30 14       	mov	r4,1
80007896:	50 c8       	stdsp	sp[0x30],r8
80007898:	3f f5       	mov	r5,-1
8000789a:	30 1c       	mov	r12,1
8000789c:	30 0b       	mov	r11,0
8000789e:	50 95       	stdsp	sp[0x24],r5
800078a0:	50 dc       	stdsp	sp[0x34],r12
800078a2:	0a 91       	mov	r1,r5
800078a4:	31 28       	mov	r8,18
800078a6:	50 eb       	stdsp	sp[0x38],r11
800078a8:	c2 08       	rjmp	800078e8 <_dtoa_r+0x2f8>
800078aa:	30 0a       	mov	r10,0
800078ac:	50 da       	stdsp	sp[0x34],r10
800078ae:	40 e9       	lddsp	r9,sp[0x38]
800078b0:	58 09       	cp.w	r9,0
800078b2:	e0 89 00 07 	brgt	800078c0 <_dtoa_r+0x2d0>
800078b6:	30 18       	mov	r8,1
800078b8:	50 98       	stdsp	sp[0x24],r8
800078ba:	10 91       	mov	r1,r8
800078bc:	50 e8       	stdsp	sp[0x38],r8
800078be:	c1 58       	rjmp	800078e8 <_dtoa_r+0x2f8>
800078c0:	40 e5       	lddsp	r5,sp[0x38]
800078c2:	50 95       	stdsp	sp[0x24],r5
800078c4:	0a 91       	mov	r1,r5
800078c6:	0a 98       	mov	r8,r5
800078c8:	c1 08       	rjmp	800078e8 <_dtoa_r+0x2f8>
800078ca:	30 0c       	mov	r12,0
800078cc:	50 dc       	stdsp	sp[0x34],r12
800078ce:	40 eb       	lddsp	r11,sp[0x38]
800078d0:	ec 0b 00 0b 	add	r11,r6,r11
800078d4:	50 9b       	stdsp	sp[0x24],r11
800078d6:	16 98       	mov	r8,r11
800078d8:	2f f8       	sub	r8,-1
800078da:	58 08       	cp.w	r8,0
800078dc:	e0 89 00 05 	brgt	800078e6 <_dtoa_r+0x2f6>
800078e0:	10 91       	mov	r1,r8
800078e2:	30 18       	mov	r8,1
800078e4:	c0 28       	rjmp	800078e8 <_dtoa_r+0x2f8>
800078e6:	10 91       	mov	r1,r8
800078e8:	30 09       	mov	r9,0
800078ea:	6e 9a       	ld.w	r10,r7[0x24]
800078ec:	95 19       	st.w	r10[0x4],r9
800078ee:	30 49       	mov	r9,4
800078f0:	c0 68       	rjmp	800078fc <_dtoa_r+0x30c>
800078f2:	d7 03       	nop
800078f4:	6a 1a       	ld.w	r10,r5[0x4]
800078f6:	a1 79       	lsl	r9,0x1
800078f8:	2f fa       	sub	r10,-1
800078fa:	8b 1a       	st.w	r5[0x4],r10
800078fc:	6e 95       	ld.w	r5,r7[0x24]
800078fe:	f2 ca ff ec 	sub	r10,r9,-20
80007902:	10 3a       	cp.w	r10,r8
80007904:	fe 98 ff f8 	brls	800078f4 <_dtoa_r+0x304>
80007908:	6a 1b       	ld.w	r11,r5[0x4]
8000790a:	0e 9c       	mov	r12,r7
8000790c:	e0 a0 0b 66 	rcall	80008fd8 <_Balloc>
80007910:	58 e1       	cp.w	r1,14
80007912:	5f 88       	srls	r8
80007914:	8b 0c       	st.w	r5[0x0],r12
80007916:	f1 e4 00 04 	and	r4,r8,r4
8000791a:	6e 98       	ld.w	r8,r7[0x24]
8000791c:	70 08       	ld.w	r8,r8[0x0]
8000791e:	50 88       	stdsp	sp[0x20],r8
80007920:	e0 80 01 82 	breq	80007c24 <_dtoa_r+0x634>
80007924:	58 06       	cp.w	r6,0
80007926:	e0 8a 00 43 	brle	800079ac <_dtoa_r+0x3bc>
8000792a:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
8000792e:	fe c8 c3 4a 	sub	r8,pc,-15542
80007932:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
80007936:	fa e5 00 18 	st.d	sp[24],r4
8000793a:	ec 04 14 04 	asr	r4,r6,0x4
8000793e:	ed b4 00 04 	bld	r4,0x4
80007942:	c0 30       	breq	80007948 <_dtoa_r+0x358>
80007944:	30 25       	mov	r5,2
80007946:	c1 08       	rjmp	80007966 <_dtoa_r+0x376>
80007948:	fe c8 c2 9c 	sub	r8,pc,-15716
8000794c:	f0 e8 00 20 	ld.d	r8,r8[32]
80007950:	fa ea 00 3c 	ld.d	r10,sp[60]
80007954:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
80007958:	e0 a0 11 40 	rcall	80009bd8 <__avr32_f64_div>
8000795c:	30 35       	mov	r5,3
8000795e:	14 98       	mov	r8,r10
80007960:	16 99       	mov	r9,r11
80007962:	fa e9 00 08 	st.d	sp[8],r8
80007966:	fe cc c2 ba 	sub	r12,pc,-15686
8000796a:	50 a3       	stdsp	sp[0x28],r3
8000796c:	0c 93       	mov	r3,r6
8000796e:	18 96       	mov	r6,r12
80007970:	c0 f8       	rjmp	8000798e <_dtoa_r+0x39e>
80007972:	fa ea 00 18 	ld.d	r10,sp[24]
80007976:	ed b4 00 00 	bld	r4,0x0
8000797a:	c0 81       	brne	8000798a <_dtoa_r+0x39a>
8000797c:	ec e8 00 00 	ld.d	r8,r6[0]
80007980:	2f f5       	sub	r5,-1
80007982:	fe b0 e7 55 	rcall	8000482c <__avr32_f64_mul>
80007986:	fa eb 00 18 	st.d	sp[24],r10
8000798a:	a1 54       	asr	r4,0x1
8000798c:	2f 86       	sub	r6,-8
8000798e:	58 04       	cp.w	r4,0
80007990:	cf 11       	brne	80007972 <_dtoa_r+0x382>
80007992:	fa e8 00 18 	ld.d	r8,sp[24]
80007996:	fa ea 00 08 	ld.d	r10,sp[8]
8000799a:	06 96       	mov	r6,r3
8000799c:	e0 a0 11 1e 	rcall	80009bd8 <__avr32_f64_div>
800079a0:	40 a3       	lddsp	r3,sp[0x28]
800079a2:	14 98       	mov	r8,r10
800079a4:	16 99       	mov	r9,r11
800079a6:	fa e9 00 08 	st.d	sp[8],r8
800079aa:	c2 f8       	rjmp	80007a08 <_dtoa_r+0x418>
800079ac:	ec 08 11 00 	rsub	r8,r6,0
800079b0:	c0 31       	brne	800079b6 <_dtoa_r+0x3c6>
800079b2:	30 25       	mov	r5,2
800079b4:	c2 a8       	rjmp	80007a08 <_dtoa_r+0x418>
800079b6:	fe cc c3 0a 	sub	r12,pc,-15606
800079ba:	f0 04 14 04 	asr	r4,r8,0x4
800079be:	50 1c       	stdsp	sp[0x4],r12
800079c0:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
800079c4:	fe c9 c3 e0 	sub	r9,pc,-15392
800079c8:	fa ea 00 3c 	ld.d	r10,sp[60]
800079cc:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
800079d0:	fe b0 e7 2e 	rcall	8000482c <__avr32_f64_mul>
800079d4:	40 1c       	lddsp	r12,sp[0x4]
800079d6:	50 63       	stdsp	sp[0x18],r3
800079d8:	30 25       	mov	r5,2
800079da:	0c 93       	mov	r3,r6
800079dc:	fa eb 00 08 	st.d	sp[8],r10
800079e0:	18 96       	mov	r6,r12
800079e2:	c0 f8       	rjmp	80007a00 <_dtoa_r+0x410>
800079e4:	fa ea 00 08 	ld.d	r10,sp[8]
800079e8:	ed b4 00 00 	bld	r4,0x0
800079ec:	c0 81       	brne	800079fc <_dtoa_r+0x40c>
800079ee:	ec e8 00 00 	ld.d	r8,r6[0]
800079f2:	2f f5       	sub	r5,-1
800079f4:	fe b0 e7 1c 	rcall	8000482c <__avr32_f64_mul>
800079f8:	fa eb 00 08 	st.d	sp[8],r10
800079fc:	a1 54       	asr	r4,0x1
800079fe:	2f 86       	sub	r6,-8
80007a00:	58 04       	cp.w	r4,0
80007a02:	cf 11       	brne	800079e4 <_dtoa_r+0x3f4>
80007a04:	06 96       	mov	r6,r3
80007a06:	40 63       	lddsp	r3,sp[0x18]
80007a08:	41 4a       	lddsp	r10,sp[0x50]
80007a0a:	58 0a       	cp.w	r10,0
80007a0c:	c2 a0       	breq	80007a60 <_dtoa_r+0x470>
80007a0e:	fa e8 00 08 	ld.d	r8,sp[8]
80007a12:	58 01       	cp.w	r1,0
80007a14:	5f 94       	srgt	r4
80007a16:	fa e9 00 18 	st.d	sp[24],r8
80007a1a:	30 08       	mov	r8,0
80007a1c:	fc 19 3f f0 	movh	r9,0x3ff0
80007a20:	fa ea 00 18 	ld.d	r10,sp[24]
80007a24:	e0 a0 10 a5 	rcall	80009b6e <__avr32_f64_cmp_lt>
80007a28:	f9 bc 00 00 	moveq	r12,0
80007a2c:	f9 bc 01 01 	movne	r12,1
80007a30:	e9 ec 00 0c 	and	r12,r4,r12
80007a34:	c1 60       	breq	80007a60 <_dtoa_r+0x470>
80007a36:	40 98       	lddsp	r8,sp[0x24]
80007a38:	58 08       	cp.w	r8,0
80007a3a:	e0 8a 00 f1 	brle	80007c1c <_dtoa_r+0x62c>
80007a3e:	30 08       	mov	r8,0
80007a40:	fc 19 40 24 	movh	r9,0x4024
80007a44:	ec c4 00 01 	sub	r4,r6,1
80007a48:	fa ea 00 18 	ld.d	r10,sp[24]
80007a4c:	2f f5       	sub	r5,-1
80007a4e:	50 64       	stdsp	sp[0x18],r4
80007a50:	fe b0 e6 ee 	rcall	8000482c <__avr32_f64_mul>
80007a54:	40 94       	lddsp	r4,sp[0x24]
80007a56:	14 98       	mov	r8,r10
80007a58:	16 99       	mov	r9,r11
80007a5a:	fa e9 00 08 	st.d	sp[8],r8
80007a5e:	c0 38       	rjmp	80007a64 <_dtoa_r+0x474>
80007a60:	50 66       	stdsp	sp[0x18],r6
80007a62:	02 94       	mov	r4,r1
80007a64:	0a 9c       	mov	r12,r5
80007a66:	fe b0 e9 3e 	rcall	80004ce2 <__avr32_s32_to_f64>
80007a6a:	fa e8 00 08 	ld.d	r8,sp[8]
80007a6e:	fe b0 e6 df 	rcall	8000482c <__avr32_f64_mul>
80007a72:	30 08       	mov	r8,0
80007a74:	fc 19 40 1c 	movh	r9,0x401c
80007a78:	fe b0 e8 94 	rcall	80004ba0 <__avr32_f64_add>
80007a7c:	14 98       	mov	r8,r10
80007a7e:	16 99       	mov	r9,r11
80007a80:	fa e9 00 28 	st.d	sp[40],r8
80007a84:	fc 18 fc c0 	movh	r8,0xfcc0
80007a88:	40 a5       	lddsp	r5,sp[0x28]
80007a8a:	10 05       	add	r5,r8
80007a8c:	50 a5       	stdsp	sp[0x28],r5
80007a8e:	58 04       	cp.w	r4,0
80007a90:	c2 11       	brne	80007ad2 <_dtoa_r+0x4e2>
80007a92:	fa ea 00 08 	ld.d	r10,sp[8]
80007a96:	30 08       	mov	r8,0
80007a98:	fc 19 40 14 	movh	r9,0x4014
80007a9c:	fe b0 e7 b4 	rcall	80004a04 <__avr32_f64_sub>
80007aa0:	40 bc       	lddsp	r12,sp[0x2c]
80007aa2:	fa eb 00 08 	st.d	sp[8],r10
80007aa6:	14 98       	mov	r8,r10
80007aa8:	16 99       	mov	r9,r11
80007aaa:	18 9a       	mov	r10,r12
80007aac:	0a 9b       	mov	r11,r5
80007aae:	e0 a0 10 60 	rcall	80009b6e <__avr32_f64_cmp_lt>
80007ab2:	e0 81 02 54 	brne	80007f5a <_dtoa_r+0x96a>
80007ab6:	0a 98       	mov	r8,r5
80007ab8:	40 b9       	lddsp	r9,sp[0x2c]
80007aba:	ee 18 80 00 	eorh	r8,0x8000
80007abe:	fa ea 00 08 	ld.d	r10,sp[8]
80007ac2:	10 95       	mov	r5,r8
80007ac4:	12 98       	mov	r8,r9
80007ac6:	0a 99       	mov	r9,r5
80007ac8:	e0 a0 10 53 	rcall	80009b6e <__avr32_f64_cmp_lt>
80007acc:	e0 81 02 3e 	brne	80007f48 <_dtoa_r+0x958>
80007ad0:	ca 68       	rjmp	80007c1c <_dtoa_r+0x62c>
80007ad2:	fe c9 c4 ee 	sub	r9,pc,-15122
80007ad6:	e8 c8 00 01 	sub	r8,r4,1
80007ada:	40 d5       	lddsp	r5,sp[0x34]
80007adc:	58 05       	cp.w	r5,0
80007ade:	c4 f0       	breq	80007b7c <_dtoa_r+0x58c>
80007ae0:	30 0c       	mov	r12,0
80007ae2:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80007ae6:	51 3c       	stdsp	sp[0x4c],r12
80007ae8:	30 0a       	mov	r10,0
80007aea:	fc 1b 3f e0 	movh	r11,0x3fe0
80007aee:	e0 a0 10 75 	rcall	80009bd8 <__avr32_f64_div>
80007af2:	fa e8 00 28 	ld.d	r8,sp[40]
80007af6:	40 85       	lddsp	r5,sp[0x20]
80007af8:	fe b0 e7 86 	rcall	80004a04 <__avr32_f64_sub>
80007afc:	fa eb 00 28 	st.d	sp[40],r10
80007b00:	fa ea 00 08 	ld.d	r10,sp[8]
80007b04:	fe b0 e8 d8 	rcall	80004cb4 <__avr32_f64_to_s32>
80007b08:	51 6c       	stdsp	sp[0x58],r12
80007b0a:	fe b0 e8 ec 	rcall	80004ce2 <__avr32_s32_to_f64>
80007b0e:	14 98       	mov	r8,r10
80007b10:	16 99       	mov	r9,r11
80007b12:	fa ea 00 08 	ld.d	r10,sp[8]
80007b16:	fe b0 e7 77 	rcall	80004a04 <__avr32_f64_sub>
80007b1a:	fa eb 00 08 	st.d	sp[8],r10
80007b1e:	41 68       	lddsp	r8,sp[0x58]
80007b20:	2d 08       	sub	r8,-48
80007b22:	0a c8       	st.b	r5++,r8
80007b24:	41 39       	lddsp	r9,sp[0x4c]
80007b26:	2f f9       	sub	r9,-1
80007b28:	51 39       	stdsp	sp[0x4c],r9
80007b2a:	fa e8 00 28 	ld.d	r8,sp[40]
80007b2e:	e0 a0 10 20 	rcall	80009b6e <__avr32_f64_cmp_lt>
80007b32:	e0 81 03 39 	brne	800081a4 <_dtoa_r+0xbb4>
80007b36:	fa e8 00 08 	ld.d	r8,sp[8]
80007b3a:	30 0a       	mov	r10,0
80007b3c:	fc 1b 3f f0 	movh	r11,0x3ff0
80007b40:	fe b0 e7 62 	rcall	80004a04 <__avr32_f64_sub>
80007b44:	fa e8 00 28 	ld.d	r8,sp[40]
80007b48:	e0 a0 10 13 	rcall	80009b6e <__avr32_f64_cmp_lt>
80007b4c:	fa ea 00 28 	ld.d	r10,sp[40]
80007b50:	30 08       	mov	r8,0
80007b52:	fc 19 40 24 	movh	r9,0x4024
80007b56:	e0 81 00 da 	brne	80007d0a <_dtoa_r+0x71a>
80007b5a:	41 3c       	lddsp	r12,sp[0x4c]
80007b5c:	08 3c       	cp.w	r12,r4
80007b5e:	c5 f4       	brge	80007c1c <_dtoa_r+0x62c>
80007b60:	fe b0 e6 66 	rcall	8000482c <__avr32_f64_mul>
80007b64:	30 08       	mov	r8,0
80007b66:	fa eb 00 28 	st.d	sp[40],r10
80007b6a:	fc 19 40 24 	movh	r9,0x4024
80007b6e:	fa ea 00 08 	ld.d	r10,sp[8]
80007b72:	fe b0 e6 5d 	rcall	8000482c <__avr32_f64_mul>
80007b76:	fa eb 00 08 	st.d	sp[8],r10
80007b7a:	cc 3b       	rjmp	80007b00 <_dtoa_r+0x510>
80007b7c:	40 85       	lddsp	r5,sp[0x20]
80007b7e:	08 05       	add	r5,r4
80007b80:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80007b84:	51 35       	stdsp	sp[0x4c],r5
80007b86:	fa e8 00 28 	ld.d	r8,sp[40]
80007b8a:	40 85       	lddsp	r5,sp[0x20]
80007b8c:	fe b0 e6 50 	rcall	8000482c <__avr32_f64_mul>
80007b90:	fa eb 00 28 	st.d	sp[40],r10
80007b94:	fa ea 00 08 	ld.d	r10,sp[8]
80007b98:	fe b0 e8 8e 	rcall	80004cb4 <__avr32_f64_to_s32>
80007b9c:	51 6c       	stdsp	sp[0x58],r12
80007b9e:	fe b0 e8 a2 	rcall	80004ce2 <__avr32_s32_to_f64>
80007ba2:	14 98       	mov	r8,r10
80007ba4:	16 99       	mov	r9,r11
80007ba6:	fa ea 00 08 	ld.d	r10,sp[8]
80007baa:	fe b0 e7 2d 	rcall	80004a04 <__avr32_f64_sub>
80007bae:	fa eb 00 08 	st.d	sp[8],r10
80007bb2:	41 68       	lddsp	r8,sp[0x58]
80007bb4:	2d 08       	sub	r8,-48
80007bb6:	0a c8       	st.b	r5++,r8
80007bb8:	41 3c       	lddsp	r12,sp[0x4c]
80007bba:	18 35       	cp.w	r5,r12
80007bbc:	c2 81       	brne	80007c0c <_dtoa_r+0x61c>
80007bbe:	30 08       	mov	r8,0
80007bc0:	fc 19 3f e0 	movh	r9,0x3fe0
80007bc4:	fa ea 00 28 	ld.d	r10,sp[40]
80007bc8:	fe b0 e7 ec 	rcall	80004ba0 <__avr32_f64_add>
80007bcc:	40 85       	lddsp	r5,sp[0x20]
80007bce:	fa e8 00 08 	ld.d	r8,sp[8]
80007bd2:	08 05       	add	r5,r4
80007bd4:	e0 a0 0f cd 	rcall	80009b6e <__avr32_f64_cmp_lt>
80007bd8:	e0 81 00 99 	brne	80007d0a <_dtoa_r+0x71a>
80007bdc:	fa e8 00 28 	ld.d	r8,sp[40]
80007be0:	30 0a       	mov	r10,0
80007be2:	fc 1b 3f e0 	movh	r11,0x3fe0
80007be6:	fe b0 e7 0f 	rcall	80004a04 <__avr32_f64_sub>
80007bea:	14 98       	mov	r8,r10
80007bec:	16 99       	mov	r9,r11
80007bee:	fa ea 00 08 	ld.d	r10,sp[8]
80007bf2:	e0 a0 0f be 	rcall	80009b6e <__avr32_f64_cmp_lt>
80007bf6:	c1 30       	breq	80007c1c <_dtoa_r+0x62c>
80007bf8:	33 09       	mov	r9,48
80007bfa:	0a 98       	mov	r8,r5
80007bfc:	11 7a       	ld.ub	r10,--r8
80007bfe:	f2 0a 18 00 	cp.b	r10,r9
80007c02:	e0 81 02 d1 	brne	800081a4 <_dtoa_r+0xbb4>
80007c06:	10 95       	mov	r5,r8
80007c08:	cf 9b       	rjmp	80007bfa <_dtoa_r+0x60a>
80007c0a:	d7 03       	nop
80007c0c:	30 08       	mov	r8,0
80007c0e:	fc 19 40 24 	movh	r9,0x4024
80007c12:	fe b0 e6 0d 	rcall	8000482c <__avr32_f64_mul>
80007c16:	fa eb 00 08 	st.d	sp[8],r10
80007c1a:	cb db       	rjmp	80007b94 <_dtoa_r+0x5a4>
80007c1c:	fa ea 00 3c 	ld.d	r10,sp[60]
80007c20:	fa eb 00 08 	st.d	sp[8],r10
80007c24:	58 e6       	cp.w	r6,14
80007c26:	5f ab       	srle	r11
80007c28:	41 8a       	lddsp	r10,sp[0x60]
80007c2a:	30 08       	mov	r8,0
80007c2c:	f4 09 11 ff 	rsub	r9,r10,-1
80007c30:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80007c34:	f0 09 18 00 	cp.b	r9,r8
80007c38:	e0 80 00 82 	breq	80007d3c <_dtoa_r+0x74c>
80007c3c:	40 ea       	lddsp	r10,sp[0x38]
80007c3e:	58 01       	cp.w	r1,0
80007c40:	5f a9       	srle	r9
80007c42:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
80007c46:	fe ca c6 62 	sub	r10,pc,-14750
80007c4a:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
80007c4e:	fa e5 00 10 	st.d	sp[16],r4
80007c52:	f0 09 18 00 	cp.b	r9,r8
80007c56:	c1 40       	breq	80007c7e <_dtoa_r+0x68e>
80007c58:	58 01       	cp.w	r1,0
80007c5a:	e0 81 01 77 	brne	80007f48 <_dtoa_r+0x958>
80007c5e:	30 08       	mov	r8,0
80007c60:	fc 19 40 14 	movh	r9,0x4014
80007c64:	08 9a       	mov	r10,r4
80007c66:	0a 9b       	mov	r11,r5
80007c68:	fe b0 e5 e2 	rcall	8000482c <__avr32_f64_mul>
80007c6c:	fa e8 00 08 	ld.d	r8,sp[8]
80007c70:	e0 a0 0f 4b 	rcall	80009b06 <__avr32_f64_cmp_ge>
80007c74:	e0 81 01 6a 	brne	80007f48 <_dtoa_r+0x958>
80007c78:	02 92       	mov	r2,r1
80007c7a:	e0 8f 01 72 	bral	80007f5e <_dtoa_r+0x96e>
80007c7e:	40 85       	lddsp	r5,sp[0x20]
80007c80:	30 14       	mov	r4,1
80007c82:	fa e8 00 10 	ld.d	r8,sp[16]
80007c86:	fa ea 00 08 	ld.d	r10,sp[8]
80007c8a:	e0 a0 0f a7 	rcall	80009bd8 <__avr32_f64_div>
80007c8e:	fe b0 e8 13 	rcall	80004cb4 <__avr32_f64_to_s32>
80007c92:	18 92       	mov	r2,r12
80007c94:	fe b0 e8 27 	rcall	80004ce2 <__avr32_s32_to_f64>
80007c98:	fa e8 00 10 	ld.d	r8,sp[16]
80007c9c:	fe b0 e5 c8 	rcall	8000482c <__avr32_f64_mul>
80007ca0:	14 98       	mov	r8,r10
80007ca2:	16 99       	mov	r9,r11
80007ca4:	fa ea 00 08 	ld.d	r10,sp[8]
80007ca8:	fe b0 e6 ae 	rcall	80004a04 <__avr32_f64_sub>
80007cac:	fa eb 00 08 	st.d	sp[8],r10
80007cb0:	e4 c8 ff d0 	sub	r8,r2,-48
80007cb4:	0a c8       	st.b	r5++,r8
80007cb6:	fc 19 40 24 	movh	r9,0x4024
80007cba:	30 08       	mov	r8,0
80007cbc:	02 34       	cp.w	r4,r1
80007cbe:	c3 31       	brne	80007d24 <_dtoa_r+0x734>
80007cc0:	fa e8 00 08 	ld.d	r8,sp[8]
80007cc4:	fe b0 e7 6e 	rcall	80004ba0 <__avr32_f64_add>
80007cc8:	16 91       	mov	r1,r11
80007cca:	14 90       	mov	r0,r10
80007ccc:	14 98       	mov	r8,r10
80007cce:	02 99       	mov	r9,r1
80007cd0:	fa ea 00 10 	ld.d	r10,sp[16]
80007cd4:	e0 a0 0f 4d 	rcall	80009b6e <__avr32_f64_cmp_lt>
80007cd8:	c1 a1       	brne	80007d0c <_dtoa_r+0x71c>
80007cda:	fa e8 00 10 	ld.d	r8,sp[16]
80007cde:	00 9a       	mov	r10,r0
80007ce0:	02 9b       	mov	r11,r1
80007ce2:	e0 a0 0e ff 	rcall	80009ae0 <__avr32_f64_cmp_eq>
80007ce6:	e0 80 02 5e 	breq	800081a2 <_dtoa_r+0xbb2>
80007cea:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80007cee:	c0 f1       	brne	80007d0c <_dtoa_r+0x71c>
80007cf0:	e0 8f 02 59 	bral	800081a2 <_dtoa_r+0xbb2>
80007cf4:	40 8a       	lddsp	r10,sp[0x20]
80007cf6:	14 38       	cp.w	r8,r10
80007cf8:	c0 30       	breq	80007cfe <_dtoa_r+0x70e>
80007cfa:	10 95       	mov	r5,r8
80007cfc:	c0 98       	rjmp	80007d0e <_dtoa_r+0x71e>
80007cfe:	33 08       	mov	r8,48
80007d00:	40 89       	lddsp	r9,sp[0x20]
80007d02:	2f f6       	sub	r6,-1
80007d04:	b2 88       	st.b	r9[0x0],r8
80007d06:	40 88       	lddsp	r8,sp[0x20]
80007d08:	c0 88       	rjmp	80007d18 <_dtoa_r+0x728>
80007d0a:	40 66       	lddsp	r6,sp[0x18]
80007d0c:	33 99       	mov	r9,57
80007d0e:	0a 98       	mov	r8,r5
80007d10:	11 7a       	ld.ub	r10,--r8
80007d12:	f2 0a 18 00 	cp.b	r10,r9
80007d16:	ce f0       	breq	80007cf4 <_dtoa_r+0x704>
80007d18:	50 66       	stdsp	sp[0x18],r6
80007d1a:	11 89       	ld.ub	r9,r8[0x0]
80007d1c:	2f f9       	sub	r9,-1
80007d1e:	b0 89       	st.b	r8[0x0],r9
80007d20:	e0 8f 02 42 	bral	800081a4 <_dtoa_r+0xbb4>
80007d24:	fe b0 e5 84 	rcall	8000482c <__avr32_f64_mul>
80007d28:	2f f4       	sub	r4,-1
80007d2a:	fa eb 00 08 	st.d	sp[8],r10
80007d2e:	30 08       	mov	r8,0
80007d30:	30 09       	mov	r9,0
80007d32:	e0 a0 0e d7 	rcall	80009ae0 <__avr32_f64_cmp_eq>
80007d36:	ca 60       	breq	80007c82 <_dtoa_r+0x692>
80007d38:	e0 8f 02 35 	bral	800081a2 <_dtoa_r+0xbb2>
80007d3c:	40 d8       	lddsp	r8,sp[0x34]
80007d3e:	58 08       	cp.w	r8,0
80007d40:	c0 51       	brne	80007d4a <_dtoa_r+0x75a>
80007d42:	04 98       	mov	r8,r2
80007d44:	00 95       	mov	r5,r0
80007d46:	40 d4       	lddsp	r4,sp[0x34]
80007d48:	c3 78       	rjmp	80007db6 <_dtoa_r+0x7c6>
80007d4a:	40 c5       	lddsp	r5,sp[0x30]
80007d4c:	58 15       	cp.w	r5,1
80007d4e:	e0 89 00 0f 	brgt	80007d6c <_dtoa_r+0x77c>
80007d52:	41 74       	lddsp	r4,sp[0x5c]
80007d54:	58 04       	cp.w	r4,0
80007d56:	c0 40       	breq	80007d5e <_dtoa_r+0x76e>
80007d58:	f4 c9 fb cd 	sub	r9,r10,-1075
80007d5c:	c0 48       	rjmp	80007d64 <_dtoa_r+0x774>
80007d5e:	41 99       	lddsp	r9,sp[0x64]
80007d60:	f2 09 11 36 	rsub	r9,r9,54
80007d64:	04 98       	mov	r8,r2
80007d66:	00 95       	mov	r5,r0
80007d68:	c1 c8       	rjmp	80007da0 <_dtoa_r+0x7b0>
80007d6a:	d7 03       	nop
80007d6c:	e2 c8 00 01 	sub	r8,r1,1
80007d70:	58 01       	cp.w	r1,0
80007d72:	e0 05 17 40 	movge	r5,r0
80007d76:	e2 09 17 40 	movge	r9,r1
80007d7a:	e1 d1 e5 15 	sublt	r5,r0,r1
80007d7e:	f9 b9 05 00 	movlt	r9,0
80007d82:	10 32       	cp.w	r2,r8
80007d84:	e5 d8 e4 18 	subge	r8,r2,r8
80007d88:	f1 d2 e5 18 	sublt	r8,r8,r2
80007d8c:	e5 d8 e5 02 	addlt	r2,r2,r8
80007d90:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
80007d94:	f9 d8 e5 0c 	addlt	r12,r12,r8
80007d98:	fb fc 5a 11 	st.wlt	sp[0x44],r12
80007d9c:	f9 b8 05 00 	movlt	r8,0
80007da0:	40 4b       	lddsp	r11,sp[0x10]
80007da2:	12 0b       	add	r11,r9
80007da4:	50 08       	stdsp	sp[0x0],r8
80007da6:	50 4b       	stdsp	sp[0x10],r11
80007da8:	12 00       	add	r0,r9
80007daa:	30 1b       	mov	r11,1
80007dac:	0e 9c       	mov	r12,r7
80007dae:	e0 a0 0a c9 	rcall	80009340 <__i2b>
80007db2:	40 08       	lddsp	r8,sp[0x0]
80007db4:	18 94       	mov	r4,r12
80007db6:	40 4a       	lddsp	r10,sp[0x10]
80007db8:	58 05       	cp.w	r5,0
80007dba:	5f 99       	srgt	r9
80007dbc:	58 0a       	cp.w	r10,0
80007dbe:	5f 9a       	srgt	r10
80007dc0:	f5 e9 00 09 	and	r9,r10,r9
80007dc4:	c0 80       	breq	80007dd4 <_dtoa_r+0x7e4>
80007dc6:	40 4c       	lddsp	r12,sp[0x10]
80007dc8:	f8 05 0d 49 	min	r9,r12,r5
80007dcc:	12 1c       	sub	r12,r9
80007dce:	12 10       	sub	r0,r9
80007dd0:	50 4c       	stdsp	sp[0x10],r12
80007dd2:	12 15       	sub	r5,r9
80007dd4:	58 02       	cp.w	r2,0
80007dd6:	e0 8a 00 27 	brle	80007e24 <_dtoa_r+0x834>
80007dda:	40 db       	lddsp	r11,sp[0x34]
80007ddc:	58 0b       	cp.w	r11,0
80007dde:	c1 d0       	breq	80007e18 <_dtoa_r+0x828>
80007de0:	58 08       	cp.w	r8,0
80007de2:	e0 8a 00 17 	brle	80007e10 <_dtoa_r+0x820>
80007de6:	10 9a       	mov	r10,r8
80007de8:	50 08       	stdsp	sp[0x0],r8
80007dea:	08 9b       	mov	r11,r4
80007dec:	0e 9c       	mov	r12,r7
80007dee:	e0 a0 0a ef 	rcall	800093cc <__pow5mult>
80007df2:	06 9a       	mov	r10,r3
80007df4:	18 9b       	mov	r11,r12
80007df6:	18 94       	mov	r4,r12
80007df8:	0e 9c       	mov	r12,r7
80007dfa:	e0 a0 0a 23 	rcall	80009240 <__multiply>
80007dfe:	18 99       	mov	r9,r12
80007e00:	06 9b       	mov	r11,r3
80007e02:	50 19       	stdsp	sp[0x4],r9
80007e04:	0e 9c       	mov	r12,r7
80007e06:	e0 a0 08 cf 	rcall	80008fa4 <_Bfree>
80007e0a:	40 19       	lddsp	r9,sp[0x4]
80007e0c:	40 08       	lddsp	r8,sp[0x0]
80007e0e:	12 93       	mov	r3,r9
80007e10:	e4 08 01 0a 	sub	r10,r2,r8
80007e14:	c0 80       	breq	80007e24 <_dtoa_r+0x834>
80007e16:	c0 28       	rjmp	80007e1a <_dtoa_r+0x82a>
80007e18:	04 9a       	mov	r10,r2
80007e1a:	06 9b       	mov	r11,r3
80007e1c:	0e 9c       	mov	r12,r7
80007e1e:	e0 a0 0a d7 	rcall	800093cc <__pow5mult>
80007e22:	18 93       	mov	r3,r12
80007e24:	30 1b       	mov	r11,1
80007e26:	0e 9c       	mov	r12,r7
80007e28:	e0 a0 0a 8c 	rcall	80009340 <__i2b>
80007e2c:	41 1a       	lddsp	r10,sp[0x44]
80007e2e:	18 92       	mov	r2,r12
80007e30:	58 0a       	cp.w	r10,0
80007e32:	e0 8a 00 07 	brle	80007e40 <_dtoa_r+0x850>
80007e36:	18 9b       	mov	r11,r12
80007e38:	0e 9c       	mov	r12,r7
80007e3a:	e0 a0 0a c9 	rcall	800093cc <__pow5mult>
80007e3e:	18 92       	mov	r2,r12
80007e40:	40 c9       	lddsp	r9,sp[0x30]
80007e42:	58 19       	cp.w	r9,1
80007e44:	e0 89 00 14 	brgt	80007e6c <_dtoa_r+0x87c>
80007e48:	40 38       	lddsp	r8,sp[0xc]
80007e4a:	58 08       	cp.w	r8,0
80007e4c:	c1 01       	brne	80007e6c <_dtoa_r+0x87c>
80007e4e:	40 29       	lddsp	r9,sp[0x8]
80007e50:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80007e54:	c0 c1       	brne	80007e6c <_dtoa_r+0x87c>
80007e56:	12 98       	mov	r8,r9
80007e58:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80007e5c:	c0 80       	breq	80007e6c <_dtoa_r+0x87c>
80007e5e:	40 4c       	lddsp	r12,sp[0x10]
80007e60:	30 1b       	mov	r11,1
80007e62:	2f fc       	sub	r12,-1
80007e64:	2f f0       	sub	r0,-1
80007e66:	50 4c       	stdsp	sp[0x10],r12
80007e68:	50 6b       	stdsp	sp[0x18],r11
80007e6a:	c0 38       	rjmp	80007e70 <_dtoa_r+0x880>
80007e6c:	30 0a       	mov	r10,0
80007e6e:	50 6a       	stdsp	sp[0x18],r10
80007e70:	41 19       	lddsp	r9,sp[0x44]
80007e72:	58 09       	cp.w	r9,0
80007e74:	c0 31       	brne	80007e7a <_dtoa_r+0x88a>
80007e76:	30 1c       	mov	r12,1
80007e78:	c0 98       	rjmp	80007e8a <_dtoa_r+0x89a>
80007e7a:	64 48       	ld.w	r8,r2[0x10]
80007e7c:	2f c8       	sub	r8,-4
80007e7e:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
80007e82:	e0 a0 08 01 	rcall	80008e84 <__hi0bits>
80007e86:	f8 0c 11 20 	rsub	r12,r12,32
80007e8a:	40 4b       	lddsp	r11,sp[0x10]
80007e8c:	f8 0b 00 08 	add	r8,r12,r11
80007e90:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80007e94:	c0 c0       	breq	80007eac <_dtoa_r+0x8bc>
80007e96:	f0 08 11 20 	rsub	r8,r8,32
80007e9a:	58 48       	cp.w	r8,4
80007e9c:	e0 8a 00 06 	brle	80007ea8 <_dtoa_r+0x8b8>
80007ea0:	20 48       	sub	r8,4
80007ea2:	10 0b       	add	r11,r8
80007ea4:	50 4b       	stdsp	sp[0x10],r11
80007ea6:	c0 78       	rjmp	80007eb4 <_dtoa_r+0x8c4>
80007ea8:	58 48       	cp.w	r8,4
80007eaa:	c0 70       	breq	80007eb8 <_dtoa_r+0x8c8>
80007eac:	40 4a       	lddsp	r10,sp[0x10]
80007eae:	2e 48       	sub	r8,-28
80007eb0:	10 0a       	add	r10,r8
80007eb2:	50 4a       	stdsp	sp[0x10],r10
80007eb4:	10 00       	add	r0,r8
80007eb6:	10 05       	add	r5,r8
80007eb8:	58 00       	cp.w	r0,0
80007eba:	e0 8a 00 08 	brle	80007eca <_dtoa_r+0x8da>
80007ebe:	06 9b       	mov	r11,r3
80007ec0:	00 9a       	mov	r10,r0
80007ec2:	0e 9c       	mov	r12,r7
80007ec4:	e0 a0 09 7a 	rcall	800091b8 <__lshift>
80007ec8:	18 93       	mov	r3,r12
80007eca:	40 49       	lddsp	r9,sp[0x10]
80007ecc:	58 09       	cp.w	r9,0
80007ece:	e0 8a 00 08 	brle	80007ede <_dtoa_r+0x8ee>
80007ed2:	04 9b       	mov	r11,r2
80007ed4:	12 9a       	mov	r10,r9
80007ed6:	0e 9c       	mov	r12,r7
80007ed8:	e0 a0 09 70 	rcall	800091b8 <__lshift>
80007edc:	18 92       	mov	r2,r12
80007ede:	41 48       	lddsp	r8,sp[0x50]
80007ee0:	58 08       	cp.w	r8,0
80007ee2:	c1 b0       	breq	80007f18 <_dtoa_r+0x928>
80007ee4:	04 9b       	mov	r11,r2
80007ee6:	06 9c       	mov	r12,r3
80007ee8:	e0 a0 08 45 	rcall	80008f72 <__mcmp>
80007eec:	c1 64       	brge	80007f18 <_dtoa_r+0x928>
80007eee:	06 9b       	mov	r11,r3
80007ef0:	30 09       	mov	r9,0
80007ef2:	30 aa       	mov	r10,10
80007ef4:	0e 9c       	mov	r12,r7
80007ef6:	e0 a0 0a 2d 	rcall	80009350 <__multadd>
80007efa:	20 16       	sub	r6,1
80007efc:	18 93       	mov	r3,r12
80007efe:	40 dc       	lddsp	r12,sp[0x34]
80007f00:	58 0c       	cp.w	r12,0
80007f02:	c0 31       	brne	80007f08 <_dtoa_r+0x918>
80007f04:	40 91       	lddsp	r1,sp[0x24]
80007f06:	c0 98       	rjmp	80007f18 <_dtoa_r+0x928>
80007f08:	08 9b       	mov	r11,r4
80007f0a:	40 91       	lddsp	r1,sp[0x24]
80007f0c:	30 09       	mov	r9,0
80007f0e:	30 aa       	mov	r10,10
80007f10:	0e 9c       	mov	r12,r7
80007f12:	e0 a0 0a 1f 	rcall	80009350 <__multadd>
80007f16:	18 94       	mov	r4,r12
80007f18:	58 01       	cp.w	r1,0
80007f1a:	5f a9       	srle	r9
80007f1c:	40 cb       	lddsp	r11,sp[0x30]
80007f1e:	58 2b       	cp.w	r11,2
80007f20:	5f 98       	srgt	r8
80007f22:	f3 e8 00 08 	and	r8,r9,r8
80007f26:	c2 50       	breq	80007f70 <_dtoa_r+0x980>
80007f28:	58 01       	cp.w	r1,0
80007f2a:	c1 11       	brne	80007f4c <_dtoa_r+0x95c>
80007f2c:	04 9b       	mov	r11,r2
80007f2e:	02 99       	mov	r9,r1
80007f30:	30 5a       	mov	r10,5
80007f32:	0e 9c       	mov	r12,r7
80007f34:	e0 a0 0a 0e 	rcall	80009350 <__multadd>
80007f38:	18 92       	mov	r2,r12
80007f3a:	18 9b       	mov	r11,r12
80007f3c:	06 9c       	mov	r12,r3
80007f3e:	e0 a0 08 1a 	rcall	80008f72 <__mcmp>
80007f42:	e0 89 00 0f 	brgt	80007f60 <_dtoa_r+0x970>
80007f46:	c0 38       	rjmp	80007f4c <_dtoa_r+0x95c>
80007f48:	30 02       	mov	r2,0
80007f4a:	04 94       	mov	r4,r2
80007f4c:	40 ea       	lddsp	r10,sp[0x38]
80007f4e:	30 09       	mov	r9,0
80007f50:	5c da       	com	r10
80007f52:	40 85       	lddsp	r5,sp[0x20]
80007f54:	50 6a       	stdsp	sp[0x18],r10
80007f56:	50 49       	stdsp	sp[0x10],r9
80007f58:	c0 f9       	rjmp	80008176 <_dtoa_r+0xb86>
80007f5a:	08 92       	mov	r2,r4
80007f5c:	40 66       	lddsp	r6,sp[0x18]
80007f5e:	04 94       	mov	r4,r2
80007f60:	2f f6       	sub	r6,-1
80007f62:	50 66       	stdsp	sp[0x18],r6
80007f64:	33 18       	mov	r8,49
80007f66:	40 85       	lddsp	r5,sp[0x20]
80007f68:	0a c8       	st.b	r5++,r8
80007f6a:	30 08       	mov	r8,0
80007f6c:	50 48       	stdsp	sp[0x10],r8
80007f6e:	c0 49       	rjmp	80008176 <_dtoa_r+0xb86>
80007f70:	40 dc       	lddsp	r12,sp[0x34]
80007f72:	58 0c       	cp.w	r12,0
80007f74:	e0 80 00 b5 	breq	800080de <_dtoa_r+0xaee>
80007f78:	58 05       	cp.w	r5,0
80007f7a:	e0 8a 00 08 	brle	80007f8a <_dtoa_r+0x99a>
80007f7e:	08 9b       	mov	r11,r4
80007f80:	0a 9a       	mov	r10,r5
80007f82:	0e 9c       	mov	r12,r7
80007f84:	e0 a0 09 1a 	rcall	800091b8 <__lshift>
80007f88:	18 94       	mov	r4,r12
80007f8a:	40 6b       	lddsp	r11,sp[0x18]
80007f8c:	58 0b       	cp.w	r11,0
80007f8e:	c0 31       	brne	80007f94 <_dtoa_r+0x9a4>
80007f90:	08 9c       	mov	r12,r4
80007f92:	c1 38       	rjmp	80007fb8 <_dtoa_r+0x9c8>
80007f94:	68 1b       	ld.w	r11,r4[0x4]
80007f96:	0e 9c       	mov	r12,r7
80007f98:	e0 a0 08 20 	rcall	80008fd8 <_Balloc>
80007f9c:	68 4a       	ld.w	r10,r4[0x10]
80007f9e:	18 95       	mov	r5,r12
80007fa0:	e8 cb ff f4 	sub	r11,r4,-12
80007fa4:	2f ea       	sub	r10,-2
80007fa6:	2f 4c       	sub	r12,-12
80007fa8:	a3 6a       	lsl	r10,0x2
80007faa:	fe b0 e8 3e 	rcall	80005026 <memcpy>
80007fae:	0a 9b       	mov	r11,r5
80007fb0:	30 1a       	mov	r10,1
80007fb2:	0e 9c       	mov	r12,r7
80007fb4:	e0 a0 09 02 	rcall	800091b8 <__lshift>
80007fb8:	50 44       	stdsp	sp[0x10],r4
80007fba:	40 3a       	lddsp	r10,sp[0xc]
80007fbc:	30 19       	mov	r9,1
80007fbe:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80007fc2:	18 94       	mov	r4,r12
80007fc4:	50 da       	stdsp	sp[0x34],r10
80007fc6:	40 85       	lddsp	r5,sp[0x20]
80007fc8:	50 99       	stdsp	sp[0x24],r9
80007fca:	50 26       	stdsp	sp[0x8],r6
80007fcc:	50 e1       	stdsp	sp[0x38],r1
80007fce:	04 9b       	mov	r11,r2
80007fd0:	06 9c       	mov	r12,r3
80007fd2:	fe b0 fa 7f 	rcall	800074d0 <quorem>
80007fd6:	40 4b       	lddsp	r11,sp[0x10]
80007fd8:	f8 c0 ff d0 	sub	r0,r12,-48
80007fdc:	06 9c       	mov	r12,r3
80007fde:	e0 a0 07 ca 	rcall	80008f72 <__mcmp>
80007fe2:	08 9a       	mov	r10,r4
80007fe4:	50 6c       	stdsp	sp[0x18],r12
80007fe6:	04 9b       	mov	r11,r2
80007fe8:	0e 9c       	mov	r12,r7
80007fea:	e0 a0 08 7f 	rcall	800090e8 <__mdiff>
80007fee:	18 91       	mov	r1,r12
80007ff0:	78 38       	ld.w	r8,r12[0xc]
80007ff2:	58 08       	cp.w	r8,0
80007ff4:	c0 30       	breq	80007ffa <_dtoa_r+0xa0a>
80007ff6:	30 16       	mov	r6,1
80007ff8:	c0 68       	rjmp	80008004 <_dtoa_r+0xa14>
80007ffa:	18 9b       	mov	r11,r12
80007ffc:	06 9c       	mov	r12,r3
80007ffe:	e0 a0 07 ba 	rcall	80008f72 <__mcmp>
80008002:	18 96       	mov	r6,r12
80008004:	0e 9c       	mov	r12,r7
80008006:	02 9b       	mov	r11,r1
80008008:	e0 a0 07 ce 	rcall	80008fa4 <_Bfree>
8000800c:	40 cc       	lddsp	r12,sp[0x30]
8000800e:	ed ec 10 08 	or	r8,r6,r12
80008012:	c0 d1       	brne	8000802c <_dtoa_r+0xa3c>
80008014:	40 db       	lddsp	r11,sp[0x34]
80008016:	58 0b       	cp.w	r11,0
80008018:	c0 a1       	brne	8000802c <_dtoa_r+0xa3c>
8000801a:	40 26       	lddsp	r6,sp[0x8]
8000801c:	e0 40 00 39 	cp.w	r0,57
80008020:	c3 00       	breq	80008080 <_dtoa_r+0xa90>
80008022:	40 6a       	lddsp	r10,sp[0x18]
80008024:	58 0a       	cp.w	r10,0
80008026:	e0 89 00 24 	brgt	8000806e <_dtoa_r+0xa7e>
8000802a:	c2 f8       	rjmp	80008088 <_dtoa_r+0xa98>
8000802c:	40 69       	lddsp	r9,sp[0x18]
8000802e:	58 09       	cp.w	r9,0
80008030:	c0 85       	brlt	80008040 <_dtoa_r+0xa50>
80008032:	12 98       	mov	r8,r9
80008034:	40 cc       	lddsp	r12,sp[0x30]
80008036:	18 48       	or	r8,r12
80008038:	c1 d1       	brne	80008072 <_dtoa_r+0xa82>
8000803a:	40 db       	lddsp	r11,sp[0x34]
8000803c:	58 0b       	cp.w	r11,0
8000803e:	c1 a1       	brne	80008072 <_dtoa_r+0xa82>
80008040:	0c 99       	mov	r9,r6
80008042:	40 26       	lddsp	r6,sp[0x8]
80008044:	58 09       	cp.w	r9,0
80008046:	e0 8a 00 21 	brle	80008088 <_dtoa_r+0xa98>
8000804a:	06 9b       	mov	r11,r3
8000804c:	30 1a       	mov	r10,1
8000804e:	0e 9c       	mov	r12,r7
80008050:	e0 a0 08 b4 	rcall	800091b8 <__lshift>
80008054:	04 9b       	mov	r11,r2
80008056:	18 93       	mov	r3,r12
80008058:	e0 a0 07 8d 	rcall	80008f72 <__mcmp>
8000805c:	e0 89 00 06 	brgt	80008068 <_dtoa_r+0xa78>
80008060:	c1 41       	brne	80008088 <_dtoa_r+0xa98>
80008062:	ed b0 00 00 	bld	r0,0x0
80008066:	c1 11       	brne	80008088 <_dtoa_r+0xa98>
80008068:	e0 40 00 39 	cp.w	r0,57
8000806c:	c0 a0       	breq	80008080 <_dtoa_r+0xa90>
8000806e:	2f f0       	sub	r0,-1
80008070:	c0 c8       	rjmp	80008088 <_dtoa_r+0xa98>
80008072:	58 06       	cp.w	r6,0
80008074:	e0 8a 00 0c 	brle	8000808c <_dtoa_r+0xa9c>
80008078:	40 26       	lddsp	r6,sp[0x8]
8000807a:	e0 40 00 39 	cp.w	r0,57
8000807e:	c0 41       	brne	80008086 <_dtoa_r+0xa96>
80008080:	33 98       	mov	r8,57
80008082:	0a c8       	st.b	r5++,r8
80008084:	c6 78       	rjmp	80008152 <_dtoa_r+0xb62>
80008086:	2f f0       	sub	r0,-1
80008088:	0a c0       	st.b	r5++,r0
8000808a:	c7 58       	rjmp	80008174 <_dtoa_r+0xb84>
8000808c:	0a c0       	st.b	r5++,r0
8000808e:	40 9a       	lddsp	r10,sp[0x24]
80008090:	40 e9       	lddsp	r9,sp[0x38]
80008092:	12 3a       	cp.w	r10,r9
80008094:	c4 30       	breq	8000811a <_dtoa_r+0xb2a>
80008096:	06 9b       	mov	r11,r3
80008098:	30 09       	mov	r9,0
8000809a:	30 aa       	mov	r10,10
8000809c:	0e 9c       	mov	r12,r7
8000809e:	e0 a0 09 59 	rcall	80009350 <__multadd>
800080a2:	40 48       	lddsp	r8,sp[0x10]
800080a4:	18 93       	mov	r3,r12
800080a6:	08 38       	cp.w	r8,r4
800080a8:	c0 91       	brne	800080ba <_dtoa_r+0xaca>
800080aa:	10 9b       	mov	r11,r8
800080ac:	30 09       	mov	r9,0
800080ae:	30 aa       	mov	r10,10
800080b0:	0e 9c       	mov	r12,r7
800080b2:	e0 a0 09 4f 	rcall	80009350 <__multadd>
800080b6:	50 4c       	stdsp	sp[0x10],r12
800080b8:	c0 e8       	rjmp	800080d4 <_dtoa_r+0xae4>
800080ba:	40 4b       	lddsp	r11,sp[0x10]
800080bc:	30 09       	mov	r9,0
800080be:	30 aa       	mov	r10,10
800080c0:	0e 9c       	mov	r12,r7
800080c2:	e0 a0 09 47 	rcall	80009350 <__multadd>
800080c6:	08 9b       	mov	r11,r4
800080c8:	50 4c       	stdsp	sp[0x10],r12
800080ca:	30 09       	mov	r9,0
800080cc:	30 aa       	mov	r10,10
800080ce:	0e 9c       	mov	r12,r7
800080d0:	e0 a0 09 40 	rcall	80009350 <__multadd>
800080d4:	18 94       	mov	r4,r12
800080d6:	40 9c       	lddsp	r12,sp[0x24]
800080d8:	2f fc       	sub	r12,-1
800080da:	50 9c       	stdsp	sp[0x24],r12
800080dc:	c7 9b       	rjmp	80007fce <_dtoa_r+0x9de>
800080de:	30 18       	mov	r8,1
800080e0:	06 90       	mov	r0,r3
800080e2:	40 85       	lddsp	r5,sp[0x20]
800080e4:	08 93       	mov	r3,r4
800080e6:	0c 94       	mov	r4,r6
800080e8:	10 96       	mov	r6,r8
800080ea:	04 9b       	mov	r11,r2
800080ec:	00 9c       	mov	r12,r0
800080ee:	fe b0 f9 f1 	rcall	800074d0 <quorem>
800080f2:	2d 0c       	sub	r12,-48
800080f4:	0a cc       	st.b	r5++,r12
800080f6:	02 36       	cp.w	r6,r1
800080f8:	c0 a4       	brge	8000810c <_dtoa_r+0xb1c>
800080fa:	00 9b       	mov	r11,r0
800080fc:	30 09       	mov	r9,0
800080fe:	30 aa       	mov	r10,10
80008100:	0e 9c       	mov	r12,r7
80008102:	2f f6       	sub	r6,-1
80008104:	e0 a0 09 26 	rcall	80009350 <__multadd>
80008108:	18 90       	mov	r0,r12
8000810a:	cf 0b       	rjmp	800080ea <_dtoa_r+0xafa>
8000810c:	08 96       	mov	r6,r4
8000810e:	30 0b       	mov	r11,0
80008110:	06 94       	mov	r4,r3
80008112:	50 4b       	stdsp	sp[0x10],r11
80008114:	00 93       	mov	r3,r0
80008116:	18 90       	mov	r0,r12
80008118:	c0 28       	rjmp	8000811c <_dtoa_r+0xb2c>
8000811a:	40 26       	lddsp	r6,sp[0x8]
8000811c:	06 9b       	mov	r11,r3
8000811e:	30 1a       	mov	r10,1
80008120:	0e 9c       	mov	r12,r7
80008122:	e0 a0 08 4b 	rcall	800091b8 <__lshift>
80008126:	04 9b       	mov	r11,r2
80008128:	18 93       	mov	r3,r12
8000812a:	e0 a0 07 24 	rcall	80008f72 <__mcmp>
8000812e:	e0 89 00 12 	brgt	80008152 <_dtoa_r+0xb62>
80008132:	c1 b1       	brne	80008168 <_dtoa_r+0xb78>
80008134:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
80008138:	c0 d1       	brne	80008152 <_dtoa_r+0xb62>
8000813a:	c1 78       	rjmp	80008168 <_dtoa_r+0xb78>
8000813c:	40 89       	lddsp	r9,sp[0x20]
8000813e:	12 38       	cp.w	r8,r9
80008140:	c0 30       	breq	80008146 <_dtoa_r+0xb56>
80008142:	10 95       	mov	r5,r8
80008144:	c0 88       	rjmp	80008154 <_dtoa_r+0xb64>
80008146:	2f f6       	sub	r6,-1
80008148:	50 66       	stdsp	sp[0x18],r6
8000814a:	33 18       	mov	r8,49
8000814c:	40 8c       	lddsp	r12,sp[0x20]
8000814e:	b8 88       	st.b	r12[0x0],r8
80008150:	c1 38       	rjmp	80008176 <_dtoa_r+0xb86>
80008152:	33 9a       	mov	r10,57
80008154:	0a 98       	mov	r8,r5
80008156:	11 79       	ld.ub	r9,--r8
80008158:	f4 09 18 00 	cp.b	r9,r10
8000815c:	cf 00       	breq	8000813c <_dtoa_r+0xb4c>
8000815e:	2f f9       	sub	r9,-1
80008160:	b0 89       	st.b	r8[0x0],r9
80008162:	c0 98       	rjmp	80008174 <_dtoa_r+0xb84>
80008164:	10 95       	mov	r5,r8
80008166:	c0 28       	rjmp	8000816a <_dtoa_r+0xb7a>
80008168:	33 09       	mov	r9,48
8000816a:	0a 98       	mov	r8,r5
8000816c:	11 7a       	ld.ub	r10,--r8
8000816e:	f2 0a 18 00 	cp.b	r10,r9
80008172:	cf 90       	breq	80008164 <_dtoa_r+0xb74>
80008174:	50 66       	stdsp	sp[0x18],r6
80008176:	04 9b       	mov	r11,r2
80008178:	0e 9c       	mov	r12,r7
8000817a:	e0 a0 07 15 	rcall	80008fa4 <_Bfree>
8000817e:	58 04       	cp.w	r4,0
80008180:	c1 20       	breq	800081a4 <_dtoa_r+0xbb4>
80008182:	40 4b       	lddsp	r11,sp[0x10]
80008184:	08 3b       	cp.w	r11,r4
80008186:	5f 19       	srne	r9
80008188:	58 0b       	cp.w	r11,0
8000818a:	5f 18       	srne	r8
8000818c:	f3 e8 00 08 	and	r8,r9,r8
80008190:	c0 40       	breq	80008198 <_dtoa_r+0xba8>
80008192:	0e 9c       	mov	r12,r7
80008194:	e0 a0 07 08 	rcall	80008fa4 <_Bfree>
80008198:	08 9b       	mov	r11,r4
8000819a:	0e 9c       	mov	r12,r7
8000819c:	e0 a0 07 04 	rcall	80008fa4 <_Bfree>
800081a0:	c0 28       	rjmp	800081a4 <_dtoa_r+0xbb4>
800081a2:	50 66       	stdsp	sp[0x18],r6
800081a4:	0e 9c       	mov	r12,r7
800081a6:	06 9b       	mov	r11,r3
800081a8:	e0 a0 06 fe 	rcall	80008fa4 <_Bfree>
800081ac:	30 08       	mov	r8,0
800081ae:	aa 88       	st.b	r5[0x0],r8
800081b0:	40 68       	lddsp	r8,sp[0x18]
800081b2:	41 5a       	lddsp	r10,sp[0x54]
800081b4:	2f f8       	sub	r8,-1
800081b6:	41 29       	lddsp	r9,sp[0x48]
800081b8:	95 08       	st.w	r10[0x0],r8
800081ba:	40 8c       	lddsp	r12,sp[0x20]
800081bc:	58 09       	cp.w	r9,0
800081be:	fb f8 10 12 	ld.wne	r8,sp[0x48]
800081c2:	f1 f5 1a 00 	st.wne	r8[0x0],r5
800081c6:	2e 6d       	sub	sp,-104
800081c8:	d8 32       	popm	r0-r7,pc
800081ca:	d7 03       	nop

800081cc <_fflush_r>:
800081cc:	d4 21       	pushm	r4-r7,lr
800081ce:	16 97       	mov	r7,r11
800081d0:	18 96       	mov	r6,r12
800081d2:	76 48       	ld.w	r8,r11[0x10]
800081d4:	58 08       	cp.w	r8,0
800081d6:	c7 f0       	breq	800082d4 <_fflush_r+0x108>
800081d8:	58 0c       	cp.w	r12,0
800081da:	c0 50       	breq	800081e4 <_fflush_r+0x18>
800081dc:	78 68       	ld.w	r8,r12[0x18]
800081de:	58 08       	cp.w	r8,0
800081e0:	c0 21       	brne	800081e4 <_fflush_r+0x18>
800081e2:	cc dc       	rcall	8000837c <__sinit>
800081e4:	fe c8 cc b4 	sub	r8,pc,-13132
800081e8:	10 37       	cp.w	r7,r8
800081ea:	c0 31       	brne	800081f0 <_fflush_r+0x24>
800081ec:	6c 07       	ld.w	r7,r6[0x0]
800081ee:	c0 c8       	rjmp	80008206 <_fflush_r+0x3a>
800081f0:	fe c8 cc a0 	sub	r8,pc,-13152
800081f4:	10 37       	cp.w	r7,r8
800081f6:	c0 31       	brne	800081fc <_fflush_r+0x30>
800081f8:	6c 17       	ld.w	r7,r6[0x4]
800081fa:	c0 68       	rjmp	80008206 <_fflush_r+0x3a>
800081fc:	fe c8 cc 8c 	sub	r8,pc,-13172
80008200:	10 37       	cp.w	r7,r8
80008202:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80008206:	8e 6a       	ld.sh	r10,r7[0xc]
80008208:	14 98       	mov	r8,r10
8000820a:	ed ba 00 03 	bld	r10,0x3
8000820e:	c4 20       	breq	80008292 <_fflush_r+0xc6>
80008210:	ab ba       	sbr	r10,0xb
80008212:	ae 6a       	st.h	r7[0xc],r10
80008214:	6e 18       	ld.w	r8,r7[0x4]
80008216:	58 08       	cp.w	r8,0
80008218:	e0 89 00 06 	brgt	80008224 <_fflush_r+0x58>
8000821c:	6f 08       	ld.w	r8,r7[0x40]
8000821e:	58 08       	cp.w	r8,0
80008220:	e0 8a 00 5a 	brle	800082d4 <_fflush_r+0x108>
80008224:	6e b8       	ld.w	r8,r7[0x2c]
80008226:	58 08       	cp.w	r8,0
80008228:	c5 60       	breq	800082d4 <_fflush_r+0x108>
8000822a:	e2 1a 10 00 	andl	r10,0x1000,COH
8000822e:	c0 30       	breq	80008234 <_fflush_r+0x68>
80008230:	6f 55       	ld.w	r5,r7[0x54]
80008232:	c0 f8       	rjmp	80008250 <_fflush_r+0x84>
80008234:	30 19       	mov	r9,1
80008236:	6e 8b       	ld.w	r11,r7[0x20]
80008238:	0c 9c       	mov	r12,r6
8000823a:	5d 18       	icall	r8
8000823c:	18 95       	mov	r5,r12
8000823e:	5b fc       	cp.w	r12,-1
80008240:	c0 81       	brne	80008250 <_fflush_r+0x84>
80008242:	6c 38       	ld.w	r8,r6[0xc]
80008244:	59 d8       	cp.w	r8,29
80008246:	c4 70       	breq	800082d4 <_fflush_r+0x108>
80008248:	8e 68       	ld.sh	r8,r7[0xc]
8000824a:	a7 a8       	sbr	r8,0x6
8000824c:	ae 68       	st.h	r7[0xc],r8
8000824e:	d8 22       	popm	r4-r7,pc
80008250:	8e 68       	ld.sh	r8,r7[0xc]
80008252:	ed b8 00 02 	bld	r8,0x2
80008256:	c0 91       	brne	80008268 <_fflush_r+0x9c>
80008258:	6e 18       	ld.w	r8,r7[0x4]
8000825a:	10 15       	sub	r5,r8
8000825c:	6e d8       	ld.w	r8,r7[0x34]
8000825e:	58 08       	cp.w	r8,0
80008260:	ef f8 10 10 	ld.wne	r8,r7[0x40]
80008264:	eb d8 e1 15 	subne	r5,r5,r8
80008268:	6e b8       	ld.w	r8,r7[0x2c]
8000826a:	0c 9c       	mov	r12,r6
8000826c:	30 09       	mov	r9,0
8000826e:	0a 9a       	mov	r10,r5
80008270:	6e 8b       	ld.w	r11,r7[0x20]
80008272:	5d 18       	icall	r8
80008274:	8e 68       	ld.sh	r8,r7[0xc]
80008276:	0a 3c       	cp.w	r12,r5
80008278:	c2 61       	brne	800082c4 <_fflush_r+0xf8>
8000827a:	ab d8       	cbr	r8,0xb
8000827c:	30 0c       	mov	r12,0
8000827e:	6e 49       	ld.w	r9,r7[0x10]
80008280:	ae 68       	st.h	r7[0xc],r8
80008282:	8f 1c       	st.w	r7[0x4],r12
80008284:	8f 09       	st.w	r7[0x0],r9
80008286:	ed b8 00 0c 	bld	r8,0xc
8000828a:	c2 51       	brne	800082d4 <_fflush_r+0x108>
8000828c:	ef 45 00 54 	st.w	r7[84],r5
80008290:	d8 22       	popm	r4-r7,pc
80008292:	6e 45       	ld.w	r5,r7[0x10]
80008294:	58 05       	cp.w	r5,0
80008296:	c1 f0       	breq	800082d4 <_fflush_r+0x108>
80008298:	6e 04       	ld.w	r4,r7[0x0]
8000829a:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000829e:	8f 05       	st.w	r7[0x0],r5
800082a0:	f9 b8 01 00 	movne	r8,0
800082a4:	ef f8 00 05 	ld.weq	r8,r7[0x14]
800082a8:	0a 14       	sub	r4,r5
800082aa:	8f 28       	st.w	r7[0x8],r8
800082ac:	c1 18       	rjmp	800082ce <_fflush_r+0x102>
800082ae:	08 99       	mov	r9,r4
800082b0:	0a 9a       	mov	r10,r5
800082b2:	6e a8       	ld.w	r8,r7[0x28]
800082b4:	6e 8b       	ld.w	r11,r7[0x20]
800082b6:	0c 9c       	mov	r12,r6
800082b8:	5d 18       	icall	r8
800082ba:	18 14       	sub	r4,r12
800082bc:	58 0c       	cp.w	r12,0
800082be:	e0 89 00 07 	brgt	800082cc <_fflush_r+0x100>
800082c2:	8e 68       	ld.sh	r8,r7[0xc]
800082c4:	a7 a8       	sbr	r8,0x6
800082c6:	3f fc       	mov	r12,-1
800082c8:	ae 68       	st.h	r7[0xc],r8
800082ca:	d8 22       	popm	r4-r7,pc
800082cc:	18 05       	add	r5,r12
800082ce:	58 04       	cp.w	r4,0
800082d0:	fe 99 ff ef 	brgt	800082ae <_fflush_r+0xe2>
800082d4:	d8 2a       	popm	r4-r7,pc,r12=0
800082d6:	d7 03       	nop

800082d8 <__sfp_lock_acquire>:
800082d8:	5e fc       	retal	r12

800082da <__sfp_lock_release>:
800082da:	5e fc       	retal	r12

800082dc <_cleanup_r>:
800082dc:	d4 01       	pushm	lr
800082de:	fe cb e8 7a 	sub	r11,pc,-6022
800082e2:	e0 a0 02 fd 	rcall	800088dc <_fwalk>
800082e6:	d8 02       	popm	pc

800082e8 <__sfmoreglue>:
800082e8:	d4 21       	pushm	r4-r7,lr
800082ea:	16 95       	mov	r5,r11
800082ec:	f6 06 10 5c 	mul	r6,r11,92
800082f0:	ec cb ff f4 	sub	r11,r6,-12
800082f4:	e0 a0 03 84 	rcall	800089fc <_malloc_r>
800082f8:	18 97       	mov	r7,r12
800082fa:	c0 90       	breq	8000830c <__sfmoreglue+0x24>
800082fc:	99 15       	st.w	r12[0x4],r5
800082fe:	30 0b       	mov	r11,0
80008300:	2f 4c       	sub	r12,-12
80008302:	0c 9a       	mov	r10,r6
80008304:	8f 2c       	st.w	r7[0x8],r12
80008306:	8f 0b       	st.w	r7[0x0],r11
80008308:	fe b0 e7 33 	rcall	8000516e <memset>
8000830c:	0e 9c       	mov	r12,r7
8000830e:	d8 22       	popm	r4-r7,pc

80008310 <__sfp>:
80008310:	d4 21       	pushm	r4-r7,lr
80008312:	fe c8 cd 7e 	sub	r8,pc,-12930
80008316:	18 96       	mov	r6,r12
80008318:	70 07       	ld.w	r7,r8[0x0]
8000831a:	6e 68       	ld.w	r8,r7[0x18]
8000831c:	58 08       	cp.w	r8,0
8000831e:	c0 31       	brne	80008324 <__sfp+0x14>
80008320:	0e 9c       	mov	r12,r7
80008322:	c2 dc       	rcall	8000837c <__sinit>
80008324:	ee c7 ff 28 	sub	r7,r7,-216
80008328:	30 05       	mov	r5,0
8000832a:	6e 2c       	ld.w	r12,r7[0x8]
8000832c:	6e 18       	ld.w	r8,r7[0x4]
8000832e:	c0 68       	rjmp	8000833a <__sfp+0x2a>
80008330:	98 69       	ld.sh	r9,r12[0xc]
80008332:	ea 09 19 00 	cp.h	r9,r5
80008336:	c1 10       	breq	80008358 <__sfp+0x48>
80008338:	2a 4c       	sub	r12,-92
8000833a:	20 18       	sub	r8,1
8000833c:	cf a7       	brpl	80008330 <__sfp+0x20>
8000833e:	6e 08       	ld.w	r8,r7[0x0]
80008340:	58 08       	cp.w	r8,0
80008342:	c0 61       	brne	8000834e <__sfp+0x3e>
80008344:	30 4b       	mov	r11,4
80008346:	0c 9c       	mov	r12,r6
80008348:	cd 0f       	rcall	800082e8 <__sfmoreglue>
8000834a:	8f 0c       	st.w	r7[0x0],r12
8000834c:	c0 30       	breq	80008352 <__sfp+0x42>
8000834e:	6e 07       	ld.w	r7,r7[0x0]
80008350:	ce db       	rjmp	8000832a <__sfp+0x1a>
80008352:	30 c8       	mov	r8,12
80008354:	8d 38       	st.w	r6[0xc],r8
80008356:	d8 22       	popm	r4-r7,pc
80008358:	30 08       	mov	r8,0
8000835a:	f9 48 00 4c 	st.w	r12[76],r8
8000835e:	99 08       	st.w	r12[0x0],r8
80008360:	99 28       	st.w	r12[0x8],r8
80008362:	99 18       	st.w	r12[0x4],r8
80008364:	99 48       	st.w	r12[0x10],r8
80008366:	99 58       	st.w	r12[0x14],r8
80008368:	99 68       	st.w	r12[0x18],r8
8000836a:	99 d8       	st.w	r12[0x34],r8
8000836c:	99 e8       	st.w	r12[0x38],r8
8000836e:	f9 48 00 48 	st.w	r12[72],r8
80008372:	3f f8       	mov	r8,-1
80008374:	b8 78       	st.h	r12[0xe],r8
80008376:	30 18       	mov	r8,1
80008378:	b8 68       	st.h	r12[0xc],r8
8000837a:	d8 22       	popm	r4-r7,pc

8000837c <__sinit>:
8000837c:	d4 21       	pushm	r4-r7,lr
8000837e:	18 96       	mov	r6,r12
80008380:	78 67       	ld.w	r7,r12[0x18]
80008382:	58 07       	cp.w	r7,0
80008384:	c4 91       	brne	80008416 <__sinit+0x9a>
80008386:	fe c8 00 aa 	sub	r8,pc,170
8000838a:	30 15       	mov	r5,1
8000838c:	99 a8       	st.w	r12[0x28],r8
8000838e:	f9 47 00 d8 	st.w	r12[216],r7
80008392:	f9 47 00 dc 	st.w	r12[220],r7
80008396:	f9 47 00 e0 	st.w	r12[224],r7
8000839a:	99 65       	st.w	r12[0x18],r5
8000839c:	cb af       	rcall	80008310 <__sfp>
8000839e:	8d 0c       	st.w	r6[0x0],r12
800083a0:	0c 9c       	mov	r12,r6
800083a2:	cb 7f       	rcall	80008310 <__sfp>
800083a4:	8d 1c       	st.w	r6[0x4],r12
800083a6:	0c 9c       	mov	r12,r6
800083a8:	cb 4f       	rcall	80008310 <__sfp>
800083aa:	6c 09       	ld.w	r9,r6[0x0]
800083ac:	30 48       	mov	r8,4
800083ae:	93 07       	st.w	r9[0x0],r7
800083b0:	b2 68       	st.h	r9[0xc],r8
800083b2:	93 17       	st.w	r9[0x4],r7
800083b4:	93 27       	st.w	r9[0x8],r7
800083b6:	6c 18       	ld.w	r8,r6[0x4]
800083b8:	b2 77       	st.h	r9[0xe],r7
800083ba:	93 47       	st.w	r9[0x10],r7
800083bc:	93 57       	st.w	r9[0x14],r7
800083be:	93 67       	st.w	r9[0x18],r7
800083c0:	93 89       	st.w	r9[0x20],r9
800083c2:	91 07       	st.w	r8[0x0],r7
800083c4:	91 17       	st.w	r8[0x4],r7
800083c6:	91 27       	st.w	r8[0x8],r7
800083c8:	fe ce eb f4 	sub	lr,pc,-5132
800083cc:	fe cb ec 24 	sub	r11,pc,-5084
800083d0:	93 9e       	st.w	r9[0x24],lr
800083d2:	93 ab       	st.w	r9[0x28],r11
800083d4:	fe ca ec 4c 	sub	r10,pc,-5044
800083d8:	fe c4 ec 58 	sub	r4,pc,-5032
800083dc:	93 ba       	st.w	r9[0x2c],r10
800083de:	93 c4       	st.w	r9[0x30],r4
800083e0:	30 99       	mov	r9,9
800083e2:	b0 69       	st.h	r8[0xc],r9
800083e4:	b0 75       	st.h	r8[0xe],r5
800083e6:	91 c4       	st.w	r8[0x30],r4
800083e8:	91 47       	st.w	r8[0x10],r7
800083ea:	91 57       	st.w	r8[0x14],r7
800083ec:	91 67       	st.w	r8[0x18],r7
800083ee:	91 88       	st.w	r8[0x20],r8
800083f0:	91 9e       	st.w	r8[0x24],lr
800083f2:	91 ab       	st.w	r8[0x28],r11
800083f4:	91 ba       	st.w	r8[0x2c],r10
800083f6:	8d 2c       	st.w	r6[0x8],r12
800083f8:	31 28       	mov	r8,18
800083fa:	99 07       	st.w	r12[0x0],r7
800083fc:	b8 68       	st.h	r12[0xc],r8
800083fe:	99 17       	st.w	r12[0x4],r7
80008400:	99 27       	st.w	r12[0x8],r7
80008402:	30 28       	mov	r8,2
80008404:	b8 78       	st.h	r12[0xe],r8
80008406:	99 c4       	st.w	r12[0x30],r4
80008408:	99 67       	st.w	r12[0x18],r7
8000840a:	99 9e       	st.w	r12[0x24],lr
8000840c:	99 ab       	st.w	r12[0x28],r11
8000840e:	99 ba       	st.w	r12[0x2c],r10
80008410:	99 47       	st.w	r12[0x10],r7
80008412:	99 57       	st.w	r12[0x14],r7
80008414:	99 8c       	st.w	r12[0x20],r12
80008416:	d8 22       	popm	r4-r7,pc

80008418 <_malloc_trim_r>:
80008418:	d4 21       	pushm	r4-r7,lr
8000841a:	16 95       	mov	r5,r11
8000841c:	18 97       	mov	r7,r12
8000841e:	e0 a0 05 31 	rcall	80008e80 <__malloc_lock>
80008422:	e0 64 01 28 	mov	r4,296
80008426:	68 28       	ld.w	r8,r4[0x8]
80008428:	70 16       	ld.w	r6,r8[0x4]
8000842a:	e0 16 ff fc 	andl	r6,0xfffc
8000842e:	ec c8 ff 91 	sub	r8,r6,-111
80008432:	f0 05 01 05 	sub	r5,r8,r5
80008436:	e0 15 ff 80 	andl	r5,0xff80
8000843a:	ea c5 00 80 	sub	r5,r5,128
8000843e:	e0 45 00 7f 	cp.w	r5,127
80008442:	e0 8a 00 25 	brle	8000848c <_malloc_trim_r+0x74>
80008446:	30 0b       	mov	r11,0
80008448:	0e 9c       	mov	r12,r7
8000844a:	e0 a0 09 8b 	rcall	80009760 <_sbrk_r>
8000844e:	68 28       	ld.w	r8,r4[0x8]
80008450:	0c 08       	add	r8,r6
80008452:	10 3c       	cp.w	r12,r8
80008454:	c1 c1       	brne	8000848c <_malloc_trim_r+0x74>
80008456:	ea 0b 11 00 	rsub	r11,r5,0
8000845a:	0e 9c       	mov	r12,r7
8000845c:	e0 a0 09 82 	rcall	80009760 <_sbrk_r>
80008460:	5b fc       	cp.w	r12,-1
80008462:	c1 91       	brne	80008494 <_malloc_trim_r+0x7c>
80008464:	30 0b       	mov	r11,0
80008466:	0e 9c       	mov	r12,r7
80008468:	e0 a0 09 7c 	rcall	80009760 <_sbrk_r>
8000846c:	68 28       	ld.w	r8,r4[0x8]
8000846e:	f8 08 01 09 	sub	r9,r12,r8
80008472:	58 f9       	cp.w	r9,15
80008474:	e0 8a 00 0c 	brle	8000848c <_malloc_trim_r+0x74>
80008478:	a1 a9       	sbr	r9,0x0
8000847a:	91 19       	st.w	r8[0x4],r9
8000847c:	e0 68 05 34 	mov	r8,1332
80008480:	70 09       	ld.w	r9,r8[0x0]
80008482:	e0 68 06 70 	mov	r8,1648
80008486:	f8 09 01 09 	sub	r9,r12,r9
8000848a:	91 09       	st.w	r8[0x0],r9
8000848c:	0e 9c       	mov	r12,r7
8000848e:	e0 a0 04 fa 	rcall	80008e82 <__malloc_unlock>
80008492:	d8 2a       	popm	r4-r7,pc,r12=0
80008494:	68 28       	ld.w	r8,r4[0x8]
80008496:	0a 16       	sub	r6,r5
80008498:	a1 a6       	sbr	r6,0x0
8000849a:	91 16       	st.w	r8[0x4],r6
8000849c:	e0 68 06 70 	mov	r8,1648
800084a0:	70 09       	ld.w	r9,r8[0x0]
800084a2:	0a 19       	sub	r9,r5
800084a4:	0e 9c       	mov	r12,r7
800084a6:	91 09       	st.w	r8[0x0],r9
800084a8:	e0 a0 04 ed 	rcall	80008e82 <__malloc_unlock>
800084ac:	da 2a       	popm	r4-r7,pc,r12=1
800084ae:	d7 03       	nop

800084b0 <_free_r>:
800084b0:	d4 21       	pushm	r4-r7,lr
800084b2:	16 96       	mov	r6,r11
800084b4:	18 97       	mov	r7,r12
800084b6:	58 0b       	cp.w	r11,0
800084b8:	e0 80 00 c0 	breq	80008638 <_free_r+0x188>
800084bc:	e0 a0 04 e2 	rcall	80008e80 <__malloc_lock>
800084c0:	20 86       	sub	r6,8
800084c2:	e0 6a 01 28 	mov	r10,296
800084c6:	6c 18       	ld.w	r8,r6[0x4]
800084c8:	74 2e       	ld.w	lr,r10[0x8]
800084ca:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
800084ce:	a1 c8       	cbr	r8,0x0
800084d0:	ec 08 00 09 	add	r9,r6,r8
800084d4:	72 1b       	ld.w	r11,r9[0x4]
800084d6:	e0 1b ff fc 	andl	r11,0xfffc
800084da:	1c 39       	cp.w	r9,lr
800084dc:	c1 e1       	brne	80008518 <_free_r+0x68>
800084de:	f6 08 00 08 	add	r8,r11,r8
800084e2:	58 0c       	cp.w	r12,0
800084e4:	c0 81       	brne	800084f4 <_free_r+0x44>
800084e6:	6c 09       	ld.w	r9,r6[0x0]
800084e8:	12 16       	sub	r6,r9
800084ea:	12 08       	add	r8,r9
800084ec:	6c 3b       	ld.w	r11,r6[0xc]
800084ee:	6c 29       	ld.w	r9,r6[0x8]
800084f0:	97 29       	st.w	r11[0x8],r9
800084f2:	93 3b       	st.w	r9[0xc],r11
800084f4:	10 99       	mov	r9,r8
800084f6:	95 26       	st.w	r10[0x8],r6
800084f8:	a1 a9       	sbr	r9,0x0
800084fa:	8d 19       	st.w	r6[0x4],r9
800084fc:	e0 69 05 30 	mov	r9,1328
80008500:	72 09       	ld.w	r9,r9[0x0]
80008502:	12 38       	cp.w	r8,r9
80008504:	c0 63       	brcs	80008510 <_free_r+0x60>
80008506:	e0 68 06 6c 	mov	r8,1644
8000850a:	0e 9c       	mov	r12,r7
8000850c:	70 0b       	ld.w	r11,r8[0x0]
8000850e:	c8 5f       	rcall	80008418 <_malloc_trim_r>
80008510:	0e 9c       	mov	r12,r7
80008512:	e0 a0 04 b8 	rcall	80008e82 <__malloc_unlock>
80008516:	d8 22       	popm	r4-r7,pc
80008518:	93 1b       	st.w	r9[0x4],r11
8000851a:	58 0c       	cp.w	r12,0
8000851c:	c0 30       	breq	80008522 <_free_r+0x72>
8000851e:	30 0c       	mov	r12,0
80008520:	c1 08       	rjmp	80008540 <_free_r+0x90>
80008522:	6c 0e       	ld.w	lr,r6[0x0]
80008524:	f4 c5 ff f8 	sub	r5,r10,-8
80008528:	1c 16       	sub	r6,lr
8000852a:	1c 08       	add	r8,lr
8000852c:	6c 2e       	ld.w	lr,r6[0x8]
8000852e:	0a 3e       	cp.w	lr,r5
80008530:	f9 bc 00 01 	moveq	r12,1
80008534:	ed f5 10 03 	ld.wne	r5,r6[0xc]
80008538:	eb fe 1a 02 	st.wne	r5[0x8],lr
8000853c:	fd f5 1a 03 	st.wne	lr[0xc],r5
80008540:	f2 0b 00 0e 	add	lr,r9,r11
80008544:	7c 1e       	ld.w	lr,lr[0x4]
80008546:	ed be 00 00 	bld	lr,0x0
8000854a:	c1 40       	breq	80008572 <_free_r+0xc2>
8000854c:	16 08       	add	r8,r11
8000854e:	58 0c       	cp.w	r12,0
80008550:	c0 d1       	brne	8000856a <_free_r+0xba>
80008552:	e0 6e 01 28 	mov	lr,296
80008556:	72 2b       	ld.w	r11,r9[0x8]
80008558:	2f 8e       	sub	lr,-8
8000855a:	1c 3b       	cp.w	r11,lr
8000855c:	c0 71       	brne	8000856a <_free_r+0xba>
8000855e:	97 36       	st.w	r11[0xc],r6
80008560:	97 26       	st.w	r11[0x8],r6
80008562:	8d 2b       	st.w	r6[0x8],r11
80008564:	8d 3b       	st.w	r6[0xc],r11
80008566:	30 1c       	mov	r12,1
80008568:	c0 58       	rjmp	80008572 <_free_r+0xc2>
8000856a:	72 2b       	ld.w	r11,r9[0x8]
8000856c:	72 39       	ld.w	r9,r9[0xc]
8000856e:	93 2b       	st.w	r9[0x8],r11
80008570:	97 39       	st.w	r11[0xc],r9
80008572:	10 99       	mov	r9,r8
80008574:	ec 08 09 08 	st.w	r6[r8],r8
80008578:	a1 a9       	sbr	r9,0x0
8000857a:	8d 19       	st.w	r6[0x4],r9
8000857c:	58 0c       	cp.w	r12,0
8000857e:	c5 a1       	brne	80008632 <_free_r+0x182>
80008580:	e0 48 01 ff 	cp.w	r8,511
80008584:	e0 8b 00 13 	brhi	800085aa <_free_r+0xfa>
80008588:	a3 98       	lsr	r8,0x3
8000858a:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000858e:	72 2b       	ld.w	r11,r9[0x8]
80008590:	8d 39       	st.w	r6[0xc],r9
80008592:	8d 2b       	st.w	r6[0x8],r11
80008594:	97 36       	st.w	r11[0xc],r6
80008596:	93 26       	st.w	r9[0x8],r6
80008598:	a3 48       	asr	r8,0x2
8000859a:	74 19       	ld.w	r9,r10[0x4]
8000859c:	30 1b       	mov	r11,1
8000859e:	f6 08 09 48 	lsl	r8,r11,r8
800085a2:	f3 e8 10 08 	or	r8,r9,r8
800085a6:	95 18       	st.w	r10[0x4],r8
800085a8:	c4 58       	rjmp	80008632 <_free_r+0x182>
800085aa:	f0 0b 16 09 	lsr	r11,r8,0x9
800085ae:	58 4b       	cp.w	r11,4
800085b0:	e0 8b 00 06 	brhi	800085bc <_free_r+0x10c>
800085b4:	f0 0b 16 06 	lsr	r11,r8,0x6
800085b8:	2c 8b       	sub	r11,-56
800085ba:	c2 08       	rjmp	800085fa <_free_r+0x14a>
800085bc:	59 4b       	cp.w	r11,20
800085be:	e0 8b 00 04 	brhi	800085c6 <_free_r+0x116>
800085c2:	2a 5b       	sub	r11,-91
800085c4:	c1 b8       	rjmp	800085fa <_free_r+0x14a>
800085c6:	e0 4b 00 54 	cp.w	r11,84
800085ca:	e0 8b 00 06 	brhi	800085d6 <_free_r+0x126>
800085ce:	f0 0b 16 0c 	lsr	r11,r8,0xc
800085d2:	29 2b       	sub	r11,-110
800085d4:	c1 38       	rjmp	800085fa <_free_r+0x14a>
800085d6:	e0 4b 01 54 	cp.w	r11,340
800085da:	e0 8b 00 06 	brhi	800085e6 <_free_r+0x136>
800085de:	f0 0b 16 0f 	lsr	r11,r8,0xf
800085e2:	28 9b       	sub	r11,-119
800085e4:	c0 b8       	rjmp	800085fa <_free_r+0x14a>
800085e6:	e0 4b 05 54 	cp.w	r11,1364
800085ea:	e0 88 00 05 	brls	800085f4 <_free_r+0x144>
800085ee:	37 eb       	mov	r11,126
800085f0:	c0 58       	rjmp	800085fa <_free_r+0x14a>
800085f2:	d7 03       	nop
800085f4:	f0 0b 16 12 	lsr	r11,r8,0x12
800085f8:	28 4b       	sub	r11,-124
800085fa:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
800085fe:	78 29       	ld.w	r9,r12[0x8]
80008600:	18 39       	cp.w	r9,r12
80008602:	c0 e1       	brne	8000861e <_free_r+0x16e>
80008604:	74 18       	ld.w	r8,r10[0x4]
80008606:	a3 4b       	asr	r11,0x2
80008608:	30 1c       	mov	r12,1
8000860a:	f8 0b 09 4b 	lsl	r11,r12,r11
8000860e:	f1 eb 10 0b 	or	r11,r8,r11
80008612:	12 98       	mov	r8,r9
80008614:	95 1b       	st.w	r10[0x4],r11
80008616:	c0 a8       	rjmp	8000862a <_free_r+0x17a>
80008618:	72 29       	ld.w	r9,r9[0x8]
8000861a:	18 39       	cp.w	r9,r12
8000861c:	c0 60       	breq	80008628 <_free_r+0x178>
8000861e:	72 1a       	ld.w	r10,r9[0x4]
80008620:	e0 1a ff fc 	andl	r10,0xfffc
80008624:	14 38       	cp.w	r8,r10
80008626:	cf 93       	brcs	80008618 <_free_r+0x168>
80008628:	72 38       	ld.w	r8,r9[0xc]
8000862a:	8d 38       	st.w	r6[0xc],r8
8000862c:	8d 29       	st.w	r6[0x8],r9
8000862e:	93 36       	st.w	r9[0xc],r6
80008630:	91 26       	st.w	r8[0x8],r6
80008632:	0e 9c       	mov	r12,r7
80008634:	e0 a0 04 27 	rcall	80008e82 <__malloc_unlock>
80008638:	d8 22       	popm	r4-r7,pc
8000863a:	d7 03       	nop

8000863c <__sfvwrite_r>:
8000863c:	d4 31       	pushm	r0-r7,lr
8000863e:	20 3d       	sub	sp,12
80008640:	14 94       	mov	r4,r10
80008642:	18 95       	mov	r5,r12
80008644:	16 97       	mov	r7,r11
80008646:	74 28       	ld.w	r8,r10[0x8]
80008648:	58 08       	cp.w	r8,0
8000864a:	e0 80 01 45 	breq	800088d4 <__sfvwrite_r+0x298>
8000864e:	96 68       	ld.sh	r8,r11[0xc]
80008650:	ed b8 00 03 	bld	r8,0x3
80008654:	c0 41       	brne	8000865c <__sfvwrite_r+0x20>
80008656:	76 48       	ld.w	r8,r11[0x10]
80008658:	58 08       	cp.w	r8,0
8000865a:	c0 c1       	brne	80008672 <__sfvwrite_r+0x36>
8000865c:	0e 9b       	mov	r11,r7
8000865e:	0a 9c       	mov	r12,r5
80008660:	fe b0 f6 ca 	rcall	800073f4 <__swsetup_r>
80008664:	c0 70       	breq	80008672 <__sfvwrite_r+0x36>
80008666:	8e 68       	ld.sh	r8,r7[0xc]
80008668:	a7 a8       	sbr	r8,0x6
8000866a:	ae 68       	st.h	r7[0xc],r8
8000866c:	30 98       	mov	r8,9
8000866e:	8b 38       	st.w	r5[0xc],r8
80008670:	c3 09       	rjmp	800088d0 <__sfvwrite_r+0x294>
80008672:	8e 63       	ld.sh	r3,r7[0xc]
80008674:	68 00       	ld.w	r0,r4[0x0]
80008676:	06 96       	mov	r6,r3
80008678:	e2 16 00 02 	andl	r6,0x2,COH
8000867c:	c2 10       	breq	800086be <__sfvwrite_r+0x82>
8000867e:	30 03       	mov	r3,0
80008680:	e0 62 04 00 	mov	r2,1024
80008684:	06 96       	mov	r6,r3
80008686:	c0 48       	rjmp	8000868e <__sfvwrite_r+0x52>
80008688:	60 03       	ld.w	r3,r0[0x0]
8000868a:	60 16       	ld.w	r6,r0[0x4]
8000868c:	2f 80       	sub	r0,-8
8000868e:	58 06       	cp.w	r6,0
80008690:	cf c0       	breq	80008688 <__sfvwrite_r+0x4c>
80008692:	e0 46 04 00 	cp.w	r6,1024
80008696:	ec 09 17 80 	movls	r9,r6
8000869a:	e4 09 17 b0 	movhi	r9,r2
8000869e:	06 9a       	mov	r10,r3
800086a0:	6e a8       	ld.w	r8,r7[0x28]
800086a2:	6e 8b       	ld.w	r11,r7[0x20]
800086a4:	0a 9c       	mov	r12,r5
800086a6:	5d 18       	icall	r8
800086a8:	18 16       	sub	r6,r12
800086aa:	58 0c       	cp.w	r12,0
800086ac:	e0 8a 01 0f 	brle	800088ca <__sfvwrite_r+0x28e>
800086b0:	68 28       	ld.w	r8,r4[0x8]
800086b2:	18 18       	sub	r8,r12
800086b4:	89 28       	st.w	r4[0x8],r8
800086b6:	e0 80 01 0f 	breq	800088d4 <__sfvwrite_r+0x298>
800086ba:	18 03       	add	r3,r12
800086bc:	ce 9b       	rjmp	8000868e <__sfvwrite_r+0x52>
800086be:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
800086c2:	c0 70       	breq	800086d0 <__sfvwrite_r+0x94>
800086c4:	50 06       	stdsp	sp[0x0],r6
800086c6:	0c 93       	mov	r3,r6
800086c8:	0c 91       	mov	r1,r6
800086ca:	50 15       	stdsp	sp[0x4],r5
800086cc:	08 92       	mov	r2,r4
800086ce:	c9 e8       	rjmp	8000880a <__sfvwrite_r+0x1ce>
800086d0:	06 96       	mov	r6,r3
800086d2:	08 91       	mov	r1,r4
800086d4:	c0 48       	rjmp	800086dc <__sfvwrite_r+0xa0>
800086d6:	60 03       	ld.w	r3,r0[0x0]
800086d8:	60 16       	ld.w	r6,r0[0x4]
800086da:	2f 80       	sub	r0,-8
800086dc:	58 06       	cp.w	r6,0
800086de:	cf c0       	breq	800086d6 <__sfvwrite_r+0x9a>
800086e0:	8e 68       	ld.sh	r8,r7[0xc]
800086e2:	6e 24       	ld.w	r4,r7[0x8]
800086e4:	10 99       	mov	r9,r8
800086e6:	e2 19 02 00 	andl	r9,0x200,COH
800086ea:	c5 50       	breq	80008794 <__sfvwrite_r+0x158>
800086ec:	08 36       	cp.w	r6,r4
800086ee:	c4 33       	brcs	80008774 <__sfvwrite_r+0x138>
800086f0:	10 99       	mov	r9,r8
800086f2:	e2 19 04 80 	andl	r9,0x480,COH
800086f6:	c3 f0       	breq	80008774 <__sfvwrite_r+0x138>
800086f8:	6e 4b       	ld.w	r11,r7[0x10]
800086fa:	6e 09       	ld.w	r9,r7[0x0]
800086fc:	16 19       	sub	r9,r11
800086fe:	50 09       	stdsp	sp[0x0],r9
80008700:	6e 59       	ld.w	r9,r7[0x14]
80008702:	10 9c       	mov	r12,r8
80008704:	f2 09 00 1a 	add	r10,r9,r9<<0x1
80008708:	30 28       	mov	r8,2
8000870a:	f4 08 0c 08 	divs	r8,r10,r8
8000870e:	fa e9 00 04 	st.d	sp[4],r8
80008712:	10 94       	mov	r4,r8
80008714:	40 09       	lddsp	r9,sp[0x0]
80008716:	e2 1c 04 00 	andl	r12,0x400,COH
8000871a:	2f f9       	sub	r9,-1
8000871c:	0c 09       	add	r9,r6
8000871e:	12 38       	cp.w	r8,r9
80008720:	f2 04 17 30 	movlo	r4,r9
80008724:	58 0c       	cp.w	r12,0
80008726:	c1 00       	breq	80008746 <__sfvwrite_r+0x10a>
80008728:	08 9b       	mov	r11,r4
8000872a:	0a 9c       	mov	r12,r5
8000872c:	c6 8d       	rcall	800089fc <_malloc_r>
8000872e:	18 92       	mov	r2,r12
80008730:	c1 40       	breq	80008758 <__sfvwrite_r+0x11c>
80008732:	40 0a       	lddsp	r10,sp[0x0]
80008734:	6e 4b       	ld.w	r11,r7[0x10]
80008736:	fe b0 e4 78 	rcall	80005026 <memcpy>
8000873a:	8e 68       	ld.sh	r8,r7[0xc]
8000873c:	e0 18 fb 7f 	andl	r8,0xfb7f
80008740:	a7 b8       	sbr	r8,0x7
80008742:	ae 68       	st.h	r7[0xc],r8
80008744:	c0 d8       	rjmp	8000875e <__sfvwrite_r+0x122>
80008746:	08 9a       	mov	r10,r4
80008748:	0a 9c       	mov	r12,r5
8000874a:	e0 a0 06 87 	rcall	80009458 <_realloc_r>
8000874e:	18 92       	mov	r2,r12
80008750:	c0 71       	brne	8000875e <__sfvwrite_r+0x122>
80008752:	6e 4b       	ld.w	r11,r7[0x10]
80008754:	0a 9c       	mov	r12,r5
80008756:	ca de       	rcall	800084b0 <_free_r>
80008758:	30 c8       	mov	r8,12
8000875a:	8b 38       	st.w	r5[0xc],r8
8000875c:	cb 78       	rjmp	800088ca <__sfvwrite_r+0x28e>
8000875e:	40 0a       	lddsp	r10,sp[0x0]
80008760:	40 09       	lddsp	r9,sp[0x0]
80008762:	e8 0a 01 0a 	sub	r10,r4,r10
80008766:	e4 09 00 08 	add	r8,r2,r9
8000876a:	8f 54       	st.w	r7[0x14],r4
8000876c:	8f 2a       	st.w	r7[0x8],r10
8000876e:	8f 08       	st.w	r7[0x0],r8
80008770:	8f 42       	st.w	r7[0x10],r2
80008772:	0c 94       	mov	r4,r6
80008774:	08 36       	cp.w	r6,r4
80008776:	ec 04 17 30 	movlo	r4,r6
8000877a:	06 9b       	mov	r11,r3
8000877c:	08 9a       	mov	r10,r4
8000877e:	6e 0c       	ld.w	r12,r7[0x0]
80008780:	e0 a0 03 61 	rcall	80008e42 <memmove>
80008784:	6e 08       	ld.w	r8,r7[0x0]
80008786:	08 08       	add	r8,r4
80008788:	8f 08       	st.w	r7[0x0],r8
8000878a:	6e 28       	ld.w	r8,r7[0x8]
8000878c:	08 18       	sub	r8,r4
8000878e:	0c 94       	mov	r4,r6
80008790:	8f 28       	st.w	r7[0x8],r8
80008792:	c3 08       	rjmp	800087f2 <__sfvwrite_r+0x1b6>
80008794:	08 36       	cp.w	r6,r4
80008796:	5f ba       	srhi	r10
80008798:	6e 0c       	ld.w	r12,r7[0x0]
8000879a:	6e 48       	ld.w	r8,r7[0x10]
8000879c:	10 3c       	cp.w	r12,r8
8000879e:	5f b8       	srhi	r8
800087a0:	f5 e8 00 08 	and	r8,r10,r8
800087a4:	f2 08 18 00 	cp.b	r8,r9
800087a8:	c0 e0       	breq	800087c4 <__sfvwrite_r+0x188>
800087aa:	06 9b       	mov	r11,r3
800087ac:	08 9a       	mov	r10,r4
800087ae:	e0 a0 03 4a 	rcall	80008e42 <memmove>
800087b2:	6e 08       	ld.w	r8,r7[0x0]
800087b4:	08 08       	add	r8,r4
800087b6:	0e 9b       	mov	r11,r7
800087b8:	8f 08       	st.w	r7[0x0],r8
800087ba:	0a 9c       	mov	r12,r5
800087bc:	fe b0 fd 08 	rcall	800081cc <_fflush_r>
800087c0:	c1 90       	breq	800087f2 <__sfvwrite_r+0x1b6>
800087c2:	c8 48       	rjmp	800088ca <__sfvwrite_r+0x28e>
800087c4:	6e 59       	ld.w	r9,r7[0x14]
800087c6:	12 36       	cp.w	r6,r9
800087c8:	c0 a3       	brcs	800087dc <__sfvwrite_r+0x1a0>
800087ca:	6e a8       	ld.w	r8,r7[0x28]
800087cc:	06 9a       	mov	r10,r3
800087ce:	6e 8b       	ld.w	r11,r7[0x20]
800087d0:	0a 9c       	mov	r12,r5
800087d2:	5d 18       	icall	r8
800087d4:	18 94       	mov	r4,r12
800087d6:	e0 89 00 0e 	brgt	800087f2 <__sfvwrite_r+0x1b6>
800087da:	c7 88       	rjmp	800088ca <__sfvwrite_r+0x28e>
800087dc:	0c 9a       	mov	r10,r6
800087de:	06 9b       	mov	r11,r3
800087e0:	e0 a0 03 31 	rcall	80008e42 <memmove>
800087e4:	6e 08       	ld.w	r8,r7[0x0]
800087e6:	0c 08       	add	r8,r6
800087e8:	0c 94       	mov	r4,r6
800087ea:	8f 08       	st.w	r7[0x0],r8
800087ec:	6e 28       	ld.w	r8,r7[0x8]
800087ee:	0c 18       	sub	r8,r6
800087f0:	8f 28       	st.w	r7[0x8],r8
800087f2:	62 28       	ld.w	r8,r1[0x8]
800087f4:	08 18       	sub	r8,r4
800087f6:	83 28       	st.w	r1[0x8],r8
800087f8:	c6 e0       	breq	800088d4 <__sfvwrite_r+0x298>
800087fa:	08 16       	sub	r6,r4
800087fc:	08 03       	add	r3,r4
800087fe:	c6 fb       	rjmp	800086dc <__sfvwrite_r+0xa0>
80008800:	60 03       	ld.w	r3,r0[0x0]
80008802:	60 11       	ld.w	r1,r0[0x4]
80008804:	30 08       	mov	r8,0
80008806:	2f 80       	sub	r0,-8
80008808:	50 08       	stdsp	sp[0x0],r8
8000880a:	58 01       	cp.w	r1,0
8000880c:	cf a0       	breq	80008800 <__sfvwrite_r+0x1c4>
8000880e:	40 0a       	lddsp	r10,sp[0x0]
80008810:	58 0a       	cp.w	r10,0
80008812:	c1 51       	brne	8000883c <__sfvwrite_r+0x200>
80008814:	e2 c6 ff ff 	sub	r6,r1,-1
80008818:	02 9a       	mov	r10,r1
8000881a:	30 ab       	mov	r11,10
8000881c:	06 9c       	mov	r12,r3
8000881e:	e0 a0 03 07 	rcall	80008e2c <memchr>
80008822:	f8 c8 ff ff 	sub	r8,r12,-1
80008826:	58 0c       	cp.w	r12,0
80008828:	f1 d3 e1 16 	subne	r6,r8,r3
8000882c:	f9 b9 01 01 	movne	r9,1
80008830:	fb f9 1a 00 	st.wne	sp[0x0],r9
80008834:	f9 b8 00 01 	moveq	r8,1
80008838:	fb f8 0a 00 	st.weq	sp[0x0],r8
8000883c:	02 36       	cp.w	r6,r1
8000883e:	ec 04 17 80 	movls	r4,r6
80008842:	e2 04 17 b0 	movhi	r4,r1
80008846:	6e 59       	ld.w	r9,r7[0x14]
80008848:	6e 25       	ld.w	r5,r7[0x8]
8000884a:	f2 05 00 05 	add	r5,r9,r5
8000884e:	0a 34       	cp.w	r4,r5
80008850:	5f 9a       	srgt	r10
80008852:	6e 0c       	ld.w	r12,r7[0x0]
80008854:	6e 48       	ld.w	r8,r7[0x10]
80008856:	10 3c       	cp.w	r12,r8
80008858:	5f b8       	srhi	r8
8000885a:	f5 e8 00 08 	and	r8,r10,r8
8000885e:	30 0a       	mov	r10,0
80008860:	f4 08 18 00 	cp.b	r8,r10
80008864:	c0 e0       	breq	80008880 <__sfvwrite_r+0x244>
80008866:	06 9b       	mov	r11,r3
80008868:	0a 9a       	mov	r10,r5
8000886a:	e0 a0 02 ec 	rcall	80008e42 <memmove>
8000886e:	6e 08       	ld.w	r8,r7[0x0]
80008870:	0a 08       	add	r8,r5
80008872:	0e 9b       	mov	r11,r7
80008874:	8f 08       	st.w	r7[0x0],r8
80008876:	40 1c       	lddsp	r12,sp[0x4]
80008878:	fe b0 fc aa 	rcall	800081cc <_fflush_r>
8000887c:	c1 80       	breq	800088ac <__sfvwrite_r+0x270>
8000887e:	c2 68       	rjmp	800088ca <__sfvwrite_r+0x28e>
80008880:	12 34       	cp.w	r4,r9
80008882:	c0 a5       	brlt	80008896 <__sfvwrite_r+0x25a>
80008884:	6e a8       	ld.w	r8,r7[0x28]
80008886:	06 9a       	mov	r10,r3
80008888:	6e 8b       	ld.w	r11,r7[0x20]
8000888a:	40 1c       	lddsp	r12,sp[0x4]
8000888c:	5d 18       	icall	r8
8000888e:	18 95       	mov	r5,r12
80008890:	e0 89 00 0e 	brgt	800088ac <__sfvwrite_r+0x270>
80008894:	c1 b8       	rjmp	800088ca <__sfvwrite_r+0x28e>
80008896:	08 9a       	mov	r10,r4
80008898:	06 9b       	mov	r11,r3
8000889a:	e0 a0 02 d4 	rcall	80008e42 <memmove>
8000889e:	6e 08       	ld.w	r8,r7[0x0]
800088a0:	08 08       	add	r8,r4
800088a2:	08 95       	mov	r5,r4
800088a4:	8f 08       	st.w	r7[0x0],r8
800088a6:	6e 28       	ld.w	r8,r7[0x8]
800088a8:	08 18       	sub	r8,r4
800088aa:	8f 28       	st.w	r7[0x8],r8
800088ac:	0a 16       	sub	r6,r5
800088ae:	c0 71       	brne	800088bc <__sfvwrite_r+0x280>
800088b0:	0e 9b       	mov	r11,r7
800088b2:	40 1c       	lddsp	r12,sp[0x4]
800088b4:	fe b0 fc 8c 	rcall	800081cc <_fflush_r>
800088b8:	c0 91       	brne	800088ca <__sfvwrite_r+0x28e>
800088ba:	50 06       	stdsp	sp[0x0],r6
800088bc:	64 28       	ld.w	r8,r2[0x8]
800088be:	0a 18       	sub	r8,r5
800088c0:	85 28       	st.w	r2[0x8],r8
800088c2:	c0 90       	breq	800088d4 <__sfvwrite_r+0x298>
800088c4:	0a 11       	sub	r1,r5
800088c6:	0a 03       	add	r3,r5
800088c8:	ca 1b       	rjmp	8000880a <__sfvwrite_r+0x1ce>
800088ca:	8e 68       	ld.sh	r8,r7[0xc]
800088cc:	a7 a8       	sbr	r8,0x6
800088ce:	ae 68       	st.h	r7[0xc],r8
800088d0:	3f fc       	mov	r12,-1
800088d2:	c0 28       	rjmp	800088d6 <__sfvwrite_r+0x29a>
800088d4:	30 0c       	mov	r12,0
800088d6:	2f dd       	sub	sp,-12
800088d8:	d8 32       	popm	r0-r7,pc
800088da:	d7 03       	nop

800088dc <_fwalk>:
800088dc:	d4 31       	pushm	r0-r7,lr
800088de:	30 05       	mov	r5,0
800088e0:	16 91       	mov	r1,r11
800088e2:	f8 c7 ff 28 	sub	r7,r12,-216
800088e6:	0a 92       	mov	r2,r5
800088e8:	fe b0 fc f8 	rcall	800082d8 <__sfp_lock_acquire>
800088ec:	3f f3       	mov	r3,-1
800088ee:	c1 68       	rjmp	8000891a <_fwalk+0x3e>
800088f0:	6e 26       	ld.w	r6,r7[0x8]
800088f2:	6e 14       	ld.w	r4,r7[0x4]
800088f4:	2f 46       	sub	r6,-12
800088f6:	c0 c8       	rjmp	8000890e <_fwalk+0x32>
800088f8:	8c 08       	ld.sh	r8,r6[0x0]
800088fa:	e4 08 19 00 	cp.h	r8,r2
800088fe:	c0 70       	breq	8000890c <_fwalk+0x30>
80008900:	8c 18       	ld.sh	r8,r6[0x2]
80008902:	e6 08 19 00 	cp.h	r8,r3
80008906:	c0 30       	breq	8000890c <_fwalk+0x30>
80008908:	5d 11       	icall	r1
8000890a:	18 45       	or	r5,r12
8000890c:	2a 46       	sub	r6,-92
8000890e:	20 14       	sub	r4,1
80008910:	ec cc 00 0c 	sub	r12,r6,12
80008914:	58 04       	cp.w	r4,0
80008916:	cf 14       	brge	800088f8 <_fwalk+0x1c>
80008918:	6e 07       	ld.w	r7,r7[0x0]
8000891a:	58 07       	cp.w	r7,0
8000891c:	ce a1       	brne	800088f0 <_fwalk+0x14>
8000891e:	fe b0 fc de 	rcall	800082da <__sfp_lock_release>
80008922:	0a 9c       	mov	r12,r5
80008924:	d8 32       	popm	r0-r7,pc
80008926:	d7 03       	nop

80008928 <_localeconv_r>:
80008928:	fe cc d3 90 	sub	r12,pc,-11376
8000892c:	5e fc       	retal	r12
8000892e:	d7 03       	nop

80008930 <__smakebuf_r>:
80008930:	d4 21       	pushm	r4-r7,lr
80008932:	20 fd       	sub	sp,60
80008934:	96 68       	ld.sh	r8,r11[0xc]
80008936:	16 97       	mov	r7,r11
80008938:	18 96       	mov	r6,r12
8000893a:	e2 18 00 02 	andl	r8,0x2,COH
8000893e:	c3 c1       	brne	800089b6 <__smakebuf_r+0x86>
80008940:	96 7b       	ld.sh	r11,r11[0xe]
80008942:	f0 0b 19 00 	cp.h	r11,r8
80008946:	c0 55       	brlt	80008950 <__smakebuf_r+0x20>
80008948:	1a 9a       	mov	r10,sp
8000894a:	e0 a0 08 95 	rcall	80009a74 <_fstat_r>
8000894e:	c0 f4       	brge	8000896c <__smakebuf_r+0x3c>
80008950:	8e 65       	ld.sh	r5,r7[0xc]
80008952:	0a 98       	mov	r8,r5
80008954:	ab b8       	sbr	r8,0xb
80008956:	e2 15 00 80 	andl	r5,0x80,COH
8000895a:	ae 68       	st.h	r7[0xc],r8
8000895c:	30 04       	mov	r4,0
8000895e:	e0 68 04 00 	mov	r8,1024
80008962:	f9 b5 01 40 	movne	r5,64
80008966:	f0 05 17 00 	moveq	r5,r8
8000896a:	c1 c8       	rjmp	800089a2 <__smakebuf_r+0x72>
8000896c:	40 18       	lddsp	r8,sp[0x4]
8000896e:	e2 18 f0 00 	andl	r8,0xf000,COH
80008972:	e0 48 20 00 	cp.w	r8,8192
80008976:	5f 04       	sreq	r4
80008978:	e0 48 80 00 	cp.w	r8,32768
8000897c:	c0 e1       	brne	80008998 <__smakebuf_r+0x68>
8000897e:	6e b9       	ld.w	r9,r7[0x2c]
80008980:	fe c8 f1 f8 	sub	r8,pc,-3592
80008984:	10 39       	cp.w	r9,r8
80008986:	c0 91       	brne	80008998 <__smakebuf_r+0x68>
80008988:	8e 68       	ld.sh	r8,r7[0xc]
8000898a:	e0 65 04 00 	mov	r5,1024
8000898e:	ab a8       	sbr	r8,0xa
80008990:	ef 45 00 50 	st.w	r7[80],r5
80008994:	ae 68       	st.h	r7[0xc],r8
80008996:	c0 68       	rjmp	800089a2 <__smakebuf_r+0x72>
80008998:	8e 68       	ld.sh	r8,r7[0xc]
8000899a:	e0 65 04 00 	mov	r5,1024
8000899e:	ab b8       	sbr	r8,0xb
800089a0:	ae 68       	st.h	r7[0xc],r8
800089a2:	0a 9b       	mov	r11,r5
800089a4:	0c 9c       	mov	r12,r6
800089a6:	c2 bc       	rcall	800089fc <_malloc_r>
800089a8:	8e 68       	ld.sh	r8,r7[0xc]
800089aa:	c0 d1       	brne	800089c4 <__smakebuf_r+0x94>
800089ac:	ed b8 00 09 	bld	r8,0x9
800089b0:	c1 b0       	breq	800089e6 <__smakebuf_r+0xb6>
800089b2:	a1 b8       	sbr	r8,0x1
800089b4:	ae 68       	st.h	r7[0xc],r8
800089b6:	ee c8 ff b9 	sub	r8,r7,-71
800089ba:	8f 48       	st.w	r7[0x10],r8
800089bc:	8f 08       	st.w	r7[0x0],r8
800089be:	30 18       	mov	r8,1
800089c0:	8f 58       	st.w	r7[0x14],r8
800089c2:	c1 28       	rjmp	800089e6 <__smakebuf_r+0xb6>
800089c4:	a7 b8       	sbr	r8,0x7
800089c6:	8f 4c       	st.w	r7[0x10],r12
800089c8:	ae 68       	st.h	r7[0xc],r8
800089ca:	8f 55       	st.w	r7[0x14],r5
800089cc:	fe c8 06 f0 	sub	r8,pc,1776
800089d0:	8f 0c       	st.w	r7[0x0],r12
800089d2:	8d a8       	st.w	r6[0x28],r8
800089d4:	58 04       	cp.w	r4,0
800089d6:	c0 80       	breq	800089e6 <__smakebuf_r+0xb6>
800089d8:	8e 7c       	ld.sh	r12,r7[0xe]
800089da:	e0 a0 07 3f 	rcall	80009858 <isatty>
800089de:	c0 40       	breq	800089e6 <__smakebuf_r+0xb6>
800089e0:	8e 68       	ld.sh	r8,r7[0xc]
800089e2:	a1 a8       	sbr	r8,0x0
800089e4:	ae 68       	st.h	r7[0xc],r8
800089e6:	2f 1d       	sub	sp,-60
800089e8:	d8 22       	popm	r4-r7,pc
800089ea:	d7 03       	nop

800089ec <malloc>:
800089ec:	d4 01       	pushm	lr
800089ee:	e0 68 01 24 	mov	r8,292
800089f2:	18 9b       	mov	r11,r12
800089f4:	70 0c       	ld.w	r12,r8[0x0]
800089f6:	c0 3c       	rcall	800089fc <_malloc_r>
800089f8:	d8 02       	popm	pc
800089fa:	d7 03       	nop

800089fc <_malloc_r>:
800089fc:	d4 31       	pushm	r0-r7,lr
800089fe:	f6 c8 ff f5 	sub	r8,r11,-11
80008a02:	18 95       	mov	r5,r12
80008a04:	10 97       	mov	r7,r8
80008a06:	e0 17 ff f8 	andl	r7,0xfff8
80008a0a:	59 68       	cp.w	r8,22
80008a0c:	f9 b7 08 10 	movls	r7,16
80008a10:	16 37       	cp.w	r7,r11
80008a12:	5f 38       	srlo	r8
80008a14:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
80008a18:	c0 50       	breq	80008a22 <_malloc_r+0x26>
80008a1a:	30 c8       	mov	r8,12
80008a1c:	99 38       	st.w	r12[0xc],r8
80008a1e:	e0 8f 01 f7 	bral	80008e0c <_malloc_r+0x410>
80008a22:	e0 a0 02 2f 	rcall	80008e80 <__malloc_lock>
80008a26:	e0 47 01 f7 	cp.w	r7,503
80008a2a:	e0 8b 00 1d 	brhi	80008a64 <_malloc_r+0x68>
80008a2e:	ee 03 16 03 	lsr	r3,r7,0x3
80008a32:	e0 68 01 28 	mov	r8,296
80008a36:	f0 03 00 38 	add	r8,r8,r3<<0x3
80008a3a:	70 36       	ld.w	r6,r8[0xc]
80008a3c:	10 36       	cp.w	r6,r8
80008a3e:	c0 61       	brne	80008a4a <_malloc_r+0x4e>
80008a40:	ec c8 ff f8 	sub	r8,r6,-8
80008a44:	70 36       	ld.w	r6,r8[0xc]
80008a46:	10 36       	cp.w	r6,r8
80008a48:	c0 c0       	breq	80008a60 <_malloc_r+0x64>
80008a4a:	6c 18       	ld.w	r8,r6[0x4]
80008a4c:	e0 18 ff fc 	andl	r8,0xfffc
80008a50:	6c 3a       	ld.w	r10,r6[0xc]
80008a52:	ec 08 00 09 	add	r9,r6,r8
80008a56:	0a 9c       	mov	r12,r5
80008a58:	6c 28       	ld.w	r8,r6[0x8]
80008a5a:	95 28       	st.w	r10[0x8],r8
80008a5c:	91 3a       	st.w	r8[0xc],r10
80008a5e:	c4 78       	rjmp	80008aec <_malloc_r+0xf0>
80008a60:	2f e3       	sub	r3,-2
80008a62:	c4 d8       	rjmp	80008afc <_malloc_r+0x100>
80008a64:	ee 03 16 09 	lsr	r3,r7,0x9
80008a68:	c0 41       	brne	80008a70 <_malloc_r+0x74>
80008a6a:	ee 03 16 03 	lsr	r3,r7,0x3
80008a6e:	c2 68       	rjmp	80008aba <_malloc_r+0xbe>
80008a70:	58 43       	cp.w	r3,4
80008a72:	e0 8b 00 06 	brhi	80008a7e <_malloc_r+0x82>
80008a76:	ee 03 16 06 	lsr	r3,r7,0x6
80008a7a:	2c 83       	sub	r3,-56
80008a7c:	c1 f8       	rjmp	80008aba <_malloc_r+0xbe>
80008a7e:	59 43       	cp.w	r3,20
80008a80:	e0 8b 00 04 	brhi	80008a88 <_malloc_r+0x8c>
80008a84:	2a 53       	sub	r3,-91
80008a86:	c1 a8       	rjmp	80008aba <_malloc_r+0xbe>
80008a88:	e0 43 00 54 	cp.w	r3,84
80008a8c:	e0 8b 00 06 	brhi	80008a98 <_malloc_r+0x9c>
80008a90:	ee 03 16 0c 	lsr	r3,r7,0xc
80008a94:	29 23       	sub	r3,-110
80008a96:	c1 28       	rjmp	80008aba <_malloc_r+0xbe>
80008a98:	e0 43 01 54 	cp.w	r3,340
80008a9c:	e0 8b 00 06 	brhi	80008aa8 <_malloc_r+0xac>
80008aa0:	ee 03 16 0f 	lsr	r3,r7,0xf
80008aa4:	28 93       	sub	r3,-119
80008aa6:	c0 a8       	rjmp	80008aba <_malloc_r+0xbe>
80008aa8:	e0 43 05 54 	cp.w	r3,1364
80008aac:	e0 88 00 04 	brls	80008ab4 <_malloc_r+0xb8>
80008ab0:	37 e3       	mov	r3,126
80008ab2:	c0 48       	rjmp	80008aba <_malloc_r+0xbe>
80008ab4:	ee 03 16 12 	lsr	r3,r7,0x12
80008ab8:	28 43       	sub	r3,-124
80008aba:	e0 6a 01 28 	mov	r10,296
80008abe:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80008ac2:	74 36       	ld.w	r6,r10[0xc]
80008ac4:	c1 98       	rjmp	80008af6 <_malloc_r+0xfa>
80008ac6:	6c 19       	ld.w	r9,r6[0x4]
80008ac8:	e0 19 ff fc 	andl	r9,0xfffc
80008acc:	f2 07 01 0b 	sub	r11,r9,r7
80008ad0:	58 fb       	cp.w	r11,15
80008ad2:	e0 8a 00 04 	brle	80008ada <_malloc_r+0xde>
80008ad6:	20 13       	sub	r3,1
80008ad8:	c1 18       	rjmp	80008afa <_malloc_r+0xfe>
80008ada:	6c 38       	ld.w	r8,r6[0xc]
80008adc:	58 0b       	cp.w	r11,0
80008ade:	c0 b5       	brlt	80008af4 <_malloc_r+0xf8>
80008ae0:	6c 2a       	ld.w	r10,r6[0x8]
80008ae2:	ec 09 00 09 	add	r9,r6,r9
80008ae6:	0a 9c       	mov	r12,r5
80008ae8:	91 2a       	st.w	r8[0x8],r10
80008aea:	95 38       	st.w	r10[0xc],r8
80008aec:	72 18       	ld.w	r8,r9[0x4]
80008aee:	a1 a8       	sbr	r8,0x0
80008af0:	93 18       	st.w	r9[0x4],r8
80008af2:	cb c8       	rjmp	80008c6a <_malloc_r+0x26e>
80008af4:	10 96       	mov	r6,r8
80008af6:	14 36       	cp.w	r6,r10
80008af8:	ce 71       	brne	80008ac6 <_malloc_r+0xca>
80008afa:	2f f3       	sub	r3,-1
80008afc:	e0 6a 01 28 	mov	r10,296
80008b00:	f4 cc ff f8 	sub	r12,r10,-8
80008b04:	78 26       	ld.w	r6,r12[0x8]
80008b06:	18 36       	cp.w	r6,r12
80008b08:	c6 c0       	breq	80008be0 <_malloc_r+0x1e4>
80008b0a:	6c 19       	ld.w	r9,r6[0x4]
80008b0c:	e0 19 ff fc 	andl	r9,0xfffc
80008b10:	f2 07 01 08 	sub	r8,r9,r7
80008b14:	58 f8       	cp.w	r8,15
80008b16:	e0 89 00 8f 	brgt	80008c34 <_malloc_r+0x238>
80008b1a:	99 3c       	st.w	r12[0xc],r12
80008b1c:	99 2c       	st.w	r12[0x8],r12
80008b1e:	58 08       	cp.w	r8,0
80008b20:	c0 55       	brlt	80008b2a <_malloc_r+0x12e>
80008b22:	ec 09 00 09 	add	r9,r6,r9
80008b26:	0a 9c       	mov	r12,r5
80008b28:	ce 2b       	rjmp	80008aec <_malloc_r+0xf0>
80008b2a:	e0 49 01 ff 	cp.w	r9,511
80008b2e:	e0 8b 00 13 	brhi	80008b54 <_malloc_r+0x158>
80008b32:	a3 99       	lsr	r9,0x3
80008b34:	f4 09 00 38 	add	r8,r10,r9<<0x3
80008b38:	70 2b       	ld.w	r11,r8[0x8]
80008b3a:	8d 38       	st.w	r6[0xc],r8
80008b3c:	8d 2b       	st.w	r6[0x8],r11
80008b3e:	97 36       	st.w	r11[0xc],r6
80008b40:	91 26       	st.w	r8[0x8],r6
80008b42:	a3 49       	asr	r9,0x2
80008b44:	74 18       	ld.w	r8,r10[0x4]
80008b46:	30 1b       	mov	r11,1
80008b48:	f6 09 09 49 	lsl	r9,r11,r9
80008b4c:	f1 e9 10 09 	or	r9,r8,r9
80008b50:	95 19       	st.w	r10[0x4],r9
80008b52:	c4 78       	rjmp	80008be0 <_malloc_r+0x1e4>
80008b54:	f2 0a 16 09 	lsr	r10,r9,0x9
80008b58:	58 4a       	cp.w	r10,4
80008b5a:	e0 8b 00 07 	brhi	80008b68 <_malloc_r+0x16c>
80008b5e:	f2 0a 16 06 	lsr	r10,r9,0x6
80008b62:	2c 8a       	sub	r10,-56
80008b64:	c2 08       	rjmp	80008ba4 <_malloc_r+0x1a8>
80008b66:	d7 03       	nop
80008b68:	59 4a       	cp.w	r10,20
80008b6a:	e0 8b 00 04 	brhi	80008b72 <_malloc_r+0x176>
80008b6e:	2a 5a       	sub	r10,-91
80008b70:	c1 a8       	rjmp	80008ba4 <_malloc_r+0x1a8>
80008b72:	e0 4a 00 54 	cp.w	r10,84
80008b76:	e0 8b 00 06 	brhi	80008b82 <_malloc_r+0x186>
80008b7a:	f2 0a 16 0c 	lsr	r10,r9,0xc
80008b7e:	29 2a       	sub	r10,-110
80008b80:	c1 28       	rjmp	80008ba4 <_malloc_r+0x1a8>
80008b82:	e0 4a 01 54 	cp.w	r10,340
80008b86:	e0 8b 00 06 	brhi	80008b92 <_malloc_r+0x196>
80008b8a:	f2 0a 16 0f 	lsr	r10,r9,0xf
80008b8e:	28 9a       	sub	r10,-119
80008b90:	c0 a8       	rjmp	80008ba4 <_malloc_r+0x1a8>
80008b92:	e0 4a 05 54 	cp.w	r10,1364
80008b96:	e0 88 00 04 	brls	80008b9e <_malloc_r+0x1a2>
80008b9a:	37 ea       	mov	r10,126
80008b9c:	c0 48       	rjmp	80008ba4 <_malloc_r+0x1a8>
80008b9e:	f2 0a 16 12 	lsr	r10,r9,0x12
80008ba2:	28 4a       	sub	r10,-124
80008ba4:	e0 6b 01 28 	mov	r11,296
80008ba8:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80008bac:	68 28       	ld.w	r8,r4[0x8]
80008bae:	08 38       	cp.w	r8,r4
80008bb0:	c0 e1       	brne	80008bcc <_malloc_r+0x1d0>
80008bb2:	76 19       	ld.w	r9,r11[0x4]
80008bb4:	a3 4a       	asr	r10,0x2
80008bb6:	30 1e       	mov	lr,1
80008bb8:	fc 0a 09 4a 	lsl	r10,lr,r10
80008bbc:	f3 ea 10 0a 	or	r10,r9,r10
80008bc0:	10 99       	mov	r9,r8
80008bc2:	97 1a       	st.w	r11[0x4],r10
80008bc4:	c0 a8       	rjmp	80008bd8 <_malloc_r+0x1dc>
80008bc6:	70 28       	ld.w	r8,r8[0x8]
80008bc8:	08 38       	cp.w	r8,r4
80008bca:	c0 60       	breq	80008bd6 <_malloc_r+0x1da>
80008bcc:	70 1a       	ld.w	r10,r8[0x4]
80008bce:	e0 1a ff fc 	andl	r10,0xfffc
80008bd2:	14 39       	cp.w	r9,r10
80008bd4:	cf 93       	brcs	80008bc6 <_malloc_r+0x1ca>
80008bd6:	70 39       	ld.w	r9,r8[0xc]
80008bd8:	8d 39       	st.w	r6[0xc],r9
80008bda:	8d 28       	st.w	r6[0x8],r8
80008bdc:	91 36       	st.w	r8[0xc],r6
80008bde:	93 26       	st.w	r9[0x8],r6
80008be0:	e6 08 14 02 	asr	r8,r3,0x2
80008be4:	30 1b       	mov	r11,1
80008be6:	e0 64 01 28 	mov	r4,296
80008bea:	f6 08 09 4b 	lsl	r11,r11,r8
80008bee:	68 18       	ld.w	r8,r4[0x4]
80008bf0:	10 3b       	cp.w	r11,r8
80008bf2:	e0 8b 00 69 	brhi	80008cc4 <_malloc_r+0x2c8>
80008bf6:	f7 e8 00 09 	and	r9,r11,r8
80008bfa:	c0 b1       	brne	80008c10 <_malloc_r+0x214>
80008bfc:	e0 13 ff fc 	andl	r3,0xfffc
80008c00:	a1 7b       	lsl	r11,0x1
80008c02:	2f c3       	sub	r3,-4
80008c04:	c0 38       	rjmp	80008c0a <_malloc_r+0x20e>
80008c06:	2f c3       	sub	r3,-4
80008c08:	a1 7b       	lsl	r11,0x1
80008c0a:	f7 e8 00 09 	and	r9,r11,r8
80008c0e:	cf c0       	breq	80008c06 <_malloc_r+0x20a>
80008c10:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80008c14:	06 92       	mov	r2,r3
80008c16:	1c 91       	mov	r1,lr
80008c18:	62 36       	ld.w	r6,r1[0xc]
80008c1a:	c2 d8       	rjmp	80008c74 <_malloc_r+0x278>
80008c1c:	6c 1a       	ld.w	r10,r6[0x4]
80008c1e:	e0 1a ff fc 	andl	r10,0xfffc
80008c22:	f4 07 01 08 	sub	r8,r10,r7
80008c26:	58 f8       	cp.w	r8,15
80008c28:	e0 8a 00 15 	brle	80008c52 <_malloc_r+0x256>
80008c2c:	6c 3a       	ld.w	r10,r6[0xc]
80008c2e:	6c 29       	ld.w	r9,r6[0x8]
80008c30:	95 29       	st.w	r10[0x8],r9
80008c32:	93 3a       	st.w	r9[0xc],r10
80008c34:	0e 99       	mov	r9,r7
80008c36:	ec 07 00 07 	add	r7,r6,r7
80008c3a:	a1 a9       	sbr	r9,0x0
80008c3c:	99 37       	st.w	r12[0xc],r7
80008c3e:	99 27       	st.w	r12[0x8],r7
80008c40:	8d 19       	st.w	r6[0x4],r9
80008c42:	ee 08 09 08 	st.w	r7[r8],r8
80008c46:	8f 2c       	st.w	r7[0x8],r12
80008c48:	8f 3c       	st.w	r7[0xc],r12
80008c4a:	a1 a8       	sbr	r8,0x0
80008c4c:	0a 9c       	mov	r12,r5
80008c4e:	8f 18       	st.w	r7[0x4],r8
80008c50:	c0 d8       	rjmp	80008c6a <_malloc_r+0x26e>
80008c52:	6c 39       	ld.w	r9,r6[0xc]
80008c54:	58 08       	cp.w	r8,0
80008c56:	c0 e5       	brlt	80008c72 <_malloc_r+0x276>
80008c58:	ec 0a 00 0a 	add	r10,r6,r10
80008c5c:	74 18       	ld.w	r8,r10[0x4]
80008c5e:	a1 a8       	sbr	r8,0x0
80008c60:	0a 9c       	mov	r12,r5
80008c62:	95 18       	st.w	r10[0x4],r8
80008c64:	6c 28       	ld.w	r8,r6[0x8]
80008c66:	93 28       	st.w	r9[0x8],r8
80008c68:	91 39       	st.w	r8[0xc],r9
80008c6a:	c0 cd       	rcall	80008e82 <__malloc_unlock>
80008c6c:	ec cc ff f8 	sub	r12,r6,-8
80008c70:	d8 32       	popm	r0-r7,pc
80008c72:	12 96       	mov	r6,r9
80008c74:	02 36       	cp.w	r6,r1
80008c76:	cd 31       	brne	80008c1c <_malloc_r+0x220>
80008c78:	2f f2       	sub	r2,-1
80008c7a:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80008c7e:	c0 30       	breq	80008c84 <_malloc_r+0x288>
80008c80:	2f 81       	sub	r1,-8
80008c82:	cc bb       	rjmp	80008c18 <_malloc_r+0x21c>
80008c84:	1c 98       	mov	r8,lr
80008c86:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
80008c8a:	c0 81       	brne	80008c9a <_malloc_r+0x29e>
80008c8c:	68 19       	ld.w	r9,r4[0x4]
80008c8e:	f6 08 11 ff 	rsub	r8,r11,-1
80008c92:	f3 e8 00 08 	and	r8,r9,r8
80008c96:	89 18       	st.w	r4[0x4],r8
80008c98:	c0 78       	rjmp	80008ca6 <_malloc_r+0x2aa>
80008c9a:	f0 c9 00 08 	sub	r9,r8,8
80008c9e:	20 13       	sub	r3,1
80008ca0:	70 08       	ld.w	r8,r8[0x0]
80008ca2:	12 38       	cp.w	r8,r9
80008ca4:	cf 10       	breq	80008c86 <_malloc_r+0x28a>
80008ca6:	a1 7b       	lsl	r11,0x1
80008ca8:	68 18       	ld.w	r8,r4[0x4]
80008caa:	10 3b       	cp.w	r11,r8
80008cac:	e0 8b 00 0c 	brhi	80008cc4 <_malloc_r+0x2c8>
80008cb0:	58 0b       	cp.w	r11,0
80008cb2:	c0 90       	breq	80008cc4 <_malloc_r+0x2c8>
80008cb4:	04 93       	mov	r3,r2
80008cb6:	c0 38       	rjmp	80008cbc <_malloc_r+0x2c0>
80008cb8:	2f c3       	sub	r3,-4
80008cba:	a1 7b       	lsl	r11,0x1
80008cbc:	f7 e8 00 09 	and	r9,r11,r8
80008cc0:	ca 81       	brne	80008c10 <_malloc_r+0x214>
80008cc2:	cf bb       	rjmp	80008cb8 <_malloc_r+0x2bc>
80008cc4:	68 23       	ld.w	r3,r4[0x8]
80008cc6:	66 12       	ld.w	r2,r3[0x4]
80008cc8:	e0 12 ff fc 	andl	r2,0xfffc
80008ccc:	0e 32       	cp.w	r2,r7
80008cce:	5f 39       	srlo	r9
80008cd0:	e4 07 01 08 	sub	r8,r2,r7
80008cd4:	58 f8       	cp.w	r8,15
80008cd6:	5f aa       	srle	r10
80008cd8:	f5 e9 10 09 	or	r9,r10,r9
80008cdc:	e0 80 00 9a 	breq	80008e10 <_malloc_r+0x414>
80008ce0:	e0 68 06 6c 	mov	r8,1644
80008ce4:	70 01       	ld.w	r1,r8[0x0]
80008ce6:	e0 68 05 34 	mov	r8,1332
80008cea:	2f 01       	sub	r1,-16
80008cec:	70 08       	ld.w	r8,r8[0x0]
80008cee:	0e 01       	add	r1,r7
80008cf0:	5b f8       	cp.w	r8,-1
80008cf2:	c0 40       	breq	80008cfa <_malloc_r+0x2fe>
80008cf4:	28 11       	sub	r1,-127
80008cf6:	e0 11 ff 80 	andl	r1,0xff80
80008cfa:	02 9b       	mov	r11,r1
80008cfc:	0a 9c       	mov	r12,r5
80008cfe:	e0 a0 05 31 	rcall	80009760 <_sbrk_r>
80008d02:	18 96       	mov	r6,r12
80008d04:	5b fc       	cp.w	r12,-1
80008d06:	c7 50       	breq	80008df0 <_malloc_r+0x3f4>
80008d08:	e6 02 00 08 	add	r8,r3,r2
80008d0c:	10 3c       	cp.w	r12,r8
80008d0e:	c0 32       	brcc	80008d14 <_malloc_r+0x318>
80008d10:	08 33       	cp.w	r3,r4
80008d12:	c6 f1       	brne	80008df0 <_malloc_r+0x3f4>
80008d14:	e0 6a 06 70 	mov	r10,1648
80008d18:	74 09       	ld.w	r9,r10[0x0]
80008d1a:	e2 09 00 09 	add	r9,r1,r9
80008d1e:	95 09       	st.w	r10[0x0],r9
80008d20:	10 36       	cp.w	r6,r8
80008d22:	c0 a1       	brne	80008d36 <_malloc_r+0x33a>
80008d24:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80008d28:	c0 71       	brne	80008d36 <_malloc_r+0x33a>
80008d2a:	e2 02 00 02 	add	r2,r1,r2
80008d2e:	68 28       	ld.w	r8,r4[0x8]
80008d30:	a1 a2       	sbr	r2,0x0
80008d32:	91 12       	st.w	r8[0x4],r2
80008d34:	c4 f8       	rjmp	80008dd2 <_malloc_r+0x3d6>
80008d36:	e0 6a 05 34 	mov	r10,1332
80008d3a:	74 0b       	ld.w	r11,r10[0x0]
80008d3c:	5b fb       	cp.w	r11,-1
80008d3e:	c0 31       	brne	80008d44 <_malloc_r+0x348>
80008d40:	95 06       	st.w	r10[0x0],r6
80008d42:	c0 78       	rjmp	80008d50 <_malloc_r+0x354>
80008d44:	ec 09 00 09 	add	r9,r6,r9
80008d48:	e0 6a 06 70 	mov	r10,1648
80008d4c:	10 19       	sub	r9,r8
80008d4e:	95 09       	st.w	r10[0x0],r9
80008d50:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80008d54:	f0 09 11 08 	rsub	r9,r8,8
80008d58:	58 08       	cp.w	r8,0
80008d5a:	f2 08 17 10 	movne	r8,r9
80008d5e:	ed d8 e1 06 	addne	r6,r6,r8
80008d62:	28 08       	sub	r8,-128
80008d64:	ec 01 00 01 	add	r1,r6,r1
80008d68:	0a 9c       	mov	r12,r5
80008d6a:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80008d6e:	f0 01 01 01 	sub	r1,r8,r1
80008d72:	02 9b       	mov	r11,r1
80008d74:	e0 a0 04 f6 	rcall	80009760 <_sbrk_r>
80008d78:	e0 68 06 70 	mov	r8,1648
80008d7c:	5b fc       	cp.w	r12,-1
80008d7e:	ec 0c 17 00 	moveq	r12,r6
80008d82:	f9 b1 00 00 	moveq	r1,0
80008d86:	70 09       	ld.w	r9,r8[0x0]
80008d88:	0c 1c       	sub	r12,r6
80008d8a:	89 26       	st.w	r4[0x8],r6
80008d8c:	02 0c       	add	r12,r1
80008d8e:	12 01       	add	r1,r9
80008d90:	a1 ac       	sbr	r12,0x0
80008d92:	91 01       	st.w	r8[0x0],r1
80008d94:	8d 1c       	st.w	r6[0x4],r12
80008d96:	08 33       	cp.w	r3,r4
80008d98:	c1 d0       	breq	80008dd2 <_malloc_r+0x3d6>
80008d9a:	58 f2       	cp.w	r2,15
80008d9c:	e0 8b 00 05 	brhi	80008da6 <_malloc_r+0x3aa>
80008da0:	30 18       	mov	r8,1
80008da2:	8d 18       	st.w	r6[0x4],r8
80008da4:	c2 68       	rjmp	80008df0 <_malloc_r+0x3f4>
80008da6:	30 59       	mov	r9,5
80008da8:	20 c2       	sub	r2,12
80008daa:	e0 12 ff f8 	andl	r2,0xfff8
80008dae:	e6 02 00 08 	add	r8,r3,r2
80008db2:	91 29       	st.w	r8[0x8],r9
80008db4:	91 19       	st.w	r8[0x4],r9
80008db6:	66 18       	ld.w	r8,r3[0x4]
80008db8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008dbc:	e5 e8 10 08 	or	r8,r2,r8
80008dc0:	87 18       	st.w	r3[0x4],r8
80008dc2:	58 f2       	cp.w	r2,15
80008dc4:	e0 88 00 07 	brls	80008dd2 <_malloc_r+0x3d6>
80008dc8:	e6 cb ff f8 	sub	r11,r3,-8
80008dcc:	0a 9c       	mov	r12,r5
80008dce:	fe b0 fb 71 	rcall	800084b0 <_free_r>
80008dd2:	e0 69 06 68 	mov	r9,1640
80008dd6:	72 0a       	ld.w	r10,r9[0x0]
80008dd8:	e0 68 06 70 	mov	r8,1648
80008ddc:	70 08       	ld.w	r8,r8[0x0]
80008dde:	14 38       	cp.w	r8,r10
80008de0:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80008de4:	e0 69 06 64 	mov	r9,1636
80008de8:	72 0a       	ld.w	r10,r9[0x0]
80008dea:	14 38       	cp.w	r8,r10
80008dec:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80008df0:	68 28       	ld.w	r8,r4[0x8]
80008df2:	70 18       	ld.w	r8,r8[0x4]
80008df4:	e0 18 ff fc 	andl	r8,0xfffc
80008df8:	0e 38       	cp.w	r8,r7
80008dfa:	5f 39       	srlo	r9
80008dfc:	0e 18       	sub	r8,r7
80008dfe:	58 f8       	cp.w	r8,15
80008e00:	5f aa       	srle	r10
80008e02:	f5 e9 10 09 	or	r9,r10,r9
80008e06:	c0 50       	breq	80008e10 <_malloc_r+0x414>
80008e08:	0a 9c       	mov	r12,r5
80008e0a:	c3 cc       	rcall	80008e82 <__malloc_unlock>
80008e0c:	d8 3a       	popm	r0-r7,pc,r12=0
80008e0e:	d7 03       	nop
80008e10:	68 26       	ld.w	r6,r4[0x8]
80008e12:	a1 a8       	sbr	r8,0x0
80008e14:	0e 99       	mov	r9,r7
80008e16:	a1 a9       	sbr	r9,0x0
80008e18:	8d 19       	st.w	r6[0x4],r9
80008e1a:	ec 07 00 07 	add	r7,r6,r7
80008e1e:	0a 9c       	mov	r12,r5
80008e20:	89 27       	st.w	r4[0x8],r7
80008e22:	8f 18       	st.w	r7[0x4],r8
80008e24:	c2 fc       	rcall	80008e82 <__malloc_unlock>
80008e26:	ec cc ff f8 	sub	r12,r6,-8
80008e2a:	d8 32       	popm	r0-r7,pc

80008e2c <memchr>:
80008e2c:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80008e30:	c0 68       	rjmp	80008e3c <memchr+0x10>
80008e32:	20 1a       	sub	r10,1
80008e34:	19 88       	ld.ub	r8,r12[0x0]
80008e36:	16 38       	cp.w	r8,r11
80008e38:	5e 0c       	reteq	r12
80008e3a:	2f fc       	sub	r12,-1
80008e3c:	58 0a       	cp.w	r10,0
80008e3e:	cf a1       	brne	80008e32 <memchr+0x6>
80008e40:	5e fa       	retal	r10

80008e42 <memmove>:
80008e42:	d4 01       	pushm	lr
80008e44:	18 3b       	cp.w	r11,r12
80008e46:	c1 92       	brcc	80008e78 <memmove+0x36>
80008e48:	f6 0a 00 09 	add	r9,r11,r10
80008e4c:	12 3c       	cp.w	r12,r9
80008e4e:	c1 52       	brcc	80008e78 <memmove+0x36>
80008e50:	f8 0a 00 0b 	add	r11,r12,r10
80008e54:	30 08       	mov	r8,0
80008e56:	c0 68       	rjmp	80008e62 <memmove+0x20>
80008e58:	f2 08 07 0e 	ld.ub	lr,r9[r8]
80008e5c:	20 1a       	sub	r10,1
80008e5e:	f6 08 0b 0e 	st.b	r11[r8],lr
80008e62:	20 18       	sub	r8,1
80008e64:	58 0a       	cp.w	r10,0
80008e66:	cf 91       	brne	80008e58 <memmove+0x16>
80008e68:	d8 02       	popm	pc
80008e6a:	f6 08 07 09 	ld.ub	r9,r11[r8]
80008e6e:	20 1a       	sub	r10,1
80008e70:	f8 08 0b 09 	st.b	r12[r8],r9
80008e74:	2f f8       	sub	r8,-1
80008e76:	c0 28       	rjmp	80008e7a <memmove+0x38>
80008e78:	30 08       	mov	r8,0
80008e7a:	58 0a       	cp.w	r10,0
80008e7c:	cf 71       	brne	80008e6a <memmove+0x28>
80008e7e:	d8 02       	popm	pc

80008e80 <__malloc_lock>:
80008e80:	5e fc       	retal	r12

80008e82 <__malloc_unlock>:
80008e82:	5e fc       	retal	r12

80008e84 <__hi0bits>:
80008e84:	18 98       	mov	r8,r12
80008e86:	e0 1c 00 00 	andl	r12,0x0
80008e8a:	f0 09 15 10 	lsl	r9,r8,0x10
80008e8e:	58 0c       	cp.w	r12,0
80008e90:	f2 08 17 00 	moveq	r8,r9
80008e94:	f9 bc 00 10 	moveq	r12,16
80008e98:	f9 bc 01 00 	movne	r12,0
80008e9c:	10 9a       	mov	r10,r8
80008e9e:	f0 09 15 08 	lsl	r9,r8,0x8
80008ea2:	e6 1a ff 00 	andh	r10,0xff00,COH
80008ea6:	f7 bc 00 f8 	subeq	r12,-8
80008eaa:	f2 08 17 00 	moveq	r8,r9
80008eae:	10 9a       	mov	r10,r8
80008eb0:	f0 09 15 04 	lsl	r9,r8,0x4
80008eb4:	e6 1a f0 00 	andh	r10,0xf000,COH
80008eb8:	f7 bc 00 fc 	subeq	r12,-4
80008ebc:	f2 08 17 00 	moveq	r8,r9
80008ec0:	10 9a       	mov	r10,r8
80008ec2:	f0 09 15 02 	lsl	r9,r8,0x2
80008ec6:	e6 1a c0 00 	andh	r10,0xc000,COH
80008eca:	f7 bc 00 fe 	subeq	r12,-2
80008ece:	f2 08 17 00 	moveq	r8,r9
80008ed2:	58 08       	cp.w	r8,0
80008ed4:	5e 5c       	retlt	r12
80008ed6:	ed b8 00 1e 	bld	r8,0x1e
80008eda:	f9 bc 01 20 	movne	r12,32
80008ede:	f7 bc 00 ff 	subeq	r12,-1
80008ee2:	5e fc       	retal	r12

80008ee4 <__lo0bits>:
80008ee4:	18 99       	mov	r9,r12
80008ee6:	78 08       	ld.w	r8,r12[0x0]
80008ee8:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
80008eec:	c1 50       	breq	80008f16 <__lo0bits+0x32>
80008eee:	ed b8 00 00 	bld	r8,0x0
80008ef2:	c0 21       	brne	80008ef6 <__lo0bits+0x12>
80008ef4:	5e fd       	retal	0
80008ef6:	10 9b       	mov	r11,r8
80008ef8:	f0 0a 16 01 	lsr	r10,r8,0x1
80008efc:	e2 1b 00 02 	andl	r11,0x2,COH
80008f00:	a3 88       	lsr	r8,0x2
80008f02:	58 0b       	cp.w	r11,0
80008f04:	f3 fa 1a 00 	st.wne	r9[0x0],r10
80008f08:	f9 bc 01 01 	movne	r12,1
80008f0c:	f3 f8 0a 00 	st.weq	r9[0x0],r8
80008f10:	f9 bc 00 02 	moveq	r12,2
80008f14:	5e fc       	retal	r12
80008f16:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80008f1a:	f0 0b 16 10 	lsr	r11,r8,0x10
80008f1e:	58 0a       	cp.w	r10,0
80008f20:	f6 08 17 00 	moveq	r8,r11
80008f24:	f9 bc 00 10 	moveq	r12,16
80008f28:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
80008f2c:	f0 0a 16 08 	lsr	r10,r8,0x8
80008f30:	58 0b       	cp.w	r11,0
80008f32:	f7 bc 00 f8 	subeq	r12,-8
80008f36:	f4 08 17 00 	moveq	r8,r10
80008f3a:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
80008f3e:	f0 0a 16 04 	lsr	r10,r8,0x4
80008f42:	58 0b       	cp.w	r11,0
80008f44:	f7 bc 00 fc 	subeq	r12,-4
80008f48:	f4 08 17 00 	moveq	r8,r10
80008f4c:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
80008f50:	f0 0a 16 02 	lsr	r10,r8,0x2
80008f54:	58 0b       	cp.w	r11,0
80008f56:	f7 bc 00 fe 	subeq	r12,-2
80008f5a:	f4 08 17 00 	moveq	r8,r10
80008f5e:	ed b8 00 00 	bld	r8,0x0
80008f62:	c0 60       	breq	80008f6e <__lo0bits+0x8a>
80008f64:	a1 98       	lsr	r8,0x1
80008f66:	c0 31       	brne	80008f6c <__lo0bits+0x88>
80008f68:	32 0c       	mov	r12,32
80008f6a:	5e fc       	retal	r12
80008f6c:	2f fc       	sub	r12,-1
80008f6e:	93 08       	st.w	r9[0x0],r8
80008f70:	5e fc       	retal	r12

80008f72 <__mcmp>:
80008f72:	d4 01       	pushm	lr
80008f74:	18 98       	mov	r8,r12
80008f76:	76 49       	ld.w	r9,r11[0x10]
80008f78:	78 4c       	ld.w	r12,r12[0x10]
80008f7a:	12 1c       	sub	r12,r9
80008f7c:	c1 31       	brne	80008fa2 <__mcmp+0x30>
80008f7e:	2f b9       	sub	r9,-5
80008f80:	a3 69       	lsl	r9,0x2
80008f82:	12 0b       	add	r11,r9
80008f84:	f0 09 00 09 	add	r9,r8,r9
80008f88:	2e c8       	sub	r8,-20
80008f8a:	13 4e       	ld.w	lr,--r9
80008f8c:	17 4a       	ld.w	r10,--r11
80008f8e:	14 3e       	cp.w	lr,r10
80008f90:	c0 60       	breq	80008f9c <__mcmp+0x2a>
80008f92:	f9 bc 03 ff 	movlo	r12,-1
80008f96:	f9 bc 02 01 	movhs	r12,1
80008f9a:	d8 02       	popm	pc
80008f9c:	10 39       	cp.w	r9,r8
80008f9e:	fe 9b ff f6 	brhi	80008f8a <__mcmp+0x18>
80008fa2:	d8 02       	popm	pc

80008fa4 <_Bfree>:
80008fa4:	d4 21       	pushm	r4-r7,lr
80008fa6:	18 97       	mov	r7,r12
80008fa8:	16 95       	mov	r5,r11
80008faa:	78 96       	ld.w	r6,r12[0x24]
80008fac:	58 06       	cp.w	r6,0
80008fae:	c0 91       	brne	80008fc0 <_Bfree+0x1c>
80008fb0:	31 0c       	mov	r12,16
80008fb2:	fe b0 fd 1d 	rcall	800089ec <malloc>
80008fb6:	99 36       	st.w	r12[0xc],r6
80008fb8:	8f 9c       	st.w	r7[0x24],r12
80008fba:	99 16       	st.w	r12[0x4],r6
80008fbc:	99 26       	st.w	r12[0x8],r6
80008fbe:	99 06       	st.w	r12[0x0],r6
80008fc0:	58 05       	cp.w	r5,0
80008fc2:	c0 90       	breq	80008fd4 <_Bfree+0x30>
80008fc4:	6a 19       	ld.w	r9,r5[0x4]
80008fc6:	6e 98       	ld.w	r8,r7[0x24]
80008fc8:	70 38       	ld.w	r8,r8[0xc]
80008fca:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80008fce:	8b 0a       	st.w	r5[0x0],r10
80008fd0:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80008fd4:	d8 22       	popm	r4-r7,pc
80008fd6:	d7 03       	nop

80008fd8 <_Balloc>:
80008fd8:	d4 21       	pushm	r4-r7,lr
80008fda:	18 97       	mov	r7,r12
80008fdc:	16 96       	mov	r6,r11
80008fde:	78 95       	ld.w	r5,r12[0x24]
80008fe0:	58 05       	cp.w	r5,0
80008fe2:	c0 91       	brne	80008ff4 <_Balloc+0x1c>
80008fe4:	31 0c       	mov	r12,16
80008fe6:	fe b0 fd 03 	rcall	800089ec <malloc>
80008fea:	99 35       	st.w	r12[0xc],r5
80008fec:	8f 9c       	st.w	r7[0x24],r12
80008fee:	99 15       	st.w	r12[0x4],r5
80008ff0:	99 25       	st.w	r12[0x8],r5
80008ff2:	99 05       	st.w	r12[0x0],r5
80008ff4:	6e 95       	ld.w	r5,r7[0x24]
80008ff6:	6a 38       	ld.w	r8,r5[0xc]
80008ff8:	58 08       	cp.w	r8,0
80008ffa:	c0 b1       	brne	80009010 <_Balloc+0x38>
80008ffc:	31 0a       	mov	r10,16
80008ffe:	30 4b       	mov	r11,4
80009000:	0e 9c       	mov	r12,r7
80009002:	e0 a0 04 93 	rcall	80009928 <_calloc_r>
80009006:	8b 3c       	st.w	r5[0xc],r12
80009008:	6e 98       	ld.w	r8,r7[0x24]
8000900a:	70 3c       	ld.w	r12,r8[0xc]
8000900c:	58 0c       	cp.w	r12,0
8000900e:	c1 b0       	breq	80009044 <_Balloc+0x6c>
80009010:	6e 98       	ld.w	r8,r7[0x24]
80009012:	70 38       	ld.w	r8,r8[0xc]
80009014:	f0 06 00 28 	add	r8,r8,r6<<0x2
80009018:	70 0c       	ld.w	r12,r8[0x0]
8000901a:	58 0c       	cp.w	r12,0
8000901c:	c0 40       	breq	80009024 <_Balloc+0x4c>
8000901e:	78 09       	ld.w	r9,r12[0x0]
80009020:	91 09       	st.w	r8[0x0],r9
80009022:	c0 e8       	rjmp	8000903e <_Balloc+0x66>
80009024:	0e 9c       	mov	r12,r7
80009026:	30 17       	mov	r7,1
80009028:	0e 9b       	mov	r11,r7
8000902a:	ee 06 09 47 	lsl	r7,r7,r6
8000902e:	ee ca ff fb 	sub	r10,r7,-5
80009032:	a3 6a       	lsl	r10,0x2
80009034:	e0 a0 04 7a 	rcall	80009928 <_calloc_r>
80009038:	c0 60       	breq	80009044 <_Balloc+0x6c>
8000903a:	99 16       	st.w	r12[0x4],r6
8000903c:	99 27       	st.w	r12[0x8],r7
8000903e:	30 08       	mov	r8,0
80009040:	99 38       	st.w	r12[0xc],r8
80009042:	99 48       	st.w	r12[0x10],r8
80009044:	d8 22       	popm	r4-r7,pc
80009046:	d7 03       	nop

80009048 <__d2b>:
80009048:	d4 31       	pushm	r0-r7,lr
8000904a:	20 2d       	sub	sp,8
8000904c:	16 93       	mov	r3,r11
8000904e:	12 96       	mov	r6,r9
80009050:	10 95       	mov	r5,r8
80009052:	14 92       	mov	r2,r10
80009054:	30 1b       	mov	r11,1
80009056:	cc 1f       	rcall	80008fd8 <_Balloc>
80009058:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
8000905c:	50 09       	stdsp	sp[0x0],r9
8000905e:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
80009062:	b5 a9       	sbr	r9,0x14
80009064:	f0 01 16 14 	lsr	r1,r8,0x14
80009068:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000906c:	18 94       	mov	r4,r12
8000906e:	58 02       	cp.w	r2,0
80009070:	c1 d0       	breq	800090aa <__d2b+0x62>
80009072:	fa cc ff f8 	sub	r12,sp,-8
80009076:	18 d2       	st.w	--r12,r2
80009078:	c3 6f       	rcall	80008ee4 <__lo0bits>
8000907a:	40 18       	lddsp	r8,sp[0x4]
8000907c:	c0 d0       	breq	80009096 <__d2b+0x4e>
8000907e:	40 09       	lddsp	r9,sp[0x0]
80009080:	f8 0a 11 20 	rsub	r10,r12,32
80009084:	f2 0a 09 4a 	lsl	r10,r9,r10
80009088:	f5 e8 10 08 	or	r8,r10,r8
8000908c:	89 58       	st.w	r4[0x14],r8
8000908e:	f2 0c 0a 49 	lsr	r9,r9,r12
80009092:	50 09       	stdsp	sp[0x0],r9
80009094:	c0 28       	rjmp	80009098 <__d2b+0x50>
80009096:	89 58       	st.w	r4[0x14],r8
80009098:	40 08       	lddsp	r8,sp[0x0]
8000909a:	58 08       	cp.w	r8,0
8000909c:	f9 b3 01 02 	movne	r3,2
800090a0:	f9 b3 00 01 	moveq	r3,1
800090a4:	89 68       	st.w	r4[0x18],r8
800090a6:	89 43       	st.w	r4[0x10],r3
800090a8:	c0 88       	rjmp	800090b8 <__d2b+0x70>
800090aa:	1a 9c       	mov	r12,sp
800090ac:	c1 cf       	rcall	80008ee4 <__lo0bits>
800090ae:	30 13       	mov	r3,1
800090b0:	40 08       	lddsp	r8,sp[0x0]
800090b2:	2e 0c       	sub	r12,-32
800090b4:	89 43       	st.w	r4[0x10],r3
800090b6:	89 58       	st.w	r4[0x14],r8
800090b8:	58 01       	cp.w	r1,0
800090ba:	c0 90       	breq	800090cc <__d2b+0x84>
800090bc:	e2 c1 04 33 	sub	r1,r1,1075
800090c0:	18 01       	add	r1,r12
800090c2:	8d 01       	st.w	r6[0x0],r1
800090c4:	f8 0c 11 35 	rsub	r12,r12,53
800090c8:	8b 0c       	st.w	r5[0x0],r12
800090ca:	c0 c8       	rjmp	800090e2 <__d2b+0x9a>
800090cc:	e6 c8 ff fc 	sub	r8,r3,-4
800090d0:	f8 cc 04 32 	sub	r12,r12,1074
800090d4:	a5 73       	lsl	r3,0x5
800090d6:	8d 0c       	st.w	r6[0x0],r12
800090d8:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
800090dc:	cd 4e       	rcall	80008e84 <__hi0bits>
800090de:	18 13       	sub	r3,r12
800090e0:	8b 03       	st.w	r5[0x0],r3
800090e2:	08 9c       	mov	r12,r4
800090e4:	2f ed       	sub	sp,-8
800090e6:	d8 32       	popm	r0-r7,pc

800090e8 <__mdiff>:
800090e8:	d4 31       	pushm	r0-r7,lr
800090ea:	74 48       	ld.w	r8,r10[0x10]
800090ec:	76 45       	ld.w	r5,r11[0x10]
800090ee:	16 97       	mov	r7,r11
800090f0:	14 96       	mov	r6,r10
800090f2:	10 15       	sub	r5,r8
800090f4:	c1 31       	brne	8000911a <__mdiff+0x32>
800090f6:	2f b8       	sub	r8,-5
800090f8:	ee ce ff ec 	sub	lr,r7,-20
800090fc:	a3 68       	lsl	r8,0x2
800090fe:	f4 08 00 0b 	add	r11,r10,r8
80009102:	ee 08 00 08 	add	r8,r7,r8
80009106:	11 4a       	ld.w	r10,--r8
80009108:	17 49       	ld.w	r9,--r11
8000910a:	12 3a       	cp.w	r10,r9
8000910c:	c0 30       	breq	80009112 <__mdiff+0x2a>
8000910e:	c0 e2       	brcc	8000912a <__mdiff+0x42>
80009110:	c0 78       	rjmp	8000911e <__mdiff+0x36>
80009112:	1c 38       	cp.w	r8,lr
80009114:	fe 9b ff f9 	brhi	80009106 <__mdiff+0x1e>
80009118:	c4 98       	rjmp	800091aa <__mdiff+0xc2>
8000911a:	58 05       	cp.w	r5,0
8000911c:	c0 64       	brge	80009128 <__mdiff+0x40>
8000911e:	0e 98       	mov	r8,r7
80009120:	30 15       	mov	r5,1
80009122:	0c 97       	mov	r7,r6
80009124:	10 96       	mov	r6,r8
80009126:	c0 28       	rjmp	8000912a <__mdiff+0x42>
80009128:	30 05       	mov	r5,0
8000912a:	6e 1b       	ld.w	r11,r7[0x4]
8000912c:	c5 6f       	rcall	80008fd8 <_Balloc>
8000912e:	6e 49       	ld.w	r9,r7[0x10]
80009130:	6c 44       	ld.w	r4,r6[0x10]
80009132:	99 35       	st.w	r12[0xc],r5
80009134:	2f b4       	sub	r4,-5
80009136:	f2 c5 ff fb 	sub	r5,r9,-5
8000913a:	ec 04 00 24 	add	r4,r6,r4<<0x2
8000913e:	ee 05 00 25 	add	r5,r7,r5<<0x2
80009142:	2e c6       	sub	r6,-20
80009144:	2e c7       	sub	r7,-20
80009146:	f8 c8 ff ec 	sub	r8,r12,-20
8000914a:	30 0a       	mov	r10,0
8000914c:	0f 0e       	ld.w	lr,r7++
8000914e:	0d 0b       	ld.w	r11,r6++
80009150:	fc 02 16 10 	lsr	r2,lr,0x10
80009154:	f6 03 16 10 	lsr	r3,r11,0x10
80009158:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000915c:	e4 03 01 03 	sub	r3,r2,r3
80009160:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80009164:	fc 0b 01 0b 	sub	r11,lr,r11
80009168:	f6 0a 00 0a 	add	r10,r11,r10
8000916c:	b0 1a       	st.h	r8[0x2],r10
8000916e:	b1 4a       	asr	r10,0x10
80009170:	e6 0a 00 0a 	add	r10,r3,r10
80009174:	b0 0a       	st.h	r8[0x0],r10
80009176:	2f c8       	sub	r8,-4
80009178:	b1 4a       	asr	r10,0x10
8000917a:	08 36       	cp.w	r6,r4
8000917c:	ce 83       	brcs	8000914c <__mdiff+0x64>
8000917e:	c0 d8       	rjmp	80009198 <__mdiff+0xb0>
80009180:	0f 0b       	ld.w	r11,r7++
80009182:	f6 0e 16 10 	lsr	lr,r11,0x10
80009186:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000918a:	16 0a       	add	r10,r11
8000918c:	b0 1a       	st.h	r8[0x2],r10
8000918e:	b1 4a       	asr	r10,0x10
80009190:	1c 0a       	add	r10,lr
80009192:	b0 0a       	st.h	r8[0x0],r10
80009194:	2f c8       	sub	r8,-4
80009196:	b1 4a       	asr	r10,0x10
80009198:	0a 37       	cp.w	r7,r5
8000919a:	cf 33       	brcs	80009180 <__mdiff+0x98>
8000919c:	c0 28       	rjmp	800091a0 <__mdiff+0xb8>
8000919e:	20 19       	sub	r9,1
800091a0:	11 4a       	ld.w	r10,--r8
800091a2:	58 0a       	cp.w	r10,0
800091a4:	cf d0       	breq	8000919e <__mdiff+0xb6>
800091a6:	99 49       	st.w	r12[0x10],r9
800091a8:	d8 32       	popm	r0-r7,pc
800091aa:	30 0b       	mov	r11,0
800091ac:	c1 6f       	rcall	80008fd8 <_Balloc>
800091ae:	30 18       	mov	r8,1
800091b0:	99 48       	st.w	r12[0x10],r8
800091b2:	30 08       	mov	r8,0
800091b4:	99 58       	st.w	r12[0x14],r8
800091b6:	d8 32       	popm	r0-r7,pc

800091b8 <__lshift>:
800091b8:	d4 31       	pushm	r0-r7,lr
800091ba:	16 97       	mov	r7,r11
800091bc:	76 46       	ld.w	r6,r11[0x10]
800091be:	f4 02 14 05 	asr	r2,r10,0x5
800091c2:	2f f6       	sub	r6,-1
800091c4:	14 93       	mov	r3,r10
800091c6:	18 94       	mov	r4,r12
800091c8:	04 06       	add	r6,r2
800091ca:	76 1b       	ld.w	r11,r11[0x4]
800091cc:	6e 28       	ld.w	r8,r7[0x8]
800091ce:	c0 38       	rjmp	800091d4 <__lshift+0x1c>
800091d0:	2f fb       	sub	r11,-1
800091d2:	a1 78       	lsl	r8,0x1
800091d4:	10 36       	cp.w	r6,r8
800091d6:	fe 99 ff fd 	brgt	800091d0 <__lshift+0x18>
800091da:	08 9c       	mov	r12,r4
800091dc:	cf ee       	rcall	80008fd8 <_Balloc>
800091de:	30 09       	mov	r9,0
800091e0:	18 95       	mov	r5,r12
800091e2:	f8 c8 ff ec 	sub	r8,r12,-20
800091e6:	12 9a       	mov	r10,r9
800091e8:	c0 38       	rjmp	800091ee <__lshift+0x36>
800091ea:	10 aa       	st.w	r8++,r10
800091ec:	2f f9       	sub	r9,-1
800091ee:	04 39       	cp.w	r9,r2
800091f0:	cf d5       	brlt	800091ea <__lshift+0x32>
800091f2:	6e 4b       	ld.w	r11,r7[0x10]
800091f4:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
800091f8:	2f bb       	sub	r11,-5
800091fa:	ee c9 ff ec 	sub	r9,r7,-20
800091fe:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
80009202:	58 03       	cp.w	r3,0
80009204:	c1 30       	breq	8000922a <__lshift+0x72>
80009206:	e6 0c 11 20 	rsub	r12,r3,32
8000920a:	30 0a       	mov	r10,0
8000920c:	72 02       	ld.w	r2,r9[0x0]
8000920e:	e4 03 09 42 	lsl	r2,r2,r3
80009212:	04 4a       	or	r10,r2
80009214:	10 aa       	st.w	r8++,r10
80009216:	13 0a       	ld.w	r10,r9++
80009218:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000921c:	16 39       	cp.w	r9,r11
8000921e:	cf 73       	brcs	8000920c <__lshift+0x54>
80009220:	91 0a       	st.w	r8[0x0],r10
80009222:	58 0a       	cp.w	r10,0
80009224:	c0 70       	breq	80009232 <__lshift+0x7a>
80009226:	2f f6       	sub	r6,-1
80009228:	c0 58       	rjmp	80009232 <__lshift+0x7a>
8000922a:	13 0a       	ld.w	r10,r9++
8000922c:	10 aa       	st.w	r8++,r10
8000922e:	16 39       	cp.w	r9,r11
80009230:	cf d3       	brcs	8000922a <__lshift+0x72>
80009232:	08 9c       	mov	r12,r4
80009234:	20 16       	sub	r6,1
80009236:	0e 9b       	mov	r11,r7
80009238:	8b 46       	st.w	r5[0x10],r6
8000923a:	cb 5e       	rcall	80008fa4 <_Bfree>
8000923c:	0a 9c       	mov	r12,r5
8000923e:	d8 32       	popm	r0-r7,pc

80009240 <__multiply>:
80009240:	d4 31       	pushm	r0-r7,lr
80009242:	20 2d       	sub	sp,8
80009244:	76 49       	ld.w	r9,r11[0x10]
80009246:	74 48       	ld.w	r8,r10[0x10]
80009248:	16 96       	mov	r6,r11
8000924a:	14 95       	mov	r5,r10
8000924c:	10 39       	cp.w	r9,r8
8000924e:	ec 08 17 50 	movlt	r8,r6
80009252:	ea 06 17 50 	movlt	r6,r5
80009256:	f0 05 17 50 	movlt	r5,r8
8000925a:	6c 28       	ld.w	r8,r6[0x8]
8000925c:	76 43       	ld.w	r3,r11[0x10]
8000925e:	74 42       	ld.w	r2,r10[0x10]
80009260:	76 1b       	ld.w	r11,r11[0x4]
80009262:	e4 03 00 07 	add	r7,r2,r3
80009266:	10 37       	cp.w	r7,r8
80009268:	f7 bb 09 ff 	subgt	r11,-1
8000926c:	cb 6e       	rcall	80008fd8 <_Balloc>
8000926e:	ee c4 ff fb 	sub	r4,r7,-5
80009272:	f8 c9 ff ec 	sub	r9,r12,-20
80009276:	f8 04 00 24 	add	r4,r12,r4<<0x2
8000927a:	30 0a       	mov	r10,0
8000927c:	12 98       	mov	r8,r9
8000927e:	c0 28       	rjmp	80009282 <__multiply+0x42>
80009280:	10 aa       	st.w	r8++,r10
80009282:	08 38       	cp.w	r8,r4
80009284:	cf e3       	brcs	80009280 <__multiply+0x40>
80009286:	2f b3       	sub	r3,-5
80009288:	2f b2       	sub	r2,-5
8000928a:	ec 03 00 23 	add	r3,r6,r3<<0x2
8000928e:	ea 02 00 22 	add	r2,r5,r2<<0x2
80009292:	ec cb ff ec 	sub	r11,r6,-20
80009296:	50 12       	stdsp	sp[0x4],r2
80009298:	ea ca ff ec 	sub	r10,r5,-20
8000929c:	c4 48       	rjmp	80009324 <__multiply+0xe4>
8000929e:	94 95       	ld.uh	r5,r10[0x2]
800092a0:	58 05       	cp.w	r5,0
800092a2:	c2 00       	breq	800092e2 <__multiply+0xa2>
800092a4:	12 98       	mov	r8,r9
800092a6:	16 96       	mov	r6,r11
800092a8:	30 0e       	mov	lr,0
800092aa:	50 09       	stdsp	sp[0x0],r9
800092ac:	0d 02       	ld.w	r2,r6++
800092ae:	e4 00 16 10 	lsr	r0,r2,0x10
800092b2:	70 01       	ld.w	r1,r8[0x0]
800092b4:	70 09       	ld.w	r9,r8[0x0]
800092b6:	b1 81       	lsr	r1,0x10
800092b8:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
800092bc:	e0 05 03 41 	mac	r1,r0,r5
800092c0:	ab 32       	mul	r2,r5
800092c2:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
800092c6:	00 02       	add	r2,r0
800092c8:	e4 0e 00 0e 	add	lr,r2,lr
800092cc:	b0 1e       	st.h	r8[0x2],lr
800092ce:	b1 8e       	lsr	lr,0x10
800092d0:	1c 01       	add	r1,lr
800092d2:	b0 01       	st.h	r8[0x0],r1
800092d4:	e2 0e 16 10 	lsr	lr,r1,0x10
800092d8:	2f c8       	sub	r8,-4
800092da:	06 36       	cp.w	r6,r3
800092dc:	ce 83       	brcs	800092ac <__multiply+0x6c>
800092de:	40 09       	lddsp	r9,sp[0x0]
800092e0:	91 0e       	st.w	r8[0x0],lr
800092e2:	94 86       	ld.uh	r6,r10[0x0]
800092e4:	58 06       	cp.w	r6,0
800092e6:	c1 d0       	breq	80009320 <__multiply+0xe0>
800092e8:	72 02       	ld.w	r2,r9[0x0]
800092ea:	12 98       	mov	r8,r9
800092ec:	16 9e       	mov	lr,r11
800092ee:	30 05       	mov	r5,0
800092f0:	b0 12       	st.h	r8[0x2],r2
800092f2:	1d 01       	ld.w	r1,lr++
800092f4:	90 82       	ld.uh	r2,r8[0x0]
800092f6:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
800092fa:	ad 30       	mul	r0,r6
800092fc:	e0 02 00 02 	add	r2,r0,r2
80009300:	e4 05 00 05 	add	r5,r2,r5
80009304:	b0 05       	st.h	r8[0x0],r5
80009306:	b1 85       	lsr	r5,0x10
80009308:	b1 81       	lsr	r1,0x10
8000930a:	2f c8       	sub	r8,-4
8000930c:	ad 31       	mul	r1,r6
8000930e:	90 92       	ld.uh	r2,r8[0x2]
80009310:	e2 02 00 02 	add	r2,r1,r2
80009314:	0a 02       	add	r2,r5
80009316:	e4 05 16 10 	lsr	r5,r2,0x10
8000931a:	06 3e       	cp.w	lr,r3
8000931c:	ce a3       	brcs	800092f0 <__multiply+0xb0>
8000931e:	91 02       	st.w	r8[0x0],r2
80009320:	2f ca       	sub	r10,-4
80009322:	2f c9       	sub	r9,-4
80009324:	40 18       	lddsp	r8,sp[0x4]
80009326:	10 3a       	cp.w	r10,r8
80009328:	cb b3       	brcs	8000929e <__multiply+0x5e>
8000932a:	c0 28       	rjmp	8000932e <__multiply+0xee>
8000932c:	20 17       	sub	r7,1
8000932e:	58 07       	cp.w	r7,0
80009330:	e0 8a 00 05 	brle	8000933a <__multiply+0xfa>
80009334:	09 48       	ld.w	r8,--r4
80009336:	58 08       	cp.w	r8,0
80009338:	cf a0       	breq	8000932c <__multiply+0xec>
8000933a:	99 47       	st.w	r12[0x10],r7
8000933c:	2f ed       	sub	sp,-8
8000933e:	d8 32       	popm	r0-r7,pc

80009340 <__i2b>:
80009340:	d4 21       	pushm	r4-r7,lr
80009342:	16 97       	mov	r7,r11
80009344:	30 1b       	mov	r11,1
80009346:	c4 9e       	rcall	80008fd8 <_Balloc>
80009348:	30 19       	mov	r9,1
8000934a:	99 57       	st.w	r12[0x14],r7
8000934c:	99 49       	st.w	r12[0x10],r9
8000934e:	d8 22       	popm	r4-r7,pc

80009350 <__multadd>:
80009350:	d4 31       	pushm	r0-r7,lr
80009352:	30 08       	mov	r8,0
80009354:	12 95       	mov	r5,r9
80009356:	16 97       	mov	r7,r11
80009358:	18 96       	mov	r6,r12
8000935a:	76 44       	ld.w	r4,r11[0x10]
8000935c:	f6 c9 ff ec 	sub	r9,r11,-20
80009360:	72 0b       	ld.w	r11,r9[0x0]
80009362:	f6 0c 16 10 	lsr	r12,r11,0x10
80009366:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000936a:	f4 0c 02 4c 	mul	r12,r10,r12
8000936e:	f4 0b 03 45 	mac	r5,r10,r11
80009372:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
80009376:	b1 85       	lsr	r5,0x10
80009378:	18 05       	add	r5,r12
8000937a:	ea 0c 15 10 	lsl	r12,r5,0x10
8000937e:	f8 0b 00 0b 	add	r11,r12,r11
80009382:	12 ab       	st.w	r9++,r11
80009384:	2f f8       	sub	r8,-1
80009386:	b1 85       	lsr	r5,0x10
80009388:	08 38       	cp.w	r8,r4
8000938a:	ce b5       	brlt	80009360 <__multadd+0x10>
8000938c:	58 05       	cp.w	r5,0
8000938e:	c1 c0       	breq	800093c6 <__multadd+0x76>
80009390:	6e 28       	ld.w	r8,r7[0x8]
80009392:	10 34       	cp.w	r4,r8
80009394:	c1 35       	brlt	800093ba <__multadd+0x6a>
80009396:	6e 1b       	ld.w	r11,r7[0x4]
80009398:	0c 9c       	mov	r12,r6
8000939a:	2f fb       	sub	r11,-1
8000939c:	c1 ee       	rcall	80008fd8 <_Balloc>
8000939e:	6e 4a       	ld.w	r10,r7[0x10]
800093a0:	ee cb ff f4 	sub	r11,r7,-12
800093a4:	18 93       	mov	r3,r12
800093a6:	2f ea       	sub	r10,-2
800093a8:	2f 4c       	sub	r12,-12
800093aa:	a3 6a       	lsl	r10,0x2
800093ac:	fe b0 de 3d 	rcall	80005026 <memcpy>
800093b0:	0e 9b       	mov	r11,r7
800093b2:	0c 9c       	mov	r12,r6
800093b4:	fe b0 fd f8 	rcall	80008fa4 <_Bfree>
800093b8:	06 97       	mov	r7,r3
800093ba:	e8 c8 ff ff 	sub	r8,r4,-1
800093be:	2f b4       	sub	r4,-5
800093c0:	8f 48       	st.w	r7[0x10],r8
800093c2:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
800093c6:	0e 9c       	mov	r12,r7
800093c8:	d8 32       	popm	r0-r7,pc
800093ca:	d7 03       	nop

800093cc <__pow5mult>:
800093cc:	d4 31       	pushm	r0-r7,lr
800093ce:	14 96       	mov	r6,r10
800093d0:	18 97       	mov	r7,r12
800093d2:	16 94       	mov	r4,r11
800093d4:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
800093d8:	c0 90       	breq	800093ea <__pow5mult+0x1e>
800093da:	20 18       	sub	r8,1
800093dc:	fe c9 de 04 	sub	r9,pc,-8700
800093e0:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
800093e4:	30 09       	mov	r9,0
800093e6:	cb 5f       	rcall	80009350 <__multadd>
800093e8:	18 94       	mov	r4,r12
800093ea:	a3 46       	asr	r6,0x2
800093ec:	c3 40       	breq	80009454 <__pow5mult+0x88>
800093ee:	6e 95       	ld.w	r5,r7[0x24]
800093f0:	58 05       	cp.w	r5,0
800093f2:	c0 91       	brne	80009404 <__pow5mult+0x38>
800093f4:	31 0c       	mov	r12,16
800093f6:	fe b0 fa fb 	rcall	800089ec <malloc>
800093fa:	99 35       	st.w	r12[0xc],r5
800093fc:	8f 9c       	st.w	r7[0x24],r12
800093fe:	99 15       	st.w	r12[0x4],r5
80009400:	99 25       	st.w	r12[0x8],r5
80009402:	99 05       	st.w	r12[0x0],r5
80009404:	6e 93       	ld.w	r3,r7[0x24]
80009406:	66 25       	ld.w	r5,r3[0x8]
80009408:	58 05       	cp.w	r5,0
8000940a:	c0 c1       	brne	80009422 <__pow5mult+0x56>
8000940c:	e0 6b 02 71 	mov	r11,625
80009410:	0e 9c       	mov	r12,r7
80009412:	c9 7f       	rcall	80009340 <__i2b>
80009414:	87 2c       	st.w	r3[0x8],r12
80009416:	30 08       	mov	r8,0
80009418:	18 95       	mov	r5,r12
8000941a:	99 08       	st.w	r12[0x0],r8
8000941c:	c0 38       	rjmp	80009422 <__pow5mult+0x56>
8000941e:	06 9c       	mov	r12,r3
80009420:	18 95       	mov	r5,r12
80009422:	ed b6 00 00 	bld	r6,0x0
80009426:	c0 b1       	brne	8000943c <__pow5mult+0x70>
80009428:	08 9b       	mov	r11,r4
8000942a:	0a 9a       	mov	r10,r5
8000942c:	0e 9c       	mov	r12,r7
8000942e:	c0 9f       	rcall	80009240 <__multiply>
80009430:	08 9b       	mov	r11,r4
80009432:	18 93       	mov	r3,r12
80009434:	0e 9c       	mov	r12,r7
80009436:	06 94       	mov	r4,r3
80009438:	fe b0 fd b6 	rcall	80008fa4 <_Bfree>
8000943c:	a1 56       	asr	r6,0x1
8000943e:	c0 b0       	breq	80009454 <__pow5mult+0x88>
80009440:	6a 03       	ld.w	r3,r5[0x0]
80009442:	58 03       	cp.w	r3,0
80009444:	ce d1       	brne	8000941e <__pow5mult+0x52>
80009446:	0a 9a       	mov	r10,r5
80009448:	0a 9b       	mov	r11,r5
8000944a:	0e 9c       	mov	r12,r7
8000944c:	cf ae       	rcall	80009240 <__multiply>
8000944e:	8b 0c       	st.w	r5[0x0],r12
80009450:	99 03       	st.w	r12[0x0],r3
80009452:	ce 7b       	rjmp	80009420 <__pow5mult+0x54>
80009454:	08 9c       	mov	r12,r4
80009456:	d8 32       	popm	r0-r7,pc

80009458 <_realloc_r>:
80009458:	d4 31       	pushm	r0-r7,lr
8000945a:	20 1d       	sub	sp,4
8000945c:	16 94       	mov	r4,r11
8000945e:	18 92       	mov	r2,r12
80009460:	14 9b       	mov	r11,r10
80009462:	58 04       	cp.w	r4,0
80009464:	c0 51       	brne	8000946e <_realloc_r+0x16>
80009466:	fe b0 fa cb 	rcall	800089fc <_malloc_r>
8000946a:	18 95       	mov	r5,r12
8000946c:	c5 39       	rjmp	80009712 <_realloc_r+0x2ba>
8000946e:	50 0a       	stdsp	sp[0x0],r10
80009470:	fe b0 fd 08 	rcall	80008e80 <__malloc_lock>
80009474:	40 0b       	lddsp	r11,sp[0x0]
80009476:	f6 c8 ff f5 	sub	r8,r11,-11
8000947a:	e8 c1 00 08 	sub	r1,r4,8
8000947e:	10 96       	mov	r6,r8
80009480:	62 1c       	ld.w	r12,r1[0x4]
80009482:	e0 16 ff f8 	andl	r6,0xfff8
80009486:	59 68       	cp.w	r8,22
80009488:	f9 b6 08 10 	movls	r6,16
8000948c:	16 36       	cp.w	r6,r11
8000948e:	5f 38       	srlo	r8
80009490:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
80009494:	c0 50       	breq	8000949e <_realloc_r+0x46>
80009496:	30 c8       	mov	r8,12
80009498:	30 05       	mov	r5,0
8000949a:	85 38       	st.w	r2[0xc],r8
8000949c:	c3 b9       	rjmp	80009712 <_realloc_r+0x2ba>
8000949e:	18 90       	mov	r0,r12
800094a0:	e0 10 ff fc 	andl	r0,0xfffc
800094a4:	0c 30       	cp.w	r0,r6
800094a6:	e0 84 01 0b 	brge	800096bc <_realloc_r+0x264>
800094aa:	e0 68 01 28 	mov	r8,296
800094ae:	e2 00 00 09 	add	r9,r1,r0
800094b2:	70 25       	ld.w	r5,r8[0x8]
800094b4:	0a 39       	cp.w	r9,r5
800094b6:	c0 90       	breq	800094c8 <_realloc_r+0x70>
800094b8:	72 1a       	ld.w	r10,r9[0x4]
800094ba:	a1 ca       	cbr	r10,0x0
800094bc:	f2 0a 00 0a 	add	r10,r9,r10
800094c0:	74 1a       	ld.w	r10,r10[0x4]
800094c2:	ed ba 00 00 	bld	r10,0x0
800094c6:	c2 20       	breq	8000950a <_realloc_r+0xb2>
800094c8:	72 1a       	ld.w	r10,r9[0x4]
800094ca:	e0 1a ff fc 	andl	r10,0xfffc
800094ce:	f4 00 00 03 	add	r3,r10,r0
800094d2:	0a 39       	cp.w	r9,r5
800094d4:	c1 31       	brne	800094fa <_realloc_r+0xa2>
800094d6:	ec c7 ff f0 	sub	r7,r6,-16
800094da:	0e 33       	cp.w	r3,r7
800094dc:	c1 95       	brlt	8000950e <_realloc_r+0xb6>
800094de:	e2 06 00 09 	add	r9,r1,r6
800094e2:	0c 13       	sub	r3,r6
800094e4:	a1 a3       	sbr	r3,0x0
800094e6:	93 13       	st.w	r9[0x4],r3
800094e8:	91 29       	st.w	r8[0x8],r9
800094ea:	04 9c       	mov	r12,r2
800094ec:	62 18       	ld.w	r8,r1[0x4]
800094ee:	08 95       	mov	r5,r4
800094f0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800094f4:	10 46       	or	r6,r8
800094f6:	83 16       	st.w	r1[0x4],r6
800094f8:	c0 b9       	rjmp	8000970e <_realloc_r+0x2b6>
800094fa:	0c 33       	cp.w	r3,r6
800094fc:	c0 95       	brlt	8000950e <_realloc_r+0xb6>
800094fe:	72 28       	ld.w	r8,r9[0x8]
80009500:	02 97       	mov	r7,r1
80009502:	72 39       	ld.w	r9,r9[0xc]
80009504:	93 28       	st.w	r9[0x8],r8
80009506:	91 39       	st.w	r8[0xc],r9
80009508:	cd c8       	rjmp	800096c0 <_realloc_r+0x268>
8000950a:	30 0a       	mov	r10,0
8000950c:	14 99       	mov	r9,r10
8000950e:	ed bc 00 00 	bld	r12,0x0
80009512:	e0 80 00 95 	breq	8000963c <_realloc_r+0x1e4>
80009516:	62 07       	ld.w	r7,r1[0x0]
80009518:	e2 07 01 07 	sub	r7,r1,r7
8000951c:	6e 1c       	ld.w	r12,r7[0x4]
8000951e:	e0 1c ff fc 	andl	r12,0xfffc
80009522:	58 09       	cp.w	r9,0
80009524:	c5 60       	breq	800095d0 <_realloc_r+0x178>
80009526:	f8 00 00 03 	add	r3,r12,r0
8000952a:	0a 39       	cp.w	r9,r5
8000952c:	c4 81       	brne	800095bc <_realloc_r+0x164>
8000952e:	14 03       	add	r3,r10
80009530:	ec c9 ff f0 	sub	r9,r6,-16
80009534:	12 33       	cp.w	r3,r9
80009536:	c4 d5       	brlt	800095d0 <_realloc_r+0x178>
80009538:	6e 3a       	ld.w	r10,r7[0xc]
8000953a:	6e 29       	ld.w	r9,r7[0x8]
8000953c:	95 29       	st.w	r10[0x8],r9
8000953e:	93 3a       	st.w	r9[0xc],r10
80009540:	ee c5 ff f8 	sub	r5,r7,-8
80009544:	e0 ca 00 04 	sub	r10,r0,4
80009548:	e0 4a 00 24 	cp.w	r10,36
8000954c:	e0 8b 00 25 	brhi	80009596 <_realloc_r+0x13e>
80009550:	0a 99       	mov	r9,r5
80009552:	59 3a       	cp.w	r10,19
80009554:	e0 88 00 1a 	brls	80009588 <_realloc_r+0x130>
80009558:	09 09       	ld.w	r9,r4++
8000955a:	8b 09       	st.w	r5[0x0],r9
8000955c:	09 09       	ld.w	r9,r4++
8000955e:	8f 39       	st.w	r7[0xc],r9
80009560:	ee c9 ff f0 	sub	r9,r7,-16
80009564:	59 ba       	cp.w	r10,27
80009566:	e0 88 00 11 	brls	80009588 <_realloc_r+0x130>
8000956a:	09 0b       	ld.w	r11,r4++
8000956c:	93 0b       	st.w	r9[0x0],r11
8000956e:	09 09       	ld.w	r9,r4++
80009570:	8f 59       	st.w	r7[0x14],r9
80009572:	ee c9 ff e8 	sub	r9,r7,-24
80009576:	e0 4a 00 24 	cp.w	r10,36
8000957a:	c0 71       	brne	80009588 <_realloc_r+0x130>
8000957c:	09 0a       	ld.w	r10,r4++
8000957e:	93 0a       	st.w	r9[0x0],r10
80009580:	ee c9 ff e0 	sub	r9,r7,-32
80009584:	09 0a       	ld.w	r10,r4++
80009586:	8f 7a       	st.w	r7[0x1c],r10
80009588:	09 0a       	ld.w	r10,r4++
8000958a:	12 aa       	st.w	r9++,r10
8000958c:	68 0a       	ld.w	r10,r4[0x0]
8000958e:	93 0a       	st.w	r9[0x0],r10
80009590:	68 1a       	ld.w	r10,r4[0x4]
80009592:	93 1a       	st.w	r9[0x4],r10
80009594:	c0 78       	rjmp	800095a2 <_realloc_r+0x14a>
80009596:	50 08       	stdsp	sp[0x0],r8
80009598:	08 9b       	mov	r11,r4
8000959a:	0a 9c       	mov	r12,r5
8000959c:	fe b0 fc 53 	rcall	80008e42 <memmove>
800095a0:	40 08       	lddsp	r8,sp[0x0]
800095a2:	ee 06 00 09 	add	r9,r7,r6
800095a6:	0c 13       	sub	r3,r6
800095a8:	a1 a3       	sbr	r3,0x0
800095aa:	93 13       	st.w	r9[0x4],r3
800095ac:	91 29       	st.w	r8[0x8],r9
800095ae:	04 9c       	mov	r12,r2
800095b0:	6e 18       	ld.w	r8,r7[0x4]
800095b2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800095b6:	10 46       	or	r6,r8
800095b8:	8f 16       	st.w	r7[0x4],r6
800095ba:	ca a8       	rjmp	8000970e <_realloc_r+0x2b6>
800095bc:	14 03       	add	r3,r10
800095be:	0c 33       	cp.w	r3,r6
800095c0:	c0 85       	brlt	800095d0 <_realloc_r+0x178>
800095c2:	72 28       	ld.w	r8,r9[0x8]
800095c4:	72 39       	ld.w	r9,r9[0xc]
800095c6:	93 28       	st.w	r9[0x8],r8
800095c8:	91 39       	st.w	r8[0xc],r9
800095ca:	6e 28       	ld.w	r8,r7[0x8]
800095cc:	6e 39       	ld.w	r9,r7[0xc]
800095ce:	c0 78       	rjmp	800095dc <_realloc_r+0x184>
800095d0:	f8 00 00 03 	add	r3,r12,r0
800095d4:	0c 33       	cp.w	r3,r6
800095d6:	c3 35       	brlt	8000963c <_realloc_r+0x1e4>
800095d8:	6e 39       	ld.w	r9,r7[0xc]
800095da:	6e 28       	ld.w	r8,r7[0x8]
800095dc:	93 28       	st.w	r9[0x8],r8
800095de:	91 39       	st.w	r8[0xc],r9
800095e0:	e0 ca 00 04 	sub	r10,r0,4
800095e4:	ee cc ff f8 	sub	r12,r7,-8
800095e8:	e0 4a 00 24 	cp.w	r10,36
800095ec:	e0 8b 00 24 	brhi	80009634 <_realloc_r+0x1dc>
800095f0:	59 3a       	cp.w	r10,19
800095f2:	e0 88 00 1a 	brls	80009626 <_realloc_r+0x1ce>
800095f6:	09 08       	ld.w	r8,r4++
800095f8:	99 08       	st.w	r12[0x0],r8
800095fa:	09 08       	ld.w	r8,r4++
800095fc:	8f 38       	st.w	r7[0xc],r8
800095fe:	ee cc ff f0 	sub	r12,r7,-16
80009602:	59 ba       	cp.w	r10,27
80009604:	e0 88 00 11 	brls	80009626 <_realloc_r+0x1ce>
80009608:	09 08       	ld.w	r8,r4++
8000960a:	99 08       	st.w	r12[0x0],r8
8000960c:	09 08       	ld.w	r8,r4++
8000960e:	8f 58       	st.w	r7[0x14],r8
80009610:	ee cc ff e8 	sub	r12,r7,-24
80009614:	e0 4a 00 24 	cp.w	r10,36
80009618:	c0 71       	brne	80009626 <_realloc_r+0x1ce>
8000961a:	09 08       	ld.w	r8,r4++
8000961c:	99 08       	st.w	r12[0x0],r8
8000961e:	ee cc ff e0 	sub	r12,r7,-32
80009622:	09 08       	ld.w	r8,r4++
80009624:	8f 78       	st.w	r7[0x1c],r8
80009626:	09 08       	ld.w	r8,r4++
80009628:	18 a8       	st.w	r12++,r8
8000962a:	68 08       	ld.w	r8,r4[0x0]
8000962c:	99 08       	st.w	r12[0x0],r8
8000962e:	68 18       	ld.w	r8,r4[0x4]
80009630:	99 18       	st.w	r12[0x4],r8
80009632:	c4 78       	rjmp	800096c0 <_realloc_r+0x268>
80009634:	08 9b       	mov	r11,r4
80009636:	fe b0 fc 06 	rcall	80008e42 <memmove>
8000963a:	c4 38       	rjmp	800096c0 <_realloc_r+0x268>
8000963c:	04 9c       	mov	r12,r2
8000963e:	fe b0 f9 df 	rcall	800089fc <_malloc_r>
80009642:	18 95       	mov	r5,r12
80009644:	c3 a0       	breq	800096b8 <_realloc_r+0x260>
80009646:	62 18       	ld.w	r8,r1[0x4]
80009648:	f8 c9 00 08 	sub	r9,r12,8
8000964c:	a1 c8       	cbr	r8,0x0
8000964e:	e2 08 00 08 	add	r8,r1,r8
80009652:	10 39       	cp.w	r9,r8
80009654:	c0 71       	brne	80009662 <_realloc_r+0x20a>
80009656:	72 13       	ld.w	r3,r9[0x4]
80009658:	02 97       	mov	r7,r1
8000965a:	e0 13 ff fc 	andl	r3,0xfffc
8000965e:	00 03       	add	r3,r0
80009660:	c3 08       	rjmp	800096c0 <_realloc_r+0x268>
80009662:	e0 ca 00 04 	sub	r10,r0,4
80009666:	e0 4a 00 24 	cp.w	r10,36
8000966a:	e0 8b 00 20 	brhi	800096aa <_realloc_r+0x252>
8000966e:	08 99       	mov	r9,r4
80009670:	18 98       	mov	r8,r12
80009672:	59 3a       	cp.w	r10,19
80009674:	e0 88 00 14 	brls	8000969c <_realloc_r+0x244>
80009678:	13 0b       	ld.w	r11,r9++
8000967a:	10 ab       	st.w	r8++,r11
8000967c:	13 0b       	ld.w	r11,r9++
8000967e:	10 ab       	st.w	r8++,r11
80009680:	59 ba       	cp.w	r10,27
80009682:	e0 88 00 0d 	brls	8000969c <_realloc_r+0x244>
80009686:	13 0b       	ld.w	r11,r9++
80009688:	10 ab       	st.w	r8++,r11
8000968a:	13 0b       	ld.w	r11,r9++
8000968c:	10 ab       	st.w	r8++,r11
8000968e:	e0 4a 00 24 	cp.w	r10,36
80009692:	c0 51       	brne	8000969c <_realloc_r+0x244>
80009694:	13 0a       	ld.w	r10,r9++
80009696:	10 aa       	st.w	r8++,r10
80009698:	13 0a       	ld.w	r10,r9++
8000969a:	10 aa       	st.w	r8++,r10
8000969c:	13 0a       	ld.w	r10,r9++
8000969e:	10 aa       	st.w	r8++,r10
800096a0:	72 0a       	ld.w	r10,r9[0x0]
800096a2:	91 0a       	st.w	r8[0x0],r10
800096a4:	72 19       	ld.w	r9,r9[0x4]
800096a6:	91 19       	st.w	r8[0x4],r9
800096a8:	c0 48       	rjmp	800096b0 <_realloc_r+0x258>
800096aa:	08 9b       	mov	r11,r4
800096ac:	fe b0 fb cb 	rcall	80008e42 <memmove>
800096b0:	08 9b       	mov	r11,r4
800096b2:	04 9c       	mov	r12,r2
800096b4:	fe b0 f6 fe 	rcall	800084b0 <_free_r>
800096b8:	04 9c       	mov	r12,r2
800096ba:	c2 a8       	rjmp	8000970e <_realloc_r+0x2b6>
800096bc:	00 93       	mov	r3,r0
800096be:	02 97       	mov	r7,r1
800096c0:	e6 06 01 09 	sub	r9,r3,r6
800096c4:	6e 18       	ld.w	r8,r7[0x4]
800096c6:	58 f9       	cp.w	r9,15
800096c8:	e0 88 00 16 	brls	800096f4 <_realloc_r+0x29c>
800096cc:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800096d0:	ed e8 10 08 	or	r8,r6,r8
800096d4:	8f 18       	st.w	r7[0x4],r8
800096d6:	12 98       	mov	r8,r9
800096d8:	a1 a8       	sbr	r8,0x0
800096da:	ee 06 00 0b 	add	r11,r7,r6
800096de:	f6 09 00 09 	add	r9,r11,r9
800096e2:	97 18       	st.w	r11[0x4],r8
800096e4:	72 18       	ld.w	r8,r9[0x4]
800096e6:	a1 a8       	sbr	r8,0x0
800096e8:	2f 8b       	sub	r11,-8
800096ea:	93 18       	st.w	r9[0x4],r8
800096ec:	04 9c       	mov	r12,r2
800096ee:	fe b0 f6 e1 	rcall	800084b0 <_free_r>
800096f2:	c0 b8       	rjmp	80009708 <_realloc_r+0x2b0>
800096f4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800096f8:	e7 e8 10 08 	or	r8,r3,r8
800096fc:	8f 18       	st.w	r7[0x4],r8
800096fe:	ee 03 00 03 	add	r3,r7,r3
80009702:	66 18       	ld.w	r8,r3[0x4]
80009704:	a1 a8       	sbr	r8,0x0
80009706:	87 18       	st.w	r3[0x4],r8
80009708:	04 9c       	mov	r12,r2
8000970a:	ee c5 ff f8 	sub	r5,r7,-8
8000970e:	fe b0 fb ba 	rcall	80008e82 <__malloc_unlock>
80009712:	0a 9c       	mov	r12,r5
80009714:	2f fd       	sub	sp,-4
80009716:	d8 32       	popm	r0-r7,pc

80009718 <__isinfd>:
80009718:	14 98       	mov	r8,r10
8000971a:	fc 19 7f f0 	movh	r9,0x7ff0
8000971e:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80009722:	f0 0b 11 00 	rsub	r11,r8,0
80009726:	f7 e8 10 08 	or	r8,r11,r8
8000972a:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
8000972e:	f2 08 01 08 	sub	r8,r9,r8
80009732:	f0 0c 11 00 	rsub	r12,r8,0
80009736:	f9 e8 10 08 	or	r8,r12,r8
8000973a:	f0 0c 14 1f 	asr	r12,r8,0x1f
8000973e:	2f fc       	sub	r12,-1
80009740:	5e fc       	retal	r12

80009742 <__isnand>:
80009742:	14 98       	mov	r8,r10
80009744:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80009748:	f0 0c 11 00 	rsub	r12,r8,0
8000974c:	10 4c       	or	r12,r8
8000974e:	fc 18 7f f0 	movh	r8,0x7ff0
80009752:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
80009756:	f0 0c 01 0c 	sub	r12,r8,r12
8000975a:	bf 9c       	lsr	r12,0x1f
8000975c:	5e fc       	retal	r12
8000975e:	d7 03       	nop

80009760 <_sbrk_r>:
80009760:	d4 21       	pushm	r4-r7,lr
80009762:	30 08       	mov	r8,0
80009764:	18 97       	mov	r7,r12
80009766:	e0 66 0a e0 	mov	r6,2784
8000976a:	16 9c       	mov	r12,r11
8000976c:	8d 08       	st.w	r6[0x0],r8
8000976e:	ca fc       	rcall	800098cc <_sbrk>
80009770:	5b fc       	cp.w	r12,-1
80009772:	c0 51       	brne	8000977c <_sbrk_r+0x1c>
80009774:	6c 08       	ld.w	r8,r6[0x0]
80009776:	58 08       	cp.w	r8,0
80009778:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000977c:	d8 22       	popm	r4-r7,pc
8000977e:	d7 03       	nop

80009780 <__sclose>:
80009780:	d4 01       	pushm	lr
80009782:	96 7b       	ld.sh	r11,r11[0xe]
80009784:	cf ec       	rcall	80009980 <_close_r>
80009786:	d8 02       	popm	pc

80009788 <__sseek>:
80009788:	d4 21       	pushm	r4-r7,lr
8000978a:	16 97       	mov	r7,r11
8000978c:	96 7b       	ld.sh	r11,r11[0xe]
8000978e:	c8 5d       	rcall	80009a98 <_lseek_r>
80009790:	8e 68       	ld.sh	r8,r7[0xc]
80009792:	10 99       	mov	r9,r8
80009794:	ad c8       	cbr	r8,0xc
80009796:	ad a9       	sbr	r9,0xc
80009798:	5b fc       	cp.w	r12,-1
8000979a:	ef f8 0c 06 	st.heq	r7[0xc],r8
8000979e:	ef f9 1c 06 	st.hne	r7[0xc],r9
800097a2:	ef fc 1a 15 	st.wne	r7[0x54],r12
800097a6:	d8 22       	popm	r4-r7,pc

800097a8 <__swrite>:
800097a8:	d4 21       	pushm	r4-r7,lr
800097aa:	96 68       	ld.sh	r8,r11[0xc]
800097ac:	16 97       	mov	r7,r11
800097ae:	14 95       	mov	r5,r10
800097b0:	12 94       	mov	r4,r9
800097b2:	e2 18 01 00 	andl	r8,0x100,COH
800097b6:	18 96       	mov	r6,r12
800097b8:	c0 50       	breq	800097c2 <__swrite+0x1a>
800097ba:	30 29       	mov	r9,2
800097bc:	30 0a       	mov	r10,0
800097be:	96 7b       	ld.sh	r11,r11[0xe]
800097c0:	c6 cd       	rcall	80009a98 <_lseek_r>
800097c2:	8e 68       	ld.sh	r8,r7[0xc]
800097c4:	ad c8       	cbr	r8,0xc
800097c6:	08 99       	mov	r9,r4
800097c8:	0a 9a       	mov	r10,r5
800097ca:	8e 7b       	ld.sh	r11,r7[0xe]
800097cc:	0c 9c       	mov	r12,r6
800097ce:	ae 68       	st.h	r7[0xc],r8
800097d0:	c9 ac       	rcall	80009904 <_write_r>
800097d2:	d8 22       	popm	r4-r7,pc

800097d4 <__sread>:
800097d4:	d4 21       	pushm	r4-r7,lr
800097d6:	16 97       	mov	r7,r11
800097d8:	96 7b       	ld.sh	r11,r11[0xe]
800097da:	c7 1d       	rcall	80009abc <_read_r>
800097dc:	c0 65       	brlt	800097e8 <__sread+0x14>
800097de:	6f 58       	ld.w	r8,r7[0x54]
800097e0:	18 08       	add	r8,r12
800097e2:	ef 48 00 54 	st.w	r7[84],r8
800097e6:	d8 22       	popm	r4-r7,pc
800097e8:	8e 68       	ld.sh	r8,r7[0xc]
800097ea:	ad c8       	cbr	r8,0xc
800097ec:	ae 68       	st.h	r7[0xc],r8
800097ee:	d8 22       	popm	r4-r7,pc

800097f0 <strlen>:
800097f0:	30 09       	mov	r9,0
800097f2:	18 98       	mov	r8,r12
800097f4:	c0 28       	rjmp	800097f8 <strlen+0x8>
800097f6:	2f f8       	sub	r8,-1
800097f8:	11 8a       	ld.ub	r10,r8[0x0]
800097fa:	f2 0a 18 00 	cp.b	r10,r9
800097fe:	cf c1       	brne	800097f6 <strlen+0x6>
80009800:	f0 0c 01 0c 	sub	r12,r8,r12
80009804:	5e fc       	retal	r12
80009806:	d7 03       	nop

80009808 <_close>:
80009808:	30 28       	mov	r8,2
8000980a:	d6 73       	breakpoint
8000980c:	3f fc       	mov	r12,-1
8000980e:	35 8b       	mov	r11,88
80009810:	58 0c       	cp.w	r12,0
80009812:	5e 4c       	retge	r12
80009814:	e0 6a 0a e0 	mov	r10,2784
80009818:	95 0b       	st.w	r10[0x0],r11
8000981a:	5e fc       	retal	r12

8000981c <_lseek>:
8000981c:	30 58       	mov	r8,5
8000981e:	d6 73       	breakpoint
80009820:	3f fc       	mov	r12,-1
80009822:	35 8b       	mov	r11,88
80009824:	58 0c       	cp.w	r12,0
80009826:	5e 4c       	retge	r12
80009828:	e0 6a 0a e0 	mov	r10,2784
8000982c:	95 0b       	st.w	r10[0x0],r11
8000982e:	5e fc       	retal	r12

80009830 <_read>:
80009830:	30 38       	mov	r8,3
80009832:	d6 73       	breakpoint
80009834:	3f fc       	mov	r12,-1
80009836:	35 8b       	mov	r11,88
80009838:	58 0c       	cp.w	r12,0
8000983a:	5e 4c       	retge	r12
8000983c:	e0 6a 0a e0 	mov	r10,2784
80009840:	95 0b       	st.w	r10[0x0],r11
80009842:	5e fc       	retal	r12

80009844 <_write>:
80009844:	30 48       	mov	r8,4
80009846:	d6 73       	breakpoint
80009848:	3f fc       	mov	r12,-1
8000984a:	35 8b       	mov	r11,88
8000984c:	58 0c       	cp.w	r12,0
8000984e:	5e 4c       	retge	r12
80009850:	e0 6a 0a e0 	mov	r10,2784
80009854:	95 0b       	st.w	r10[0x0],r11
80009856:	5e fc       	retal	r12

80009858 <isatty>:
80009858:	30 b8       	mov	r8,11
8000985a:	d6 73       	breakpoint
8000985c:	3f fc       	mov	r12,-1
8000985e:	35 8b       	mov	r11,88
80009860:	58 0c       	cp.w	r12,0
80009862:	5e 4c       	retge	r12
80009864:	e0 6a 0a e0 	mov	r10,2784
80009868:	95 0b       	st.w	r10[0x0],r11
8000986a:	5e fc       	retal	r12

8000986c <_fstat_host>:
8000986c:	30 98       	mov	r8,9
8000986e:	d6 73       	breakpoint
80009870:	3f fc       	mov	r12,-1
80009872:	35 8b       	mov	r11,88
80009874:	58 0c       	cp.w	r12,0
80009876:	5e 4c       	retge	r12
80009878:	e0 6a 0a e0 	mov	r10,2784
8000987c:	95 0b       	st.w	r10[0x0],r11
8000987e:	5e fc       	retal	r12

80009880 <_fstat>:
80009880:	d4 21       	pushm	r4-r7,lr
80009882:	21 0d       	sub	sp,64
80009884:	16 97       	mov	r7,r11
80009886:	1a 9b       	mov	r11,sp
80009888:	cf 2f       	rcall	8000986c <_fstat_host>
8000988a:	c0 34       	brge	80009890 <_fstat+0x10>
8000988c:	3f fc       	mov	r12,-1
8000988e:	c1 c8       	rjmp	800098c6 <_fstat+0x46>
80009890:	40 08       	lddsp	r8,sp[0x0]
80009892:	ae 08       	st.h	r7[0x0],r8
80009894:	40 18       	lddsp	r8,sp[0x4]
80009896:	ae 18       	st.h	r7[0x2],r8
80009898:	40 28       	lddsp	r8,sp[0x8]
8000989a:	8f 18       	st.w	r7[0x4],r8
8000989c:	40 38       	lddsp	r8,sp[0xc]
8000989e:	ae 48       	st.h	r7[0x8],r8
800098a0:	40 48       	lddsp	r8,sp[0x10]
800098a2:	ae 58       	st.h	r7[0xa],r8
800098a4:	40 58       	lddsp	r8,sp[0x14]
800098a6:	ae 68       	st.h	r7[0xc],r8
800098a8:	40 68       	lddsp	r8,sp[0x18]
800098aa:	ae 78       	st.h	r7[0xe],r8
800098ac:	40 88       	lddsp	r8,sp[0x20]
800098ae:	8f 48       	st.w	r7[0x10],r8
800098b0:	40 a8       	lddsp	r8,sp[0x28]
800098b2:	8f b8       	st.w	r7[0x2c],r8
800098b4:	40 c8       	lddsp	r8,sp[0x30]
800098b6:	8f c8       	st.w	r7[0x30],r8
800098b8:	40 d8       	lddsp	r8,sp[0x34]
800098ba:	8f 58       	st.w	r7[0x14],r8
800098bc:	40 e8       	lddsp	r8,sp[0x38]
800098be:	30 0c       	mov	r12,0
800098c0:	8f 78       	st.w	r7[0x1c],r8
800098c2:	40 f8       	lddsp	r8,sp[0x3c]
800098c4:	8f 98       	st.w	r7[0x24],r8
800098c6:	2f 0d       	sub	sp,-64
800098c8:	d8 22       	popm	r4-r7,pc
800098ca:	d7 03       	nop

800098cc <_sbrk>:
800098cc:	d4 01       	pushm	lr
800098ce:	e0 68 06 98 	mov	r8,1688
800098d2:	70 09       	ld.w	r9,r8[0x0]
800098d4:	58 09       	cp.w	r9,0
800098d6:	c0 41       	brne	800098de <_sbrk+0x12>
800098d8:	e0 69 0a e8 	mov	r9,2792
800098dc:	91 09       	st.w	r8[0x0],r9
800098de:	e0 69 06 98 	mov	r9,1688
800098e2:	e0 6a f0 00 	mov	r10,61440
800098e6:	72 08       	ld.w	r8,r9[0x0]
800098e8:	f0 0c 00 0c 	add	r12,r8,r12
800098ec:	14 3c       	cp.w	r12,r10
800098ee:	e0 8b 00 04 	brhi	800098f6 <_sbrk+0x2a>
800098f2:	93 0c       	st.w	r9[0x0],r12
800098f4:	c0 58       	rjmp	800098fe <_sbrk+0x32>
800098f6:	c5 5c       	rcall	800099a0 <__errno>
800098f8:	30 c8       	mov	r8,12
800098fa:	99 08       	st.w	r12[0x0],r8
800098fc:	3f f8       	mov	r8,-1
800098fe:	10 9c       	mov	r12,r8
80009900:	d8 02       	popm	pc
80009902:	d7 03       	nop

80009904 <_write_r>:
80009904:	d4 21       	pushm	r4-r7,lr
80009906:	16 98       	mov	r8,r11
80009908:	18 97       	mov	r7,r12
8000990a:	10 9c       	mov	r12,r8
8000990c:	30 08       	mov	r8,0
8000990e:	14 9b       	mov	r11,r10
80009910:	e0 66 0a e0 	mov	r6,2784
80009914:	12 9a       	mov	r10,r9
80009916:	8d 08       	st.w	r6[0x0],r8
80009918:	c9 6f       	rcall	80009844 <_write>
8000991a:	5b fc       	cp.w	r12,-1
8000991c:	c0 51       	brne	80009926 <_write_r+0x22>
8000991e:	6c 08       	ld.w	r8,r6[0x0]
80009920:	58 08       	cp.w	r8,0
80009922:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009926:	d8 22       	popm	r4-r7,pc

80009928 <_calloc_r>:
80009928:	d4 21       	pushm	r4-r7,lr
8000992a:	f4 0b 02 4b 	mul	r11,r10,r11
8000992e:	fe b0 f8 67 	rcall	800089fc <_malloc_r>
80009932:	18 97       	mov	r7,r12
80009934:	c2 30       	breq	8000997a <_calloc_r+0x52>
80009936:	f8 fa ff fc 	ld.w	r10,r12[-4]
8000993a:	e0 1a ff fc 	andl	r10,0xfffc
8000993e:	20 4a       	sub	r10,4
80009940:	e0 4a 00 24 	cp.w	r10,36
80009944:	e0 8b 00 18 	brhi	80009974 <_calloc_r+0x4c>
80009948:	18 98       	mov	r8,r12
8000994a:	59 3a       	cp.w	r10,19
8000994c:	e0 88 00 0f 	brls	8000996a <_calloc_r+0x42>
80009950:	30 09       	mov	r9,0
80009952:	10 a9       	st.w	r8++,r9
80009954:	10 a9       	st.w	r8++,r9
80009956:	59 ba       	cp.w	r10,27
80009958:	e0 88 00 09 	brls	8000996a <_calloc_r+0x42>
8000995c:	10 a9       	st.w	r8++,r9
8000995e:	10 a9       	st.w	r8++,r9
80009960:	e0 4a 00 24 	cp.w	r10,36
80009964:	c0 31       	brne	8000996a <_calloc_r+0x42>
80009966:	10 a9       	st.w	r8++,r9
80009968:	10 a9       	st.w	r8++,r9
8000996a:	30 09       	mov	r9,0
8000996c:	10 a9       	st.w	r8++,r9
8000996e:	91 19       	st.w	r8[0x4],r9
80009970:	91 09       	st.w	r8[0x0],r9
80009972:	c0 48       	rjmp	8000997a <_calloc_r+0x52>
80009974:	30 0b       	mov	r11,0
80009976:	fe b0 db fc 	rcall	8000516e <memset>
8000997a:	0e 9c       	mov	r12,r7
8000997c:	d8 22       	popm	r4-r7,pc
8000997e:	d7 03       	nop

80009980 <_close_r>:
80009980:	d4 21       	pushm	r4-r7,lr
80009982:	30 08       	mov	r8,0
80009984:	18 97       	mov	r7,r12
80009986:	e0 66 0a e0 	mov	r6,2784
8000998a:	16 9c       	mov	r12,r11
8000998c:	8d 08       	st.w	r6[0x0],r8
8000998e:	c3 df       	rcall	80009808 <_close>
80009990:	5b fc       	cp.w	r12,-1
80009992:	c0 51       	brne	8000999c <_close_r+0x1c>
80009994:	6c 08       	ld.w	r8,r6[0x0]
80009996:	58 08       	cp.w	r8,0
80009998:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000999c:	d8 22       	popm	r4-r7,pc
8000999e:	d7 03       	nop

800099a0 <__errno>:
800099a0:	e0 68 01 24 	mov	r8,292
800099a4:	70 0c       	ld.w	r12,r8[0x0]
800099a6:	2f 4c       	sub	r12,-12
800099a8:	5e fc       	retal	r12
800099aa:	d7 03       	nop

800099ac <_fclose_r>:
800099ac:	d4 21       	pushm	r4-r7,lr
800099ae:	18 96       	mov	r6,r12
800099b0:	16 97       	mov	r7,r11
800099b2:	58 0b       	cp.w	r11,0
800099b4:	c0 31       	brne	800099ba <_fclose_r+0xe>
800099b6:	16 95       	mov	r5,r11
800099b8:	c5 38       	rjmp	80009a5e <_fclose_r+0xb2>
800099ba:	fe b0 f4 8f 	rcall	800082d8 <__sfp_lock_acquire>
800099be:	58 06       	cp.w	r6,0
800099c0:	c0 70       	breq	800099ce <_fclose_r+0x22>
800099c2:	6c 68       	ld.w	r8,r6[0x18]
800099c4:	58 08       	cp.w	r8,0
800099c6:	c0 41       	brne	800099ce <_fclose_r+0x22>
800099c8:	0c 9c       	mov	r12,r6
800099ca:	fe b0 f4 d9 	rcall	8000837c <__sinit>
800099ce:	fe c8 e4 9e 	sub	r8,pc,-7010
800099d2:	10 37       	cp.w	r7,r8
800099d4:	c0 31       	brne	800099da <_fclose_r+0x2e>
800099d6:	6c 07       	ld.w	r7,r6[0x0]
800099d8:	c0 c8       	rjmp	800099f0 <_fclose_r+0x44>
800099da:	fe c8 e4 8a 	sub	r8,pc,-7030
800099de:	10 37       	cp.w	r7,r8
800099e0:	c0 31       	brne	800099e6 <_fclose_r+0x3a>
800099e2:	6c 17       	ld.w	r7,r6[0x4]
800099e4:	c0 68       	rjmp	800099f0 <_fclose_r+0x44>
800099e6:	fe c8 e4 76 	sub	r8,pc,-7050
800099ea:	10 37       	cp.w	r7,r8
800099ec:	ed f7 00 02 	ld.weq	r7,r6[0x8]
800099f0:	8e 69       	ld.sh	r9,r7[0xc]
800099f2:	30 08       	mov	r8,0
800099f4:	f0 09 19 00 	cp.h	r9,r8
800099f8:	c0 51       	brne	80009a02 <_fclose_r+0x56>
800099fa:	fe b0 f4 70 	rcall	800082da <__sfp_lock_release>
800099fe:	30 05       	mov	r5,0
80009a00:	c2 f8       	rjmp	80009a5e <_fclose_r+0xb2>
80009a02:	0e 9b       	mov	r11,r7
80009a04:	0c 9c       	mov	r12,r6
80009a06:	fe b0 f3 e3 	rcall	800081cc <_fflush_r>
80009a0a:	6e c8       	ld.w	r8,r7[0x30]
80009a0c:	18 95       	mov	r5,r12
80009a0e:	58 08       	cp.w	r8,0
80009a10:	c0 60       	breq	80009a1c <_fclose_r+0x70>
80009a12:	6e 8b       	ld.w	r11,r7[0x20]
80009a14:	0c 9c       	mov	r12,r6
80009a16:	5d 18       	icall	r8
80009a18:	f9 b5 05 ff 	movlt	r5,-1
80009a1c:	8e 68       	ld.sh	r8,r7[0xc]
80009a1e:	ed b8 00 07 	bld	r8,0x7
80009a22:	c0 51       	brne	80009a2c <_fclose_r+0x80>
80009a24:	6e 4b       	ld.w	r11,r7[0x10]
80009a26:	0c 9c       	mov	r12,r6
80009a28:	fe b0 f5 44 	rcall	800084b0 <_free_r>
80009a2c:	6e db       	ld.w	r11,r7[0x34]
80009a2e:	58 0b       	cp.w	r11,0
80009a30:	c0 a0       	breq	80009a44 <_fclose_r+0x98>
80009a32:	ee c8 ff bc 	sub	r8,r7,-68
80009a36:	10 3b       	cp.w	r11,r8
80009a38:	c0 40       	breq	80009a40 <_fclose_r+0x94>
80009a3a:	0c 9c       	mov	r12,r6
80009a3c:	fe b0 f5 3a 	rcall	800084b0 <_free_r>
80009a40:	30 08       	mov	r8,0
80009a42:	8f d8       	st.w	r7[0x34],r8
80009a44:	6f 2b       	ld.w	r11,r7[0x48]
80009a46:	58 0b       	cp.w	r11,0
80009a48:	c0 70       	breq	80009a56 <_fclose_r+0xaa>
80009a4a:	0c 9c       	mov	r12,r6
80009a4c:	fe b0 f5 32 	rcall	800084b0 <_free_r>
80009a50:	30 08       	mov	r8,0
80009a52:	ef 48 00 48 	st.w	r7[72],r8
80009a56:	30 08       	mov	r8,0
80009a58:	ae 68       	st.h	r7[0xc],r8
80009a5a:	fe b0 f4 40 	rcall	800082da <__sfp_lock_release>
80009a5e:	0a 9c       	mov	r12,r5
80009a60:	d8 22       	popm	r4-r7,pc
80009a62:	d7 03       	nop

80009a64 <fclose>:
80009a64:	d4 01       	pushm	lr
80009a66:	e0 68 01 24 	mov	r8,292
80009a6a:	18 9b       	mov	r11,r12
80009a6c:	70 0c       	ld.w	r12,r8[0x0]
80009a6e:	c9 ff       	rcall	800099ac <_fclose_r>
80009a70:	d8 02       	popm	pc
80009a72:	d7 03       	nop

80009a74 <_fstat_r>:
80009a74:	d4 21       	pushm	r4-r7,lr
80009a76:	16 98       	mov	r8,r11
80009a78:	18 97       	mov	r7,r12
80009a7a:	10 9c       	mov	r12,r8
80009a7c:	30 08       	mov	r8,0
80009a7e:	e0 66 0a e0 	mov	r6,2784
80009a82:	14 9b       	mov	r11,r10
80009a84:	8d 08       	st.w	r6[0x0],r8
80009a86:	cf de       	rcall	80009880 <_fstat>
80009a88:	5b fc       	cp.w	r12,-1
80009a8a:	c0 51       	brne	80009a94 <_fstat_r+0x20>
80009a8c:	6c 08       	ld.w	r8,r6[0x0]
80009a8e:	58 08       	cp.w	r8,0
80009a90:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009a94:	d8 22       	popm	r4-r7,pc
80009a96:	d7 03       	nop

80009a98 <_lseek_r>:
80009a98:	d4 21       	pushm	r4-r7,lr
80009a9a:	16 98       	mov	r8,r11
80009a9c:	18 97       	mov	r7,r12
80009a9e:	10 9c       	mov	r12,r8
80009aa0:	30 08       	mov	r8,0
80009aa2:	14 9b       	mov	r11,r10
80009aa4:	e0 66 0a e0 	mov	r6,2784
80009aa8:	12 9a       	mov	r10,r9
80009aaa:	8d 08       	st.w	r6[0x0],r8
80009aac:	cb 8e       	rcall	8000981c <_lseek>
80009aae:	5b fc       	cp.w	r12,-1
80009ab0:	c0 51       	brne	80009aba <_lseek_r+0x22>
80009ab2:	6c 08       	ld.w	r8,r6[0x0]
80009ab4:	58 08       	cp.w	r8,0
80009ab6:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009aba:	d8 22       	popm	r4-r7,pc

80009abc <_read_r>:
80009abc:	d4 21       	pushm	r4-r7,lr
80009abe:	16 98       	mov	r8,r11
80009ac0:	18 97       	mov	r7,r12
80009ac2:	10 9c       	mov	r12,r8
80009ac4:	30 08       	mov	r8,0
80009ac6:	14 9b       	mov	r11,r10
80009ac8:	e0 66 0a e0 	mov	r6,2784
80009acc:	12 9a       	mov	r10,r9
80009ace:	8d 08       	st.w	r6[0x0],r8
80009ad0:	cb 0e       	rcall	80009830 <_read>
80009ad2:	5b fc       	cp.w	r12,-1
80009ad4:	c0 51       	brne	80009ade <_read_r+0x22>
80009ad6:	6c 08       	ld.w	r8,r6[0x0]
80009ad8:	58 08       	cp.w	r8,0
80009ada:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009ade:	d8 22       	popm	r4-r7,pc

80009ae0 <__avr32_f64_cmp_eq>:
80009ae0:	10 3a       	cp.w	r10,r8
80009ae2:	f2 0b 13 00 	cpc	r11,r9
80009ae6:	c0 80       	breq	80009af6 <__avr32_f64_cmp_eq+0x16>
80009ae8:	a1 7b       	lsl	r11,0x1
80009aea:	a1 79       	lsl	r9,0x1
80009aec:	14 4b       	or	r11,r10
80009aee:	12 4b       	or	r11,r9
80009af0:	10 4b       	or	r11,r8
80009af2:	5e 0f       	reteq	1
80009af4:	5e fd       	retal	0
80009af6:	a1 7b       	lsl	r11,0x1
80009af8:	fc 1c ff e0 	movh	r12,0xffe0
80009afc:	58 0a       	cp.w	r10,0
80009afe:	f8 0b 13 00 	cpc	r11,r12
80009b02:	5e 8f       	retls	1
80009b04:	5e fd       	retal	0

80009b06 <__avr32_f64_cmp_ge>:
80009b06:	1a de       	st.w	--sp,lr
80009b08:	1a d7       	st.w	--sp,r7
80009b0a:	a1 7b       	lsl	r11,0x1
80009b0c:	5f 3c       	srlo	r12
80009b0e:	a1 79       	lsl	r9,0x1
80009b10:	5f 37       	srlo	r7
80009b12:	5c fc       	rol	r12
80009b14:	fc 1e ff e0 	movh	lr,0xffe0
80009b18:	58 0a       	cp.w	r10,0
80009b1a:	fc 0b 13 00 	cpc	r11,lr
80009b1e:	e0 8b 00 1d 	brhi	80009b58 <__avr32_f64_cmp_ge+0x52>
80009b22:	58 08       	cp.w	r8,0
80009b24:	fc 09 13 00 	cpc	r9,lr
80009b28:	e0 8b 00 18 	brhi	80009b58 <__avr32_f64_cmp_ge+0x52>
80009b2c:	58 0b       	cp.w	r11,0
80009b2e:	f5 ba 00 00 	subfeq	r10,0
80009b32:	c1 50       	breq	80009b5c <__avr32_f64_cmp_ge+0x56>
80009b34:	1b 07       	ld.w	r7,sp++
80009b36:	1b 0e       	ld.w	lr,sp++
80009b38:	58 3c       	cp.w	r12,3
80009b3a:	c0 a0       	breq	80009b4e <__avr32_f64_cmp_ge+0x48>
80009b3c:	58 1c       	cp.w	r12,1
80009b3e:	c0 33       	brcs	80009b44 <__avr32_f64_cmp_ge+0x3e>
80009b40:	5e 0f       	reteq	1
80009b42:	5e 1d       	retne	0
80009b44:	10 3a       	cp.w	r10,r8
80009b46:	f2 0b 13 00 	cpc	r11,r9
80009b4a:	5e 2f       	reths	1
80009b4c:	5e 3d       	retlo	0
80009b4e:	14 38       	cp.w	r8,r10
80009b50:	f6 09 13 00 	cpc	r9,r11
80009b54:	5e 2f       	reths	1
80009b56:	5e 3d       	retlo	0
80009b58:	1b 07       	ld.w	r7,sp++
80009b5a:	d8 0a       	popm	pc,r12=0
80009b5c:	58 17       	cp.w	r7,1
80009b5e:	5f 0c       	sreq	r12
80009b60:	58 09       	cp.w	r9,0
80009b62:	f5 b8 00 00 	subfeq	r8,0
80009b66:	1b 07       	ld.w	r7,sp++
80009b68:	1b 0e       	ld.w	lr,sp++
80009b6a:	5e 0f       	reteq	1
80009b6c:	5e fc       	retal	r12

80009b6e <__avr32_f64_cmp_lt>:
80009b6e:	1a de       	st.w	--sp,lr
80009b70:	1a d7       	st.w	--sp,r7
80009b72:	a1 7b       	lsl	r11,0x1
80009b74:	5f 3c       	srlo	r12
80009b76:	a1 79       	lsl	r9,0x1
80009b78:	5f 37       	srlo	r7
80009b7a:	5c fc       	rol	r12
80009b7c:	fc 1e ff e0 	movh	lr,0xffe0
80009b80:	58 0a       	cp.w	r10,0
80009b82:	fc 0b 13 00 	cpc	r11,lr
80009b86:	e0 8b 00 1d 	brhi	80009bc0 <__avr32_f64_cmp_lt+0x52>
80009b8a:	58 08       	cp.w	r8,0
80009b8c:	fc 09 13 00 	cpc	r9,lr
80009b90:	e0 8b 00 18 	brhi	80009bc0 <__avr32_f64_cmp_lt+0x52>
80009b94:	58 0b       	cp.w	r11,0
80009b96:	f5 ba 00 00 	subfeq	r10,0
80009b9a:	c1 50       	breq	80009bc4 <__avr32_f64_cmp_lt+0x56>
80009b9c:	1b 07       	ld.w	r7,sp++
80009b9e:	1b 0e       	ld.w	lr,sp++
80009ba0:	58 3c       	cp.w	r12,3
80009ba2:	c0 a0       	breq	80009bb6 <__avr32_f64_cmp_lt+0x48>
80009ba4:	58 1c       	cp.w	r12,1
80009ba6:	c0 33       	brcs	80009bac <__avr32_f64_cmp_lt+0x3e>
80009ba8:	5e 0d       	reteq	0
80009baa:	5e 1f       	retne	1
80009bac:	10 3a       	cp.w	r10,r8
80009bae:	f2 0b 13 00 	cpc	r11,r9
80009bb2:	5e 2d       	reths	0
80009bb4:	5e 3f       	retlo	1
80009bb6:	14 38       	cp.w	r8,r10
80009bb8:	f6 09 13 00 	cpc	r9,r11
80009bbc:	5e 2d       	reths	0
80009bbe:	5e 3f       	retlo	1
80009bc0:	1b 07       	ld.w	r7,sp++
80009bc2:	d8 0a       	popm	pc,r12=0
80009bc4:	58 17       	cp.w	r7,1
80009bc6:	5f 1c       	srne	r12
80009bc8:	58 09       	cp.w	r9,0
80009bca:	f5 b8 00 00 	subfeq	r8,0
80009bce:	1b 07       	ld.w	r7,sp++
80009bd0:	1b 0e       	ld.w	lr,sp++
80009bd2:	5e 0d       	reteq	0
80009bd4:	5e fc       	retal	r12
80009bd6:	d7 03       	nop

80009bd8 <__avr32_f64_div>:
80009bd8:	eb cd 40 ff 	pushm	r0-r7,lr
80009bdc:	f7 e9 20 0e 	eor	lr,r11,r9
80009be0:	f6 07 16 14 	lsr	r7,r11,0x14
80009be4:	a9 7b       	lsl	r11,0x9
80009be6:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
80009bea:	a9 7a       	lsl	r10,0x9
80009bec:	bd bb       	sbr	r11,0x1d
80009bee:	e4 1b 3f ff 	andh	r11,0x3fff
80009bf2:	ab d7       	cbr	r7,0xb
80009bf4:	e0 80 00 cc 	breq	80009d8c <__avr32_f64_div_round_subnormal+0x54>
80009bf8:	e0 47 07 ff 	cp.w	r7,2047
80009bfc:	e0 84 00 b5 	brge	80009d66 <__avr32_f64_div_round_subnormal+0x2e>
80009c00:	f2 06 16 14 	lsr	r6,r9,0x14
80009c04:	a9 79       	lsl	r9,0x9
80009c06:	f3 e8 13 79 	or	r9,r9,r8>>0x17
80009c0a:	a9 78       	lsl	r8,0x9
80009c0c:	bd b9       	sbr	r9,0x1d
80009c0e:	e4 19 3f ff 	andh	r9,0x3fff
80009c12:	ab d6       	cbr	r6,0xb
80009c14:	e0 80 00 e2 	breq	80009dd8 <__avr32_f64_div_round_subnormal+0xa0>
80009c18:	e0 46 07 ff 	cp.w	r6,2047
80009c1c:	e0 84 00 b2 	brge	80009d80 <__avr32_f64_div_round_subnormal+0x48>
80009c20:	0c 17       	sub	r7,r6
80009c22:	fe 37 fc 01 	sub	r7,-1023
80009c26:	fc 1c 80 00 	movh	r12,0x8000
80009c2a:	f8 03 16 01 	lsr	r3,r12,0x1
80009c2e:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
80009c32:	5c d4       	com	r4
80009c34:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
80009c38:	e6 09 06 44 	mulu.d	r4,r3,r9
80009c3c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009c40:	e6 05 06 44 	mulu.d	r4,r3,r5
80009c44:	ea 03 15 02 	lsl	r3,r5,0x2
80009c48:	e6 09 06 44 	mulu.d	r4,r3,r9
80009c4c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009c50:	e6 05 06 44 	mulu.d	r4,r3,r5
80009c54:	ea 03 15 02 	lsl	r3,r5,0x2
80009c58:	e6 09 06 44 	mulu.d	r4,r3,r9
80009c5c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009c60:	e6 05 06 44 	mulu.d	r4,r3,r5
80009c64:	ea 03 15 02 	lsl	r3,r5,0x2
80009c68:	e6 08 06 40 	mulu.d	r0,r3,r8
80009c6c:	e4 09 07 40 	macu.d	r0,r2,r9
80009c70:	e6 09 06 44 	mulu.d	r4,r3,r9
80009c74:	02 04       	add	r4,r1
80009c76:	5c 05       	acr	r5
80009c78:	a3 65       	lsl	r5,0x2
80009c7a:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80009c7e:	a3 64       	lsl	r4,0x2
80009c80:	5c 34       	neg	r4
80009c82:	f8 05 01 45 	sbc	r5,r12,r5
80009c86:	e6 04 06 40 	mulu.d	r0,r3,r4
80009c8a:	e4 05 07 40 	macu.d	r0,r2,r5
80009c8e:	e6 05 06 44 	mulu.d	r4,r3,r5
80009c92:	02 04       	add	r4,r1
80009c94:	5c 05       	acr	r5
80009c96:	ea 03 15 02 	lsl	r3,r5,0x2
80009c9a:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80009c9e:	e8 02 15 02 	lsl	r2,r4,0x2
80009ca2:	e6 08 06 40 	mulu.d	r0,r3,r8
80009ca6:	e4 09 07 40 	macu.d	r0,r2,r9
80009caa:	e6 09 06 44 	mulu.d	r4,r3,r9
80009cae:	02 04       	add	r4,r1
80009cb0:	5c 05       	acr	r5
80009cb2:	a3 65       	lsl	r5,0x2
80009cb4:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80009cb8:	a3 64       	lsl	r4,0x2
80009cba:	5c 34       	neg	r4
80009cbc:	f8 05 01 45 	sbc	r5,r12,r5
80009cc0:	e6 04 06 40 	mulu.d	r0,r3,r4
80009cc4:	e4 05 07 40 	macu.d	r0,r2,r5
80009cc8:	e6 05 06 44 	mulu.d	r4,r3,r5
80009ccc:	02 04       	add	r4,r1
80009cce:	5c 05       	acr	r5
80009cd0:	ea 03 15 02 	lsl	r3,r5,0x2
80009cd4:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80009cd8:	e8 02 15 02 	lsl	r2,r4,0x2
80009cdc:	e6 0a 06 40 	mulu.d	r0,r3,r10
80009ce0:	e4 0b 07 40 	macu.d	r0,r2,r11
80009ce4:	e6 0b 06 42 	mulu.d	r2,r3,r11
80009ce8:	02 02       	add	r2,r1
80009cea:	5c 03       	acr	r3
80009cec:	ed b3 00 1c 	bld	r3,0x1c
80009cf0:	c0 90       	breq	80009d02 <__avr32_f64_div+0x12a>
80009cf2:	a1 72       	lsl	r2,0x1
80009cf4:	5c f3       	rol	r3
80009cf6:	20 17       	sub	r7,1
80009cf8:	a3 9a       	lsr	r10,0x3
80009cfa:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
80009cfe:	a3 9b       	lsr	r11,0x3
80009d00:	c0 58       	rjmp	80009d0a <__avr32_f64_div+0x132>
80009d02:	a5 8a       	lsr	r10,0x4
80009d04:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80009d08:	a5 8b       	lsr	r11,0x4
80009d0a:	58 07       	cp.w	r7,0
80009d0c:	e0 8a 00 8b 	brle	80009e22 <__avr32_f64_div_res_subnormal>
80009d10:	e0 12 ff 00 	andl	r2,0xff00
80009d14:	e8 12 00 80 	orl	r2,0x80
80009d18:	e6 08 06 40 	mulu.d	r0,r3,r8
80009d1c:	e4 09 07 40 	macu.d	r0,r2,r9
80009d20:	e4 08 06 44 	mulu.d	r4,r2,r8
80009d24:	e6 09 06 48 	mulu.d	r8,r3,r9
80009d28:	00 05       	add	r5,r0
80009d2a:	f0 01 00 48 	adc	r8,r8,r1
80009d2e:	5c 09       	acr	r9
80009d30:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80009d34:	58 04       	cp.w	r4,0
80009d36:	5c 25       	cpc	r5

80009d38 <__avr32_f64_div_round_subnormal>:
80009d38:	f4 08 13 00 	cpc	r8,r10
80009d3c:	f6 09 13 00 	cpc	r9,r11
80009d40:	5f 36       	srlo	r6
80009d42:	f8 06 17 00 	moveq	r6,r12
80009d46:	e4 0a 16 08 	lsr	r10,r2,0x8
80009d4a:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
80009d4e:	e6 0b 16 08 	lsr	r11,r3,0x8
80009d52:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80009d56:	ed be 00 1f 	bld	lr,0x1f
80009d5a:	ef bb 00 1f 	bst	r11,0x1f
80009d5e:	0c 0a       	add	r10,r6
80009d60:	5c 0b       	acr	r11
80009d62:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80009d66:	e4 1b 00 0f 	andh	r11,0xf
80009d6a:	14 4b       	or	r11,r10
80009d6c:	e0 81 00 a7 	brne	80009eba <__avr32_f64_div_res_subnormal+0x98>
80009d70:	f2 06 16 14 	lsr	r6,r9,0x14
80009d74:	ab d6       	cbr	r6,0xb
80009d76:	e0 46 07 ff 	cp.w	r6,2047
80009d7a:	e0 81 00 a4 	brne	80009ec2 <__avr32_f64_div_res_subnormal+0xa0>
80009d7e:	c9 e8       	rjmp	80009eba <__avr32_f64_div_res_subnormal+0x98>
80009d80:	e4 19 00 0f 	andh	r9,0xf
80009d84:	10 49       	or	r9,r8
80009d86:	e0 81 00 9a 	brne	80009eba <__avr32_f64_div_res_subnormal+0x98>
80009d8a:	c9 28       	rjmp	80009eae <__avr32_f64_div_res_subnormal+0x8c>
80009d8c:	a3 7b       	lsl	r11,0x3
80009d8e:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
80009d92:	a3 7a       	lsl	r10,0x3
80009d94:	f5 eb 10 04 	or	r4,r10,r11
80009d98:	e0 80 00 a0 	breq	80009ed8 <__avr32_f64_div_op1_zero>
80009d9c:	f6 04 12 00 	clz	r4,r11
80009da0:	c1 70       	breq	80009dce <__avr32_f64_div_round_subnormal+0x96>
80009da2:	c0 c3       	brcs	80009dba <__avr32_f64_div_round_subnormal+0x82>
80009da4:	e8 05 11 20 	rsub	r5,r4,32
80009da8:	f6 04 09 4b 	lsl	r11,r11,r4
80009dac:	f4 05 0a 45 	lsr	r5,r10,r5
80009db0:	0a 4b       	or	r11,r5
80009db2:	f4 04 09 4a 	lsl	r10,r10,r4
80009db6:	08 17       	sub	r7,r4
80009db8:	c0 b8       	rjmp	80009dce <__avr32_f64_div_round_subnormal+0x96>
80009dba:	f4 04 12 00 	clz	r4,r10
80009dbe:	f9 b4 03 00 	movlo	r4,0
80009dc2:	f7 b4 02 e0 	subhs	r4,-32
80009dc6:	f4 04 09 4b 	lsl	r11,r10,r4
80009dca:	30 0a       	mov	r10,0
80009dcc:	08 17       	sub	r7,r4
80009dce:	a3 8a       	lsr	r10,0x2
80009dd0:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80009dd4:	a3 8b       	lsr	r11,0x2
80009dd6:	c1 1b       	rjmp	80009bf8 <__avr32_f64_div+0x20>
80009dd8:	a3 79       	lsl	r9,0x3
80009dda:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
80009dde:	a3 78       	lsl	r8,0x3
80009de0:	f3 e8 10 04 	or	r4,r9,r8
80009de4:	c6 f0       	breq	80009ec2 <__avr32_f64_div_res_subnormal+0xa0>
80009de6:	f2 04 12 00 	clz	r4,r9
80009dea:	c1 70       	breq	80009e18 <__avr32_f64_div_round_subnormal+0xe0>
80009dec:	c0 c3       	brcs	80009e04 <__avr32_f64_div_round_subnormal+0xcc>
80009dee:	e8 05 11 20 	rsub	r5,r4,32
80009df2:	f2 04 09 49 	lsl	r9,r9,r4
80009df6:	f0 05 0a 45 	lsr	r5,r8,r5
80009dfa:	0a 49       	or	r9,r5
80009dfc:	f0 04 09 48 	lsl	r8,r8,r4
80009e00:	08 16       	sub	r6,r4
80009e02:	c0 b8       	rjmp	80009e18 <__avr32_f64_div_round_subnormal+0xe0>
80009e04:	f0 04 12 00 	clz	r4,r8
80009e08:	f9 b4 03 00 	movlo	r4,0
80009e0c:	f7 b4 02 e0 	subhs	r4,-32
80009e10:	f0 04 09 49 	lsl	r9,r8,r4
80009e14:	30 08       	mov	r8,0
80009e16:	08 16       	sub	r6,r4
80009e18:	a3 88       	lsr	r8,0x2
80009e1a:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
80009e1e:	a3 89       	lsr	r9,0x2
80009e20:	cf ca       	rjmp	80009c18 <__avr32_f64_div+0x40>

80009e22 <__avr32_f64_div_res_subnormal>:
80009e22:	5c 37       	neg	r7
80009e24:	2f f7       	sub	r7,-1
80009e26:	f1 b7 04 c0 	satu	r7,0x6
80009e2a:	e0 47 00 20 	cp.w	r7,32
80009e2e:	c1 54       	brge	80009e58 <__avr32_f64_div_res_subnormal+0x36>
80009e30:	ee 06 11 20 	rsub	r6,r7,32
80009e34:	e4 07 0a 42 	lsr	r2,r2,r7
80009e38:	e6 06 09 4c 	lsl	r12,r3,r6
80009e3c:	18 42       	or	r2,r12
80009e3e:	e6 07 0a 43 	lsr	r3,r3,r7
80009e42:	f4 06 09 41 	lsl	r1,r10,r6
80009e46:	f4 07 0a 4a 	lsr	r10,r10,r7
80009e4a:	f6 06 09 4c 	lsl	r12,r11,r6
80009e4e:	18 4a       	or	r10,r12
80009e50:	f6 07 0a 4b 	lsr	r11,r11,r7
80009e54:	30 00       	mov	r0,0
80009e56:	c1 58       	rjmp	80009e80 <__avr32_f64_div_res_subnormal+0x5e>
80009e58:	ee 06 11 20 	rsub	r6,r7,32
80009e5c:	f9 b0 00 00 	moveq	r0,0
80009e60:	f9 bc 00 00 	moveq	r12,0
80009e64:	c0 50       	breq	80009e6e <__avr32_f64_div_res_subnormal+0x4c>
80009e66:	f4 06 09 40 	lsl	r0,r10,r6
80009e6a:	f6 06 09 4c 	lsl	r12,r11,r6
80009e6e:	e6 07 0a 42 	lsr	r2,r3,r7
80009e72:	30 03       	mov	r3,0
80009e74:	f4 07 0a 41 	lsr	r1,r10,r7
80009e78:	18 41       	or	r1,r12
80009e7a:	f6 07 0a 4a 	lsr	r10,r11,r7
80009e7e:	30 0b       	mov	r11,0
80009e80:	e0 12 ff 00 	andl	r2,0xff00
80009e84:	e8 12 00 80 	orl	r2,0x80
80009e88:	e6 08 06 46 	mulu.d	r6,r3,r8
80009e8c:	e4 09 07 46 	macu.d	r6,r2,r9
80009e90:	e4 08 06 44 	mulu.d	r4,r2,r8
80009e94:	e6 09 06 48 	mulu.d	r8,r3,r9
80009e98:	0c 05       	add	r5,r6
80009e9a:	f0 07 00 48 	adc	r8,r8,r7
80009e9e:	5c 09       	acr	r9
80009ea0:	30 07       	mov	r7,0
80009ea2:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80009ea6:	00 34       	cp.w	r4,r0
80009ea8:	e2 05 13 00 	cpc	r5,r1
80009eac:	c4 6b       	rjmp	80009d38 <__avr32_f64_div_round_subnormal>
80009eae:	1c 9b       	mov	r11,lr
80009eb0:	e6 1b 80 00 	andh	r11,0x8000,COH
80009eb4:	30 0a       	mov	r10,0
80009eb6:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80009eba:	3f fb       	mov	r11,-1
80009ebc:	30 0a       	mov	r10,0
80009ebe:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80009ec2:	f5 eb 10 04 	or	r4,r10,r11
80009ec6:	c0 90       	breq	80009ed8 <__avr32_f64_div_op1_zero>
80009ec8:	1c 9b       	mov	r11,lr
80009eca:	e6 1b 80 00 	andh	r11,0x8000,COH
80009ece:	ea 1b 7f f0 	orh	r11,0x7ff0
80009ed2:	30 0a       	mov	r10,0
80009ed4:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

80009ed8 <__avr32_f64_div_op1_zero>:
80009ed8:	f1 e9 10 15 	or	r5,r8,r9<<0x1
80009edc:	ce f0       	breq	80009eba <__avr32_f64_div_res_subnormal+0x98>
80009ede:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80009ee2:	e0 44 07 ff 	cp.w	r4,2047
80009ee6:	ce 41       	brne	80009eae <__avr32_f64_div_res_subnormal+0x8c>
80009ee8:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
80009eec:	ce 10       	breq	80009eae <__avr32_f64_div_res_subnormal+0x8c>
80009eee:	ce 6b       	rjmp	80009eba <__avr32_f64_div_res_subnormal+0x98>

80009ef0 <__avr32_umod64>:
80009ef0:	d4 31       	pushm	r0-r7,lr
80009ef2:	1a 97       	mov	r7,sp
80009ef4:	20 3d       	sub	sp,12
80009ef6:	10 9c       	mov	r12,r8
80009ef8:	12 95       	mov	r5,r9
80009efa:	14 9e       	mov	lr,r10
80009efc:	16 91       	mov	r1,r11
80009efe:	16 96       	mov	r6,r11
80009f00:	58 09       	cp.w	r9,0
80009f02:	e0 81 00 81 	brne	8000a004 <__avr32_umod64+0x114>
80009f06:	16 38       	cp.w	r8,r11
80009f08:	e0 88 00 12 	brls	80009f2c <__avr32_umod64+0x3c>
80009f0c:	f0 08 12 00 	clz	r8,r8
80009f10:	c4 e0       	breq	80009fac <__avr32_umod64+0xbc>
80009f12:	f6 08 09 46 	lsl	r6,r11,r8
80009f16:	f8 08 09 4c 	lsl	r12,r12,r8
80009f1a:	f0 0b 11 20 	rsub	r11,r8,32
80009f1e:	f4 08 09 4e 	lsl	lr,r10,r8
80009f22:	f4 0b 0a 4b 	lsr	r11,r10,r11
80009f26:	f7 e6 10 06 	or	r6,r11,r6
80009f2a:	c4 18       	rjmp	80009fac <__avr32_umod64+0xbc>
80009f2c:	58 08       	cp.w	r8,0
80009f2e:	c0 51       	brne	80009f38 <__avr32_umod64+0x48>
80009f30:	30 19       	mov	r9,1
80009f32:	f2 08 0d 08 	divu	r8,r9,r8
80009f36:	10 9c       	mov	r12,r8
80009f38:	f8 08 12 00 	clz	r8,r12
80009f3c:	c0 31       	brne	80009f42 <__avr32_umod64+0x52>
80009f3e:	18 16       	sub	r6,r12
80009f40:	c3 68       	rjmp	80009fac <__avr32_umod64+0xbc>
80009f42:	f0 03 11 20 	rsub	r3,r8,32
80009f46:	f4 03 0a 4b 	lsr	r11,r10,r3
80009f4a:	f8 08 09 4c 	lsl	r12,r12,r8
80009f4e:	ec 08 09 49 	lsl	r9,r6,r8
80009f52:	ec 03 0a 43 	lsr	r3,r6,r3
80009f56:	f7 e9 10 09 	or	r9,r11,r9
80009f5a:	f8 05 16 10 	lsr	r5,r12,0x10
80009f5e:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80009f62:	e6 05 0d 02 	divu	r2,r3,r5
80009f66:	f2 0e 16 10 	lsr	lr,r9,0x10
80009f6a:	ec 02 02 4b 	mul	r11,r6,r2
80009f6e:	fd e3 11 0e 	or	lr,lr,r3<<0x10
80009f72:	16 3e       	cp.w	lr,r11
80009f74:	c0 72       	brcc	80009f82 <__avr32_umod64+0x92>
80009f76:	18 0e       	add	lr,r12
80009f78:	18 3e       	cp.w	lr,r12
80009f7a:	c0 43       	brcs	80009f82 <__avr32_umod64+0x92>
80009f7c:	16 3e       	cp.w	lr,r11
80009f7e:	fd dc e3 0e 	addcs	lr,lr,r12
80009f82:	fc 0b 01 03 	sub	r3,lr,r11
80009f86:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
80009f8a:	e6 05 0d 02 	divu	r2,r3,r5
80009f8e:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80009f92:	a5 36       	mul	r6,r2
80009f94:	0c 39       	cp.w	r9,r6
80009f96:	c0 72       	brcc	80009fa4 <__avr32_umod64+0xb4>
80009f98:	18 09       	add	r9,r12
80009f9a:	18 39       	cp.w	r9,r12
80009f9c:	c0 43       	brcs	80009fa4 <__avr32_umod64+0xb4>
80009f9e:	0c 39       	cp.w	r9,r6
80009fa0:	f3 dc e3 09 	addcs	r9,r9,r12
80009fa4:	f2 06 01 06 	sub	r6,r9,r6
80009fa8:	f4 08 09 4e 	lsl	lr,r10,r8
80009fac:	f8 0a 16 10 	lsr	r10,r12,0x10
80009fb0:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80009fb4:	ec 0a 0d 02 	divu	r2,r6,r10
80009fb8:	fc 09 16 10 	lsr	r9,lr,0x10
80009fbc:	ea 02 02 4b 	mul	r11,r5,r2
80009fc0:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80009fc4:	16 39       	cp.w	r9,r11
80009fc6:	c0 72       	brcc	80009fd4 <__avr32_umod64+0xe4>
80009fc8:	18 09       	add	r9,r12
80009fca:	18 39       	cp.w	r9,r12
80009fcc:	c0 43       	brcs	80009fd4 <__avr32_umod64+0xe4>
80009fce:	16 39       	cp.w	r9,r11
80009fd0:	f3 dc e3 09 	addcs	r9,r9,r12
80009fd4:	f2 0b 01 0b 	sub	r11,r9,r11
80009fd8:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80009fdc:	f6 0a 0d 0a 	divu	r10,r11,r10
80009fe0:	fd eb 11 0e 	or	lr,lr,r11<<0x10
80009fe4:	ea 0a 02 4a 	mul	r10,r5,r10
80009fe8:	14 3e       	cp.w	lr,r10
80009fea:	c0 72       	brcc	80009ff8 <__avr32_umod64+0x108>
80009fec:	18 0e       	add	lr,r12
80009fee:	18 3e       	cp.w	lr,r12
80009ff0:	c0 43       	brcs	80009ff8 <__avr32_umod64+0x108>
80009ff2:	14 3e       	cp.w	lr,r10
80009ff4:	fd dc e3 0e 	addcs	lr,lr,r12
80009ff8:	fc 0a 01 0a 	sub	r10,lr,r10
80009ffc:	30 0b       	mov	r11,0
80009ffe:	f4 08 0a 4a 	lsr	r10,r10,r8
8000a002:	c7 b8       	rjmp	8000a0f8 <__avr32_umod64+0x208>
8000a004:	16 39       	cp.w	r9,r11
8000a006:	e0 8b 00 79 	brhi	8000a0f8 <__avr32_umod64+0x208>
8000a00a:	f2 09 12 00 	clz	r9,r9
8000a00e:	c1 21       	brne	8000a032 <__avr32_umod64+0x142>
8000a010:	10 3a       	cp.w	r10,r8
8000a012:	5f 2b       	srhs	r11
8000a014:	0a 31       	cp.w	r1,r5
8000a016:	5f ba       	srhi	r10
8000a018:	f7 ea 10 0a 	or	r10,r11,r10
8000a01c:	f2 0a 18 00 	cp.b	r10,r9
8000a020:	c0 60       	breq	8000a02c <__avr32_umod64+0x13c>
8000a022:	fc 08 01 0c 	sub	r12,lr,r8
8000a026:	e2 05 01 46 	sbc	r6,r1,r5
8000a02a:	18 9e       	mov	lr,r12
8000a02c:	0c 9b       	mov	r11,r6
8000a02e:	1c 9a       	mov	r10,lr
8000a030:	c6 48       	rjmp	8000a0f8 <__avr32_umod64+0x208>
8000a032:	ea 09 09 4c 	lsl	r12,r5,r9
8000a036:	f2 06 11 20 	rsub	r6,r9,32
8000a03a:	f6 09 09 4b 	lsl	r11,r11,r9
8000a03e:	f0 09 09 42 	lsl	r2,r8,r9
8000a042:	ef 46 ff f4 	st.w	r7[-12],r6
8000a046:	f0 06 0a 48 	lsr	r8,r8,r6
8000a04a:	18 48       	or	r8,r12
8000a04c:	e2 06 0a 4c 	lsr	r12,r1,r6
8000a050:	f4 09 09 43 	lsl	r3,r10,r9
8000a054:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
8000a058:	f4 06 0a 4a 	lsr	r10,r10,r6
8000a05c:	16 4a       	or	r10,r11
8000a05e:	f0 0b 16 10 	lsr	r11,r8,0x10
8000a062:	f8 0b 0d 04 	divu	r4,r12,r11
8000a066:	f4 0c 16 10 	lsr	r12,r10,0x10
8000a06a:	08 91       	mov	r1,r4
8000a06c:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
8000a070:	e8 0e 02 46 	mul	r6,r4,lr
8000a074:	0c 3c       	cp.w	r12,r6
8000a076:	c0 a2       	brcc	8000a08a <__avr32_umod64+0x19a>
8000a078:	20 11       	sub	r1,1
8000a07a:	10 0c       	add	r12,r8
8000a07c:	10 3c       	cp.w	r12,r8
8000a07e:	c0 63       	brcs	8000a08a <__avr32_umod64+0x19a>
8000a080:	0c 3c       	cp.w	r12,r6
8000a082:	f7 b1 03 01 	sublo	r1,1
8000a086:	f9 d8 e3 0c 	addcs	r12,r12,r8
8000a08a:	0c 1c       	sub	r12,r6
8000a08c:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
8000a090:	f8 0b 0d 04 	divu	r4,r12,r11
8000a094:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
8000a098:	08 96       	mov	r6,r4
8000a09a:	e8 0e 02 4e 	mul	lr,r4,lr
8000a09e:	1c 3b       	cp.w	r11,lr
8000a0a0:	c0 a2       	brcc	8000a0b4 <__avr32_umod64+0x1c4>
8000a0a2:	20 16       	sub	r6,1
8000a0a4:	10 0b       	add	r11,r8
8000a0a6:	10 3b       	cp.w	r11,r8
8000a0a8:	c0 63       	brcs	8000a0b4 <__avr32_umod64+0x1c4>
8000a0aa:	1c 3b       	cp.w	r11,lr
8000a0ac:	f7 b6 03 01 	sublo	r6,1
8000a0b0:	f7 d8 e3 0b 	addcs	r11,r11,r8
8000a0b4:	ed e1 11 01 	or	r1,r6,r1<<0x10
8000a0b8:	1c 1b       	sub	r11,lr
8000a0ba:	e2 02 06 40 	mulu.d	r0,r1,r2
8000a0be:	00 9e       	mov	lr,r0
8000a0c0:	02 9c       	mov	r12,r1
8000a0c2:	16 3c       	cp.w	r12,r11
8000a0c4:	e0 8b 00 08 	brhi	8000a0d4 <__avr32_umod64+0x1e4>
8000a0c8:	5f 06       	sreq	r6
8000a0ca:	06 30       	cp.w	r0,r3
8000a0cc:	5f ba       	srhi	r10
8000a0ce:	ed ea 00 0a 	and	r10,r6,r10
8000a0d2:	c0 60       	breq	8000a0de <__avr32_umod64+0x1ee>
8000a0d4:	fc 02 01 04 	sub	r4,lr,r2
8000a0d8:	f8 08 01 4c 	sbc	r12,r12,r8
8000a0dc:	08 9e       	mov	lr,r4
8000a0de:	e6 0e 01 0a 	sub	r10,r3,lr
8000a0e2:	f6 0c 01 4c 	sbc	r12,r11,r12
8000a0e6:	ee f1 ff f4 	ld.w	r1,r7[-12]
8000a0ea:	f8 09 0a 4b 	lsr	r11,r12,r9
8000a0ee:	f4 09 0a 4a 	lsr	r10,r10,r9
8000a0f2:	f8 01 09 4c 	lsl	r12,r12,r1
8000a0f6:	18 4a       	or	r10,r12
8000a0f8:	2f dd       	sub	sp,-12
8000a0fa:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

8000a200 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
8000a200:	c0 08       	rjmp	8000a200 <_evba>
	...

8000a204 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
8000a204:	c0 08       	rjmp	8000a204 <_handle_TLB_Multiple_Hit>
	...

8000a208 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
8000a208:	c0 08       	rjmp	8000a208 <_handle_Bus_Error_Data_Fetch>
	...

8000a20c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000a20c:	c0 08       	rjmp	8000a20c <_handle_Bus_Error_Instruction_Fetch>
	...

8000a210 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
8000a210:	c0 08       	rjmp	8000a210 <_handle_NMI>
	...

8000a214 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
8000a214:	c0 08       	rjmp	8000a214 <_handle_Instruction_Address>
	...

8000a218 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
8000a218:	c0 08       	rjmp	8000a218 <_handle_ITLB_Protection>
	...

8000a21c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000a21c:	c0 08       	rjmp	8000a21c <_handle_Breakpoint>
	...

8000a220 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
8000a220:	c0 08       	rjmp	8000a220 <_handle_Illegal_Opcode>
	...

8000a224 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
8000a224:	c0 08       	rjmp	8000a224 <_handle_Unimplemented_Instruction>
	...

8000a228 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
8000a228:	c0 08       	rjmp	8000a228 <_handle_Privilege_Violation>
	...

8000a22c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000a22c:	c0 08       	rjmp	8000a22c <_handle_Floating_Point>
	...

8000a230 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
8000a230:	c0 08       	rjmp	8000a230 <_handle_Coprocessor_Absent>
	...

8000a234 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
8000a234:	c0 08       	rjmp	8000a234 <_handle_Data_Address_Read>
	...

8000a238 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
8000a238:	c0 08       	rjmp	8000a238 <_handle_Data_Address_Write>
	...

8000a23c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000a23c:	c0 08       	rjmp	8000a23c <_handle_DTLB_Protection_Read>
	...

8000a240 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
8000a240:	c0 08       	rjmp	8000a240 <_handle_DTLB_Protection_Write>
	...

8000a244 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
8000a244:	c0 08       	rjmp	8000a244 <_handle_DTLB_Modified>
	...

8000a250 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
8000a250:	c0 08       	rjmp	8000a250 <_handle_ITLB_Miss>
	...

8000a260 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
8000a260:	c0 08       	rjmp	8000a260 <_handle_DTLB_Miss_Read>
	...

8000a270 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
8000a270:	c0 08       	rjmp	8000a270 <_handle_DTLB_Miss_Write>
	...

8000a300 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
8000a300:	c0 08       	rjmp	8000a300 <_handle_Supervisor_Call>
8000a302:	d7 03       	nop

8000a304 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000a304:	30 0c       	mov	r12,0
8000a306:	fe b0 c9 a7 	rcall	80003654 <_get_interrupt_handler>
8000a30a:	58 0c       	cp.w	r12,0
8000a30c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000a310:	d6 03       	rete

8000a312 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000a312:	30 1c       	mov	r12,1
8000a314:	fe b0 c9 a0 	rcall	80003654 <_get_interrupt_handler>
8000a318:	58 0c       	cp.w	r12,0
8000a31a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000a31e:	d6 03       	rete

8000a320 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000a320:	30 2c       	mov	r12,2
8000a322:	fe b0 c9 99 	rcall	80003654 <_get_interrupt_handler>
8000a326:	58 0c       	cp.w	r12,0
8000a328:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000a32c:	d6 03       	rete

8000a32e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000a32e:	30 3c       	mov	r12,3
8000a330:	fe b0 c9 92 	rcall	80003654 <_get_interrupt_handler>
8000a334:	58 0c       	cp.w	r12,0
8000a336:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000a33a:	d6 03       	rete
8000a33c:	d7 03       	nop
8000a33e:	d7 03       	nop
8000a340:	d7 03       	nop
8000a342:	d7 03       	nop
8000a344:	d7 03       	nop
8000a346:	d7 03       	nop
8000a348:	d7 03       	nop
8000a34a:	d7 03       	nop
8000a34c:	d7 03       	nop
8000a34e:	d7 03       	nop
8000a350:	d7 03       	nop
8000a352:	d7 03       	nop
8000a354:	d7 03       	nop
8000a356:	d7 03       	nop
8000a358:	d7 03       	nop
8000a35a:	d7 03       	nop
8000a35c:	d7 03       	nop
8000a35e:	d7 03       	nop
8000a360:	d7 03       	nop
8000a362:	d7 03       	nop
8000a364:	d7 03       	nop
8000a366:	d7 03       	nop
8000a368:	d7 03       	nop
8000a36a:	d7 03       	nop
8000a36c:	d7 03       	nop
8000a36e:	d7 03       	nop
8000a370:	d7 03       	nop
8000a372:	d7 03       	nop
8000a374:	d7 03       	nop
8000a376:	d7 03       	nop
8000a378:	d7 03       	nop
8000a37a:	d7 03       	nop
8000a37c:	d7 03       	nop
8000a37e:	d7 03       	nop
8000a380:	d7 03       	nop
8000a382:	d7 03       	nop
8000a384:	d7 03       	nop
8000a386:	d7 03       	nop
8000a388:	d7 03       	nop
8000a38a:	d7 03       	nop
8000a38c:	d7 03       	nop
8000a38e:	d7 03       	nop
8000a390:	d7 03       	nop
8000a392:	d7 03       	nop
8000a394:	d7 03       	nop
8000a396:	d7 03       	nop
8000a398:	d7 03       	nop
8000a39a:	d7 03       	nop
8000a39c:	d7 03       	nop
8000a39e:	d7 03       	nop
8000a3a0:	d7 03       	nop
8000a3a2:	d7 03       	nop
8000a3a4:	d7 03       	nop
8000a3a6:	d7 03       	nop
8000a3a8:	d7 03       	nop
8000a3aa:	d7 03       	nop
8000a3ac:	d7 03       	nop
8000a3ae:	d7 03       	nop
8000a3b0:	d7 03       	nop
8000a3b2:	d7 03       	nop
8000a3b4:	d7 03       	nop
8000a3b6:	d7 03       	nop
8000a3b8:	d7 03       	nop
8000a3ba:	d7 03       	nop
8000a3bc:	d7 03       	nop
8000a3be:	d7 03       	nop
8000a3c0:	d7 03       	nop
8000a3c2:	d7 03       	nop
8000a3c4:	d7 03       	nop
8000a3c6:	d7 03       	nop
8000a3c8:	d7 03       	nop
8000a3ca:	d7 03       	nop
8000a3cc:	d7 03       	nop
8000a3ce:	d7 03       	nop
8000a3d0:	d7 03       	nop
8000a3d2:	d7 03       	nop
8000a3d4:	d7 03       	nop
8000a3d6:	d7 03       	nop
8000a3d8:	d7 03       	nop
8000a3da:	d7 03       	nop
8000a3dc:	d7 03       	nop
8000a3de:	d7 03       	nop
8000a3e0:	d7 03       	nop
8000a3e2:	d7 03       	nop
8000a3e4:	d7 03       	nop
8000a3e6:	d7 03       	nop
8000a3e8:	d7 03       	nop
8000a3ea:	d7 03       	nop
8000a3ec:	d7 03       	nop
8000a3ee:	d7 03       	nop
8000a3f0:	d7 03       	nop
8000a3f2:	d7 03       	nop
8000a3f4:	d7 03       	nop
8000a3f6:	d7 03       	nop
8000a3f8:	d7 03       	nop
8000a3fa:	d7 03       	nop
8000a3fc:	d7 03       	nop
8000a3fe:	d7 03       	nop
