|ad_control_top
clk => clk.IN2
rst_n => rst_n.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
busy => busy.IN1
clk_adc <= ad7606:ad7606.clk_adc
conv <= ad7606:ad7606.conv
valid <= data_cail:data_cail.valid
result[0] <= data_cail:data_cail.result
result[1] <= data_cail:data_cail.result
result[2] <= data_cail:data_cail.result
result[3] <= data_cail:data_cail.result
result[4] <= data_cail:data_cail.result
result[5] <= data_cail:data_cail.result
result[6] <= data_cail:data_cail.result
result[7] <= data_cail:data_cail.result
result[8] <= data_cail:data_cail.result
result[9] <= data_cail:data_cail.result
result[10] <= data_cail:data_cail.result
result[11] <= data_cail:data_cail.result
result[12] <= data_cail:data_cail.result
result[13] <= data_cail:data_cail.result
result[14] <= data_cail:data_cail.result
result[15] <= data_cail:data_cail.result
result[16] <= data_cail:data_cail.result
result[17] <= data_cail:data_cail.result
result[18] <= data_cail:data_cail.result
result[19] <= data_cail:data_cail.result
result[20] <= data_cail:data_cail.result
result[21] <= data_cail:data_cail.result
result[22] <= data_cail:data_cail.result
result[23] <= data_cail:data_cail.result
result[24] <= data_cail:data_cail.result
result[25] <= data_cail:data_cail.result
result[26] <= data_cail:data_cail.result
result[27] <= data_cail:data_cail.result
result[28] <= data_cail:data_cail.result
result[29] <= data_cail:data_cail.result
result[30] <= data_cail:data_cail.result
result[31] <= data_cail:data_cail.result


|ad_control_top|ad7606:ad7606
clk => clk.IN1
rst_n => reset.IN1
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => clk_25m.PRESET
rst_n => read_siganl.ACLR
rst_n => read_cnt[0].ACLR
rst_n => read_cnt[1].ACLR
rst_n => read_cnt[2].ACLR
rst_n => read_cnt[3].ACLR
rst_n => read_cnt[4].ACLR
rst_n => read_cnt[5].ACLR
rst_n => wrreq.ACLR
rst_n => mode[0].ACLR
rst_n => mode[1].ACLR
rst_n => mode[2].ACLR
busy => ~NO_FANOUT~
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
clk_adc <= clk_adc.DB_MAX_OUTPUT_PORT_TYPE
conv <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
rdreq => rdreq.IN1
ad_data[0] <= ad_fifo:ad_fifo.q
ad_data[1] <= ad_fifo:ad_fifo.q
ad_data[2] <= ad_fifo:ad_fifo.q
ad_data[3] <= ad_fifo:ad_fifo.q
ad_data[4] <= ad_fifo:ad_fifo.q
ad_data[5] <= ad_fifo:ad_fifo.q
ad_data[6] <= ad_fifo:ad_fifo.q
ad_data[7] <= ad_fifo:ad_fifo.q
ad_data[8] <= ad_fifo:ad_fifo.q
ad_data[9] <= ad_fifo:ad_fifo.q
ad_data[10] <= ad_fifo:ad_fifo.q
ad_data[11] <= ad_fifo:ad_fifo.q
ad_data[12] <= ad_fifo:ad_fifo.q
ad_data[13] <= ad_fifo:ad_fifo.q
ad_data[14] <= ad_fifo:ad_fifo.q
ad_data[15] <= ad_fifo:ad_fifo.q
rdusedw[0] <= ad_fifo:ad_fifo.rdusedw
rdusedw[1] <= ad_fifo:ad_fifo.rdusedw
rdusedw[2] <= ad_fifo:ad_fifo.rdusedw
rdusedw[3] <= ad_fifo:ad_fifo.rdusedw
rdusedw[4] <= ad_fifo:ad_fifo.rdusedw
rdusedw[5] <= ad_fifo:ad_fifo.rdusedw


|ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw


|ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_3dj1:auto_generated.data[0]
data[1] => dcfifo_3dj1:auto_generated.data[1]
data[2] => dcfifo_3dj1:auto_generated.data[2]
data[3] => dcfifo_3dj1:auto_generated.data[3]
data[4] => dcfifo_3dj1:auto_generated.data[4]
data[5] => dcfifo_3dj1:auto_generated.data[5]
data[6] => dcfifo_3dj1:auto_generated.data[6]
data[7] => dcfifo_3dj1:auto_generated.data[7]
data[8] => dcfifo_3dj1:auto_generated.data[8]
data[9] => dcfifo_3dj1:auto_generated.data[9]
data[10] => dcfifo_3dj1:auto_generated.data[10]
data[11] => dcfifo_3dj1:auto_generated.data[11]
data[12] => dcfifo_3dj1:auto_generated.data[12]
data[13] => dcfifo_3dj1:auto_generated.data[13]
data[14] => dcfifo_3dj1:auto_generated.data[14]
data[15] => dcfifo_3dj1:auto_generated.data[15]
q[0] <= dcfifo_3dj1:auto_generated.q[0]
q[1] <= dcfifo_3dj1:auto_generated.q[1]
q[2] <= dcfifo_3dj1:auto_generated.q[2]
q[3] <= dcfifo_3dj1:auto_generated.q[3]
q[4] <= dcfifo_3dj1:auto_generated.q[4]
q[5] <= dcfifo_3dj1:auto_generated.q[5]
q[6] <= dcfifo_3dj1:auto_generated.q[6]
q[7] <= dcfifo_3dj1:auto_generated.q[7]
q[8] <= dcfifo_3dj1:auto_generated.q[8]
q[9] <= dcfifo_3dj1:auto_generated.q[9]
q[10] <= dcfifo_3dj1:auto_generated.q[10]
q[11] <= dcfifo_3dj1:auto_generated.q[11]
q[12] <= dcfifo_3dj1:auto_generated.q[12]
q[13] <= dcfifo_3dj1:auto_generated.q[13]
q[14] <= dcfifo_3dj1:auto_generated.q[14]
q[15] <= dcfifo_3dj1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_3dj1:auto_generated.rdclk
rdreq => dcfifo_3dj1:auto_generated.rdreq
wrclk => dcfifo_3dj1:auto_generated.wrclk
wrreq => dcfifo_3dj1:auto_generated.wrreq
aclr => dcfifo_3dj1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_3dj1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_3dj1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_3dj1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_3dj1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_3dj1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_3dj1:auto_generated.rdusedw[5]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>


|ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated
aclr => a_graycounter_r57:rdptr_g1p.aclr
aclr => a_graycounter_njc:wrptr_g1p.aclr
aclr => altsyncram_9o41:fifo_ram.aclr1
aclr => delayed_wrptr_g[6].IN0
aclr => rdptr_g[6].IN0
aclr => wrptr_g[6].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_9o41:fifo_ram.data_a[0]
data[1] => altsyncram_9o41:fifo_ram.data_a[1]
data[2] => altsyncram_9o41:fifo_ram.data_a[2]
data[3] => altsyncram_9o41:fifo_ram.data_a[3]
data[4] => altsyncram_9o41:fifo_ram.data_a[4]
data[5] => altsyncram_9o41:fifo_ram.data_a[5]
data[6] => altsyncram_9o41:fifo_ram.data_a[6]
data[7] => altsyncram_9o41:fifo_ram.data_a[7]
data[8] => altsyncram_9o41:fifo_ram.data_a[8]
data[9] => altsyncram_9o41:fifo_ram.data_a[9]
data[10] => altsyncram_9o41:fifo_ram.data_a[10]
data[11] => altsyncram_9o41:fifo_ram.data_a[11]
data[12] => altsyncram_9o41:fifo_ram.data_a[12]
data[13] => altsyncram_9o41:fifo_ram.data_a[13]
data[14] => altsyncram_9o41:fifo_ram.data_a[14]
data[15] => altsyncram_9o41:fifo_ram.data_a[15]
q[0] <= altsyncram_9o41:fifo_ram.q_b[0]
q[1] <= altsyncram_9o41:fifo_ram.q_b[1]
q[2] <= altsyncram_9o41:fifo_ram.q_b[2]
q[3] <= altsyncram_9o41:fifo_ram.q_b[3]
q[4] <= altsyncram_9o41:fifo_ram.q_b[4]
q[5] <= altsyncram_9o41:fifo_ram.q_b[5]
q[6] <= altsyncram_9o41:fifo_ram.q_b[6]
q[7] <= altsyncram_9o41:fifo_ram.q_b[7]
q[8] <= altsyncram_9o41:fifo_ram.q_b[8]
q[9] <= altsyncram_9o41:fifo_ram.q_b[9]
q[10] <= altsyncram_9o41:fifo_ram.q_b[10]
q[11] <= altsyncram_9o41:fifo_ram.q_b[11]
q[12] <= altsyncram_9o41:fifo_ram.q_b[12]
q[13] <= altsyncram_9o41:fifo_ram.q_b[13]
q[14] <= altsyncram_9o41:fifo_ram.q_b[14]
q[15] <= altsyncram_9o41:fifo_ram.q_b[15]
rdclk => a_graycounter_r57:rdptr_g1p.clock
rdclk => altsyncram_9o41:fifo_ram.clock1
rdclk => dffpipe_ed9:rs_brp.clock
rdclk => dffpipe_ed9:rs_bwp.clock
rdclk => alt_synch_pipe_unl:rs_dgwp.clock
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_njc:wrptr_g1p.clock
wrclk => altsyncram_9o41:fifo_ram.clock0
wrclk => alt_synch_pipe_vnl:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_gray2bin_sgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_gray2bin_sgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_r57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|a_graycounter_njc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|altsyncram_9o41:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|dffpipe_ed9:rs_brp
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|dffpipe_ed9:rs_bwp
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp
clock => dffpipe_fd9:dffpipe13.clock
clrn => dffpipe_fd9:dffpipe13.clrn
d[0] => dffpipe_fd9:dffpipe13.d[0]
d[1] => dffpipe_fd9:dffpipe13.d[1]
d[2] => dffpipe_fd9:dffpipe13.d[2]
d[3] => dffpipe_fd9:dffpipe13.d[3]
d[4] => dffpipe_fd9:dffpipe13.d[4]
d[5] => dffpipe_fd9:dffpipe13.d[5]
d[6] => dffpipe_fd9:dffpipe13.d[6]
q[0] <= dffpipe_fd9:dffpipe13.q[0]
q[1] <= dffpipe_fd9:dffpipe13.q[1]
q[2] <= dffpipe_fd9:dffpipe13.q[2]
q[3] <= dffpipe_fd9:dffpipe13.q[3]
q[4] <= dffpipe_fd9:dffpipe13.q[4]
q[5] <= dffpipe_fd9:dffpipe13.q[5]
q[6] <= dffpipe_fd9:dffpipe13.q[6]


|ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe13
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp
clock => dffpipe_gd9:dffpipe16.clock
clrn => dffpipe_gd9:dffpipe16.clrn
d[0] => dffpipe_gd9:dffpipe16.d[0]
d[1] => dffpipe_gd9:dffpipe16.d[1]
d[2] => dffpipe_gd9:dffpipe16.d[2]
d[3] => dffpipe_gd9:dffpipe16.d[3]
d[4] => dffpipe_gd9:dffpipe16.d[4]
d[5] => dffpipe_gd9:dffpipe16.d[5]
d[6] => dffpipe_gd9:dffpipe16.d[6]
q[0] <= dffpipe_gd9:dffpipe16.q[0]
q[1] <= dffpipe_gd9:dffpipe16.q[1]
q[2] <= dffpipe_gd9:dffpipe16.q[2]
q[3] <= dffpipe_gd9:dffpipe16.q[3]
q[4] <= dffpipe_gd9:dffpipe16.q[4]
q[5] <= dffpipe_gd9:dffpipe16.q[5]
q[6] <= dffpipe_gd9:dffpipe16.q[6]


|ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe16
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|cmpr_d66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|ad_control_top|ad7606:ad7606|ad_fifo:ad_fifo|dcfifo:dcfifo_component|dcfifo_3dj1:auto_generated|cmpr_d66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|ad_control_top|data_cail:data_cail
clk => clk.IN2
rst_n => cnt_cail[0].ACLR
rst_n => cnt_cail[1].ACLR
rst_n => cnt_cail[2].ACLR
rst_n => cnt_cail[3].ACLR
rst_n => cnt_cail[4].ACLR
rst_n => valid~reg0.ACLR
rst_n => cail_state.ACLR
cail_en => cail_state.OUTPUTSELECT
short_data[0] => short_data[0].IN1
short_data[1] => short_data[1].IN1
short_data[2] => short_data[2].IN1
short_data[3] => short_data[3].IN1
short_data[4] => short_data[4].IN1
short_data[5] => short_data[5].IN1
short_data[6] => short_data[6].IN1
short_data[7] => short_data[7].IN1
short_data[8] => short_data[8].IN1
short_data[9] => short_data[9].IN1
short_data[10] => short_data[10].IN1
short_data[11] => short_data[11].IN1
short_data[12] => short_data[12].IN1
short_data[13] => short_data[13].IN1
short_data[14] => short_data[14].IN1
short_data[15] => short_data[15].IN1
data_len[0] => Add0.IN1
data_len[1] => Add0.IN17
data_len[2] => Add0.IN16
data_len[3] => Add0.IN0
data_len[4] => Add0.IN15
data_len[5] => Add0.IN14
data_len[6] => Add0.IN13
data_len[7] => Add0.IN12
data_len[8] => Add0.IN11
data_len[9] => Add0.IN10
data_len[10] => Add0.IN9
data_len[11] => Add0.IN8
data_len[12] => Add0.IN7
data_len[13] => Add0.IN6
data_len[14] => Add0.IN5
data_len[15] => Add0.IN4
data_len[16] => Add0.IN3
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
cail_param[0] => cail_param[0].IN1
cail_param[1] => cail_param[1].IN1
cail_param[2] => cail_param[2].IN1
cail_param[3] => cail_param[3].IN1
cail_param[4] => cail_param[4].IN1
cail_param[5] => cail_param[5].IN1
cail_param[6] => cail_param[6].IN1
cail_param[7] => cail_param[7].IN1
cail_param[8] => cail_param[8].IN1
cail_param[9] => cail_param[9].IN1
cail_param[10] => cail_param[10].IN1
cail_param[11] => cail_param[11].IN1
cail_param[12] => cail_param[12].IN1
cail_param[13] => cail_param[13].IN1
cail_param[14] => cail_param[14].IN1
cail_param[15] => cail_param[15].IN1
cail_param[16] => cail_param[16].IN1
cail_param[17] => cail_param[17].IN1
cail_param[18] => cail_param[18].IN1
cail_param[19] => cail_param[19].IN1
cail_param[20] => cail_param[20].IN1
cail_param[21] => cail_param[21].IN1
cail_param[22] => cail_param[22].IN1
cail_param[23] => cail_param[23].IN1
cail_param[24] => cail_param[24].IN1
cail_param[25] => cail_param[25].IN1
cail_param[26] => cail_param[26].IN1
cail_param[27] => cail_param[27].IN1
cail_param[28] => cail_param[28].IN1
cail_param[29] => cail_param[29].IN1
cail_param[30] => cail_param[30].IN1
cail_param[31] => cail_param[31].IN1
result[0] <= mult:mult.result
result[1] <= mult:mult.result
result[2] <= mult:mult.result
result[3] <= mult:mult.result
result[4] <= mult:mult.result
result[5] <= mult:mult.result
result[6] <= mult:mult.result
result[7] <= mult:mult.result
result[8] <= mult:mult.result
result[9] <= mult:mult.result
result[10] <= mult:mult.result
result[11] <= mult:mult.result
result[12] <= mult:mult.result
result[13] <= mult:mult.result
result[14] <= mult:mult.result
result[15] <= mult:mult.result
result[16] <= mult:mult.result
result[17] <= mult:mult.result
result[18] <= mult:mult.result
result[19] <= mult:mult.result
result[20] <= mult:mult.result
result[21] <= mult:mult.result
result[22] <= mult:mult.result
result[23] <= mult:mult.result
result[24] <= mult:mult.result
result[25] <= mult:mult.result
result[26] <= mult:mult.result
result[27] <= mult:mult.result
result[28] <= mult:mult.result
result[29] <= mult:mult.result
result[30] <= mult:mult.result
result[31] <= mult:mult.result


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[1] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[2] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[3] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[4] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[5] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[6] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[7] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[8] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[9] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[10] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[11] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[12] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[13] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[14] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[15] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[16] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[17] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[18] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[19] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[20] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[21] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[22] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[23] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[24] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[25] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[26] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[27] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[28] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[29] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[30] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result
result[31] <= short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component.result


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component
clock => clock.IN1
dataa[0] => mag_int_a.IN0
dataa[0] => invert_int_a[0].IN1
dataa[1] => mag_int_a.IN0
dataa[1] => invert_int_a[1].IN1
dataa[2] => mag_int_a.IN0
dataa[2] => invert_int_a[2].IN1
dataa[3] => mag_int_a.IN0
dataa[3] => invert_int_a[3].IN1
dataa[4] => mag_int_a.IN0
dataa[4] => invert_int_a[4].IN1
dataa[5] => mag_int_a.IN0
dataa[5] => invert_int_a[5].IN1
dataa[6] => mag_int_a.IN0
dataa[6] => invert_int_a[6].IN1
dataa[7] => mag_int_a.IN0
dataa[7] => invert_int_a[7].IN1
dataa[8] => mag_int_a.IN0
dataa[8] => invert_int_a[8].IN1
dataa[9] => mag_int_a.IN0
dataa[9] => invert_int_a[9].IN1
dataa[10] => mag_int_a.IN0
dataa[10] => invert_int_a[10].IN1
dataa[11] => mag_int_a.IN0
dataa[11] => invert_int_a[11].IN1
dataa[12] => mag_int_a.IN0
dataa[12] => invert_int_a[12].IN1
dataa[13] => mag_int_a.IN0
dataa[13] => invert_int_a[13].IN1
dataa[14] => mag_int_a.IN0
dataa[14] => invert_int_a[14].IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => mag_int_a.IN1
dataa[15] => sign_int_a_reg1.DATAIN
result[0] <= result_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_reg[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_reg[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_reg[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_reg[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_reg[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_reg[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_reg[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_reg[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_reg[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_reg[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_reg[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_reg[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_reg[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_reg[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_reg[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_reg[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_reg[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altbarrel_shift_uvf:altbarrel_shift5
aclr => sel_pipec3r1d.ACLR
aclr => sel_pipec2r1d.ACLR
aclr => sbit_piper2d[0].ACLR
aclr => sbit_piper2d[1].ACLR
aclr => sbit_piper2d[2].ACLR
aclr => sbit_piper2d[3].ACLR
aclr => sbit_piper2d[4].ACLR
aclr => sbit_piper2d[5].ACLR
aclr => sbit_piper2d[6].ACLR
aclr => sbit_piper2d[7].ACLR
aclr => sbit_piper2d[8].ACLR
aclr => sbit_piper2d[9].ACLR
aclr => sbit_piper2d[10].ACLR
aclr => sbit_piper2d[11].ACLR
aclr => sbit_piper2d[12].ACLR
aclr => sbit_piper2d[13].ACLR
aclr => sbit_piper2d[14].ACLR
aclr => sbit_piper2d[15].ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => dir_pipe[0].ACLR
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper2d[15].ENA
clk_en => sbit_piper2d[14].ENA
clk_en => sbit_piper2d[13].ENA
clk_en => sbit_piper2d[12].ENA
clk_en => sbit_piper2d[11].ENA
clk_en => sbit_piper2d[10].ENA
clk_en => sbit_piper2d[9].ENA
clk_en => sbit_piper2d[8].ENA
clk_en => sbit_piper2d[7].ENA
clk_en => sbit_piper2d[6].ENA
clk_en => sbit_piper2d[5].ENA
clk_en => sbit_piper2d[4].ENA
clk_en => sbit_piper2d[3].ENA
clk_en => sbit_piper2d[2].ENA
clk_en => sbit_piper2d[1].ENA
clk_en => sbit_piper2d[0].ENA
clk_en => sel_pipec3r1d.ENA
clk_en => sel_pipec2r1d.ENA
clock => sel_pipec3r1d.CLK
clock => sel_pipec2r1d.CLK
clock => sbit_piper2d[0].CLK
clock => sbit_piper2d[1].CLK
clock => sbit_piper2d[2].CLK
clock => sbit_piper2d[3].CLK
clock => sbit_piper2d[4].CLK
clock => sbit_piper2d[5].CLK
clock => sbit_piper2d[6].CLK
clock => sbit_piper2d[7].CLK
clock => sbit_piper2d[8].CLK
clock => sbit_piper2d[9].CLK
clock => sbit_piper2d[10].CLK
clock => sbit_piper2d[11].CLK
clock => sbit_piper2d[12].CLK
clock => sbit_piper2d[13].CLK
clock => sbit_piper2d[14].CLK
clock => sbit_piper2d[15].CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => dir_pipe[0].CLK
data[0] => smux_w.IN0
data[0] => smux_w.IN0
data[1] => smux_w.IN0
data[1] => smux_w.IN0
data[2] => smux_w.IN0
data[2] => smux_w.IN0
data[3] => smux_w.IN0
data[3] => smux_w.IN0
data[4] => smux_w.IN0
data[4] => smux_w.IN0
data[5] => smux_w.IN0
data[5] => smux_w.IN0
data[6] => smux_w.IN0
data[6] => smux_w.IN0
data[7] => smux_w.IN0
data[7] => smux_w.IN0
data[8] => smux_w.IN0
data[8] => smux_w.IN0
data[9] => smux_w.IN0
data[9] => smux_w.IN0
data[10] => smux_w.IN0
data[10] => smux_w.IN0
data[11] => smux_w.IN0
data[11] => smux_w.IN0
data[12] => smux_w.IN0
data[12] => smux_w.IN0
data[13] => smux_w.IN0
data[13] => smux_w.IN0
data[14] => smux_w.IN0
data[14] => smux_w.IN0
data[15] => smux_w.IN0
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[2] => sel_pipec2r1d.DATAIN
distance[3] => sel_pipec3r1d.DATAIN
result[0] <= sbit_piper2d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper2d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper2d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper2d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper2d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper2d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper2d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper2d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper2d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper2d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper2d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper2d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper2d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper2d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper2d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper2d[15].DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= short_to_float_altpriority_encoder_be8:altpriority_encoder7.zero


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= short_to_float_altpriority_encoder_6e8:altpriority_encoder9.zero


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6v7:altpriority_encoder8
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= short_to_float_altpriority_encoder_3e8:altpriority_encoder11.zero


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6v7:altpriority_encoder8|short_to_float_altpriority_encoder_3v7:altpriority_encoder10
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6v7:altpriority_encoder8|short_to_float_altpriority_encoder_3e8:altpriority_encoder11
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6e8:altpriority_encoder9
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= short_to_float_altpriority_encoder_3e8:altpriority_encoder13.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6e8:altpriority_encoder9|short_to_float_altpriority_encoder_3e8:altpriority_encoder12
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_bv7:altpriority_encoder6|short_to_float_altpriority_encoder_6e8:altpriority_encoder9|short_to_float_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= short_to_float_altpriority_encoder_6e8:altpriority_encoder15.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7|short_to_float_altpriority_encoder_6e8:altpriority_encoder14
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= short_to_float_altpriority_encoder_3e8:altpriority_encoder13.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7|short_to_float_altpriority_encoder_6e8:altpriority_encoder14|short_to_float_altpriority_encoder_3e8:altpriority_encoder12
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7|short_to_float_altpriority_encoder_6e8:altpriority_encoder14|short_to_float_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7|short_to_float_altpriority_encoder_6e8:altpriority_encoder15
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= short_to_float_altpriority_encoder_3e8:altpriority_encoder13.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7|short_to_float_altpriority_encoder_6e8:altpriority_encoder15|short_to_float_altpriority_encoder_3e8:altpriority_encoder12
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|short_to_float_altpriority_encoder_rb6:altpriority_encoder2|short_to_float_altpriority_encoder_be8:altpriority_encoder7|short_to_float_altpriority_encoder_6e8:altpriority_encoder15|short_to_float_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_71f:auto_generated.dataa[0]
dataa[1] => add_sub_71f:auto_generated.dataa[1]
dataa[2] => add_sub_71f:auto_generated.dataa[2]
dataa[3] => add_sub_71f:auto_generated.dataa[3]
dataa[4] => add_sub_71f:auto_generated.dataa[4]
dataa[5] => add_sub_71f:auto_generated.dataa[5]
dataa[6] => add_sub_71f:auto_generated.dataa[6]
dataa[7] => add_sub_71f:auto_generated.dataa[7]
dataa[8] => add_sub_71f:auto_generated.dataa[8]
dataa[9] => add_sub_71f:auto_generated.dataa[9]
dataa[10] => add_sub_71f:auto_generated.dataa[10]
dataa[11] => add_sub_71f:auto_generated.dataa[11]
dataa[12] => add_sub_71f:auto_generated.dataa[12]
dataa[13] => add_sub_71f:auto_generated.dataa[13]
dataa[14] => add_sub_71f:auto_generated.dataa[14]
datab[0] => add_sub_71f:auto_generated.datab[0]
datab[1] => add_sub_71f:auto_generated.datab[1]
datab[2] => add_sub_71f:auto_generated.datab[2]
datab[3] => add_sub_71f:auto_generated.datab[3]
datab[4] => add_sub_71f:auto_generated.datab[4]
datab[5] => add_sub_71f:auto_generated.datab[5]
datab[6] => add_sub_71f:auto_generated.datab[6]
datab[7] => add_sub_71f:auto_generated.datab[7]
datab[8] => add_sub_71f:auto_generated.datab[8]
datab[9] => add_sub_71f:auto_generated.datab[9]
datab[10] => add_sub_71f:auto_generated.datab[10]
datab[11] => add_sub_71f:auto_generated.datab[11]
datab[12] => add_sub_71f:auto_generated.datab[12]
datab[13] => add_sub_71f:auto_generated.datab[13]
datab[14] => add_sub_71f:auto_generated.datab[14]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_71f:auto_generated.result[0]
result[1] <= add_sub_71f:auto_generated.result[1]
result[2] <= add_sub_71f:auto_generated.result[2]
result[3] <= add_sub_71f:auto_generated.result[3]
result[4] <= add_sub_71f:auto_generated.result[4]
result[5] <= add_sub_71f:auto_generated.result[5]
result[6] <= add_sub_71f:auto_generated.result[6]
result[7] <= add_sub_71f:auto_generated.result[7]
result[8] <= add_sub_71f:auto_generated.result[8]
result[9] <= add_sub_71f:auto_generated.result[9]
result[10] <= add_sub_71f:auto_generated.result[10]
result[11] <= add_sub_71f:auto_generated.result[11]
result[12] <= add_sub_71f:auto_generated.result[12]
result[13] <= add_sub_71f:auto_generated.result[13]
result[14] <= add_sub_71f:auto_generated.result[14]
cout <= <GND>
overflow <= <GND>


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub1|add_sub_71f:auto_generated
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
dataa[14] => op_1.IN0
datab[0] => op_1.IN29
datab[1] => op_1.IN27
datab[2] => op_1.IN25
datab[3] => op_1.IN23
datab[4] => op_1.IN21
datab[5] => op_1.IN19
datab[6] => op_1.IN17
datab[7] => op_1.IN15
datab[8] => op_1.IN13
datab[9] => op_1.IN11
datab[10] => op_1.IN9
datab[11] => op_1.IN7
datab[12] => op_1.IN5
datab[13] => op_1.IN3
datab[14] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_q0f:auto_generated.dataa[0]
dataa[1] => add_sub_q0f:auto_generated.dataa[1]
dataa[2] => add_sub_q0f:auto_generated.dataa[2]
dataa[3] => add_sub_q0f:auto_generated.dataa[3]
dataa[4] => add_sub_q0f:auto_generated.dataa[4]
dataa[5] => add_sub_q0f:auto_generated.dataa[5]
dataa[6] => add_sub_q0f:auto_generated.dataa[6]
dataa[7] => add_sub_q0f:auto_generated.dataa[7]
datab[0] => add_sub_q0f:auto_generated.datab[0]
datab[1] => add_sub_q0f:auto_generated.datab[1]
datab[2] => add_sub_q0f:auto_generated.datab[2]
datab[3] => add_sub_q0f:auto_generated.datab[3]
datab[4] => add_sub_q0f:auto_generated.datab[4]
datab[5] => add_sub_q0f:auto_generated.datab[5]
datab[6] => add_sub_q0f:auto_generated.datab[6]
datab[7] => add_sub_q0f:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_q0f:auto_generated.result[0]
result[1] <= add_sub_q0f:auto_generated.result[1]
result[2] <= add_sub_q0f:auto_generated.result[2]
result[3] <= add_sub_q0f:auto_generated.result[3]
result[4] <= add_sub_q0f:auto_generated.result[4]
result[5] <= add_sub_q0f:auto_generated.result[5]
result[6] <= add_sub_q0f:auto_generated.result[6]
result[7] <= add_sub_q0f:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_add_sub:add_sub3|add_sub_q0f:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4
dataa[0] => cmpr_6mg:auto_generated.dataa[0]
dataa[1] => cmpr_6mg:auto_generated.dataa[1]
dataa[2] => cmpr_6mg:auto_generated.dataa[2]
dataa[3] => cmpr_6mg:auto_generated.dataa[3]
dataa[4] => cmpr_6mg:auto_generated.dataa[4]
dataa[5] => cmpr_6mg:auto_generated.dataa[5]
dataa[6] => cmpr_6mg:auto_generated.dataa[6]
dataa[7] => cmpr_6mg:auto_generated.dataa[7]
datab[0] => cmpr_6mg:auto_generated.datab[0]
datab[1] => cmpr_6mg:auto_generated.datab[1]
datab[2] => cmpr_6mg:auto_generated.datab[2]
datab[3] => cmpr_6mg:auto_generated.datab[3]
datab[4] => cmpr_6mg:auto_generated.datab[4]
datab[5] => cmpr_6mg:auto_generated.datab[5]
datab[6] => cmpr_6mg:auto_generated.datab[6]
datab[7] => cmpr_6mg:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_6mg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|ad_control_top|data_cail:data_cail|short_to_float:short_to_float|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component|lpm_compare:cmpr4|cmpr_6mg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|ad_control_top|data_cail:data_cail|mult:mult
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
result[0] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[1] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[2] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[3] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[4] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[5] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[6] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[7] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[8] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[9] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[10] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[11] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[12] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[13] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[14] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[15] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[16] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[17] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[18] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[19] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[20] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[21] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[22] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[23] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[24] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[25] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[26] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[27] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[28] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[29] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[30] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result
result[31] <= mult_altfp_mult_trn:mult_altfp_mult_trn_component.result


|ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component
clock => clock.IN2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => sign_node_ff0.IN0
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff4[0].DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_oge:auto_generated.dataa[0]
dataa[1] => add_sub_oge:auto_generated.dataa[1]
dataa[2] => add_sub_oge:auto_generated.dataa[2]
dataa[3] => add_sub_oge:auto_generated.dataa[3]
dataa[4] => add_sub_oge:auto_generated.dataa[4]
dataa[5] => add_sub_oge:auto_generated.dataa[5]
dataa[6] => add_sub_oge:auto_generated.dataa[6]
dataa[7] => add_sub_oge:auto_generated.dataa[7]
dataa[8] => add_sub_oge:auto_generated.dataa[8]
datab[0] => add_sub_oge:auto_generated.datab[0]
datab[1] => add_sub_oge:auto_generated.datab[1]
datab[2] => add_sub_oge:auto_generated.datab[2]
datab[3] => add_sub_oge:auto_generated.datab[3]
datab[4] => add_sub_oge:auto_generated.datab[4]
datab[5] => add_sub_oge:auto_generated.datab[5]
datab[6] => add_sub_oge:auto_generated.datab[6]
datab[7] => add_sub_oge:auto_generated.datab[7]
datab[8] => add_sub_oge:auto_generated.datab[8]
cin => add_sub_oge:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_oge:auto_generated.clock
aclr => add_sub_oge:auto_generated.aclr
clken => add_sub_oge:auto_generated.clken
result[0] <= add_sub_oge:auto_generated.result[0]
result[1] <= add_sub_oge:auto_generated.result[1]
result[2] <= add_sub_oge:auto_generated.result[2]
result[3] <= add_sub_oge:auto_generated.result[3]
result[4] <= add_sub_oge:auto_generated.result[4]
result[5] <= add_sub_oge:auto_generated.result[5]
result[6] <= add_sub_oge:auto_generated.result[6]
result[7] <= add_sub_oge:auto_generated.result[7]
result[8] <= add_sub_oge:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_oge:auto_generated
aclr => ~NO_FANOUT~
cin => op_1.IN18
cin => op_1.IN19
clken => ~NO_FANOUT~
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_2sa:auto_generated.dataa[0]
dataa[1] => add_sub_2sa:auto_generated.dataa[1]
dataa[2] => add_sub_2sa:auto_generated.dataa[2]
dataa[3] => add_sub_2sa:auto_generated.dataa[3]
dataa[4] => add_sub_2sa:auto_generated.dataa[4]
dataa[5] => add_sub_2sa:auto_generated.dataa[5]
dataa[6] => add_sub_2sa:auto_generated.dataa[6]
dataa[7] => add_sub_2sa:auto_generated.dataa[7]
dataa[8] => add_sub_2sa:auto_generated.dataa[8]
dataa[9] => add_sub_2sa:auto_generated.dataa[9]
datab[0] => add_sub_2sa:auto_generated.datab[0]
datab[1] => add_sub_2sa:auto_generated.datab[1]
datab[2] => add_sub_2sa:auto_generated.datab[2]
datab[3] => add_sub_2sa:auto_generated.datab[3]
datab[4] => add_sub_2sa:auto_generated.datab[4]
datab[5] => add_sub_2sa:auto_generated.datab[5]
datab[6] => add_sub_2sa:auto_generated.datab[6]
datab[7] => add_sub_2sa:auto_generated.datab[7]
datab[8] => add_sub_2sa:auto_generated.datab[8]
datab[9] => add_sub_2sa:auto_generated.datab[9]
cin => add_sub_2sa:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_2sa:auto_generated.result[0]
result[1] <= add_sub_2sa:auto_generated.result[1]
result[2] <= add_sub_2sa:auto_generated.result[2]
result[3] <= add_sub_2sa:auto_generated.result[3]
result[4] <= add_sub_2sa:auto_generated.result[4]
result[5] <= add_sub_2sa:auto_generated.result[5]
result[6] <= add_sub_2sa:auto_generated.result[6]
result[7] <= add_sub_2sa:auto_generated.result[7]
result[8] <= add_sub_2sa:auto_generated.result[8]
result[9] <= add_sub_2sa:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_2sa:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_0lg:auto_generated.dataa[0]
dataa[1] => add_sub_0lg:auto_generated.dataa[1]
dataa[2] => add_sub_0lg:auto_generated.dataa[2]
dataa[3] => add_sub_0lg:auto_generated.dataa[3]
dataa[4] => add_sub_0lg:auto_generated.dataa[4]
dataa[5] => add_sub_0lg:auto_generated.dataa[5]
dataa[6] => add_sub_0lg:auto_generated.dataa[6]
dataa[7] => add_sub_0lg:auto_generated.dataa[7]
dataa[8] => add_sub_0lg:auto_generated.dataa[8]
dataa[9] => add_sub_0lg:auto_generated.dataa[9]
datab[0] => add_sub_0lg:auto_generated.datab[0]
datab[1] => add_sub_0lg:auto_generated.datab[1]
datab[2] => add_sub_0lg:auto_generated.datab[2]
datab[3] => add_sub_0lg:auto_generated.datab[3]
datab[4] => add_sub_0lg:auto_generated.datab[4]
datab[5] => add_sub_0lg:auto_generated.datab[5]
datab[6] => add_sub_0lg:auto_generated.datab[6]
datab[7] => add_sub_0lg:auto_generated.datab[7]
datab[8] => add_sub_0lg:auto_generated.datab[8]
datab[9] => add_sub_0lg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0lg:auto_generated.result[0]
result[1] <= add_sub_0lg:auto_generated.result[1]
result[2] <= add_sub_0lg:auto_generated.result[2]
result[3] <= add_sub_0lg:auto_generated.result[3]
result[4] <= add_sub_0lg:auto_generated.result[4]
result[5] <= add_sub_0lg:auto_generated.result[5]
result[6] <= add_sub_0lg:auto_generated.result[6]
result[7] <= add_sub_0lg:auto_generated.result[7]
result[8] <= add_sub_0lg:auto_generated.result[8]
result[9] <= add_sub_0lg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_ptb:auto_generated.dataa[0]
dataa[1] => add_sub_ptb:auto_generated.dataa[1]
dataa[2] => add_sub_ptb:auto_generated.dataa[2]
dataa[3] => add_sub_ptb:auto_generated.dataa[3]
dataa[4] => add_sub_ptb:auto_generated.dataa[4]
dataa[5] => add_sub_ptb:auto_generated.dataa[5]
dataa[6] => add_sub_ptb:auto_generated.dataa[6]
dataa[7] => add_sub_ptb:auto_generated.dataa[7]
dataa[8] => add_sub_ptb:auto_generated.dataa[8]
dataa[9] => add_sub_ptb:auto_generated.dataa[9]
dataa[10] => add_sub_ptb:auto_generated.dataa[10]
dataa[11] => add_sub_ptb:auto_generated.dataa[11]
dataa[12] => add_sub_ptb:auto_generated.dataa[12]
dataa[13] => add_sub_ptb:auto_generated.dataa[13]
dataa[14] => add_sub_ptb:auto_generated.dataa[14]
dataa[15] => add_sub_ptb:auto_generated.dataa[15]
dataa[16] => add_sub_ptb:auto_generated.dataa[16]
dataa[17] => add_sub_ptb:auto_generated.dataa[17]
dataa[18] => add_sub_ptb:auto_generated.dataa[18]
dataa[19] => add_sub_ptb:auto_generated.dataa[19]
dataa[20] => add_sub_ptb:auto_generated.dataa[20]
dataa[21] => add_sub_ptb:auto_generated.dataa[21]
dataa[22] => add_sub_ptb:auto_generated.dataa[22]
dataa[23] => add_sub_ptb:auto_generated.dataa[23]
dataa[24] => add_sub_ptb:auto_generated.dataa[24]
datab[0] => add_sub_ptb:auto_generated.datab[0]
datab[1] => add_sub_ptb:auto_generated.datab[1]
datab[2] => add_sub_ptb:auto_generated.datab[2]
datab[3] => add_sub_ptb:auto_generated.datab[3]
datab[4] => add_sub_ptb:auto_generated.datab[4]
datab[5] => add_sub_ptb:auto_generated.datab[5]
datab[6] => add_sub_ptb:auto_generated.datab[6]
datab[7] => add_sub_ptb:auto_generated.datab[7]
datab[8] => add_sub_ptb:auto_generated.datab[8]
datab[9] => add_sub_ptb:auto_generated.datab[9]
datab[10] => add_sub_ptb:auto_generated.datab[10]
datab[11] => add_sub_ptb:auto_generated.datab[11]
datab[12] => add_sub_ptb:auto_generated.datab[12]
datab[13] => add_sub_ptb:auto_generated.datab[13]
datab[14] => add_sub_ptb:auto_generated.datab[14]
datab[15] => add_sub_ptb:auto_generated.datab[15]
datab[16] => add_sub_ptb:auto_generated.datab[16]
datab[17] => add_sub_ptb:auto_generated.datab[17]
datab[18] => add_sub_ptb:auto_generated.datab[18]
datab[19] => add_sub_ptb:auto_generated.datab[19]
datab[20] => add_sub_ptb:auto_generated.datab[20]
datab[21] => add_sub_ptb:auto_generated.datab[21]
datab[22] => add_sub_ptb:auto_generated.datab[22]
datab[23] => add_sub_ptb:auto_generated.datab[23]
datab[24] => add_sub_ptb:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ptb:auto_generated.result[0]
result[1] <= add_sub_ptb:auto_generated.result[1]
result[2] <= add_sub_ptb:auto_generated.result[2]
result[3] <= add_sub_ptb:auto_generated.result[3]
result[4] <= add_sub_ptb:auto_generated.result[4]
result[5] <= add_sub_ptb:auto_generated.result[5]
result[6] <= add_sub_ptb:auto_generated.result[6]
result[7] <= add_sub_ptb:auto_generated.result[7]
result[8] <= add_sub_ptb:auto_generated.result[8]
result[9] <= add_sub_ptb:auto_generated.result[9]
result[10] <= add_sub_ptb:auto_generated.result[10]
result[11] <= add_sub_ptb:auto_generated.result[11]
result[12] <= add_sub_ptb:auto_generated.result[12]
result[13] <= add_sub_ptb:auto_generated.result[13]
result[14] <= add_sub_ptb:auto_generated.result[14]
result[15] <= add_sub_ptb:auto_generated.result[15]
result[16] <= add_sub_ptb:auto_generated.result[16]
result[17] <= add_sub_ptb:auto_generated.result[17]
result[18] <= add_sub_ptb:auto_generated.result[18]
result[19] <= add_sub_ptb:auto_generated.result[19]
result[20] <= add_sub_ptb:auto_generated.result[20]
result[21] <= add_sub_ptb:auto_generated.result[21]
result[22] <= add_sub_ptb:auto_generated.result[22]
result[23] <= add_sub_ptb:auto_generated.result[23]
result[24] <= add_sub_ptb:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_add_sub:man_round_adder|add_sub_ptb:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult
dataa[0] => mult_5ks:auto_generated.dataa[0]
dataa[1] => mult_5ks:auto_generated.dataa[1]
dataa[2] => mult_5ks:auto_generated.dataa[2]
dataa[3] => mult_5ks:auto_generated.dataa[3]
dataa[4] => mult_5ks:auto_generated.dataa[4]
dataa[5] => mult_5ks:auto_generated.dataa[5]
dataa[6] => mult_5ks:auto_generated.dataa[6]
dataa[7] => mult_5ks:auto_generated.dataa[7]
dataa[8] => mult_5ks:auto_generated.dataa[8]
dataa[9] => mult_5ks:auto_generated.dataa[9]
dataa[10] => mult_5ks:auto_generated.dataa[10]
dataa[11] => mult_5ks:auto_generated.dataa[11]
dataa[12] => mult_5ks:auto_generated.dataa[12]
dataa[13] => mult_5ks:auto_generated.dataa[13]
dataa[14] => mult_5ks:auto_generated.dataa[14]
dataa[15] => mult_5ks:auto_generated.dataa[15]
dataa[16] => mult_5ks:auto_generated.dataa[16]
dataa[17] => mult_5ks:auto_generated.dataa[17]
dataa[18] => mult_5ks:auto_generated.dataa[18]
dataa[19] => mult_5ks:auto_generated.dataa[19]
dataa[20] => mult_5ks:auto_generated.dataa[20]
dataa[21] => mult_5ks:auto_generated.dataa[21]
dataa[22] => mult_5ks:auto_generated.dataa[22]
dataa[23] => mult_5ks:auto_generated.dataa[23]
datab[0] => mult_5ks:auto_generated.datab[0]
datab[1] => mult_5ks:auto_generated.datab[1]
datab[2] => mult_5ks:auto_generated.datab[2]
datab[3] => mult_5ks:auto_generated.datab[3]
datab[4] => mult_5ks:auto_generated.datab[4]
datab[5] => mult_5ks:auto_generated.datab[5]
datab[6] => mult_5ks:auto_generated.datab[6]
datab[7] => mult_5ks:auto_generated.datab[7]
datab[8] => mult_5ks:auto_generated.datab[8]
datab[9] => mult_5ks:auto_generated.datab[9]
datab[10] => mult_5ks:auto_generated.datab[10]
datab[11] => mult_5ks:auto_generated.datab[11]
datab[12] => mult_5ks:auto_generated.datab[12]
datab[13] => mult_5ks:auto_generated.datab[13]
datab[14] => mult_5ks:auto_generated.datab[14]
datab[15] => mult_5ks:auto_generated.datab[15]
datab[16] => mult_5ks:auto_generated.datab[16]
datab[17] => mult_5ks:auto_generated.datab[17]
datab[18] => mult_5ks:auto_generated.datab[18]
datab[19] => mult_5ks:auto_generated.datab[19]
datab[20] => mult_5ks:auto_generated.datab[20]
datab[21] => mult_5ks:auto_generated.datab[21]
datab[22] => mult_5ks:auto_generated.datab[22]
datab[23] => mult_5ks:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => mult_5ks:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_5ks:auto_generated.result[0]
result[1] <= mult_5ks:auto_generated.result[1]
result[2] <= mult_5ks:auto_generated.result[2]
result[3] <= mult_5ks:auto_generated.result[3]
result[4] <= mult_5ks:auto_generated.result[4]
result[5] <= mult_5ks:auto_generated.result[5]
result[6] <= mult_5ks:auto_generated.result[6]
result[7] <= mult_5ks:auto_generated.result[7]
result[8] <= mult_5ks:auto_generated.result[8]
result[9] <= mult_5ks:auto_generated.result[9]
result[10] <= mult_5ks:auto_generated.result[10]
result[11] <= mult_5ks:auto_generated.result[11]
result[12] <= mult_5ks:auto_generated.result[12]
result[13] <= mult_5ks:auto_generated.result[13]
result[14] <= mult_5ks:auto_generated.result[14]
result[15] <= mult_5ks:auto_generated.result[15]
result[16] <= mult_5ks:auto_generated.result[16]
result[17] <= mult_5ks:auto_generated.result[17]
result[18] <= mult_5ks:auto_generated.result[18]
result[19] <= mult_5ks:auto_generated.result[19]
result[20] <= mult_5ks:auto_generated.result[20]
result[21] <= mult_5ks:auto_generated.result[21]
result[22] <= mult_5ks:auto_generated.result[22]
result[23] <= mult_5ks:auto_generated.result[23]
result[24] <= mult_5ks:auto_generated.result[24]
result[25] <= mult_5ks:auto_generated.result[25]
result[26] <= mult_5ks:auto_generated.result[26]
result[27] <= mult_5ks:auto_generated.result[27]
result[28] <= mult_5ks:auto_generated.result[28]
result[29] <= mult_5ks:auto_generated.result[29]
result[30] <= mult_5ks:auto_generated.result[30]
result[31] <= mult_5ks:auto_generated.result[31]
result[32] <= mult_5ks:auto_generated.result[32]
result[33] <= mult_5ks:auto_generated.result[33]
result[34] <= mult_5ks:auto_generated.result[34]
result[35] <= mult_5ks:auto_generated.result[35]
result[36] <= mult_5ks:auto_generated.result[36]
result[37] <= mult_5ks:auto_generated.result[37]
result[38] <= mult_5ks:auto_generated.result[38]
result[39] <= mult_5ks:auto_generated.result[39]
result[40] <= mult_5ks:auto_generated.result[40]
result[41] <= mult_5ks:auto_generated.result[41]
result[42] <= mult_5ks:auto_generated.result[42]
result[43] <= mult_5ks:auto_generated.result[43]
result[44] <= mult_5ks:auto_generated.result[44]
result[45] <= mult_5ks:auto_generated.result[45]
result[46] <= mult_5ks:auto_generated.result[46]
result[47] <= mult_5ks:auto_generated.result[47]


|ad_control_top|data_cail:data_cail|mult:mult|mult_altfp_mult_trn:mult_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe9.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe9.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe11.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe14.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe15.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe17.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe18.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe21.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe23.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe24.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe26.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft89a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft89a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft89a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft89a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft89a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft89a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft89a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft89a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft89a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft89a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft89a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft89a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft89a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft89a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft89a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft89a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft89a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft89a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft89a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft89a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft89a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft89a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft89a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft89a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft89a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft89a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft89a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft89a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft89a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft89a[29].DB_MAX_OUTPUT_PORT_TYPE


