
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355904500                       # Number of ticks simulated
final_tick                               2263601862000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              218425319                       # Simulator instruction rate (inst/s)
host_op_rate                                218417287                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              559290157                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757160                       # Number of bytes of host memory used
host_seconds                                     0.64                       # Real time elapsed on the host
sim_insts                                   138985088                       # Number of instructions simulated
sim_ops                                     138985088                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus4.inst       122304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       209024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst        33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data        83456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data       596864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1154944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       122304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        265600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       594368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          594368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         3266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst          523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         1304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst         1716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data         9326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9287                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9287                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus4.inst    343642747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    587303617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst     94047701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    234489870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst    308577160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data   1677034148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3245095243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst    343642747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst     94047701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst    308577160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        746267608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1670021031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1670021031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1670021031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst    343642747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    587303617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst     94047701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    234489870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst    308577160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data   1677034148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4915116274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               357332500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           357497000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          379.311210                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   378.733025                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578185                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.739713                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.740842                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               357332500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357497000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                2                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          410.106534                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             0.500000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.528708                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577826                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799861                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001129                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800989                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu1.dcache.writebacks::total                2                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357332500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357497000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          227.965344                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   227.387876                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577468                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.444117                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.445245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          145                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.283203                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               357278500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           357443000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          452.479480                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   451.902370                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.577110                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.882622                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.883749                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139082500     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     91.99% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12117500      8.01%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151364500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61812000     75.46%     75.46% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.54%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4890                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          462.516586                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              69525                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4890                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            14.217791                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    25.651867                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   436.864719                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.050101                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.853251                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.903353                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129884                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129884                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30664                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30664                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25647                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25647                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          513                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          513                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          594                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56311                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56311                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56311                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56311                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2820                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2820                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2135                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2135                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           96                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           14                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4955                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4955                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4955                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4955                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33484                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33484                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27782                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27782                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61266                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61266                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61266                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61266                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.084219                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.084219                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.076848                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.076848                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080877                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080877                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080877                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080877                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2968                       # number of writebacks
system.cpu4.dcache.writebacks::total             2968                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2442                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             290879                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2442                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           119.115070                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    25.887435                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   486.112565                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.050561                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.949439                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           335752                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          335752                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164213                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164213                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164213                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164213                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164213                       # number of overall hits
system.cpu4.icache.overall_hits::total         164213                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2442                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2442                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2442                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2442                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2442                       # number of overall misses
system.cpu4.icache.overall_misses::total         2442                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166655                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166655                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166655                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166655                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166655                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166655                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014653                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014653                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014653                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014653                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014653                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014653                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2442                       # number of writebacks
system.cpu4.icache.writebacks::total             2442                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               351201000     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.30% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           357638500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1897079000     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2056                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          455.100604                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              26411                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2056                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            12.845817                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    97.554765                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   357.545839                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.190537                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.698332                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.888868                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79541                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79541                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22660                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22660                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12736                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12736                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          434                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          434                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          454                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35396                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35396                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35396                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35396                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1639                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1639                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          646                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          646                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           39                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           18                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2285                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2285                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2285                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2285                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.067451                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.067451                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.048274                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.048274                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.060641                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.060641                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.060641                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.060641                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1049                       # number of writebacks
system.cpu5.dcache.writebacks::total             1049                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1247                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104499                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1247                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.800321                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   196.902082                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   315.097918                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.384574                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.615426                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277363                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277363                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136811                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136811                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136811                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136811                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136811                       # number of overall hits
system.cpu5.icache.overall_hits::total         136811                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1247                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1247                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1247                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1247                       # number of overall misses
system.cpu5.icache.overall_misses::total         1247                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138058                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138058                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138058                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138058                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009032                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009032                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1247                       # number of writebacks
system.cpu5.icache.writebacks::total             1247                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               552361000     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           562095000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1683624500     95.71%     95.71% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.29%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12631                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          424.692797                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             155087                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12631                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.278284                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   103.411527                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.281270                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.201976                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627502                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.829478                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          462                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356313                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356313                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76360                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76360                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        79993                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         79993                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1252                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1252                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156353                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156353                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156353                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156353                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5889                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5889                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6909                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6909                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          140                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           23                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12798                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12798                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12798                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12798                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071600                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071600                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075660                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075660                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075660                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075660                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8364                       # number of writebacks
system.cpu6.dcache.writebacks::total             8364                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4452                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871690                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             317268                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4452                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            71.264151                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.604643                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.267047                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399618                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.600131                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910967                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910967                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448804                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448804                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448804                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448804                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448804                       # number of overall hits
system.cpu6.icache.overall_hits::total         448804                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4453                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4453                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4453                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4453                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4453                       # number of overall misses
system.cpu6.icache.overall_misses::total         4453                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009824                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009824                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4452                       # number of writebacks
system.cpu6.icache.writebacks::total             4452                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               357287500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           357452000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                2                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          402.268085                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                 23                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            11.500000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   401.116409                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151676                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.783430                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.785680                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu7.dcache.writebacks::total                2                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          507                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18990                       # number of replacements
system.l2.tags.tagsinuse                  4007.849805                       # Cycle average of tags in use
system.l2.tags.total_refs                       20887                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18990                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.099895                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1768.338872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.158085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         3.120701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         1.061334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.990683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        22.272379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        37.149619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   382.702339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   340.260485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   117.994491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   128.661568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   441.099342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   759.039909                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.431723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.005438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.009070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.093433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.083071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.028807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.031412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.107690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.185312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978479                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987061                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    430745                       # Number of tag accesses
system.l2.tags.data_accesses                   430745                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12385                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12385                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5131                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5131                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus4.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   83                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          241                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          531                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   840                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst          531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         2737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3992                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         1038                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data          748                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data         2717                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4504                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst          531                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         1279                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          724                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          816                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         2737                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3248                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9336                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst          531                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         1279                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          724                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          816                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         2737                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3248                       # number of overall hits
system.l2.overall_hits::total                    9336                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         1729                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data          541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         6136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8406                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1911                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst          523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst         1716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4150                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         1537                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data         3193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5493                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus4.inst         1911                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         3266                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst          523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst         1716                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         9329                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18049                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus4.inst         1911                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         3266                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst          523                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1304                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst         1716                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         9329                       # number of overall misses
system.l2.overall_misses::total                 18049                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12385                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12385                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5131                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5131                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              100                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         1970                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data         6667                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         1247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst         4453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8142                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         2575                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data         1511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data         5910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9997                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         2442                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4545                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         1247                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         2120                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         4453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        12577                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27385                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         2442                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4545                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         1247                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         2120                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         4453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        12577                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27385                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.024691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.170000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.877665                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.888342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.920354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909150                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.782555                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509703                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.596893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.504964                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.540271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.549465                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.782555                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.718592                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.615094                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.741751                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.659083                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.782555                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.718592                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.615094                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.741751                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.659083                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9287                       # number of writebacks
system.l2.writebacks::total                      9287                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9643                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9287                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7111                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              129                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             66                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              24                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8640                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8403                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9643                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1749312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1749456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1749456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34894                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34894    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34894                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526793610                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524446931.554804                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2346678.445196                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526793695                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524447016.510740                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2346678.489260                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526793780                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524447101.466676                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2346678.533324                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526793865                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524447186.422612                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2346678.577388                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33979                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8138                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28372                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4588                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62351                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12726                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302035                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166543                       # Number of instructions committed
system.switch_cpus4.committedOps               166543                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160789                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17257                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160789                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       221753                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113524                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62615                       # number of memory refs
system.switch_cpus4.num_load_insts              34183                       # Number of load instructions
system.switch_cpus4.num_store_insts             28432                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231280.440787                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70754.559213                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234259                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765741                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22728                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2813      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96595     57.96%     59.65% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.74% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.74% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35136     21.08%     80.84% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28712     17.23%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166655                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526794234                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137673                       # Number of instructions committed
system.switch_cpus5.committedOps               137673                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132365                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16762                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132365                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175481                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100538                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648023450.979818                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878770783.020182                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194127                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805873                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20539                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88614     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138058                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527203725                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1643466107.420379                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2883737617.579621                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636980                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363020                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526794120                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524447441.290421                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2346678.709579                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56267                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24854                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         8922                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2693                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1143                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1550                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18785                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5131                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5293                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             209                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            66                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            275                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9483                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9483                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8142                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10643                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        14438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         3038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         6280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        11812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        37716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 79931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       263872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       504720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       114624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       213656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       470976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      1360896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2930320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18990                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            75275                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.535928                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.442624                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61565     81.79%     81.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4815      6.40%     88.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2741      3.64%     91.82% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1726      2.29%     94.12% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1367      1.82%     95.93% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    685      0.91%     96.84% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    707      0.94%     97.78% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1620      2.15%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     49      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75275                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000716                       # Number of seconds simulated
sim_ticks                                   716294500                       # Number of ticks simulated
final_tick                               2264674755000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              122220550                       # Simulator instruction rate (inst/s)
host_op_rate                                122218054                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              620240236                       # Simulator tick rate (ticks/s)
host_mem_usage                                 767528                       # Number of bytes of host memory used
host_seconds                                     1.16                       # Real time elapsed on the host
sim_insts                                   141142775                       # Number of instructions simulated
sim_ops                                     141142775                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       135808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       231168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        52160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       102592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       206656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       249856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        16384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        17344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1019392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       135808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        52160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       206656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        414400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1822592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1822592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         3229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         3904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         28478                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28478                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    189597994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    322727593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     72819211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    143226006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    288507032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    348817421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     22873273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     24213504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data        89349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst       804139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data       804139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      2501764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data      2680462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      1429580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data      2055021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1423146485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    189597994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     72819211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    288507032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     22873273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst       804139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      2501764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      1429580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        578532992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2544472979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2544472979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2544472979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    189597994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    322727593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     72819211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    143226006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    288507032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    348817421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     22873273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     24213504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data        89349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst       804139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data       804139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      2501764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data      2680462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      1429580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data      2055021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3967619464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       845                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     241     44.88%     44.88% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     25      4.66%     49.53% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.19%     49.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.19%     49.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    269     50.09%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 537                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      241     47.44%     47.44% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      25      4.92%     52.36% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.20%     52.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.20%     52.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     240     47.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  508                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               688673000     96.11%     96.11% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1875000      0.26%     96.38% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     96.38% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     96.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               25757500      3.59%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           716519000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.892193                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.945996                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.19%      0.19% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   14      2.59%      2.78% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.37%      3.15% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  465     86.11%     89.26% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.37%     89.63% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.19%     89.81% # number of callpals executed
system.cpu0.kern.callpal::rti                      45      8.33%     98.15% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      1.67%     99.81% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.19%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   540                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               62                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 21                      
system.cpu0.kern.mode_good::user                   20                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.338710                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.500000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          65720500     47.39%     47.39% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            72958500     52.61%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5285                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          506.946272                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             104252                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5285                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.726017                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   506.946272                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.990129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.990129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           229243                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          229243                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        61375                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          61375                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        43693                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         43693                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          704                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          704                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          756                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          756                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       105068                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          105068                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       105068                       # number of overall hits
system.cpu0.dcache.overall_hits::total         105068                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         3075                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3075                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2230                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2230                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          101                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           21                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5305                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5305                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5305                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5305                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        64450                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        64450                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        45923                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        45923                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          777                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          777                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       110373                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       110373                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       110373                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       110373                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.047711                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.047711                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.048560                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048560                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.125466                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.125466                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.027027                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027027                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.048064                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.048064                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.048064                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.048064                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3174                       # number of writebacks
system.cpu0.dcache.writebacks::total             3174                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2852                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.992819                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             409192                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2852                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.475456                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.136815                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.856004                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000267                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999719                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          337                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           634264                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          634264                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       312851                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         312851                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       312851                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          312851                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       312851                       # number of overall hits
system.cpu0.icache.overall_hits::total         312851                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2854                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2854                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2854                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2854                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2854                       # number of overall misses
system.cpu0.icache.overall_misses::total         2854                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       315705                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       315705                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       315705                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       315705                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       315705                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       315705                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.009040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.009040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.009040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.009040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.009040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.009040                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2852                       # number of writebacks
system.cpu0.icache.writebacks::total             2852                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       838                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     116     46.22%     46.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.40%     46.61% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.80%     47.41% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    132     52.59%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 251                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      116     49.79%     49.79% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.43%     50.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.86%     51.07% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     114     48.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  233                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               887802000     99.00%     99.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     99.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 321000      0.04%     99.04% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                8634500      0.96%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           896806500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.863636                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.928287                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   57     17.59%     17.59% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      1.23%     18.83% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  178     54.94%     73.77% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.54%     75.31% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     21.60%     96.91% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.78%     99.69% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.31%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   324                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              122                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.557377                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          67491500      5.26%      5.26% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8490500      0.66%      5.92% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1207176000     94.08%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      57                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2454                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          431.956711                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              35360                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2454                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.409128                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    73.186284                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   358.770428                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.142942                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.700723                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.843665                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            88077                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           88077                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        24613                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          24613                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        14623                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         14623                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          431                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          431                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          464                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          464                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        39236                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           39236                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        39236                       # number of overall hits
system.cpu1.dcache.overall_hits::total          39236                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1785                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1785                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          775                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          775                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           46                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           12                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2560                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2560                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2560                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2560                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        26398                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        26398                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        15398                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        15398                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        41796                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        41796                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        41796                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        41796                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.067619                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.067619                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050331                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050331                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.096436                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.096436                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.025210                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.025210                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.061250                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.061250                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.061250                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.061250                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1283                       # number of writebacks
system.cpu1.dcache.writebacks::total             1283                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1770                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             146699                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1770                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            82.880791                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   116.351370                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   395.648630                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.227249                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.772751                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           301480                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          301480                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       148085                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         148085                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       148085                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          148085                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       148085                       # number of overall hits
system.cpu1.icache.overall_hits::total         148085                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1770                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1770                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1770                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1770                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1770                       # number of overall misses
system.cpu1.icache.overall_misses::total         1770                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       149855                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       149855                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       149855                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       149855                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       149855                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       149855                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.011811                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011811                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.011811                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011811                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.011811                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011811                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1770                       # number of writebacks
system.cpu1.icache.writebacks::total             1770                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      61                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      3500                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     857     37.99%     37.99% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.80%     38.79% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.04%     38.83% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1380     61.17%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2256                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      856     49.45%     49.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      1.04%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.06%     50.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     856     49.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1731                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               749237500     81.24%     81.24% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1287000      0.14%     81.38% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.01%     81.38% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              171710500     18.62%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           922284000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998833                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.620290                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.767287                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         3     25.00%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     33.33%     58.33% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      8.33%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      8.33%     75.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      8.33%     83.33% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      8.33%     91.67% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      8.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    12                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    8      0.30%      0.30% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  101      3.82%      4.12% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.08%      4.19% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2115     79.90%     84.10% # number of callpals executed
system.cpu2.kern.callpal::rdps                     86      3.25%     87.34% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.04%     87.38% # number of callpals executed
system.cpu2.kern.callpal::rti                     122      4.61%     91.99% # number of callpals executed
system.cpu2.kern.callpal::callsys                  21      0.79%     92.78% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.04%     92.82% # number of callpals executed
system.cpu2.kern.callpal::rdunique                189      7.14%     99.96% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.04%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  2647                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              222                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                102                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                101                      
system.cpu2.kern.mode_good::user                  102                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.454955                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.626543                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1664898000     97.67%     97.67% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            39762500      2.33%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     101                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            11784                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          416.094643                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             241118                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            11784                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            20.461473                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    38.925286                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   377.169357                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.076026                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.736659                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.812685                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           567893                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          567893                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       160383                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         160383                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        97912                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         97912                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         3439                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3439                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         3709                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3709                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       258295                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          258295                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       258295                       # number of overall hits
system.cpu2.dcache.overall_hits::total         258295                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         8511                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8511                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3470                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3470                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          360                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          360                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           53                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11981                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11981                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11981                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11981                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       168894                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       168894                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       101382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       101382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         3799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         3762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         3762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       270276                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       270276                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       270276                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       270276                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.050393                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.050393                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.034227                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.034227                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.094762                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.094762                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.014088                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.014088                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.044329                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.044329                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.044329                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.044329                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6274                       # number of writebacks
system.cpu2.dcache.writebacks::total             6274                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            21249                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             875074                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            21249                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            41.181891                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   114.647280                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   397.352720                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.223920                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.776080                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1799535                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1799535                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       867894                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         867894                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       867894                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          867894                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       867894                       # number of overall hits
system.cpu2.icache.overall_hits::total         867894                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        21249                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        21249                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        21249                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         21249                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        21249                       # number of overall misses
system.cpu2.icache.overall_misses::total        21249                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       889143                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       889143                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       889143                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       889143                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       889143                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       889143                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.023898                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.023898                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.023898                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.023898                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.023898                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.023898                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        21249                       # number of writebacks
system.cpu2.icache.writebacks::total            21249                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        83                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      28     38.36%     38.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      1.37%     39.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      2.74%     42.47% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     42     57.53%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  73                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       28     49.12%     49.12% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      1.75%     50.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      3.51%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      26     45.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   57                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               891726000     99.44%     99.44% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     99.45% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.04%     99.49% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                4613500      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           896719000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.780822                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      3.85%      3.85% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   67     85.90%     89.74% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      6.41%     96.15% # number of callpals executed
system.cpu3.kern.callpal::rti                       3      3.85%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    78                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                6                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              521                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          416.864672                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              10633                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              521                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            20.408829                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   187.026889                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   229.837783                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.365287                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.448902                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.814189                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            15582                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           15582                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3545                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3545                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         3192                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3192                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           36                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           42                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           42                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         6737                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6737                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         6737                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6737                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          390                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          390                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          245                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          245                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           20                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           11                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          635                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           635                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          635                       # number of overall misses
system.cpu3.dcache.overall_misses::total          635                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3935                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3935                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3437                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3437                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           53                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         7372                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         7372                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         7372                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         7372                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.099111                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.099111                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.071283                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.071283                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.357143                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.357143                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.207547                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.207547                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.086137                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.086137                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.086137                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.086137                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          254                       # number of writebacks
system.cpu3.dcache.writebacks::total              254                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1009                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              57123                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1009                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            56.613479                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   139.334842                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   372.665158                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.272138                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.727862                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            43891                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           43891                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        20432                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          20432                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        20432                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           20432                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        20432                       # number of overall hits
system.cpu3.icache.overall_hits::total          20432                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1009                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1009                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1009                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1009                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1009                       # number of overall misses
system.cpu3.icache.overall_misses::total         1009                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        21441                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        21441                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        21441                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        21441                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        21441                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        21441                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.047059                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.047059                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.047059                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.047059                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.047059                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.047059                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1009                       # number of writebacks
system.cpu3.icache.writebacks::total             1009                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               895904000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                  49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31                 562500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           896680000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu4.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu4.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                    19                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements                4                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          345.104928                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  9                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                4                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             2.250000                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   345.104928                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.674033                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.674033                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             1335                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            1335                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data          406                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            406                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data          231                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           231                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data            6                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data            3                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data          637                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             637                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data          637                       # number of overall hits
system.cpu4.dcache.overall_hits::total            637                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data            7                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            5                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data            1                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data            4                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data           12                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data           12                       # number of overall misses
system.cpu4.dcache.overall_misses::total           12                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data          413                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          413                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data          236                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          236                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data          649                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          649                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data          649                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          649                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.016949                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016949                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.021186                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.021186                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.571429                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.571429                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.018490                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.018490                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.018490                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.018490                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu4.dcache.writebacks::total                1                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst            1                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          511                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.001953                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.998047                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             3788                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            3788                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst         1894                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           1894                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst         1894                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            1894                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst         1894                       # number of overall hits
system.cpu4.icache.overall_hits::total           1894                       # number of overall hits
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst         1894                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         1894                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst         1894                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         1894                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst         1894                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         1894                       # number of overall (read+write) accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                        27                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                       8     32.00%     32.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      1      4.00%     36.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      4.00%     40.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                     15     60.00%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                  25                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                        8     47.06%     47.06% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       1      5.88%     52.94% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      5.88%     58.82% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                       7     41.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                   17                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               895926000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                  49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                 597000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           896736500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.466667                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.680000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                   21     84.00%     84.00% # number of callpals executed
system.cpu5.kern.callpal::rdps                      2      8.00%     92.00% # number of callpals executed
system.cpu5.kern.callpal::rti                       2      8.00%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                    25                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements                9                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          440.833389                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                 44                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                9                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             4.888889                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data            7                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   433.833389                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.013672                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.847331                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.861003                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          431                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             1472                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            1472                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data          432                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            432                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data          255                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           255                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data            5                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data            3                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data          687                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             687                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data          687                       # number of overall hits
system.cpu5.dcache.overall_hits::total            687                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data           16                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            7                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data            3                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data            5                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data           23                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data           23                       # number of overall misses
system.cpu5.dcache.overall_misses::total           23                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data          448                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          448                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data          262                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          262                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data          710                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          710                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data          710                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          710                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.035714                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.035714                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.026718                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.026718                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.032394                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.032394                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.032394                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.032394                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu5.dcache.writebacks::total                3                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                9                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                259                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                9                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            28.777778                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    92.928481                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   419.071519                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.181501                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.818499                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          500                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             4193                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            4193                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst         2083                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           2083                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst         2083                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            2083                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst         2083                       # number of overall hits
system.cpu5.icache.overall_hits::total           2083                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst            9                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst            9                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst            9                       # number of overall misses
system.cpu5.icache.overall_misses::total            9                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst         2092                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         2092                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst         2092                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         2092                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst         2092                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         2092                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.004302                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004302                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.004302                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004302                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.004302                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004302                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks            9                       # number of writebacks
system.cpu5.icache.writebacks::total                9                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                        29                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                       9     33.33%     33.33% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      1      3.70%     37.04% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      3.70%     40.74% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                     16     59.26%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                  27                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                        9     47.37%     47.37% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       1      5.26%     52.63% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      5.26%     57.89% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                       8     42.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                   19                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               895925000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                  49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                 602000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           896740500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.500000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.703704                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                   23     85.19%     85.19% # number of callpals executed
system.cpu6.kern.callpal::rdps                      2      7.41%     92.59% # number of callpals executed
system.cpu6.kern.callpal::rti                       2      7.41%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                    27                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements               38                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          421.477723                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                244                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             6.421053                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   421.477723                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.823199                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.823199                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             1583                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            1583                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data          415                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            415                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data          264                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           264                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data            6                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data            3                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data          679                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             679                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data          679                       # number of overall hits
system.cpu6.dcache.overall_hits::total            679                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data           56                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            8                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            3                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data            5                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data           64                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data           64                       # number of overall misses
system.cpu6.dcache.overall_misses::total           64                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data          471                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          471                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data          272                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          272                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data          743                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          743                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data          743                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          743                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.118896                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.118896                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.029412                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.029412                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.086137                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.086137                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.086137                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.086137                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu6.dcache.writebacks::total                8                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements               75                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               6263                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               75                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            83.506667                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          236                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             4445                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            4445                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst         2110                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           2110                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst         2110                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            2110                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst         2110                       # number of overall hits
system.cpu6.icache.overall_hits::total           2110                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           75                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           75                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           75                       # number of overall misses
system.cpu6.icache.overall_misses::total           75                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst         2185                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         2185                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst         2185                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         2185                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst         2185                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         2185                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.034325                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.034325                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.034325                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.034325                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.034325                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.034325                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks           75                       # number of writebacks
system.cpu6.icache.writebacks::total               75                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       5     23.81%     23.81% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      1      4.76%     28.57% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      9.52%     38.10% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        5     38.46%     38.46% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       1      7.69%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2     15.38%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               895642000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                  49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                 577000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           896463000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu7.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu7.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                    21                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements               37                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          443.562223                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                220                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               37                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             5.945946                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data            6                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   437.562223                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.011719                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.854614                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.866332                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          393                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             1436                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            1436                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data          379                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total            379                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data          236                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           236                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            6                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            3                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          615                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             615                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          615                       # number of overall hits
system.cpu7.dcache.overall_hits::total            615                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data           48                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           12                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            5                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data           60                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data           60                       # number of overall misses
system.cpu7.dcache.overall_misses::total           60                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data          427                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total          427                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data          248                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          248                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          675                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          675                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          675                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          675                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.112412                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.112412                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.048387                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.048387                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.088889                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.088889                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.088889                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.088889                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           17                       # number of writebacks
system.cpu7.dcache.writebacks::total               17                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements               88                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              15994                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               88                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           181.750000                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          103                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          404                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.201172                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.789062                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          290                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             4056                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            4056                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst         1896                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           1896                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst         1896                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            1896                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst         1896                       # number of overall hits
system.cpu7.icache.overall_hits::total           1896                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           88                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           88                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           88                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            88                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           88                       # number of overall misses
system.cpu7.icache.overall_misses::total           88                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst         1984                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         1984                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst         1984                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         1984                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst         1984                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         1984                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.044355                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.044355                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.044355                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.044355                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.044355                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.044355                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks           88                       # number of writebacks
system.cpu7.icache.writebacks::total               88                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 155                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1277952                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        157                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  380                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 380                       # Transaction distribution
system.iobus.trans_dist::WriteReq               20405                       # Transaction distribution
system.iobus.trans_dist::WriteResp              20405                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          250                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1542                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   41570                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          274                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          125                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1805                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1280125                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                20014                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                20014                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               180126                       # Number of tag accesses
system.iocache.tags.data_accesses              180126                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           46                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               46                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        19968                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        19968                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           46                       # number of demand (read+write) misses
system.iocache.demand_misses::total                46                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           46                       # number of overall misses
system.iocache.overall_misses::total               46                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           46                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             46                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        19968                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        19968                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           46                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              46                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           46                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             46                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           19968                       # number of writebacks
system.iocache.writebacks::total                19968                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17154                       # number of replacements
system.l2.tags.tagsinuse                  4006.790498                       # Cycle average of tags in use
system.l2.tags.total_refs                       23137                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17154                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.348782                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1535.039194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.164340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         1.331661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         0.633126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   326.044274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   252.728543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   281.113920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   156.510579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   830.513205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   507.493252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    85.927095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    21.412678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data     0.314664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     0.304285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     0.276565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     1.840991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data     2.618939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     0.844225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     0.678962                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.374765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.079601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.061701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.068631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.038211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.202762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.123900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.020978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.005228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.000639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978220                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4067                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1721                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2093                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.992920                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    641326                       # Number of tag accesses
system.l2.tags.data_accesses                   641326                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11014                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11014                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        14523                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            14523                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          188                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           74                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1072                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1348                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          732                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          955                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        18020                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          753                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst           47                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst           72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              20579                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1168                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          827                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         6587                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          221                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data           25                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data           26                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8862                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          732                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1356                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          955                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          901                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        18020                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         7659                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          753                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          235                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst           47                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data           25                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst           72                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data           26                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30789                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          732                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1356                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          955                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          901                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        18020                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         7659                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          753                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          235                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data            3                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data            5                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst           47                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data           25                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst           72                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data           26                       # number of overall hits
system.l2.overall_hits::total                   30789                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 59                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1943                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          672                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2222                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          169                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5016                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          815                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         3229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          256                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6475                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1670                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          931                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         1697                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data            8                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data           26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4453                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3613                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          815                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1603                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         3229                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3919                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          256                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          271                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           23                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15944                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2122                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3613                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          815                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1603                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         3229                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3919                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          256                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          271                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data            9                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           30                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           23                       # number of overall misses
system.l2.overall_misses::total                 15944                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        11014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        14523                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        14523                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               69                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          746                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         3294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          183                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6364                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        21249                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst           75                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst           88                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          27054                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1758                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         8284                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data           45                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2854                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4969                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1770                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2504                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        21249                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        11578                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1009                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          506                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           75                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data           55                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           88                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                46733                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2854                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4969                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1770                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2504                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        21249                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        11578                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1009                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          506                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           75                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data           55                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           88                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               46733                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.583333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.809524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.855072                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.911779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.900804                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.674560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.923497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.788184                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.743518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.460452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.151960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.253717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.373333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.181818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.239336                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.588443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.529579                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.204853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.315789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.615385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.509804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.422222                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.334435                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.743518                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.727108                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.460452                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.640176                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.151960                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.338487                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.253717                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.535573                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.642857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.373333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.545455                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.181818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.469388                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.341172                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.743518                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.727108                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.460452                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.640176                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.151960                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.338487                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.253717                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.535573                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.642857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.373333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.545455                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.181818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.469388                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.341172                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8510                       # number of writebacks
system.l2.writebacks::total                      8510                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 334                       # Transaction distribution
system.membus.trans_dist::ReadResp              11308                       # Transaction distribution
system.membus.trans_dist::WriteReq                437                       # Transaction distribution
system.membus.trans_dist::WriteResp               437                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28478                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6173                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              285                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            111                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              95                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5109                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5000                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10974                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         19968                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        19968                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        59996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        59996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        47139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        48681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 108677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1280896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1280896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1805                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1564032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1565837                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2846733                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             71915                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   71915    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               71915                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               65224                       # DTB read hits
system.switch_cpus0.dtb.read_misses               129                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           31213                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              46802                       # DTB write hits
system.switch_cpus0.dtb.write_misses               18                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          18404                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              112026                       # DTB hits
system.switch_cpus0.dtb.data_misses               147                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49617                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             153520                       # ITB hits
system.switch_cpus0.itb.fetch_misses              121                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         153641                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1432592                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             315548                       # Number of instructions committed
system.switch_cpus0.committedOps               315548                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       305165                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           384                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              10470                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        32339                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              305165                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  384                       # number of float instructions
system.switch_cpus0.num_int_register_reads       415156                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       221454                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               112408                       # number of memory refs
system.switch_cpus0.num_load_insts              65533                       # Number of load instructions
system.switch_cpus0.num_store_insts             46875                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1116768.337073                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      315823.662927                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.220456                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.779544                       # Percentage of idle cycles
system.switch_cpus0.Branches                    45443                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         5338      1.69%      1.69% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           191011     60.50%     62.19% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             216      0.07%     62.26% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.26% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             45      0.01%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              3      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.28% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           67081     21.25%     83.53% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          47158     14.94%     98.46% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          4853      1.54%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            315705                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               26338                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1946                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15786                       # DTB write hits
system.switch_cpus1.dtb.write_misses               39                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            963                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               42124                       # DTB hits
system.switch_cpus1.dtb.data_misses               365                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2909                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              24203                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          24328                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1793619                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             149469                       # Number of instructions committed
system.switch_cpus1.committedOps               149469                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       143899                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           239                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               3106                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        18194                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              143899                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  239                       # number of float instructions
system.switch_cpus1.num_int_register_reads       190587                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       108533                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                43225                       # number of memory refs
system.switch_cpus1.num_load_insts              27217                       # Number of load instructions
system.switch_cpus1.num_store_insts             16008                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1605849.712695                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      187769.287305                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.104687                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.895313                       # Percentage of idle cycles
system.switch_cpus1.Branches                    22502                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2799      1.87%      1.87% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            95886     63.99%     65.85% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             209      0.14%     65.99% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.99% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             32      0.02%     66.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.02% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           28309     18.89%     84.91% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          16030     10.70%     95.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6587      4.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            149855                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              171883                       # DTB read hits
system.switch_cpus2.dtb.read_misses               381                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           13840                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             105249                       # DTB write hits
system.switch_cpus2.dtb.write_misses              114                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   1                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses           9020                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              277132                       # DTB hits
system.switch_cpus2.dtb.data_misses               495                       # DTB misses
system.switch_cpus2.dtb.data_acv                    1                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           22860                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             108947                       # ITB hits
system.switch_cpus2.itb.fetch_misses              338                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         109285                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1844704                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             888647                       # Number of instructions committed
system.switch_cpus2.committedOps               888647                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       855635                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          2456                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              31937                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        87857                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              855635                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 2456                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1168644                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       648679                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         1050                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         1067                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               278928                       # number of memory refs
system.switch_cpus2.num_load_insts             173251                       # Number of load instructions
system.switch_cpus2.num_store_insts            105677                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      699412.810117                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1145291.189883                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.620854                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.379146                       # Percentage of idle cycles
system.switch_cpus2.Branches                   129569                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        12957      1.46%      1.46% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           569452     64.05%     65.50% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            2192      0.25%     65.75% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.75% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            443      0.05%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             11      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              3      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.80% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          180004     20.24%     86.04% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         106076     11.93%     97.98% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         18004      2.02%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            889143                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3978                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              24                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3497                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                7475                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              24                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1024                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1024                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1793444                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              21439                       # Number of instructions committed
system.switch_cpus3.committedOps                21439                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        20765                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                928                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         2067                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               20765                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        28730                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        14750                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 7506                       # number of memory refs
system.switch_cpus3.num_load_insts               3997                       # Number of load instructions
system.switch_cpus3.num_store_insts              3509                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1766609.735542                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      26834.264458                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.014962                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.985038                       # Percentage of idle cycles
system.switch_cpus3.Branches                     3252                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          216      1.01%      1.01% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            13184     61.49%     62.50% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              48      0.22%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.05%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.77% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            4100     19.12%     81.89% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3513     16.38%     98.28% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           369      1.72%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             21441                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits                 420                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits                245                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits                 665                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits                301                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses            301                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                 1793362                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts               1894                       # Number of instructions committed
system.switch_cpus4.committedOps                 1894                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses         1807                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls                 78                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts          136                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                1807                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads         2427                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes         1411                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                  667                       # number of memory refs
system.switch_cpus4.num_load_insts                420                       # Number of load instructions
system.switch_cpus4.num_store_insts               247                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      1790993.532212                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles       2368.467788                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.001321                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.998679                       # Percentage of idle cycles
system.switch_cpus4.Branches                      252                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass            9      0.48%      0.48% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu             1102     58.18%     58.66% # Class of executed instruction
system.switch_cpus4.op_class::IntMult               5      0.26%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus4.op_class::MemRead             437     23.07%     82.00% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite            247     13.04%     95.04% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess            94      4.96%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total              1894                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                 456                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits                272                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits                 728                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits                355                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses            355                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                 1793475                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts               2092                       # Number of instructions committed
system.switch_cpus5.committedOps                 2092                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses         1988                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls                 84                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts          146                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                1988                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads         2681                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes         1558                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                  730                       # number of memory refs
system.switch_cpus5.num_load_insts                456                       # Number of load instructions
system.switch_cpus5.num_store_insts               274                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      1790858.504449                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles       2616.495551                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.001459                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.998541                       # Percentage of idle cycles
system.switch_cpus5.Branches                      276                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass            9      0.43%      0.43% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu             1210     57.84%     58.27% # Class of executed instruction
system.switch_cpus5.op_class::IntMult               5      0.24%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus5.op_class::MemRead             476     22.75%     81.26% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite            274     13.10%     94.36% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess           118      5.64%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total              2092                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                 480                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits                283                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits                 763                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits                373                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses            373                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                 1793483                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts               2185                       # Number of instructions committed
system.switch_cpus6.committedOps                 2185                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses         2076                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                 88                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts          155                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                2076                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads         2801                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes         1626                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                  765                       # number of memory refs
system.switch_cpus6.num_load_insts                480                       # Number of load instructions
system.switch_cpus6.num_store_insts               285                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1790750.064466                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles       2732.935534                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.001524                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.998476                       # Percentage of idle cycles
system.switch_cpus6.Branches                      292                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass            9      0.41%      0.41% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu             1260     57.67%     58.08% # Class of executed instruction
system.switch_cpus6.op_class::IntMult               5      0.23%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus6.op_class::MemRead             500     22.88%     81.19% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite            285     13.04%     94.23% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess           126      5.77%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total              2185                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                 435                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                258                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 693                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                319                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                 1792928                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts               1984                       # Number of instructions committed
system.switch_cpus7.committedOps                 1984                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses         1889                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 82                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts          141                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                1889                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads         2538                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes         1476                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  695                       # number of memory refs
system.switch_cpus7.num_load_insts                435                       # Number of load instructions
system.switch_cpus7.num_store_insts               260                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      1790447.467697                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles       2480.532303                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.001384                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.998616                       # Percentage of idle cycles
system.switch_cpus7.Branches                      264                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            9      0.45%      0.45% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu             1153     58.11%     58.57% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               5      0.25%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::MemRead             454     22.88%     81.70% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite            261     13.16%     94.86% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess           102      5.14%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total              1984                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        95530                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        34405                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        30727                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2828                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1136                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1692                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                334                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             41812                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               437                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              437                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        14523                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4844                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             279                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           116                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            395                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6473                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6473                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         27054                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14424                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        15967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         7299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        53592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        34564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side           39                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side           72                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                128615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       306624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       545070                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       180416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       247212                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2069952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1184583                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        88768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        55980                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side          656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side          576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side         1488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         5504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         4560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         9088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side         4560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4705037                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           57228                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           153483                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.766743                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.709359                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 115883     75.50%     75.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8855      5.77%     81.27% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  12607      8.21%     89.49% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4555      2.97%     92.45% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1816      1.18%     93.64% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2261      1.47%     95.11% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1242      0.81%     95.92% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   6185      4.03%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     79      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             153483                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.346497                       # Number of seconds simulated
sim_ticks                                346496758000                       # Number of ticks simulated
final_tick                               2611171513000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1452776                       # Simulator instruction rate (inst/s)
host_op_rate                                  1452776                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              177959995                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768552                       # Number of bytes of host memory used
host_seconds                                  1947.05                       # Real time elapsed on the host
sim_insts                                  2828625909                       # Number of instructions simulated
sim_ops                                    2828625909                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      2551616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    133475776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      3894784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    218461440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       886656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     44246720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      6414208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data    140704704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst      1665536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data    131195200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst      1753792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data    133918848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       362304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data     33149760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst      4303808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data    231467968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1088453120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      2551616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      3894784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       886656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      6414208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst      1665536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst      1753792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       362304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst      4303808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21832704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     49074624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        49074624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        39869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      2085559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        60856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      3413460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        13854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       691355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       100222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      2198511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst        26024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data      2049925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst        27403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data      2092482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst         5661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data       517965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst        67247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data      3616687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17007080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        766791                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             766791                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      7364040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    385215079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     11240463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    630486245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2558916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    127697356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     18511596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    406077981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      4806787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    378633268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      5061496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    386493798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      1045620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data     95671198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst     12420919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data    668023474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3141308237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      7364040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     11240463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2558916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     18511596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      4806787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      5061496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      1045620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst     12420919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63009836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       141630832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            141630832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       141630832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      7364040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    385215079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     11240463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    630486245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2558916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    127697356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     18511596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    406077981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      4806787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    378633268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      5061496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    386493798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      1045620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data     95671198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst     12420919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data    668023474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3282939069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                   18364                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    557676                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  122186     42.41%     42.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     85      0.03%     42.44% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    354      0.12%     42.57% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                  18185      6.31%     48.88% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 147269     51.12%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              288079                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   122186     49.91%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      85      0.03%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     354      0.14%     50.09% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                   18185      7.43%     57.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  104001     42.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               244811                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            296213849500     85.63%     85.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6375000      0.00%     85.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               17346000      0.01%     85.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             2037912000      0.59%     86.22% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            47665654500     13.78%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        345941137000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.706198                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.849805                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                18979      5.36%      5.36% # number of callpals executed
system.cpu0.kern.callpal::swpctx                36363     10.27%     15.63% # number of callpals executed
system.cpu0.kern.callpal::swpipl               223216     63.03%     78.66% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1563      0.44%     79.10% # number of callpals executed
system.cpu0.kern.callpal::rti                   46239     13.06%     92.16% # number of callpals executed
system.cpu0.kern.callpal::callsys               27613      7.80%     99.96% # number of callpals executed
system.cpu0.kern.callpal::rdunique                149      0.04%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                354122                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            82600                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              27722                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel              27722                      
system.cpu0.kern.mode_good::user                27722                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.335617                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.502565                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      234653275500     68.01%     68.01% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        110352212000     31.99%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                   36363                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          3499724                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.319063                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           93703900                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3499724                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            26.774654                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   496.319063                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.969373                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969373                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          433                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        203349066                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       203349066                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     75403186                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       75403186                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     18651817                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18651817                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       166195                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       166195                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       100978                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       100978                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     94055003                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        94055003                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     94055003                       # number of overall hits
system.cpu0.dcache.overall_hits::total       94055003                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      3988651                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3988651                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       808823                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       808823                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       150966                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       150966                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data       205287                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       205287                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      4797474                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4797474                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      4797474                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4797474                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     79391837                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79391837                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     19460640                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     19460640                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       317161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       317161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       306265                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       306265                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     98852477                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     98852477                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     98852477                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     98852477                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.050240                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.050240                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.041562                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.041562                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.475992                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.475992                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.670292                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.670292                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.048532                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.048532                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.048532                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.048532                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       525224                       # number of writebacks
system.cpu0.dcache.writebacks::total           525224                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          1132832                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          270573043                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1132832                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           238.846575                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          262                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          223                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        682998840                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       682998840                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    339800172                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      339800172                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    339800172                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       339800172                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    339800172                       # number of overall hits
system.cpu0.icache.overall_hits::total      339800172                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      1132832                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1132832                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      1132832                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1132832                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      1132832                       # number of overall misses
system.cpu0.icache.overall_misses::total      1132832                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    340933004                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    340933004                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    340933004                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    340933004                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    340933004                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    340933004                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003323                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003323                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003323                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003323                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003323                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003323                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks      1132832                       # number of writebacks
system.cpu0.icache.writebacks::total          1132832                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                   24878                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    874831                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  185479     43.53%     43.53% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    355      0.08%     43.61% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                  24821      5.83%     49.44% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 215435     50.56%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              426090                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   185479     49.95%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     355      0.10%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                   24821      6.68%     56.73% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                  160659     43.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               371314                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            277145331500     80.11%     80.11% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               17361500      0.01%     80.11% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             2781144000      0.80%     80.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            66022900500     19.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        345966737500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.745742                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.871445                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                22918      4.34%      4.34% # number of callpals executed
system.cpu1.kern.callpal::swpctx                55235     10.47%     14.82% # number of callpals executed
system.cpu1.kern.callpal::swpipl               328293     62.24%     77.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                    761      0.14%     77.20% # number of callpals executed
system.cpu1.kern.callpal::rti                   72622     13.77%     90.96% # number of callpals executed
system.cpu1.kern.callpal::callsys               47447      8.99%     99.96% # number of callpals executed
system.cpu1.kern.callpal::rdunique                223      0.04%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                527499                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel            78112                       # number of protection mode switches
system.cpu1.kern.mode_switch::user              47635                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle              49745                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel              72441                      
system.cpu1.kern.mode_good::user                47635                      
system.cpu1.kern.mode_good::idle                24806                      
system.cpu1.kern.mode_switch_good::kernel     0.927399                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.498663                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.825576                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       75258672000     21.82%     21.82% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        185194246000     53.69%     75.50% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         84503541000     24.50%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                   55235                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          5841188                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          494.587098                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          150380806                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5841188                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            25.744901                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.183109                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   494.403990                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000358                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.965633                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.965990                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          424                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        323024632                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       323024632                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    120856879                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      120856879                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     28577606                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      28577606                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       264106                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       264106                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       190444                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       190444                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    149434485                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       149434485                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    149434485                       # number of overall hits
system.cpu1.dcache.overall_hits::total      149434485                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      6393782                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6393782                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      1250059                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1250059                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data       200350                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       200350                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data       256308                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       256308                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      7643841                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7643841                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      7643841                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7643841                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    127250661                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    127250661                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     29827665                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     29827665                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       464456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       464456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       446752                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       446752                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    157078326                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    157078326                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    157078326                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    157078326                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.050246                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.050246                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.041909                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.041909                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.431365                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.431365                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.573714                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.573714                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.048663                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.048663                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.048663                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.048663                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      1023471                       # number of writebacks
system.cpu1.dcache.writebacks::total          1023471                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          1692602                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          426025602                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1692602                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           251.698629                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    10.935765                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   501.064235                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.021359                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.978641                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          251                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1084650642                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1084650642                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    539786418                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      539786418                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    539786418                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       539786418                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    539786418                       # number of overall hits
system.cpu1.icache.overall_hits::total      539786418                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1692602                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1692602                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1692602                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1692602                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1692602                       # number of overall misses
system.cpu1.icache.overall_misses::total      1692602                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    541479020                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    541479020                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    541479020                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    541479020                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    541479020                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    541479020                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003126                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003126                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003126                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003126                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003126                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003126                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks      1692602                       # number of writebacks
system.cpu1.icache.writebacks::total          1692602                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    5993                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    182446                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   38109     43.04%     43.04% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      9      0.01%     43.06% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    355      0.40%     43.46% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   5679      6.41%     49.87% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  44381     50.13%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               88533                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    38109     49.76%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       9      0.01%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     355      0.46%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    5679      7.42%     57.65% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   32431     42.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                76583                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            332059172500     95.83%     95.83% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 643500      0.00%     95.83% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               17361500      0.01%     95.84% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              636539000      0.18%     96.02% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            13782746000      3.98%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        346496462500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.730741                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.865022                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      2.56%      2.56% # number of syscalls executed
system.cpu2.kern.syscall::4                         2      5.13%      7.69% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      2.56%     10.26% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      2.56%     12.82% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      2.56%     15.38% # number of syscalls executed
system.cpu2.kern.syscall::71                       15     38.46%     53.85% # number of syscalls executed
system.cpu2.kern.syscall::73                        7     17.95%     71.79% # number of syscalls executed
system.cpu2.kern.syscall::74                       11     28.21%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    39                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 4724      4.24%      4.24% # number of callpals executed
system.cpu2.kern.callpal::swpctx                11400     10.24%     14.49% # number of callpals executed
system.cpu2.kern.callpal::swpipl                67742     60.86%     75.34% # number of callpals executed
system.cpu2.kern.callpal::rdps                    825      0.74%     76.08% # number of callpals executed
system.cpu2.kern.callpal::rti                   14749     13.25%     89.33% # number of callpals executed
system.cpu2.kern.callpal::callsys                8593      7.72%     97.05% # number of callpals executed
system.cpu2.kern.callpal::rdunique               3282      2.95%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                111315                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            26149                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               8750                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               8750                      
system.cpu2.kern.mode_good::user                 8750                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.334621                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.501447                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      304836769500     87.98%     87.98% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         41659693000     12.02%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                   11400                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          1085644                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          471.545316                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           34107173                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1085644                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            31.416535                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.000054                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   471.545262                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.920987                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.920987                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          309                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         72267583                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        72267583                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     26166265                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       26166265                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7660249                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7660249                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        52541                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        52541                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        34319                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        34319                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     33826514                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        33826514                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     33826514                       # number of overall hits
system.cpu2.dcache.overall_hits::total       33826514                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1208598                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1208598                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       233335                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       233335                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        44650                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        44650                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        60306                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        60306                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      1441933                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1441933                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      1441933                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1441933                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     27374863                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     27374863                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7893584                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7893584                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        97191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        97191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        94625                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        94625                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     35268447                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     35268447                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     35268447                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     35268447                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.044150                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.044150                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.029560                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.029560                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.459405                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.459405                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.637316                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.637316                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.040885                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.040885                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.040885                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.040885                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       147059                       # number of writebacks
system.cpu2.dcache.writebacks::total           147059                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           364278                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          118701740                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           364278                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           325.854814                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          446                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        238457680                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       238457680                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    118682423                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      118682423                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    118682423                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       118682423                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    118682423                       # number of overall hits
system.cpu2.icache.overall_hits::total      118682423                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       364278                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       364278                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       364278                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        364278                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       364278                       # number of overall misses
system.cpu2.icache.overall_misses::total       364278                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    119046701                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    119046701                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    119046701                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    119046701                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    119046701                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    119046701                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.003060                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003060                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.003060                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003060                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.003060                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003060                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       364278                       # number of writebacks
system.cpu2.icache.writebacks::total           364278                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                   18348                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    581978                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  123124     42.49%     42.49% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    355      0.12%     42.62% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                  18209      6.28%     48.90% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 148060     51.10%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              289748                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   123124     49.93%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     355      0.14%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                   18209      7.38%     57.45% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  104925     42.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               246613                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            295602093000     85.44%     85.44% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               17361500      0.01%     85.45% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             2040370500      0.59%     86.04% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            48310992500     13.96%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        345970817500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.708665                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.851129                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         9    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     9                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                18608      5.21%      5.21% # number of callpals executed
system.cpu3.kern.callpal::swpctx                36670     10.26%     15.47% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.00%     15.47% # number of callpals executed
system.cpu3.kern.callpal::swpipl               224569     62.85%     78.32% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1356      0.38%     78.70% # number of callpals executed
system.cpu3.kern.callpal::rti                   46616     13.05%     91.74% # number of callpals executed
system.cpu3.kern.callpal::callsys               28045      7.85%     99.59% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     99.59% # number of callpals executed
system.cpu3.kern.callpal::rdunique               1453      0.41%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                357319                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel            83286                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              28183                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel              28183                      
system.cpu3.kern.mode_good::user                28183                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.338388                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.505665                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      229566937500     66.04%     66.04% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        118029696000     33.96%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                   36670                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          3568091                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          495.688800                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          100508128                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          3568091                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            28.168600                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     1.647723                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   494.041077                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.003218                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.964924                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.968142                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        214221462                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       214221462                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     79779920                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       79779920                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     19870881                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      19870881                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       172695                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       172695                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       110160                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       110160                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     99650801                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        99650801                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     99650801                       # number of overall hits
system.cpu3.dcache.overall_hits::total       99650801                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      3958841                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3958841                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       690493                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       690493                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data       150569                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       150569                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data       201502                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       201502                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      4649334                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4649334                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      4649334                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4649334                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     83738761                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     83738761                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     20561374                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     20561374                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       323264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       323264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       311662                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       311662                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    104300135                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    104300135                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    104300135                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    104300135                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.047276                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.047276                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.033582                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.033582                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.465777                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.465777                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.646540                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.646540                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.044576                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.044576                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.044576                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.044576                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       504636                       # number of writebacks
system.cpu3.dcache.writebacks::total           504636                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements          1224282                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          295377695                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1224282                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           241.266060                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     6.013177                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   505.986823                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.011744                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.988256                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          167                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        716945308                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       716945308                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    356636231                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      356636231                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    356636231                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       356636231                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    356636231                       # number of overall hits
system.cpu3.icache.overall_hits::total      356636231                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      1224282                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1224282                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      1224282                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1224282                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      1224282                       # number of overall misses
system.cpu3.icache.overall_misses::total      1224282                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    357860513                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    357860513                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    357860513                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    357860513                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    357860513                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    357860513                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.003421                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003421                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.003421                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003421                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.003421                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003421                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks      1224282                       # number of writebacks
system.cpu3.icache.writebacks::total          1224282                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                   18202                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                    567005                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                  121356     42.41%     42.41% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    355      0.12%     42.53% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                  18034      6.30%     48.83% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                 146435     51.17%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total              286180                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                   121356     49.93%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     355      0.15%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                   18034      7.42%     57.49% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                  103324     42.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total               243069                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            296143075500     85.60%     85.60% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               17361500      0.01%     85.60% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30             2020975500      0.58%     86.19% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31            47785409000     13.81%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        345966821500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.705596                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.849357                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     1                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                19144      5.44%      5.44% # number of callpals executed
system.cpu4.kern.callpal::swpctx                36046     10.25%     15.69% # number of callpals executed
system.cpu4.kern.callpal::swpipl               222018     63.12%     78.81% # number of callpals executed
system.cpu4.kern.callpal::rdps                   1332      0.38%     79.19% # number of callpals executed
system.cpu4.kern.callpal::rti                   45774     13.01%     92.20% # number of callpals executed
system.cpu4.kern.callpal::callsys               27385      7.79%     99.99% # number of callpals executed
system.cpu4.kern.callpal::rdunique                 36      0.01%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                351735                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel            81820                       # number of protection mode switches
system.cpu4.kern.mode_switch::user              27502                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel              27502                      
system.cpu4.kern.mode_good::user                27502                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.336128                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.503138                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      237006153500     68.54%     68.54% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user        108772971000     31.46%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                   36046                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements          3367990                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          490.000431                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           94146922                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          3367990                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            27.953445                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   490.000431                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.957032                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.957032                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          418                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        201639207                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       201639207                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     74904146                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       74904146                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     18490297                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      18490297                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data       164844                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       164844                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data       101485                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       101485                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     93394443                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        93394443                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     93394443                       # number of overall hits
system.cpu4.dcache.overall_hits::total       93394443                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data      3895135                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      3895135                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data       772591                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       772591                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data       149615                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       149615                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data       201891                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       201891                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data      4667726                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       4667726                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data      4667726                       # number of overall misses
system.cpu4.dcache.overall_misses::total      4667726                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     78799281                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     78799281                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     19262888                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     19262888                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data       314459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       314459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data       303376                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       303376                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     98062169                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     98062169                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     98062169                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     98062169                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.049431                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.049431                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.040108                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.040108                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.475785                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.475785                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.665481                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.665481                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.047600                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.047600                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.047600                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.047600                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       425009                       # number of writebacks
system.cpu4.dcache.writebacks::total           425009                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements          1108255                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          262223691                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs          1108255                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           236.609527                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.005575                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.994425                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000011                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999989                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        676719327                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       676719327                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    336697281                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      336697281                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    336697281                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       336697281                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    336697281                       # number of overall hits
system.cpu4.icache.overall_hits::total      336697281                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst      1108255                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total      1108255                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst      1108255                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total       1108255                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst      1108255                       # number of overall misses
system.cpu4.icache.overall_misses::total      1108255                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    337805536                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    337805536                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    337805536                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    337805536                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    337805536                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    337805536                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.003281                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.003281                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.003281                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.003281                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.003281                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.003281                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks      1108255                       # number of writebacks
system.cpu4.icache.writebacks::total          1108255                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                   18120                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                    568012                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                  121938     42.13%     42.13% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    356      0.12%     42.26% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                  17944      6.20%     48.46% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                 149175     51.54%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total              289413                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                   121938     49.93%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     356      0.15%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                   17944      7.35%     57.42% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                  103998     42.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total               244236                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            295755821000     85.49%     85.49% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               17377000      0.01%     85.49% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30             2010844000      0.58%     86.07% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31            48182723000     13.93%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        345966765000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.697154                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.843901                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     1                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                20107      5.65%      5.65% # number of callpals executed
system.cpu5.kern.callpal::swpctx                35864     10.08%     15.73% # number of callpals executed
system.cpu5.kern.callpal::swpipl               225446     63.34%     79.07% # number of callpals executed
system.cpu5.kern.callpal::rdps                   1345      0.38%     79.45% # number of callpals executed
system.cpu5.kern.callpal::rti                   45670     12.83%     92.28% # number of callpals executed
system.cpu5.kern.callpal::callsys               27373      7.69%     99.97% # number of callpals executed
system.cpu5.kern.callpal::rdunique                103      0.03%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                355908                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel            81534                       # number of protection mode switches
system.cpu5.kern.mode_switch::user              27480                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel              27480                      
system.cpu5.kern.mode_good::user                27480                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.337037                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.504155                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      235932632000     68.24%     68.24% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user        109800174500     31.76%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                   35864                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements          3301956                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          493.575346                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           93990557                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          3301956                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            28.465115                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     0.278709                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   493.296637                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.000544                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.963470                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.964014                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        203084029                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       203084029                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     75727746                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       75727746                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     18733465                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      18733465                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data       167361                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       167361                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data       103782                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       103782                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     94461211                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        94461211                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     94461211                       # number of overall hits
system.cpu5.dcache.overall_hits::total       94461211                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data      3731798                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      3731798                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       670520                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       670520                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data       150417                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       150417                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data       202819                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       202819                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data      4402318                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       4402318                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data      4402318                       # number of overall misses
system.cpu5.dcache.overall_misses::total      4402318                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     79459544                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     79459544                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     19403985                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     19403985                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data       317778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       317778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data       306601                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       306601                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     98863529                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     98863529                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     98863529                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     98863529                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.046965                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.046965                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.034556                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.034556                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.473340                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.473340                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.661508                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.661508                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.044529                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.044529                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.044529                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.044529                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       416285                       # number of writebacks
system.cpu5.dcache.writebacks::total           416285                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements          1108308                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          264833734                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs          1108308                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           238.953192                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    29.615115                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   482.384885                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.057842                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.942158                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        682607048                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       682607048                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    339641062                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      339641062                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    339641062                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       339641062                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    339641062                       # number of overall hits
system.cpu5.icache.overall_hits::total      339641062                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst      1108308                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total      1108308                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst      1108308                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total       1108308                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst      1108308                       # number of overall misses
system.cpu5.icache.overall_misses::total      1108308                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    340749370                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    340749370                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    340749370                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    340749370                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    340749370                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    340749370                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.003253                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003253                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.003253                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003253                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.003253                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003253                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks      1108308                       # number of writebacks
system.cpu5.icache.writebacks::total          1108308                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    4738                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                    144633                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                   30217     42.10%     42.10% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    354      0.49%     42.59% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                   4429      6.17%     48.76% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                  36774     51.24%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total               71774                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                    30217     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     354      0.58%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                    4429      7.29%     57.58% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                   25788     42.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                60788                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            334402619000     96.66%     96.66% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               17346000      0.01%     96.66% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30              497066000      0.14%     96.81% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31            11049730000      3.19%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        345966761000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.701256                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.846936                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     1                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                 4388      5.01%      5.01% # number of callpals executed
system.cpu6.kern.callpal::swpctx                 8832     10.08%     15.09% # number of callpals executed
system.cpu6.kern.callpal::swpipl                55509     63.35%     78.44% # number of callpals executed
system.cpu6.kern.callpal::rdps                    713      0.81%     79.25% # number of callpals executed
system.cpu6.kern.callpal::rti                   11482     13.10%     92.35% # number of callpals executed
system.cpu6.kern.callpal::callsys                6699      7.65%    100.00% # number of callpals executed
system.cpu6.kern.callpal::rdunique                  2      0.00%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                 87625                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel            20314                       # number of protection mode switches
system.cpu6.kern.mode_switch::user               6725                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel               6725                      
system.cpu6.kern.mode_good::user                 6725                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.331052                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.497430                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      317273538000     91.85%     91.85% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user         28147598500      8.15%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                    8832                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements           838439                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          454.440647                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           22939163                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           838439                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            27.359370                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   454.440647                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.887579                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.887579                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          416                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         49993670                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        49993670                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     18603655                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       18603655                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      4592340                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       4592340                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        40685                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        40685                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        24854                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        24854                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     23195995                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        23195995                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     23195995                       # number of overall hits
system.cpu6.dcache.overall_hits::total       23195995                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       953166                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       953166                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data       173258                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       173258                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data        35295                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        35295                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data        49220                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        49220                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data      1126424                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       1126424                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data      1126424                       # number of overall misses
system.cpu6.dcache.overall_misses::total      1126424                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     19556821                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     19556821                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      4765598                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      4765598                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        75980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        75980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        74074                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        74074                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     24322419                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     24322419                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     24322419                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     24322419                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.048738                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.048738                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.036356                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.036356                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.464530                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.464530                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.664471                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.664471                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.046312                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.046312                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.046312                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.046312                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        99270                       # number of writebacks
system.cpu6.dcache.writebacks::total            99270                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements           267012                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           64473702                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           267012                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           241.463687                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        169144560                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       169144560                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     84171762                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       84171762                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     84171762                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        84171762                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     84171762                       # number of overall hits
system.cpu6.icache.overall_hits::total       84171762                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst       267012                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       267012                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst       267012                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        267012                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst       267012                       # number of overall misses
system.cpu6.icache.overall_misses::total       267012                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     84438774                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     84438774                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     84438774                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     84438774                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     84438774                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     84438774                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.003162                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003162                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.003162                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003162                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.003162                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003162                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks       267012                       # number of writebacks
system.cpu6.icache.writebacks::total           267012                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                   24834                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                    915095                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                  191014     43.51%     43.51% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    355      0.08%     43.59% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                  24815      5.65%     49.25% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                 222791     50.75%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total              438975                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                   191014     49.95%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     355      0.09%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                   24815      6.49%     56.53% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                  166230     43.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total               382414                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            276359315500     79.88%     79.88% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               17361500      0.01%     79.89% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30             2779249500      0.80%     80.69% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31            66811067500     19.31%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        345966994000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.746125                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.871152                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     1                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                23232      4.27%      4.27% # number of callpals executed
system.cpu7.kern.callpal::swpctx                56518     10.38%     14.65% # number of callpals executed
system.cpu7.kern.callpal::swpipl               339139     62.30%     76.95% # number of callpals executed
system.cpu7.kern.callpal::rdps                    726      0.13%     77.08% # number of callpals executed
system.cpu7.kern.callpal::rti                   74682     13.72%     90.80% # number of callpals executed
system.cpu7.kern.callpal::callsys               49527      9.10%     99.90% # number of callpals executed
system.cpu7.kern.callpal::rdunique                563      0.10%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                544387                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel           131200                       # number of protection mode switches
system.cpu7.kern.mode_switch::user              49737                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel              49737                      
system.cpu7.kern.mode_good::user                49737                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.379093                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.549771                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      148893074500     43.11%     43.11% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user        196481748000     56.89%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                   56518                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements          6091083                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          496.151507                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          157645203                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs          6091083                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            25.881309                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     0.118441                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   496.033066                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.000231                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.968815                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.969046                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          430                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        337376562                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       337376562                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data    126838487                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      126838487                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     29899679                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      29899679                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data       274720                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       274720                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data       177393                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       177393                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data    156738166                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       156738166                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data    156738166                       # number of overall hits
system.cpu7.dcache.overall_hits::total      156738166                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data      6431065                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      6431065                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data      1045303                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      1045303                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data       201725                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total       201725                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data       281076                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total       281076                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data      7476368                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       7476368                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data      7476368                       # number of overall misses
system.cpu7.dcache.overall_misses::total      7476368                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data    133269552                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    133269552                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     30944982                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     30944982                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data       476445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       476445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data       458469                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       458469                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data    164214534                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    164214534                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data    164214534                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    164214534                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.048256                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.048256                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.033779                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.033779                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.423396                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.423396                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.613075                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.613075                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.045528                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.045528                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.045528                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.045528                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks      1036506                       # number of writebacks
system.cpu7.dcache.writebacks::total          1036506                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements          1737332                       # number of replacements
system.cpu7.icache.tags.tagsinuse          511.893565                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          434913128                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs          1737332                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           250.333919                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     2273711031000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    37.654312                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   474.239253                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.073544                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.926249                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.999792                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          253                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses       1135210243                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses      1135210243                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    564999116                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      564999116                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    564999116                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       564999116                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    564999116                       # number of overall hits
system.cpu7.icache.overall_hits::total      564999116                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst      1737337                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total      1737337                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst      1737337                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total       1737337                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst      1737337                       # number of overall misses
system.cpu7.icache.overall_misses::total      1737337                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    566736453                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    566736453                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    566736453                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    566736453                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    566736453                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    566736453                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.003066                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003066                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.003066                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003066                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.003066                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003066                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks      1737332                       # number of writebacks
system.cpu7.icache.writebacks::total          1737332                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  10                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   110592                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  620                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 620                       # Transaction distribution
system.iobus.trans_dist::WriteReq              269265                       # Transaction distribution
system.iobus.trans_dist::WriteResp             269265                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       534288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          682                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          858                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          432                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       536292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  539770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio      2137152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          429                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          243                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      2138888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       110680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       110680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2249568                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1739                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1739                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                15651                       # Number of tag accesses
system.iocache.tags.data_accesses               15651                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           11                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               11                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1728                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1728                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           11                       # number of demand (read+write) misses
system.iocache.demand_misses::total                11                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           11                       # number of overall misses
system.iocache.overall_misses::total               11                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           11                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             11                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           11                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              11                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           11                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             11                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1728                       # number of writebacks
system.iocache.writebacks::total                 1728                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  17245447                       # number of replacements
system.l2.tags.tagsinuse                  4045.514762                       # Cycle average of tags in use
system.l2.tags.total_refs                    31537796                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17245447                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.828761                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      181.932816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.015854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.015713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    12.788431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   335.713383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    21.139452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1023.159614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     9.197608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   130.402301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    26.693998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   384.121220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     8.297291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   336.429567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     8.735030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   336.947328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     1.729481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data    83.583373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst    24.092320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data  1120.519984                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.044417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.003122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.081961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.249795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.002246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.031836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.006517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.093780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.002026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.082136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.002133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.082263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.020406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.005882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.273564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987675                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          380                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          400                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985840                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 485039892                       # Number of tag accesses
system.l2.tags.data_accesses                485039892                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      4177460                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4177460                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       710584                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           710584                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data        10623                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data        23974                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data         3260                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data        14231                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data        10765                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data         9356                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data         2868                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data        25155                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               100232                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data         3105                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data         3442                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data         1358                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data         1425                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data         2811                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data         1281                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data         1290                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data         3625                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total              18337                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       139935                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       279184                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        38353                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       128391                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data       121963                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data       116039                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data        30550                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data       280059                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1134474                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst      1092963                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      1631746                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       350424                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      1124060                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst      1082231                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst      1080905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst       261351                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst      1670090                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            8293770                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       997082                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      1739626                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       286886                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       996552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data       949675                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data       863179                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data       233004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data      1755455                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7821459                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst      1092963                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1137017                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      1631746                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      2018810                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       350424                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       325239                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      1124060                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      1124943                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst      1082231                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data      1071638                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst      1080905                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data       979218                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst       261351                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       263554                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst      1670090                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data      2035514                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17249703                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst      1092963                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1137017                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      1631746                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      2018810                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       350424                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       325239                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      1124060                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      1124943                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst      1082231                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data      1071638                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst      1080905                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data       979218                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst       261351                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       263554                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst      1670090                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data      2035514                       # number of overall hits
system.l2.overall_hits::total                17249703                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data       144549                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data       162260                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data        47266                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data       151791                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data       143580                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data       148084                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data        37036                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data       166664                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            1001230                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data        19971                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data        20611                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         6208                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data        21738                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data        19906                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data        21043                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data         5018                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data        33435                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           147930                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        48490                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        76257                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        33482                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        51581                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data        44768                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data        48861                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data        11543                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data        76910                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              391892                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        39869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        60856                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        13854                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       100222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst        26024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst        27403                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst         5661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst        67247                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           341136                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      2037853                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      3339019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       658423                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data      2148205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data      2006709                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data      2043883                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data       506722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data      3541469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        16282283                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        39869                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      2086343                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        60856                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      3415276                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        13854                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       691905                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       100222                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      2199786                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst        26024                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data      2051477                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst        27403                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data      2092744                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst         5661                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data       518265                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst        67247                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data      3618379                       # number of demand (read+write) misses
system.l2.demand_misses::total               17015311                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        39869                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      2086343                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        60856                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      3415276                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        13854                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       691905                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       100222                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      2199786                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst        26024                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data      2051477                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst        27403                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data      2092744                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst         5661                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data       518265                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst        67247                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data      3618379                       # number of overall misses
system.l2.overall_misses::total              17015311                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      4177460                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4177460                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       710584                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       710584                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data       155172                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data       186234                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data        50526                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data       166022                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data       154345                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data       157440                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data        39904                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data       191819                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1101462                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data        23076                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data        24053                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         7566                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data        23163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data        22717                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data        22324                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data         6308                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data        37060                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         166267                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       188425                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       355441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        71835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       179972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data       166731                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data       164900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data        42093                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data       356969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1526366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      1132832                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      1692602                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       364278                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      1224282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst      1108255                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst      1108308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst       267012                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst      1737337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        8634906                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      3034935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      5078645                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       945309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      3144757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data      2956384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data      2907062                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data       739726                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data      5296924                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      24103742                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      1132832                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      3223360                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1692602                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      5434086                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       364278                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      1017144                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      1224282                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      3324729                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst      1108255                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data      3123115                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst      1108308                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data      3071962                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst       267012                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data       781819                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst      1737337                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data      5653893                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34265014                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      1132832                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      3223360                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1692602                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      5434086                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       364278                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      1017144                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      1224282                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      3324729                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst      1108255                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data      3123115                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst      1108308                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data      3071962                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst       267012                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data       781819                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst      1737337                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data      5653893                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34265014                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.931540                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.871269                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.935479                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.914282                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.930254                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.940574                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.928128                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.868861                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.909001                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.865445                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.856899                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.820513                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.938479                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.876260                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.942618                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.795498                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.902186                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.889714                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.257344                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.214542                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.466096                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.286606                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.268504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.296307                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.274226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.215453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.256748                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.035194                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.035954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.038031                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.081862                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.023482                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.024725                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.021201                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.038707                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.039507                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.671465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.657463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.696516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.683107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.678771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.703075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.685013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.668590                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.675509                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.035194                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.647257                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.035954                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.628491                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.038031                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.680243                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.081862                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.661644                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.023482                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.656869                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.024725                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.681240                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.021201                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.662896                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.038707                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.639980                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.496580                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.035194                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.647257                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.035954                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.628491                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.038031                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.680243                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.081862                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.661644                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.023482                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.656869                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.024725                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.681240                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.021201                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.662896                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.038707                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.639980                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.496580                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               765063                       # number of writebacks
system.l2.writebacks::total                    765063                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 609                       # Transaction distribution
system.membus.trans_dist::ReadResp           16624039                       # Transaction distribution
system.membus.trans_dist::WriteReq             267537                       # Transaction distribution
system.membus.trans_dist::WriteResp            267537                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       766791                       # Transaction distribution
system.membus.trans_dist::CleanEvict         15526804                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          3541977                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq        1440072                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         1157387                       # Transaction distribution
system.membus.trans_dist::ReadExReq            867699                       # Transaction distribution
system.membus.trans_dist::ReadExResp           383665                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16623430                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1728                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1728                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       536292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     56929505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     57465797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               57471003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       111296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       111296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave      2138888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1137417408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1139556296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1139667592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          39036658                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                39036658    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            39036658                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            79504961                       # DTB read hits
system.switch_cpus0.dtb.read_misses            181855                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        54610207                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           19704438                       # DTB write hits
system.switch_cpus0.dtb.write_misses             3052                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        6209685                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            99209399                       # DTB hits
system.switch_cpus0.dtb.data_misses            184907                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        60819892                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          226684300                       # ITB hits
system.switch_cpus0.itb.fetch_misses               23                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      226684323                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               691900639                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          340748097                       # Number of instructions committed
system.switch_cpus0.committedOps            340748097                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    256313215                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     115313513                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            4568986                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     26061989                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           256313215                       # number of integer instructions
system.switch_cpus0.num_fp_insts            115313513                       # number of float instructions
system.switch_cpus0.num_int_register_reads    447096791                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    161966631                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    136971264                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    112628072                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             99745461                       # number of memory refs
system.switch_cpus0.num_load_insts           79891364                       # Number of load instructions
system.switch_cpus0.num_store_insts          19854097                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      351523610.327499                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      340377028.672501                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.491945                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.508055                       # Percentage of idle cycles
system.switch_cpus0.Branches                 33472576                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     12609613      3.70%      3.70% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        155778172     45.69%     49.39% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          316486      0.09%     49.48% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     49.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       45611650     13.38%     62.86% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp         666992      0.20%     63.06% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           7548      0.00%     63.06% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      21756562      6.38%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           2513      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     69.44% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        80432338     23.59%     93.03% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       19914053      5.84%     98.87% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       3837077      1.13%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         340933004                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           127397261                       # DTB read hits
system.switch_cpus1.dtb.read_misses            317691                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        91577106                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           30181396                       # DTB write hits
system.switch_cpus1.dtb.write_misses             4441                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       10412074                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           157578657                       # DTB hits
system.switch_cpus1.dtb.data_misses            322132                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       101989180                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          379192184                       # ITB hits
system.switch_cpus1.itb.fetch_misses               25                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      379192209                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               691958353                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          541156888                       # Number of instructions committed
system.switch_cpus1.committedOps            541156888                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    400305402                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     192976355                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            6487560                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     40619779                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           400305402                       # number of integer instructions
system.switch_cpus1.num_fp_insts            192976355                       # number of float instructions
system.switch_cpus1.num_int_register_reads    707261013                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    248695757                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    229476715                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    188650742                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            158432443                       # number of memory refs
system.switch_cpus1.num_load_insts          128032808                       # Number of load instructions
system.switch_cpus1.num_store_insts          30399635                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      151312986.238407                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      540645366.761593                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.781326                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.218674                       # Percentage of idle cycles
system.switch_cpus1.Branches                 51461886                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     21074463      3.89%      3.89% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        240350609     44.39%     48.28% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          446234      0.08%     48.36% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     48.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       76487232     14.13%     62.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        1117738      0.21%     62.69% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          12671      0.00%     62.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      36478584      6.74%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv           4218      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     69.43% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       128804683     23.79%     93.22% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       30474966      5.63%     98.85% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       6227622      1.15%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         541479020                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            27403889                       # DTB read hits
system.switch_cpus2.dtb.read_misses             63605                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        20208321                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            7968929                       # DTB write hits
system.switch_cpus2.dtb.write_misses             1228                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        3760510                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            35372818                       # DTB hits
system.switch_cpus2.dtb.data_misses             64833                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        23968831                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           85177300                       # ITB hits
system.switch_cpus2.itb.fetch_misses              256                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       85177556                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               692999509                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          118981868                       # Number of instructions committed
system.switch_cpus2.committedOps            118981868                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     90189217                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      37898118                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            2171597                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      8304542                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            90189217                       # number of integer instructions
system.switch_cpus2.num_fp_insts             37898118                       # number of float instructions
system.switch_cpus2.num_int_register_reads    154847646                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     57806962                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads     44728700                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     36624252                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             35550871                       # number of memory refs
system.switch_cpus2.num_load_insts           27535757                       # Number of load instructions
system.switch_cpus2.num_store_insts           8015114                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      573957514.823442                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      119041994.176558                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.171778                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.828222                       # Percentage of idle cycles
system.switch_cpus2.Branches                 11380237                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass      5455540      4.58%      4.58% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         54203332     45.53%     50.11% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          234977      0.20%     50.31% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     50.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       14724670     12.37%     62.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp         211718      0.18%     62.86% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           3286      0.00%     62.86% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult       7208002      6.05%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           4892      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     68.92% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        27699618     23.27%     92.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        8029543      6.74%     98.93% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1271123      1.07%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         119046701                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            83852140                       # DTB read hits
system.switch_cpus3.dtb.read_misses            202867                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        58301067                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           20809667                       # DTB write hits
system.switch_cpus3.dtb.write_misses             3112                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        7233721                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           104661807                       # DTB hits
system.switch_cpus3.dtb.data_misses            205979                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        65534788                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          242063608                       # ITB hits
system.switch_cpus3.itb.fetch_misses              117                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      242063725                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               691960043                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          357654534                       # Number of instructions committed
system.switch_cpus3.committedOps            357654534                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    268328068                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses     121609896                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            4843675                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     27512982                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           268328068                       # number of integer instructions
system.switch_cpus3.num_fp_insts            121609896                       # number of float instructions
system.switch_cpus3.num_int_register_reads    468098973                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    168787010                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    144317853                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    118712155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            105224852                       # number of memory refs
system.switch_cpus3.num_load_insts           84264892                       # Number of load instructions
system.switch_cpus3.num_store_insts          20959960                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      334651417.273661                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      357308625.726339                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.516372                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.483628                       # Percentage of idle cycles
system.switch_cpus3.Branches                 35246307                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     13740020      3.84%      3.84% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        162048678     45.28%     49.12% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          376437      0.11%     49.23% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     49.23% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       48082389     13.44%     62.66% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp         709899      0.20%     62.86% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          58255      0.02%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      22908559      6.40%     69.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv          39885      0.01%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     69.29% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        84813379     23.70%     92.99% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       21019334      5.87%     98.86% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       4063678      1.14%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         357860513                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits            78909618                       # DTB read hits
system.switch_cpus4.dtb.read_misses            193638                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses        53771665                       # DTB read accesses
system.switch_cpus4.dtb.write_hits           19503934                       # DTB write hits
system.switch_cpus4.dtb.write_misses             3223                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses        6111981                       # DTB write accesses
system.switch_cpus4.dtb.data_hits            98413552                       # DTB hits
system.switch_cpus4.dtb.data_misses            196861                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses        59883646                       # DTB accesses
system.switch_cpus4.itb.fetch_hits          223477190                       # ITB hits
system.switch_cpus4.itb.fetch_misses               21                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses      223477211                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               691951845                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts          337608675                       # Number of instructions committed
system.switch_cpus4.committedOps            337608675                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses    254539224                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses     113361498                       # Number of float alu accesses
system.switch_cpus4.num_func_calls            4528607                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts     26253503                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts           254539224                       # number of integer instructions
system.switch_cpus4.num_fp_insts            113361498                       # number of float instructions
system.switch_cpus4.num_int_register_reads    442689770                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes    161005545                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads    134622838                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes    110688276                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs             98960205                       # number of memory refs
system.switch_cpus4.num_load_insts           79307378                       # Number of load instructions
system.switch_cpus4.num_store_insts          19652827                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      354672233.989548                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      337279611.010452                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.487432                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.512568                       # Percentage of idle cycles
system.switch_cpus4.Branches                 33602378                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass     12447613      3.68%      3.68% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu        154675038     45.79%     49.47% # Class of executed instruction
system.switch_cpus4.op_class::IntMult          314194      0.09%     49.57% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     49.57% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd       44834898     13.27%     62.84% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp         656236      0.19%     63.03% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt           7545      0.00%     63.03% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult      21370824      6.33%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv           2512      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     69.36% # Class of executed instruction
system.switch_cpus4.op_class::MemRead        79842759     23.64%     93.00% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite       19712786      5.84%     98.83% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess       3941131      1.17%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total         337805536                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits            79574423                       # DTB read hits
system.switch_cpus5.dtb.read_misses            190610                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses        54310093                       # DTB read accesses
system.switch_cpus5.dtb.write_hits           19648691                       # DTB write hits
system.switch_cpus5.dtb.write_misses             3176                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses        6172293                       # DTB write accesses
system.switch_cpus5.dtb.data_hits            99223114                       # DTB hits
system.switch_cpus5.dtb.data_misses            193786                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses        60482386                       # DTB accesses
system.switch_cpus5.itb.fetch_hits          225561194                       # ITB hits
system.switch_cpus5.itb.fetch_misses               21                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses      225561215                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               691951650                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts          340555584                       # Number of instructions committed
system.switch_cpus5.committedOps            340555584                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses    256581684                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses     114582102                       # Number of float alu accesses
system.switch_cpus5.num_func_calls            4577219                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts     26405743                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts           256581684                       # number of integer instructions
system.switch_cpus5.num_fp_insts            114582102                       # number of float instructions
system.switch_cpus5.num_int_register_reads    446574863                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes    162238311                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads    136108171                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes    111912130                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs             99765795                       # number of memory refs
system.switch_cpus5.num_load_insts           79967932                       # Number of load instructions
system.switch_cpus5.num_store_insts          19797863                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      351732644.005193                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      340219005.994807                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.491680                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.508320                       # Percentage of idle cycles
system.switch_cpus5.Branches                 33826312                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass     12566011      3.69%      3.69% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu        155955255     45.77%     49.46% # Class of executed instruction
system.switch_cpus5.op_class::IntMult          315346      0.09%     49.55% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     49.55% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd       45327452     13.30%     62.85% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp         662268      0.19%     63.05% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt           7548      0.00%     63.05% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult      21620305      6.34%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv           2513      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     69.39% # Class of executed instruction
system.switch_cpus5.op_class::MemRead        80511240     23.63%     93.02% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite       19860868      5.83%     98.85% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess       3920564      1.15%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total         340749370                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits            19582311                       # DTB read hits
system.switch_cpus6.dtb.read_misses             51317                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses        13925022                       # DTB read accesses
system.switch_cpus6.dtb.write_hits            4824676                       # DTB write hits
system.switch_cpus6.dtb.write_misses              895                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses        1582147                       # DTB write accesses
system.switch_cpus6.dtb.data_hits            24406987                       # DTB hits
system.switch_cpus6.dtb.data_misses             52212                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses        15507169                       # DTB accesses
system.switch_cpus6.itb.fetch_hits           57777545                       # ITB hits
system.switch_cpus6.itb.fetch_misses               13                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses       57777558                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               691938260                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts           84386562                       # Number of instructions committed
system.switch_cpus6.committedOps             84386562                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses     62933441                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses      29298457                       # Number of float alu accesses
system.switch_cpus6.num_func_calls            1087856                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts      6148292                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts            62933441                       # number of integer instructions
system.switch_cpus6.num_fp_insts             29298457                       # number of float instructions
system.switch_cpus6.num_int_register_reads    110681949                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes     39654329                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads     34814680                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes     28621985                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs             24545356                       # number of memory refs
system.switch_cpus6.num_load_insts           19684118                       # Number of load instructions
system.switch_cpus6.num_store_insts           4861238                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      607632782.963407                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      84305477.036593                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.121840                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.878160                       # Percentage of idle cycles
system.switch_cpus6.Branches                  7950596                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass      3217515      3.81%      3.81% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu         38155953     45.19%     49.00% # Class of executed instruction
system.switch_cpus6.op_class::IntMult           75980      0.09%     49.09% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     49.09% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd       11588599     13.72%     62.81% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp         169056      0.20%     63.01% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt           1961      0.00%     63.01% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult       5527150      6.55%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            654      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     69.56% # Class of executed instruction
system.switch_cpus6.op_class::MemRead        19813058     23.46%     93.03% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite        4874405      5.77%     98.80% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess       1014443      1.20%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total          84438774                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits           133418508                       # DTB read hits
system.switch_cpus7.dtb.read_misses            340739                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses        97196903                       # DTB read accesses
system.switch_cpus7.dtb.write_hits           31308646                       # DTB write hits
system.switch_cpus7.dtb.write_misses             4788                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses       11065574                       # DTB write accesses
system.switch_cpus7.dtb.data_hits           164727154                       # DTB hits
system.switch_cpus7.dtb.data_misses            345527                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses       108262477                       # DTB accesses
system.switch_cpus7.itb.fetch_hits          401976867                       # ITB hits
system.switch_cpus7.itb.fetch_misses               27                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses      401976894                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               691958822                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts          566390926                       # Number of instructions committed
system.switch_cpus7.committedOps            566390926                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses    416832746                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses     205058230                       # Number of float alu accesses
system.switch_cpus7.num_func_calls            6626295                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts     41964929                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts           416832746                       # number of integer instructions
system.switch_cpus7.num_fp_insts            205058230                       # number of float instructions
system.switch_cpus7.num_int_register_reads    739815212                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes    257785758                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads    243940651                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes    200552802                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs            165618110                       # number of memory refs
system.switch_cpus7.num_load_insts          134086736                       # Number of load instructions
system.switch_cpus7.num_store_insts          31531374                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      126093321.205460                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      565865500.794540                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.817773                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.182227                       # Percentage of idle cycles
system.switch_cpus7.Branches                 53099155                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass     22368543      3.95%      3.95% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu        249553911     44.03%     47.98% # Class of executed instruction
system.switch_cpus7.op_class::IntMult          453075      0.08%     48.06% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     48.06% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd       81308291     14.35%     62.41% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp        1182502      0.21%     62.62% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt          13177      0.00%     62.62% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult      38816428      6.85%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv           4386      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     69.47% # Class of executed instruction
system.switch_cpus7.op_class::MemRead       134878266     23.80%     93.27% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite       31608798      5.58%     98.84% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess       6549076      1.16%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total         566736453                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     83611336                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     31848644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests     29485569                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        6951644                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      6414397                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       537247                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                609                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          40280138                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq            267537                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp           267537                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4177460                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       710584                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17728947                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         3633982                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq       1458409                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5092391                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2010400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2010400                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       8634906                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31644623                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2349250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     13115767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3522561                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     21022370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       768199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3956198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      2574670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     12896486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side      2293877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side     12719858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side      2294773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side     12172569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       552546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      3080989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side      3624520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side     20973290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             117917923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     77850752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    315341164                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    117117376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    516802984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     25850944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     95710068                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     86424832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    311079832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side     75879808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side    301369568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side     75933760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side    289875104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     18274176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     73544984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side    120779712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side    519694096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3021529160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17248936                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        101128407                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.167237                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.887747                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               55522941     54.90%     54.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1               23730673     23.47%     78.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4835739      4.78%     83.15% # Request fanout histogram
system.tol2bus.snoop_fanout::3                3633394      3.59%     86.74% # Request fanout histogram
system.tol2bus.snoop_fanout::4                3424709      3.39%     90.13% # Request fanout histogram
system.tol2bus.snoop_fanout::5                3047626      3.01%     93.14% # Request fanout histogram
system.tol2bus.snoop_fanout::6                3822783      3.78%     96.92% # Request fanout histogram
system.tol2bus.snoop_fanout::7                3019563      2.99%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  90979      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          101128407                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000445                       # Number of seconds simulated
sim_ticks                                   444838000                       # Number of ticks simulated
final_tick                               2611616351000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             3405717290                       # Simulator instruction rate (inst/s)
host_op_rate                               3405622143                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              535360161                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768552                       # Number of bytes of host memory used
host_seconds                                     0.83                       # Real time elapsed on the host
sim_insts                                  2829701132                       # Number of instructions simulated
sim_ops                                    2829701132                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       167232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       314752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        38784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        86464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       111488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       616512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1343744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       167232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        38784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       111488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        323008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       423744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          423744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         2613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         4918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         9633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6621                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6621                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      7625248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      3452942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       431618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    375939106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    707565451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     87186796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    194371884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst    250626071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data   1385924764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data       431618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      4747796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data      2158089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data       287745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3020749127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      7625248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    375939106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     87186796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst    250626071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      4747796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        726125016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       952580490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            952580490                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       952580490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      7625248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      3452942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       431618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    375939106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    707565451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     87186796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    194371884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst    250626071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data   1385924764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data       431618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      4747796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data      2158089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data       287745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3973329617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       689                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     287     41.90%     41.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92     13.43%     55.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.15%     55.47% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.15%     55.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    304     44.38%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 685                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      287     43.03%     43.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92     13.79%     56.82% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.15%     56.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.15%     57.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     286     42.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  667                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               747572500     93.88%     93.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.87%     94.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     94.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     94.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               41646500      5.23%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           796332500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.940789                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.973723                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  497     83.53%     83.53% # number of callpals executed
system.cpu0.kern.callpal::rdps                      4      0.67%     84.20% # number of callpals executed
system.cpu0.kern.callpal::rti                      94     15.80%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   595                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               94                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               33                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          449.601983                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              83857                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              481                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           174.338877                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   449.601983                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.878129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.878129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          401                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            76879                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           76879                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        23725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          23725                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13368                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13368                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          652                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          652                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          563                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          563                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        37093                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           37093                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        37093                       # number of overall hits
system.cpu0.dcache.overall_hits::total          37093                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           50                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           26                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           12                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            9                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data           76                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total            76                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data           76                       # number of overall misses
system.cpu0.dcache.overall_misses::total           76                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        23775                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        23775                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        13394                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        13394                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          572                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          572                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        37169                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        37169                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        37169                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        37169                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.002103                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002103                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001941                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001941                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.018072                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018072                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.015734                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015734                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.002045                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002045                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.002045                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002045                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu0.dcache.writebacks::total                8                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              106                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           69434198                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              618                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         112353.071197                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          253                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           252794                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          252794                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       126238                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         126238                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       126238                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          126238                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       126238                       # number of overall hits
system.cpu0.icache.overall_hits::total         126238                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          106                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          106                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          106                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           106                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          106                       # number of overall misses
system.cpu0.icache.overall_misses::total          106                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       126344                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       126344                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       126344                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       126344                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       126344                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       126344                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000839                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000839                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000839                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000839                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000839                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000839                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          106                       # number of writebacks
system.cpu0.icache.writebacks::total              106                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               795556500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                 562500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           796332500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu1.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    19                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                7                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          432.361180                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              59342                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              438                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           135.484018                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   432.361180                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.844455                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.844455                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          419                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             1336                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            1336                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data          401                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total            401                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          234                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           234                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            6                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            4                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          635                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             635                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          635                       # number of overall hits
system.cpu1.dcache.overall_hits::total            635                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           11                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            2                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data           13                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data           13                       # number of overall misses
system.cpu1.dcache.overall_misses::total           13                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data          412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          236                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          236                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          648                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          648                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          648                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          648                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.026699                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026699                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.008475                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008475                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.020062                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020062                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.020062                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020062                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          113785505                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              512                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         222237.314453                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst            5                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          507                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.009766                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.990234                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          278                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             3784                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            3784                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         1892                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1892                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         1892                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1892                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         1892                       # number of overall hits
system.cpu1.icache.overall_hits::total           1892                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         1892                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1892                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         1892                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1892                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         1892                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1892                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      1259                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     319     45.51%     45.51% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.14%     45.65% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.14%     45.79% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    380     54.21%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 701                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      319     49.92%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.16%     50.08% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.16%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     318     49.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  639                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               209940000     87.07%     87.07% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.02%     87.09% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.07%     87.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               30976500     12.85%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           241130000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.836842                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.911555                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1     11.11%     11.11% # number of syscalls executed
system.cpu2.kern.syscall::3                         1     11.11%     22.22% # number of syscalls executed
system.cpu2.kern.syscall::4                         4     44.44%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::19                        1     11.11%     77.78% # number of syscalls executed
system.cpu2.kern.syscall::54                        1     11.11%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::71                        1     11.11%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     9                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.13%      0.13% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   16      2.07%      2.20% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.26%      2.46% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  665     86.03%     88.49% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2      0.26%     88.75% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.13%     88.87% # number of callpals executed
system.cpu2.kern.callpal::rti                      34      4.40%     93.27% # number of callpals executed
system.cpu2.kern.callpal::callsys                  18      2.33%     95.60% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.65%     96.25% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 29      3.75%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   773                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               51                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 32                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 33                      
system.cpu2.kern.mode_good::user                   32                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.647059                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.783133                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         126902000     73.28%     73.28% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            46279000     26.72%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      16                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements             7514                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          508.381953                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             138999                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             8019                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.333707                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   508.381953                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.992934                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.992934                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           225120                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          225120                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        59551                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          59551                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        39630                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         39630                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          909                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          909                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1054                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1054                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data        99181                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           99181                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data        99181                       # number of overall hits
system.cpu2.dcache.overall_hits::total          99181                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         4977                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         4977                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2453                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2453                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          176                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          176                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           28                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7430                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7430                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7430                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7430                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        64528                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        64528                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        42083                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        42083                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1082                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1082                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       106611                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       106611                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       106611                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       106611                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.077129                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.077129                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.058290                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.058290                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.162212                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.162212                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.025878                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.025878                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.069693                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.069693                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.069693                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.069693                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         3876                       # number of writebacks
system.cpu2.dcache.writebacks::total             3876                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             4752                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.960854                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             362144                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5264                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            68.796353                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.960854                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999924                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999924                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           702981                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          702981                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       344355                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         344355                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       344355                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          344355                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       344355                       # number of overall hits
system.cpu2.icache.overall_hits::total         344355                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         4757                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4757                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         4757                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4757                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         4757                       # number of overall misses
system.cpu2.icache.overall_misses::total         4757                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       349112                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       349112                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       349112                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       349112                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       349112                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       349112                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.013626                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.013626                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.013626                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.013626                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.013626                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.013626                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         4752                       # number of writebacks
system.cpu2.icache.writebacks::total             4752                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       797                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      96     45.50%     45.50% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.47%     45.97% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.95%     46.92% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    112     53.08%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 211                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       96     49.74%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.52%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      1.04%     51.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      94     48.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  193                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               785901000     99.18%     99.18% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     99.19% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.04%     99.23% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                6113500      0.77%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           792394000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.839286                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.914692                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     20.42%     20.77% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      1.41%     22.18% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  138     48.59%     70.77% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      1.06%     71.83% # number of callpals executed
system.cpu3.kern.callpal::rti                      70     24.65%     96.48% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      3.17%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   284                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         767579500     98.94%     98.94% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      1.06%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2246                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          464.313568                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             114893                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2705                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            42.474307                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   464.313568                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.906862                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.906862                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            80096                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           80096                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        22693                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          22693                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        12883                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         12883                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          435                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          435                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          457                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          457                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        35576                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           35576                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        35576                       # number of overall hits
system.cpu3.dcache.overall_hits::total          35576                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1688                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1688                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          658                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          658                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           39                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           16                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2346                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2346                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2346                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2346                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        24381                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        24381                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        13541                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        13541                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          473                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          473                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        37922                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        37922                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        37922                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        37922                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.069234                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.069234                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.048593                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.048593                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.082278                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.082278                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.033827                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.033827                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.061864                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.061864                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.061864                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.061864                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1108                       # number of writebacks
system.cpu3.dcache.writebacks::total             1108                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1333                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           61410233                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1845                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         33284.679133                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst            1                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          511                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.001953                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.998047                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           277855                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          277855                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       136928                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         136928                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       136928                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          136928                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       136928                       # number of overall hits
system.cpu3.icache.overall_hits::total         136928                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1333                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1333                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1333                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1333                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1333                       # number of overall misses
system.cpu3.icache.overall_misses::total         1333                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       138261                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       138261                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       138261                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       138261                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       138261                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       138261                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009641                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009641                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009641                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009641                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009641                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009641                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1333                       # number of writebacks
system.cpu3.icache.writebacks::total             1333                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      1222                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     249     49.31%     49.31% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      1      0.20%     49.50% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.20%     49.70% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    254     50.30%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 505                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      247     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     246     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  495                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               990011500     98.99%     98.99% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                  49000      0.00%     98.99% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 112000      0.01%     99.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31                9962000      1.00%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total          1000134500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.991968                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.968504                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.980198                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    12                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    7      1.19%      1.19% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   53      9.04%     10.24% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.17%     10.41% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  402     68.60%     79.01% # number of callpals executed
system.cpu4.kern.callpal::rdps                      3      0.51%     79.52% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu4.kern.callpal::rti                     101     17.24%     96.93% # number of callpals executed
system.cpu4.kern.callpal::callsys                  15      2.56%     99.49% # number of callpals executed
system.cpu4.kern.callpal::imb                       3      0.51%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   586                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 96                      
system.cpu4.kern.mode_good::user                   97                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel        2434005000     96.99%     96.99% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            75501500      3.01%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            12511                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          462.595855                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             418560                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            13023                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            32.140060                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   462.595855                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.903508                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.903508                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          446                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           357117                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          357117                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        76920                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          76920                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        80160                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         80160                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1155                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1155                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1254                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1254                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       157080                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          157080                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       157080                       # number of overall hits
system.cpu4.dcache.overall_hits::total         157080                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         5671                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         5671                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         6903                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         6903                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          133                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          133                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           28                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        12574                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         12574                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        12574                       # number of overall misses
system.cpu4.dcache.overall_misses::total        12574                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        82591                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        82591                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        87063                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        87063                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1282                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1282                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       169654                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       169654                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       169654                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       169654                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.068664                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.068664                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.079287                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.079287                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.103261                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.103261                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.021841                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.021841                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.074116                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.074116                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.074116                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.074116                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8072                       # number of writebacks
system.cpu4.dcache.writebacks::total             8072                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             4507                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.973596                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           74967738                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             5019                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         14936.787806                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.973596                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999948                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999948                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           913037                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          913037                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       449755                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         449755                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       449755                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          449755                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       449755                       # number of overall hits
system.cpu4.icache.overall_hits::total         449755                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         4509                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         4509                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         4509                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          4509                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         4509                       # number of overall misses
system.cpu4.icache.overall_misses::total         4509                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       454264                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       454264                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       454264                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       454264                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       454264                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       454264                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.009926                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.009926                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.009926                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.009926                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.009926                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.009926                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         4507                       # number of writebacks
system.cpu4.icache.writebacks::total             4507                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               795556500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                  49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                 562500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           796332500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu5.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu5.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                    19                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements                8                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          430.078504                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              53975                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              437                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           123.512586                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   430.078504                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.839997                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.839997                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             1336                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            1336                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data          402                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            402                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data          232                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data            5                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data            4                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data          634                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             634                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data          634                       # number of overall hits
system.cpu5.dcache.overall_hits::total            634                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data           10                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            4                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data            2                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data           14                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data           14                       # number of overall misses
system.cpu5.dcache.overall_misses::total           14                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data          412                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          412                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data          236                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          236                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data          648                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          648                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data          648                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          648                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.024272                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.024272                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.016949                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.016949                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.021605                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.021605                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.021605                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.021605                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu5.dcache.writebacks::total                1                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           74850826                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              512                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         146193.019531                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst           19                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst          493                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.037109                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.962891                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          273                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             3784                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            3784                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst         1892                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           1892                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst         1892                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            1892                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst         1892                       # number of overall hits
system.cpu5.icache.overall_hits::total           1892                       # number of overall hits
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst         1892                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         1892                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst         1892                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         1892                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst         1892                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         1892                       # number of overall (read+write) accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                        31                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                      10     34.48%     34.48% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      1      3.45%     37.93% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      3.45%     41.38% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                     17     58.62%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                  29                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                       10     47.62%     47.62% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       1      4.76%     52.38% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      4.76%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                       9     42.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                   21                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               795398500     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                  49000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.02%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                 720500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           796332500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.529412                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.724138                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                   25     86.21%     86.21% # number of callpals executed
system.cpu6.kern.callpal::rdps                      2      6.90%     93.10% # number of callpals executed
system.cpu6.kern.callpal::rti                       2      6.90%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                    29                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements               27                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          399.797070                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              91160                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              414                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           220.193237                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   399.797070                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.780854                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.780854                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          387                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             1746                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            1746                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data          496                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            496                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data          288                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           288                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data            7                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data            8                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            8                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data          784                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             784                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data          784                       # number of overall hits
system.cpu6.dcache.overall_hits::total            784                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data           35                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            6                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            6                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data            5                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data           41                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data           41                       # number of overall misses
system.cpu6.dcache.overall_misses::total           41                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data          531                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          531                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data          294                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          294                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data          825                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          825                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data          825                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          825                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.065913                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.065913                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.020408                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.020408                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.461538                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.461538                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.384615                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.384615                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.049697                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.049697                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.049697                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.049697                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu6.dcache.writebacks::total                4                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements               38                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           19743941                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              550                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         35898.074545                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          219                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             5230                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            5230                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst         2558                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           2558                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst         2558                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            2558                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst         2558                       # number of overall hits
system.cpu6.icache.overall_hits::total           2558                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.cpu6.icache.overall_misses::total           38                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst         2596                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         2596                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst         2596                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         2596                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst         2596                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         2596                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.014638                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.014638                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.014638                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.014638                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.014638                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.014638                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks           38                       # number of writebacks
system.cpu6.icache.writebacks::total               38                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       5     23.81%     23.81% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      1      4.76%     28.57% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      9.52%     38.10% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        5     38.46%     38.46% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       1      7.69%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2     15.38%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               795511500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                  49000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                 577000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           796332500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu7.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu7.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                    21                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                6                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          409.216040                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              57375                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              395                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           145.253165                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   409.216040                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.799250                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.799250                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          377                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             1393                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            1393                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data          419                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total            419                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data          239                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           239                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            6                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            3                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          658                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             658                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          658                       # number of overall hits
system.cpu7.dcache.overall_hits::total            658                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            8                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            9                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            5                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data           17                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data           17                       # number of overall misses
system.cpu7.dcache.overall_misses::total           17                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data          427                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total          427                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data          248                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          248                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          675                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          675                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          675                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          675                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.018735                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.018735                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.036290                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.036290                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.025185                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.025185                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.025185                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.025185                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          130180503                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              512                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         254258.794922                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst           27                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          485                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.052734                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.947266                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          273                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             3968                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            3968                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst         1984                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           1984                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst         1984                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            1984                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst         1984                       # number of overall hits
system.cpu7.icache.overall_hits::total           1984                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst         1984                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         1984                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst         1984                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         1984                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst         1984                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         1984                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 398                       # Transaction distribution
system.iobus.trans_dist::WriteResp                398                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2420                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2420                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     21244                       # number of replacements
system.l2.tags.tagsinuse                  4010.736597                       # Cycle average of tags in use
system.l2.tags.total_refs                       53011                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25279                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.097037                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1175.044104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    10.341270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     3.560730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     0.470598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   865.716081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   713.361278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   134.112776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   128.908333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   357.347944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   614.829019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     0.268370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     4.238438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data     1.840795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     0.696862                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.286876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.211356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.174160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.032742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.031472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.087243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.150105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.001035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.000449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.000170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979184                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4035                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          995                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2928                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985107                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    522823                       # Number of tag accesses
system.l2.tags.data_accesses                   522823                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        13069                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13069                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         7700                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7700                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          339                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           77                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          459                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   876                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst           53                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         2144                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          727                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst         2767                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst            5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5696                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         2113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          823                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         2461                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data           22                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5447                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst           53                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           19                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         2144                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2452                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          727                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          900                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         2767                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         2920                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data           23                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data            3                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12019                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst           53                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           19                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data            3                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         2144                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2452                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          727                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          900                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         2767                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         2920                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data            3                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            5                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data           23                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data            3                       # number of overall hits
system.l2.overall_hits::total                   12019                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 68                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2057                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          552                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         6396                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9015                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         2613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1742                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5047                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           17                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         2864                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          800                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         3237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data           13                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6938                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         2613                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4921                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          606                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1352                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst         1742                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         9633                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21000                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           24                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         2613                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4921                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          606                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1352                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst         1742                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         9633                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data            3                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           15                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data            2                       # number of overall misses
system.l2.overall_misses::total                 21000                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        13069                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13069                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         7700                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7700                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               78                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         2396                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         6855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9891                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         4757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1333                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         4509                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst           38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          10743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         4977                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1623                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         5698                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data           35                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          106                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         4757                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7373                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1333                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2252                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         4509                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        12553                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                33019                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          106                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         4757                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7373                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1333                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2252                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         4509                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        12553                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               33019                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.871795                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.764706                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.858514                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.877583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.933042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.666667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.911435                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.549296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.454614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.386338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.868421                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.469794                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.472222                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.575447                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.492914                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.568094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.371429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.560194                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.558140                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.549296                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.667435                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.454614                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.600355                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.386338                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.767386                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.868421                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.394737                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.635997                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.558140                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.549296                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.667435                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.454614                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.600355                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.386338                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.767386                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.868421                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.394737                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.635997                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6621                       # number of writebacks
system.l2.writebacks::total                      6621                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 552                       # Transaction distribution
system.membus.trans_dist::ReadResp              12537                       # Transaction distribution
system.membus.trans_dist::WriteReq                398                       # Transaction distribution
system.membus.trans_dist::WriteResp               398                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6621                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11686                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              137                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             93                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              85                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9038                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9011                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11985                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        60641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        62541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  62541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2420                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1767488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1769908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1769908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             40510                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   40510    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               40510                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               24807                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              14430                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               39237                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              13753                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          13753                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1592669                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             126344                       # Number of instructions committed
system.switch_cpus0.committedOps               126344                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       121368                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              11570                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         8368                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              121368                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       154342                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        94042                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                39423                       # number of memory refs
system.switch_cpus0.num_load_insts              24991                       # Number of load instructions
system.switch_cpus0.num_store_insts             14432                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1366499.247183                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      226169.752817                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.142007                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.857993                       # Percentage of idle cycles
system.switch_cpus0.Branches                    21587                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          569      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            80602     63.80%     64.25% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              99      0.08%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           27054     21.41%     85.74% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          14434     11.42%     97.16% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3586      2.84%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            126344                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                 419                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                245                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 664                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                301                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            301                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1592667                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts               1892                       # Number of instructions committed
system.switch_cpus1.committedOps                 1892                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses         1805                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 78                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts          135                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                1805                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads         2425                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes         1410                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  666                       # number of memory refs
system.switch_cpus1.num_load_insts                419                       # Number of load instructions
system.switch_cpus1.num_store_insts               247                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1589283.587810                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles       3383.412190                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.002124                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.997876                       # Percentage of idle cycles
system.switch_cpus1.Branches                      251                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            9      0.48%      0.48% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu             1101     58.19%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               5      0.26%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::MemRead             436     23.04%     81.98% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite            247     13.05%     95.03% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            94      4.97%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total              1892                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               65428                       # DTB read hits
system.switch_cpus2.dtb.read_misses               221                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           18874                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              43153                       # DTB write hits
system.switch_cpus2.dtb.write_misses               22                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          10595                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              108581                       # DTB hits
system.switch_cpus2.dtb.data_misses               243                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           29469                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              99682                       # ITB hits
system.switch_cpus2.itb.fetch_misses              229                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          99911                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                  481596                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             348857                       # Number of instructions committed
system.switch_cpus2.committedOps               348857                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       337259                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           760                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               8390                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        46759                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              337259                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  760                       # number of float instructions
system.switch_cpus2.num_int_register_reads       454676                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       244176                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          441                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          383                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               109072                       # number of memory refs
system.switch_cpus2.num_load_insts              65834                       # Number of load instructions
system.switch_cpus2.num_store_insts             43238                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      292492.611506                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      189103.388494                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.392660                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.607340                       # Percentage of idle cycles
system.switch_cpus2.Branches                    57934                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         5726      1.64%      1.64% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           224701     64.36%     66.00% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             391      0.11%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            112      0.03%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              2      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             15      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           67661     19.38%     85.53% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          43525     12.47%     98.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          6977      2.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            349112                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               24307                       # DTB read hits
system.switch_cpus3.dtb.read_misses               329                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              13910                       # DTB write hits
system.switch_cpus3.dtb.write_misses               35                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            872                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               38217                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2698                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              23299                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          23424                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1584730                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             137876                       # Number of instructions committed
system.switch_cpus3.committedOps               137876                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       132571                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               2791                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        16637                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              132571                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       175849                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       100799                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                39328                       # number of memory refs
system.switch_cpus3.num_load_insts              25196                       # Number of load instructions
system.switch_cpus3.num_store_insts             14132                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1338234.336605                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      246495.663395                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.155544                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.844456                       # Percentage of idle cycles
system.switch_cpus3.Branches                    20486                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         2783      2.01%      2.01% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            88549     64.04%     66.06% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              93      0.07%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.02%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     66.14% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           26241     18.98%     85.12% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          14141     10.23%     95.35% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          6427      4.65%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            138261                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               83411                       # DTB read hits
system.switch_cpus4.dtb.read_misses               371                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              88287                       # DTB write hits
system.switch_cpus4.dtb.write_misses              106                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              171698                       # DTB hits
system.switch_cpus4.dtb.data_misses               477                       # DTB misses
system.switch_cpus4.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus4.itb.fetch_hits             162025                       # ITB hits
system.switch_cpus4.itb.fetch_misses              152                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses         162177                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                 2000663                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             453782                       # Number of instructions committed
system.switch_cpus4.committedOps               453782                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       436711                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               8611                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        47619                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              436711                       # number of integer instructions
system.switch_cpus4.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus4.num_int_register_reads       627740                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       296531                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               172816                       # number of memory refs
system.switch_cpus4.num_load_insts              84250                       # Number of load instructions
system.switch_cpus4.num_store_insts             88566                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      978797.423723                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      1021865.576277                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.510763                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.489237                       # Percentage of idle cycles
system.switch_cpus4.Branches                    59134                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         9775      2.15%      2.15% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu           258377     56.88%     59.03% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             528      0.12%     59.15% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.15% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd           1172      0.26%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            227      0.05%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.45% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           86514     19.04%     78.50% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          88637     19.51%     98.01% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          9034      1.99%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            454264                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                 419                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits                245                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits                 664                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits                301                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses            301                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                 1592667                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts               1892                       # Number of instructions committed
system.switch_cpus5.committedOps                 1892                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses         1805                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls                 78                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts          135                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                1805                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads         2425                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes         1410                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                  666                       # number of memory refs
system.switch_cpus5.num_load_insts                419                       # Number of load instructions
system.switch_cpus5.num_store_insts               247                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      1589283.587810                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles       3383.412190                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.002124                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.997876                       # Percentage of idle cycles
system.switch_cpus5.Branches                      251                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass            9      0.48%      0.48% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu             1101     58.19%     58.67% # Class of executed instruction
system.switch_cpus5.op_class::IntMult               5      0.26%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus5.op_class::MemRead             436     23.04%     81.98% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite            247     13.05%     95.03% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess            94      4.97%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total              1892                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                 544                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits                309                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits                 853                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits                391                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses            391                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                 1592667                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts               2596                       # Number of instructions committed
system.switch_cpus6.committedOps                 2596                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses         2472                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                102                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts          182                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                2472                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads         3365                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes         1968                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                  855                       # number of memory refs
system.switch_cpus6.num_load_insts                544                       # Number of load instructions
system.switch_cpus6.num_store_insts               311                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1588023.311524                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles       4643.688476                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.002916                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.997084                       # Percentage of idle cycles
system.switch_cpus6.Branches                      338                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass           11      0.42%      0.42% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu             1563     60.21%     60.63% # Class of executed instruction
system.switch_cpus6.op_class::IntMult               7      0.27%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus6.op_class::MemRead             570     21.96%     82.86% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite            311     11.98%     94.84% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess           134      5.16%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total              2596                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                 435                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                258                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 693                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                319                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                 1592667                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts               1984                       # Number of instructions committed
system.switch_cpus7.committedOps                 1984                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses         1889                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 82                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts          141                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                1889                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads         2538                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes         1476                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  695                       # number of memory refs
system.switch_cpus7.num_load_insts                435                       # Number of load instructions
system.switch_cpus7.num_store_insts               260                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      1589118.892614                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles       3548.107386                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.002228                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.997772                       # Percentage of idle cycles
system.switch_cpus7.Branches                      264                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            9      0.45%      0.45% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu             1153     58.11%     58.57% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               5      0.25%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus7.op_class::MemRead             454     22.88%     81.70% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite            261     13.16%     94.86% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess           102      5.14%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total              1984                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        66810                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        30647                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         7355                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3364                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2069                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1295                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                552                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             24116                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               398                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              398                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13069                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7700                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7568                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             143                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            97                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            240                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9918                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9918                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         10743                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12821                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           39                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        13477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        22139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        12055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        37276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side           45                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side           77                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side           56                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 97681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         9408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side         7154                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       558080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       732186                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       127424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       221856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       482944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      1327496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side          848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         2496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         3088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side          720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3474484                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21244                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            89004                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.474709                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.511845                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  75966     85.35%     85.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6419      7.21%     92.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1050      1.18%     93.74% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    411      0.46%     94.20% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    261      0.29%     94.50% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    775      0.87%     95.37% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1376      1.55%     96.91% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   2644      2.97%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    102      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              89004                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
