{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770267910054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770267910055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  4 23:05:09 2026 " "Processing started: Wed Feb  4 23:05:09 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770267910055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770267910055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off minilab1b -c minilab1b " "Command: quartus_map --read_settings_files=on --write_settings_files=off minilab1b -c minilab1b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770267910055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1770267910491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1770267910491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_master_slave_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_master_slave_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_master_slave " "Found entity 1: avalon_master_slave" {  } { { "avalon_master_slave_top.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/avalon_master_slave_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770267917064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770267917064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DONE done minilab1b.sv(36) " "Verilog HDL Declaration information at minilab1b.sv(36): object \"DONE\" differs only in case from object \"done\" in the same scope" {  } { { "minilab1b.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1770267917066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minilab1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file minilab1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minilab1b " "Found entity 1: minilab1b" {  } { { "minilab1b.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770267917066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770267917066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wrapper " "Found entity 1: mem_wrapper" {  } { { "memory.v" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770267917068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770267917068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770267917070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770267917070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_mem_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_mem_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mem_top " "Found entity 1: mult_mem_top" {  } { { "mult_mem_top.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/mult_mem_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770267917072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770267917072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clear CLEAR matmul.sv(18) " "Verilog HDL Declaration information at matmul.sv(18): object \"clear\" differs only in case from object \"CLEAR\" in the same scope" {  } { { "matmul.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/matmul.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1770267917073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matmul.sv 1 1 " "Found 1 design units, including 1 entities, in source file matmul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matmul " "Found entity 1: matmul" {  } { { "matmul.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/matmul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770267917073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770267917073 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "avalon_master_slave.sv " "Can't analyze file -- file avalon_master_slave.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1770267917078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mm_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mm_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_mm_master " "Found entity 1: avalon_mm_master" {  } { { "avalon_mm_master.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770267917080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770267917080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "mac.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/mac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770267917081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770267917081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "fifo.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770267917083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770267917083 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "minilab1b " "Elaborating entity \"minilab1b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770267917129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_mem_top mult_mem_top:iTOP " "Elaborating entity \"mult_mem_top\" for hierarchy \"mult_mem_top:iTOP\"" {  } { { "minilab1b.sv" "iTOP" { Text "C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770267917131 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1770267917133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_master_slave mult_mem_top:iTOP\|avalon_master_slave:iMM " "Elaborating entity \"avalon_master_slave\" for hierarchy \"mult_mem_top:iTOP\|avalon_master_slave:iMM\"" {  } { { "mult_mem_top.sv" "iMM" { Text "C:/Users/avery/ece554/minilabs/minilab1b/mult_mem_top.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770267917133 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1770267917135 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1770267917135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_mm_master mult_mem_top:iTOP\|avalon_master_slave:iMM\|avalon_mm_master:top_master " "Elaborating entity \"avalon_mm_master\" for hierarchy \"mult_mem_top:iTOP\|avalon_master_slave:iMM\|avalon_mm_master:top_master\"" {  } { { "avalon_master_slave_top.sv" "top_master" { Text "C:/Users/avery/ece554/minilabs/minilab1b/avalon_master_slave_top.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770267917136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 avalon_mm_master.sv(34) " "Verilog HDL assignment warning at avalon_mm_master.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "avalon_mm_master.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770267917140 "|minilab1b|mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i avalon_mm_master.sv(52) " "Verilog HDL Always Construct warning at avalon_mm_master.sv(52): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "avalon_mm_master.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/avalon_mm_master.sv" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1770267917140 "|minilab1b|mult_mem_top:iTOP|avalon_master_slave:iMM|avalon_mm_master:top_master"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1770267917140 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1770267917140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wrapper mult_mem_top:iTOP\|avalon_master_slave:iMM\|mem_wrapper:top_slave " "Elaborating entity \"mem_wrapper\" for hierarchy \"mult_mem_top:iTOP\|avalon_master_slave:iMM\|mem_wrapper:top_slave\"" {  } { { "avalon_master_slave_top.sv" "top_slave" { Text "C:/Users/avery/ece554/minilabs/minilab1b/avalon_master_slave_top.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770267917140 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 memory.v(44) " "Verilog HDL assignment warning at memory.v(44): truncated value with size 32 to match size of target (5)" {  } { { "memory.v" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/memory.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770267917141 "|minilab1b|mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory.v(52) " "Verilog HDL assignment warning at memory.v(52): truncated value with size 32 to match size of target (4)" {  } { { "memory.v" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/memory.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770267917141 "|minilab1b|mult_mem_top:iTOP|avalon_master_slave:iMM|mem_wrapper:top_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom mult_mem_top:iTOP\|avalon_master_slave:iMM\|mem_wrapper:top_slave\|rom:memory " "Elaborating entity \"rom\" for hierarchy \"mult_mem_top:iTOP\|avalon_master_slave:iMM\|mem_wrapper:top_slave\|rom:memory\"" {  } { { "memory.v" "memory" { Text "C:/Users/avery/ece554/minilabs/minilab1b/memory.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770267917146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mult_mem_top:iTOP\|avalon_master_slave:iMM\|mem_wrapper:top_slave\|rom:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mult_mem_top:iTOP\|avalon_master_slave:iMM\|mem_wrapper:top_slave\|rom:memory\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/avery/ece554/minilabs/minilab1b/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770267917189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult_mem_top:iTOP\|avalon_master_slave:iMM\|mem_wrapper:top_slave\|rom:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mult_mem_top:iTOP\|avalon_master_slave:iMM\|mem_wrapper:top_slave\|rom:memory\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770267917190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult_mem_top:iTOP\|avalon_master_slave:iMM\|mem_wrapper:top_slave\|rom:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"mult_mem_top:iTOP\|avalon_master_slave:iMM\|mem_wrapper:top_slave\|rom:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770267917190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770267917190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770267917190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file input_mem.mif " "Parameter \"init_file\" = \"input_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770267917190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770267917190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770267917190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770267917190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9 " "Parameter \"numwords_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770267917190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770267917190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770267917190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770267917190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770267917190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770267917190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770267917190 ""}  } { { "rom.v" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1770267917190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tdg1 " "Found entity 1: altsyncram_tdg1" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/db/altsyncram_tdg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770267917237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770267917237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tdg1 mult_mem_top:iTOP\|avalon_master_slave:iMM\|mem_wrapper:top_slave\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated " "Elaborating entity \"altsyncram_tdg1\" for hierarchy \"mult_mem_top:iTOP\|avalon_master_slave:iMM\|mem_wrapper:top_slave\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770267917237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matmul mult_mem_top:iTOP\|matmul:iMATMUL " "Elaborating entity \"matmul\" for hierarchy \"mult_mem_top:iTOP\|matmul:iMATMUL\"" {  } { { "mult_mem_top.sv" "iMATMUL" { Text "C:/Users/avery/ece554/minilabs/minilab1b/mult_mem_top.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770267917241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 matmul.sv(45) " "Verilog HDL assignment warning at matmul.sv(45): truncated value with size 5 to match size of target (4)" {  } { { "matmul.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/matmul.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770267917245 "|minilab1b|mult_mem_top:iTOP|matmul:iMATMUL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 matmul.sv(47) " "Verilog HDL assignment warning at matmul.sv(47): truncated value with size 5 to match size of target (4)" {  } { { "matmul.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/matmul.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770267917245 "|minilab1b|mult_mem_top:iTOP|matmul:iMATMUL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 matmul.sv(49) " "Verilog HDL assignment warning at matmul.sv(49): truncated value with size 32 to match size of target (4)" {  } { { "matmul.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/matmul.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770267917245 "|minilab1b|mult_mem_top:iTOP|matmul:iMATMUL"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1770267917245 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1770267917245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO mult_mem_top:iTOP\|matmul:iMATMUL\|FIFO:ia_vectors\[0\] " "Elaborating entity \"FIFO\" for hierarchy \"mult_mem_top:iTOP\|matmul:iMATMUL\|FIFO:ia_vectors\[0\]\"" {  } { { "matmul.sv" "ia_vectors\[0\]" { Text "C:/Users/avery/ece554/minilabs/minilab1b/matmul.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770267917245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.sv(57) " "Verilog HDL assignment warning at fifo.sv(57): truncated value with size 32 to match size of target (3)" {  } { { "fifo.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/fifo.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770267917246 "|minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.sv(65) " "Verilog HDL assignment warning at fifo.sv(65): truncated value with size 32 to match size of target (3)" {  } { { "fifo.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/fifo.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770267917246 "|minilab1b|mult_mem_top:iTOP|matmul:iMATMUL|FIFO:ia_vectors[0]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC mult_mem_top:iTOP\|matmul:iMATMUL\|MAC:MAC_STAMP\[0\].imac " "Elaborating entity \"MAC\" for hierarchy \"mult_mem_top:iTOP\|matmul:iMATMUL\|MAC:MAC_STAMP\[0\].imac\"" {  } { { "matmul.sv" "MAC_STAMP\[0\].imac" { Text "C:/Users/avery/ece554/minilabs/minilab1b/matmul.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770267917250 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1770267918295 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1770267918966 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1770267919312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.map.smsg " "Generated suppressed messages file C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770267919387 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1770267919535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770267919535 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "minilab1b.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770267919712 "|minilab1b|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "minilab1b.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770267919712 "|minilab1b|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "minilab1b.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770267919712 "|minilab1b|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "minilab1b.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770267919712 "|minilab1b|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "minilab1b.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770267919712 "|minilab1b|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "minilab1b.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770267919712 "|minilab1b|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "minilab1b.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770267919712 "|minilab1b|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "minilab1b.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770267919712 "|minilab1b|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "minilab1b.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770267919712 "|minilab1b|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "minilab1b.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770267919712 "|minilab1b|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "minilab1b.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770267919712 "|minilab1b|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "minilab1b.sv" "" { Text "C:/Users/avery/ece554/minilabs/minilab1b/minilab1b.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770267919712 "|minilab1b|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1770267919712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2320 " "Implemented 2320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1770267919716 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1770267919716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2178 " "Implemented 2178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1770267919716 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1770267919716 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1770267919716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1770267919716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770267919731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  4 23:05:19 2026 " "Processing ended: Wed Feb  4 23:05:19 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770267919731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770267919731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770267919731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770267919731 ""}
