#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x57e8c309a3d0 .scope module, "vgs_controller_tb" "vgs_controller_tb" 2 3;
 .timescale -9 -12;
P_0x57e8c3080910 .param/real "CLK_PERIOD" 0 2 13, Cr<m53547ae147ae1400gfc8>; value=83.3300
P_0x57e8c3080950 .param/l "TEST_DELAY" 0 2 16, +C4<00000000000000000000000000010100>;
v0x57e8c30c8810_0 .net "FlybackVGS", 0 0, v0x57e8c30c7eb0_0;  1 drivers
v0x57e8c30c8900_0 .var "InVGS", 0 0;
v0x57e8c30c89d0_0 .net "OutVGS", 0 0, v0x57e8c30c8050_0;  1 drivers
v0x57e8c30c8ad0_0 .var "clk", 0 0;
v0x57e8c30c8ba0_0 .var "last_change_time", 63 0;
v0x57e8c30c8c90_0 .var "rst_n", 0 0;
E_0x57e8c3095150 .event edge, v0x57e8c30c7eb0_0, v0x57e8c30c8050_0;
S_0x57e8c30a8230 .scope task, "glitch" "glitch" 2 44, 2 44 0, S_0x57e8c309a3d0;
 .timescale -9 -12;
v0x57e8c309a690_0 .var/i "low_cycles", 31 0;
TD_vgs_controller_tb.glitch ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %load/vec4 v0x57e8c309a690_0;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %end;
S_0x57e8c30c7bc0 .scope module, "uut" "vgs_controller" 2 19, 3 1 0, S_0x57e8c309a3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "InVGS";
    .port_info 3 /OUTPUT 1 "OutVGS";
    .port_info 4 /OUTPUT 1 "FlybackVGS";
v0x57e8c30c7eb0_0 .var "FlybackVGS", 0 0;
v0x57e8c30c7f90_0 .net "InVGS", 0 0, v0x57e8c30c8900_0;  1 drivers
v0x57e8c30c8050_0 .var "OutVGS", 0 0;
v0x57e8c30c8120_0 .net "clk", 0 0, v0x57e8c30c8ad0_0;  1 drivers
v0x57e8c30c81e0_0 .var "falling_edge_detected", 0 0;
v0x57e8c30c82f0_0 .var "rising_edge_detected", 0 0;
v0x57e8c30c83b0_0 .net "rst_n", 0 0, v0x57e8c30c8c90_0;  1 drivers
E_0x57e8c3094f60 .event negedge, v0x57e8c30c83b0_0, v0x57e8c30c8120_0;
E_0x57e8c305c480/0 .event negedge, v0x57e8c30c83b0_0;
E_0x57e8c305c480/1 .event posedge, v0x57e8c30c8120_0;
E_0x57e8c305c480 .event/or E_0x57e8c305c480/0, E_0x57e8c305c480/1;
S_0x57e8c30c8510 .scope task, "wait_cycles" "wait_cycles" 2 36, 2 36 0, S_0x57e8c309a3d0;
 .timescale -9 -12;
v0x57e8c30c8710_0 .var/i "cycles", 31 0;
E_0x57e8c307f9b0 .event posedge, v0x57e8c30c8120_0;
TD_vgs_controller_tb.wait_cycles ;
    %load/vec4 v0x57e8c30c8710_0;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x57e8c307f9b0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x57e8c30c7bc0;
T_2 ;
    %wait E_0x57e8c305c480;
    %load/vec4 v0x57e8c30c83b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e8c30c7eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e8c30c82f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e8c30c81e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x57e8c30c7f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x57e8c30c82f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e8c30c7eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e8c30c82f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e8c30c81e0_0, 0;
T_2.4 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e8c30c82f0_0, 0;
    %load/vec4 v0x57e8c30c8050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e8c30c7eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e8c30c81e0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x57e8c30c7eb0_0;
    %nor/r;
    %load/vec4 v0x57e8c30c81e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e8c30c7eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e8c30c81e0_0, 0;
T_2.8 ;
T_2.7 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x57e8c30c7bc0;
T_3 ;
    %wait E_0x57e8c3094f60;
    %load/vec4 v0x57e8c30c83b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e8c30c8050_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x57e8c30c7f90_0;
    %load/vec4 v0x57e8c30c82f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57e8c30c8050_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x57e8c30c81e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57e8c30c8050_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x57e8c309a3d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e8c30c8ad0_0, 0, 1;
    %delay 41665, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e8c30c8ad0_0, 0, 1;
    %delay 41665, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x57e8c309a3d0;
T_5 ;
    %vpi_call 2 56 "$dumpfile", "vgs_controller_tb.vcd" {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x57e8c309a3d0 {0 0 0};
    %vpi_call 2 60 "$display", "\012=== VGS Controller Comprehensive Test Cases ===\012" {0 0 0};
    %vpi_call 2 61 "$display", "Test 1: Basic reset and initialization" {0 0 0};
    %vpi_call 2 62 "$display", "Test 2: Normal operation with various pulse widths" {0 0 0};
    %vpi_call 2 63 "$display", "Test 3: Short pulses (edge cases)" {0 0 0};
    %vpi_call 2 64 "$display", "Test 4: EMI immunity testing" {0 0 0};
    %vpi_call 2 65 "$display", "Test 5: Rapid switching test" {0 0 0};
    %vpi_call 2 66 "$display", "\012============================================\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e8c30c8c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %vpi_call 2 73 "$display", "Starting Test 1: Reset and Initialization" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e8c30c8c90_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %vpi_call 2 79 "$display", "Starting Test 2: Normal Operation Tests" {0 0 0};
    %vpi_call 2 82 "$display", "Test 2a: Medium pulse (10 cycles)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %vpi_call 2 89 "$display", "Test 2b: Long pulse (20 cycles)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %vpi_call 2 96 "$display", "Starting Test 3: Short Pulse Tests" {0 0 0};
    %vpi_call 2 99 "$display", "Test 3a: 1-cycle pulse" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %vpi_call 2 106 "$display", "Test 3b: 2-cycle pulse" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %vpi_call 2 113 "$display", "Test 3c: 3-cycle pulse" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %vpi_call 2 120 "$display", "Starting Test 4: EMI Immunity Tests" {0 0 0};
    %vpi_call 2 123 "$display", "Test 4a: Single-cycle glitch" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x57e8c309a690_0, 0, 32;
    %fork TD_vgs_controller_tb.glitch, S_0x57e8c30a8230;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %vpi_call 2 132 "$display", "Test 4b: Two-cycle glitch" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x57e8c309a690_0, 0, 32;
    %fork TD_vgs_controller_tb.glitch, S_0x57e8c30a8230;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %vpi_call 2 141 "$display", "Test 4c: Multiple glitches" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x57e8c309a690_0, 0, 32;
    %fork TD_vgs_controller_tb.glitch, S_0x57e8c30a8230;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x57e8c309a690_0, 0, 32;
    %fork TD_vgs_controller_tb.glitch, S_0x57e8c30a8230;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %vpi_call 2 152 "$display", "Starting Test 5: Rapid Switching Test" {0 0 0};
    %pushi/vec4 5, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57e8c30c8900_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x57e8c30c8710_0, 0, 32;
    %fork TD_vgs_controller_tb.wait_cycles, S_0x57e8c30c8510;
    %join;
    %vpi_call 2 162 "$display", "\012Simulation complete!" {0 0 0};
    %vpi_call 2 163 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x57e8c309a3d0;
T_6 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x57e8c30c8ba0_0, 0, 64;
T_6.0 ;
    %wait E_0x57e8c3095150;
    %vpi_func 2 171 "$time" 64 {0 0 0};
    %load/vec4 v0x57e8c30c8ba0_0;
    %cmp/ne;
    %jmp/0xz  T_6.1, 4;
    %vpi_call 2 172 "$display", "Time=%0t: OutVGS=%b FlybackVGS=%b InVGS=%b", $time, v0x57e8c30c89d0_0, v0x57e8c30c8810_0, v0x57e8c30c8900_0 {0 0 0};
    %vpi_func 2 174 "$time" 64 {0 0 0};
    %store/vec4 v0x57e8c30c8ba0_0, 0, 64;
T_6.1 ;
    %jmp T_6.0;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "vgs_controller_tb.v";
    "vgs_controller.v";
