DSCH 3.5
VERSION 5/19/2022 12:50:05 PM
BB(-35,5,215,138)
SYM  #button
BB(-34,106,-25,114)
TITLE -30 110  #Clear
MODEL 59
PROP                                                                                                                                    
REC(-33,107,6,6,r)
VIS 1
PIN(-25,110,0.000,0.000)Clear
LIG(-26,110,-25,110)
LIG(-34,114,-34,106)
LIG(-26,114,-34,114)
LIG(-26,106,-26,114)
LIG(-34,106,-26,106)
LIG(-33,113,-33,107)
LIG(-27,113,-33,113)
LIG(-27,107,-27,113)
LIG(-33,107,-27,107)
FSYM
SYM  #inv
BB(-10,100,25,120)
TITLE 5 110  #~
MODEL 101
PROP                                                                                                                                    
REC(-10,-15,0,0, )
VIS 0
PIN(-10,110,0.000,0.000)in
PIN(25,110,0.005,0.008)out
LIG(-10,110,0,110)
LIG(0,100,0,120)
LIG(0,100,15,110)
LIG(0,120,15,110)
LIG(17,110,17,110)
LIG(19,110,25,110)
VLG not not1(out,in);
FSYM
SYM  #dreg
BB(45,90,75,115)
TITLE 57 98  #dreg1
MODEL 860
PROP                                                                                                                                    
REC(20,80,0,0,r)
VIS 5
PIN(45,95,0.000,0.000)D
PIN(45,105,0.000,0.000)RST
PIN(60,115,0.000,0.000)H
PIN(75,105,0.020,0.004)Q
PIN(75,95,0.020,0.002)nQ
LIG(45,105,50,105)
LIG(45,95,50,95)
LIG(60,115,60,114)
LIG(60,112,60,112)
LIG(70,105,75,105)
LIG(70,95,75,95)
LIG(70,110,50,110)
LIG(70,90,70,110)
LIG(50,90,70,90)
LIG(50,110,50,90)
LIG(59,110,60,108)
LIG(60,108,61,110)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #dreg
BB(90,90,120,115)
TITLE 102 98  #dreg2
MODEL 860
PROP                                                                                                                                    
REC(65,80,0,0,r)
VIS 5
PIN(90,95,0.000,0.000)D
PIN(90,105,0.000,0.000)RST
PIN(105,115,0.000,0.000)H
PIN(120,105,0.020,0.006)Q
PIN(120,95,0.020,0.000)nQ
LIG(90,105,95,105)
LIG(90,95,95,95)
LIG(105,115,105,114)
LIG(105,112,105,112)
LIG(115,105,120,105)
LIG(115,95,120,95)
LIG(115,110,95,110)
LIG(115,90,115,110)
LIG(95,90,115,90)
LIG(95,110,95,90)
LIG(104,110,105,108)
LIG(105,108,106,110)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #dreg
BB(135,90,165,115)
TITLE 147 98  #dreg3
MODEL 860
PROP                                                                                                                                    
REC(110,80,0,0,r)
VIS 5
PIN(135,95,0.000,0.000)D
PIN(135,105,0.000,0.000)RST
PIN(150,115,0.000,0.000)H
PIN(165,105,0.020,0.006)Q
PIN(165,95,0.020,0.000)nQ
LIG(135,105,140,105)
LIG(135,95,140,95)
LIG(150,115,150,114)
LIG(150,112,150,112)
LIG(160,105,165,105)
LIG(160,95,165,95)
LIG(160,110,140,110)
LIG(160,90,160,110)
LIG(140,90,160,90)
LIG(140,110,140,90)
LIG(149,110,150,108)
LIG(150,108,151,110)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #dreg
BB(180,90,210,115)
TITLE 192 98  #dreg4
MODEL 860
PROP                                                                                                                                    
REC(155,80,0,0,r)
VIS 5
PIN(180,95,0.000,0.000)D
PIN(180,105,0.000,0.000)RST
PIN(195,115,0.000,0.000)H
PIN(210,105,0.020,0.004)Q
PIN(210,95,0.020,0.002)nQ
LIG(180,105,185,105)
LIG(180,95,185,95)
LIG(195,115,195,114)
LIG(195,112,195,112)
LIG(205,105,210,105)
LIG(205,95,210,95)
LIG(205,110,185,110)
LIG(205,90,205,110)
LIG(185,90,205,90)
LIG(185,110,185,90)
LIG(194,110,195,108)
LIG(195,108,196,110)
VLG module dreg(D,RST,H,Q,nQ);
VLG input D,RST,H;
VLG output Q,nQ;
VLG endmodule
FSYM
SYM  #clock
BB(-35,132,-20,138)
TITLE -30 135  #clock1
MODEL 69
PROP   10 10 0                                                                                                                               
REC(-33,133,6,4,r)
VIS 1
PIN(-20,135,0.250,0.008)Phase_Count
LIG(-25,135,-20,135)
LIG(-30,133,-32,133)
LIG(-26,133,-28,133)
LIG(-25,132,-25,138)
LIG(-35,138,-35,132)
LIG(-30,137,-30,133)
LIG(-28,133,-28,137)
LIG(-28,137,-30,137)
LIG(-32,137,-34,137)
LIG(-32,133,-32,137)
LIG(-25,138,-35,138)
LIG(-25,132,-35,132)
FSYM
SYM  #light
BB(173,5,179,19)
TITLE 175 19  #Phase3
MODEL 49
PROP                                                                                                                                    
REC(174,6,4,4,r)
VIS 1
PIN(175,20,0.000,0.000)Phase3
LIG(178,11,178,6)
LIG(178,6,177,5)
LIG(174,6,174,11)
LIG(177,16,177,13)
LIG(176,16,179,16)
LIG(176,18,178,16)
LIG(177,18,179,16)
LIG(173,13,179,13)
LIG(175,13,175,20)
LIG(173,11,173,13)
LIG(179,11,173,11)
LIG(179,13,179,11)
LIG(175,5,174,6)
LIG(177,5,175,5)
FSYM
SYM  #xor2
BB(35,20,55,55)
TITLE 45 38  #^
MODEL 602
PROP                                                                                                                                    
REC(10,80,0,0, )
VIS 0
PIN(40,55,0.000,0.000)a
PIN(50,55,0.000,0.000)b
PIN(45,20,0.015,0.002)out
LIG(52,47,55,51)
LIG(52,43,55,47)
LIG(45,27,45,20)
LIG(47,28,51,31)
LIG(45,27,47,28)
LIG(43,28,45,27)
LIG(39,31,43,28)
LIG(36,36,39,31)
LIG(51,31,54,36)
LIG(54,36,55,47)
LIG(35,47,36,36)
LIG(48,41,52,43)
LIG(35,47,38,43)
LIG(38,43,42,41)
LIG(42,41,45,40)
LIG(45,40,48,41)
LIG(35,51,38,47)
LIG(38,47,42,45)
LIG(42,45,45,44)
LIG(45,44,48,45)
LIG(48,45,52,47)
LIG(40,55,40,46)
LIG(50,55,50,46)
VLG xor xor2(out,a,b);
FSYM
SYM  #xor2
BB(75,20,95,55)
TITLE 85 38  #^
MODEL 602
PROP                                                                                                                                    
REC(50,80,0,0, )
VIS 0
PIN(80,55,0.000,0.000)a
PIN(90,55,0.000,0.000)b
PIN(85,20,0.015,0.002)out
LIG(92,47,95,51)
LIG(92,43,95,47)
LIG(85,27,85,20)
LIG(87,28,91,31)
LIG(85,27,87,28)
LIG(83,28,85,27)
LIG(79,31,83,28)
LIG(76,36,79,31)
LIG(91,31,94,36)
LIG(94,36,95,47)
LIG(75,47,76,36)
LIG(88,41,92,43)
LIG(75,47,78,43)
LIG(78,43,82,41)
LIG(82,41,85,40)
LIG(85,40,88,41)
LIG(75,51,78,47)
LIG(78,47,82,45)
LIG(82,45,85,44)
LIG(85,44,88,45)
LIG(88,45,92,47)
LIG(80,55,80,46)
LIG(90,55,90,46)
VLG xor xor2(out,a,b);
FSYM
SYM  #xor2
BB(120,20,140,55)
TITLE 130 38  #^
MODEL 602
PROP                                                                                                                                    
REC(95,80,0,0, )
VIS 0
PIN(125,55,0.000,0.000)a
PIN(135,55,0.000,0.000)b
PIN(130,20,0.015,0.002)out
LIG(137,47,140,51)
LIG(137,43,140,47)
LIG(130,27,130,20)
LIG(132,28,136,31)
LIG(130,27,132,28)
LIG(128,28,130,27)
LIG(124,31,128,28)
LIG(121,36,124,31)
LIG(136,31,139,36)
LIG(139,36,140,47)
LIG(120,47,121,36)
LIG(133,41,137,43)
LIG(120,47,123,43)
LIG(123,43,127,41)
LIG(127,41,130,40)
LIG(130,40,133,41)
LIG(120,51,123,47)
LIG(123,47,127,45)
LIG(127,45,130,44)
LIG(130,44,133,45)
LIG(133,45,137,47)
LIG(125,55,125,46)
LIG(135,55,135,46)
VLG xor xor2(out,a,b);
FSYM
SYM  #xor2
BB(165,20,185,55)
TITLE 175 38  #^
MODEL 602
PROP   
REC(140,80,0,0, )                                                                                                                               
REC(0,0,0,0, )
VIS 0
PIN(170,55,0.000,0.000)a
PIN(180,55,0.000,0.000)b
PIN(175,20,0.015,0.002)out
LIG(182,47,185,51)
LIG(182,43,185,47)
LIG(175,27,175,20)
LIG(177,28,181,31)
LIG(175,27,177,28)
LIG(173,28,175,27)
LIG(169,31,173,28)
LIG(166,36,169,31)
LIG(181,31,184,36)
LIG(184,36,185,47)
LIG(165,47,166,36)
LIG(178,41,182,43)
LIG(165,47,168,43)
LIG(168,43,172,41)
LIG(172,41,175,40)
LIG(175,40,178,41)
LIG(165,51,168,47)
LIG(168,47,172,45)
LIG(172,45,175,44)
LIG(175,44,178,45)
LIG(178,45,182,47)
LIG(170,55,170,46)
LIG(180,55,180,46)
VLG xor xor2(out,a,b);
FSYM
SYM  #light
BB(43,5,49,19)
TITLE 45 19  #Phase0
MODEL 49
PROP                                                                                                                                    
REC(44,6,4,4,r)
VIS 1
PIN(45,20,0.000,0.000)Phase0
LIG(48,11,48,6)
LIG(48,6,47,5)
LIG(44,6,44,11)
LIG(47,16,47,13)
LIG(46,16,49,16)
LIG(46,18,48,16)
LIG(47,18,49,16)
LIG(43,13,49,13)
LIG(45,13,45,20)
LIG(43,11,43,13)
LIG(49,11,43,11)
LIG(49,13,49,11)
LIG(45,5,44,6)
LIG(47,5,45,5)
FSYM
SYM  #light
BB(83,5,89,19)
TITLE 85 19  #Phase1
MODEL 49
PROP                                                                                                                                    
REC(84,6,4,4,r)
VIS 1
PIN(85,20,0.000,0.000)Phase1
LIG(88,11,88,6)
LIG(88,6,87,5)
LIG(84,6,84,11)
LIG(87,16,87,13)
LIG(86,16,89,16)
LIG(86,18,88,16)
LIG(87,18,89,16)
LIG(83,13,89,13)
LIG(85,13,85,20)
LIG(83,11,83,13)
LIG(89,11,83,11)
LIG(89,13,89,11)
LIG(85,5,84,6)
LIG(87,5,85,5)
FSYM
SYM  #light
BB(128,5,134,19)
TITLE 130 19  #Phase2
MODEL 49
PROP                                                                                                                                    
REC(129,6,4,4,r)
VIS 1
PIN(130,20,0.000,0.000)Phase2
LIG(133,11,133,6)
LIG(133,6,132,5)
LIG(129,6,129,11)
LIG(132,16,132,13)
LIG(131,16,134,16)
LIG(131,18,133,16)
LIG(132,18,134,16)
LIG(128,13,134,13)
LIG(130,13,130,20)
LIG(128,11,128,13)
LIG(134,11,128,11)
LIG(134,13,134,11)
LIG(130,5,129,6)
LIG(132,5,130,5)
FSYM
CNC(90 120)
CNC(45 110)
CNC(135 120)
CNC(150 135)
CNC(105 135)
CNC(60 135)
CNC(125 70)
CNC(170 70)
CNC(215 75)
CNC(80 95)
CNC(125 95)
CNC(170 95)
LIG(210,80,210,95)
LIG(90,120,135,120)
LIG(135,120,180,120)
LIG(45,110,45,120)
LIG(90,105,90,120)
LIG(180,120,180,105)
LIG(45,110,25,110)
LIG(135,105,135,120)
LIG(45,120,90,120)
LIG(-25,110,-10,110)
LIG(45,105,45,110)
LIG(-20,135,60,135)
LIG(195,135,195,115)
LIG(150,115,150,135)
LIG(150,135,195,135)
LIG(105,115,105,135)
LIG(105,135,150,135)
LIG(60,115,60,135)
LIG(60,135,105,135)
LIG(75,95,75,85)
LIG(50,85,75,85)
LIG(45,80,210,80)
LIG(50,85,50,55)
LIG(40,55,40,75)
LIG(40,75,215,75)
LIG(45,95,45,80)
LIG(170,105,170,95)
LIG(210,105,215,105)
LIG(215,105,215,75)
LIG(75,105,80,105)
LIG(80,105,80,95)
LIG(120,105,125,105)
LIG(125,105,125,95)
LIG(165,105,170,105)
LIG(90,55,90,70)
LIG(90,70,125,70)
LIG(125,70,125,55)
LIG(135,55,135,70)
LIG(135,70,170,70)
LIG(170,70,170,55)
LIG(180,55,180,70)
LIG(180,70,215,70)
LIG(215,70,215,75)
LIG(90,95,80,95)
LIG(80,95,80,55)
LIG(135,95,125,95)
LIG(125,95,125,70)
LIG(180,95,170,95)
LIG(170,95,170,70)
FFIG C:\Users\andreea.olescu\Desktop\vlsi\proiect-bun\final\RingCounter4.sch
