Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Thu Sep 19 14:16:08 2019
| Host         : Ubu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/pwm_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.947      -51.138                     96                 4946        0.052        0.000                      0                 4946        2.000        0.000                       0                  2047  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk_fpga_0                           {0.000 10.000}       20.000          50.000          
sys_clock                            {0.000 4.000}        8.000           125.000         
  clk_out1_ControllerBD_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_ControllerBD_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                11.918        0.000                      0                 3204        0.052        0.000                      0                 3204        9.020        0.000                       0                  1445  
sys_clock                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_ControllerBD_clk_wiz_0_0       -0.947      -51.138                     96                 1736        0.227        0.000                      0                 1736        4.500        0.000                       0                   598  
  clkfbout_ControllerBD_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_ControllerBD_clk_wiz_0_0  clk_fpga_0                               4.423        0.000                      0                   24        0.054        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_out1_ControllerBD_clk_wiz_0_0  clk_out1_ControllerBD_clk_wiz_0_0        7.480        0.000                      0                    6        0.623        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.918ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.815ns  (logic 1.126ns (16.522%)  route 5.689ns (83.478%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 22.781 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.671     2.979    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X8Y50          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.518     3.497 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=82, routed)          3.180     6.677    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1_0[0]
    SLICE_X12Y53         LUT4 (Prop_lut4_I1_O)        0.153     6.830 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.952     7.782    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_4_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I3_O)        0.331     8.113 f  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.607     8.720    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X11Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.844 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.950     9.794    Controller/ControllerBD_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.589    22.781    Controller/ControllerBD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.116    22.897    
                         clock uncertainty           -0.302    22.595    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    21.712    Controller/ControllerBD_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         21.712    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                 11.918    

Slack (MET) :             12.182ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 1.250ns (16.516%)  route 6.318ns (83.484%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.671     2.979    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X8Y50          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.518     3.497 f  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=82, routed)          3.180     6.677    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1_0[0]
    SLICE_X12Y53         LUT4 (Prop_lut4_I1_O)        0.153     6.830 f  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.952     7.782    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_4_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I3_O)        0.331     8.113 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.686     8.799    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]_1
    SLICE_X12Y53         LUT5 (Prop_lut5_I2_O)        0.124     8.923 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_2/O
                         net (fo=3, routed)           1.500    10.423    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_1
    SLICE_X8Y51          LUT5 (Prop_lut5_I4_O)        0.124    10.547 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000    10.547    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X8Y51          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.498    22.690    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X8Y51          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.264    22.954    
                         clock uncertainty           -0.302    22.652    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.077    22.729    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         22.729    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                 12.182    

Slack (MET) :             12.386ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.380ns (19.097%)  route 5.846ns (80.903%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.671     2.979    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X8Y50          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.518     3.497 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=82, routed)          3.237     6.734    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I1_O)        0.124     6.858 f  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.893     7.752    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I1_O)        0.124     7.876 f  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.423     8.299    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X10Y52         LUT5 (Prop_lut5_I4_O)        0.124     8.423 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.973     9.396    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X10Y49         LUT4 (Prop_lut4_I1_O)        0.150     9.546 r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.319     9.865    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.340    10.205 r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    10.205    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.508    22.701    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X10Y48         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.116    22.816    
                         clock uncertainty           -0.302    22.514    
    SLICE_X10Y48         FDRE (Setup_fdre_C_D)        0.077    22.591    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         22.591    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                 12.386    

Slack (MET) :             12.393ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 1.380ns (19.105%)  route 5.843ns (80.895%))
  Logic Levels:           5  (LUT4=3 LUT5=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.671     2.979    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X8Y50          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.518     3.497 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=82, routed)          3.237     6.734    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I1_O)        0.124     6.858 f  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.893     7.752    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_0
    SLICE_X11Y54         LUT4 (Prop_lut4_I1_O)        0.124     7.876 f  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.423     8.299    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X10Y52         LUT5 (Prop_lut5_I4_O)        0.124     8.423 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.973     9.396    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X10Y49         LUT4 (Prop_lut4_I1_O)        0.150     9.546 r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.316     9.862    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X10Y48         LUT4 (Prop_lut4_I2_O)        0.340    10.202 r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    10.202    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.508    22.701    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X10Y48         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.116    22.816    
                         clock uncertainty           -0.302    22.514    
    SLICE_X10Y48         FDRE (Setup_fdre_C_D)        0.081    22.595    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         22.595    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                 12.393    

Slack (MET) :             12.466ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.860ns  (logic 1.120ns (16.328%)  route 5.740ns (83.672%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.671     2.979    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y50          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     3.497 f  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=45, routed)          1.891     5.388    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X10Y52         LUT4 (Prop_lut4_I1_O)        0.150     5.538 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]_INST_0/O
                         net (fo=7, routed)           0.849     6.386    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/pwm_writer_axi_awvalid
    SLICE_X10Y51         LUT4 (Prop_lut4_I0_O)        0.328     6.714 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          2.196     8.910    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg_wren__2
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.034 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.805     9.839    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/p_1_in[7]
    SLICE_X26Y50         FDRE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.490    22.682    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/pwm_writer_axi_aclk
    SLICE_X26Y50         FDRE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg0_reg[3]/C
                         clock pessimism              0.130    22.812    
                         clock uncertainty           -0.302    22.510    
    SLICE_X26Y50         FDRE (Setup_fdre_C_CE)      -0.205    22.305    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         22.305    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                 12.466    

Slack (MET) :             12.493ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 1.120ns (16.409%)  route 5.705ns (83.591%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.671     2.979    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y50          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     3.497 f  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=45, routed)          1.891     5.388    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X10Y52         LUT4 (Prop_lut4_I1_O)        0.150     5.538 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]_INST_0/O
                         net (fo=7, routed)           0.849     6.386    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/pwm_writer_axi_awvalid
    SLICE_X10Y51         LUT4 (Prop_lut4_I0_O)        0.328     6.714 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          2.188     8.903    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg_wren__2
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.027 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.778     9.804    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X25Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.496    22.688    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/pwm_writer_axi_aclk
    SLICE_X25Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism              0.116    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X25Y48         FDRE (Setup_fdre_C_CE)      -0.205    22.297    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         22.297    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                 12.493    

Slack (MET) :             12.493ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 1.120ns (16.409%)  route 5.705ns (83.591%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.671     2.979    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y50          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     3.497 f  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=45, routed)          1.891     5.388    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X10Y52         LUT4 (Prop_lut4_I1_O)        0.150     5.538 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]_INST_0/O
                         net (fo=7, routed)           0.849     6.386    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/pwm_writer_axi_awvalid
    SLICE_X10Y51         LUT4 (Prop_lut4_I0_O)        0.328     6.714 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          2.188     8.903    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg_wren__2
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.027 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.778     9.804    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X25Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.496    22.688    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/pwm_writer_axi_aclk
    SLICE_X25Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1_reg[2]/C
                         clock pessimism              0.116    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X25Y48         FDRE (Setup_fdre_C_CE)      -0.205    22.297    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         22.297    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                 12.493    

Slack (MET) :             12.493ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 1.120ns (16.409%)  route 5.705ns (83.591%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.671     2.979    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y50          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     3.497 f  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=45, routed)          1.891     5.388    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X10Y52         LUT4 (Prop_lut4_I1_O)        0.150     5.538 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]_INST_0/O
                         net (fo=7, routed)           0.849     6.386    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/pwm_writer_axi_awvalid
    SLICE_X10Y51         LUT4 (Prop_lut4_I0_O)        0.328     6.714 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          2.188     8.903    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg_wren__2
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.027 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.778     9.804    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X25Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.496    22.688    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/pwm_writer_axi_aclk
    SLICE_X25Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1_reg[4]/C
                         clock pessimism              0.116    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X25Y48         FDRE (Setup_fdre_C_CE)      -0.205    22.297    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         22.297    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                 12.493    

Slack (MET) :             12.493ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 1.120ns (16.409%)  route 5.705ns (83.591%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.671     2.979    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y50          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     3.497 f  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=45, routed)          1.891     5.388    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X10Y52         LUT4 (Prop_lut4_I1_O)        0.150     5.538 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]_INST_0/O
                         net (fo=7, routed)           0.849     6.386    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/pwm_writer_axi_awvalid
    SLICE_X10Y51         LUT4 (Prop_lut4_I0_O)        0.328     6.714 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          2.188     8.903    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg_wren__2
    SLICE_X26Y47         LUT4 (Prop_lut4_I0_O)        0.124     9.027 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.778     9.804    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X25Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.496    22.688    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/pwm_writer_axi_aclk
    SLICE_X25Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1_reg[6]/C
                         clock pessimism              0.116    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X25Y48         FDRE (Setup_fdre_C_CE)      -0.205    22.297    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         22.297    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                 12.493    

Slack (MET) :             12.602ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 1.091ns (15.698%)  route 5.859ns (84.302%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.671     2.979    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X8Y50          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.518     3.497 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=82, routed)          2.533     6.030    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[0]
    SLICE_X14Y52         LUT3 (Prop_lut3_I1_O)        0.117     6.147 f  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_3/O
                         net (fo=17, routed)          2.131     8.278    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[1]
    SLICE_X22Y49         LUT6 (Prop_lut6_I2_O)        0.332     8.610 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1/O
                         net (fo=2, routed)           1.195     9.805    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1_n_0
    SLICE_X22Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.929 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000     9.929    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X22Y48         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.496    22.688    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X22Y48         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.116    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X22Y48         FDRE (Setup_fdre_C_D)        0.029    22.531    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         22.531    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                 12.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.175%)  route 0.226ns (54.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.586     0.927    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.226     1.293    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X3Y50          LUT4 (Prop_lut4_I3_O)        0.045     1.338 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.338    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X3Y50          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.853     1.223    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y50          FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.092     1.286    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.749%)  route 0.251ns (66.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.561     0.902    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X22Y49         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.251     1.281    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X16Y46         SRLC32E                                      r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.831     1.201    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y46         SRLC32E                                      r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.034     1.167    
    SLICE_X16Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     1.222    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.224%)  route 0.122ns (48.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.558     0.899    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y55         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=5, routed)           0.122     1.148    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start2
    SLICE_X22Y55         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.827     1.197    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X22Y55         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y55         FDRE (Hold_fdre_C_CE)       -0.093     1.070    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.224%)  route 0.122ns (48.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.558     0.899    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y55         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=5, routed)           0.122     1.148    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start2
    SLICE_X22Y55         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.827     1.197    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X22Y55         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y55         FDRE (Hold_fdre_C_CE)       -0.093     1.070    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.224%)  route 0.122ns (48.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.558     0.899    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y55         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=5, routed)           0.122     1.148    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start2
    SLICE_X22Y55         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.827     1.197    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X22Y55         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y55         FDRE (Hold_fdre_C_CE)       -0.093     1.070    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.224%)  route 0.122ns (48.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.558     0.899    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y55         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=5, routed)           0.122     1.148    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start2
    SLICE_X22Y55         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.827     1.197    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X22Y55         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y55         FDRE (Hold_fdre_C_CE)       -0.093     1.070    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.767%)  route 0.160ns (53.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.560     0.901    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X21Y45         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.160     1.202    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X16Y44         SRLC32E                                      r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.831     1.201    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y44         SRLC32E                                      r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.262     0.939    
    SLICE_X16Y44         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.333%)  route 0.287ns (60.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.562     0.903    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/pwm_writer_axi_aclk
    SLICE_X26Y50         FDRE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=3, routed)           0.287     1.330    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/slv_reg0[3]
    SLICE_X24Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.375 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.375    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/reg_data_out[3]
    SLICE_X24Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.829     1.199    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/pwm_writer_axi_aclk
    SLICE_X24Y48         FDRE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X24Y48         FDRE (Hold_fdre_C_D)         0.121     1.291    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.563     0.904    Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X18Y45         FDRE                                         r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  Controller/ControllerBD_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.105     1.136    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X16Y45         SRLC32E                                      r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.831     1.201    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y45         SRLC32E                                      r  Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.281     0.920    
    SLICE_X16Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.049    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.639%)  route 0.175ns (55.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.558     0.899    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y54         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/Q
                         net (fo=12, routed)          0.175     1.214    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X22Y54         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        0.827     1.197    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y54         FDRE (Hold_fdre_C_CE)       -0.039     1.124    Controller/ControllerBD_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X13Y52   Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X14Y51   Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X14Y51   Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X14Y52   Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y52   Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y52   Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X18Y47   Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_rdata_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X24Y48   Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_rdata_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X18Y47   Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/PWM_Writer_8CH_50HZ_v2_0_PWM_Writer_AXI_inst/axi_rdata_reg[20]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y47    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X4Y48    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y47    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y47    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y47    Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y45   Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y44   Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y44   Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y46   Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y44   Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y44   Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y45   Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y45   Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y45   Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y46   Controller/ControllerBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ControllerBD_clk_wiz_0_0
  To Clock:  clk_out1_ControllerBD_clk_wiz_0_0

Setup :           96  Failing Endpoints,  Worst Slack       -0.947ns,  Total Violation      -51.138ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.947ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 5.244ns (48.149%)  route 5.647ns (51.851%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 8.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.657    -0.701    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X28Y24         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.183 f  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[8]_replica/Q
                         net (fo=14, routed)          0.502     0.319    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[8]_repN
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.124     0.443 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[1]_i_54/O
                         net (fo=1, routed)           0.689     1.131    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[1]_i_54_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.638 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.009     1.647    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]_i_24_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.761    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]_i_21_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.095 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]_i_11/O[1]
                         net (fo=2, routed)           0.734     2.829    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]_i_11_n_6
    SLICE_X25Y26         LUT3 (Prop_lut3_I1_O)        0.328     3.157 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[5]_i_6/O
                         net (fo=2, routed)           0.645     3.803    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[5]_i_6_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I3_O)        0.332     4.135 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[5]_i_10/O
                         net (fo=1, routed)           0.000     4.135    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[5]_i_10_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.667 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.667    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]_i_2_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.001 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[9]_i_2/O[1]
                         net (fo=11, routed)          0.595     5.596    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_152
    SLICE_X23Y26         LUT3 (Prop_lut3_I2_O)        0.303     5.899 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o[11]_i_81/O
                         net (fo=1, routed)           0.499     6.398    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o[11]_i_81_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.905 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.009     6.914    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.248 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o_reg[11]_i_28/O[1]
                         net (fo=3, routed)           0.752     8.000    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[11]_i_6_0[1]
    SLICE_X21Y24         LUT4 (Prop_lut4_I1_O)        0.303     8.303 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[11]_i_26/O
                         net (fo=1, routed)           0.000     8.303    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[11]_i_26_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.853 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          1.213    10.066    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I1_O)        0.124    10.190 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[1]_i_1/O
                         net (fo=1, routed)           0.000    10.190    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[1]_i_1_n_0
    SLICE_X24Y25         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.481     8.650    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X24Y25         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]/C
                         clock pessimism              0.588     9.238    
                         clock uncertainty           -0.072     9.166    
    SLICE_X24Y25         FDRE (Setup_fdre_C_D)        0.077     9.243    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]
  -------------------------------------------------------------------
                         required time                          9.243    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                 -0.947    

Slack (VIOLATED) :        -0.914ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[5]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.824ns  (logic 4.774ns (44.105%)  route 6.050ns (55.895%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.708    -0.650    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X1Y26          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.194 f  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[5]_replica_1/Q
                         net (fo=3, routed)           0.605     0.410    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[5]_repN_1
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.124     0.534 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_61/O
                         net (fo=1, routed)           0.789     1.323    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_61_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.727 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.727    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_25_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.966 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_24/O[2]
                         net (fo=3, routed)           0.675     2.642    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_24_n_5
    SLICE_X7Y27          LUT3 (Prop_lut3_I1_O)        0.327     2.969 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_15/O
                         net (fo=2, routed)           0.666     3.635    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_15_n_0
    SLICE_X7Y27          LUT4 (Prop_lut4_I3_O)        0.326     3.961 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_19/O
                         net (fo=1, routed)           0.000     3.961    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_19_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.511 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.511    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_3_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.625    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.848 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[5]_i_2/O[0]
                         net (fo=12, routed)          1.182     6.030    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_97
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.299     6.329 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o[11]_i_85/O
                         net (fo=1, routed)           0.000     6.329    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o[11]_i_85_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.862 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.862    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.081 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_28/O[0]
                         net (fo=3, routed)           0.952     8.032    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6_0[0]
    SLICE_X6Y30          LUT4 (Prop_lut4_I1_O)        0.295     8.327 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[11]_i_27/O
                         net (fo=1, routed)           0.000     8.327    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[11]_i_27_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.840 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          1.182    10.022    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I1_O)        0.152    10.174 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[7]_i_1/O
                         net (fo=1, routed)           0.000    10.174    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[7]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.500     8.669    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X9Y31          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[7]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.072     9.185    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.075     9.260    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[7]
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                 -0.914    

Slack (VIOLATED) :        -0.860ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.663ns  (logic 5.047ns (47.334%)  route 5.616ns (52.666%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 8.665 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.665    -0.693    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X27Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.237 f  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[4]/Q
                         net (fo=24, routed)          0.655     0.418    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[4]
    SLICE_X27Y33         LUT3 (Prop_lut3_I0_O)        0.124     0.542 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_62/O
                         net (fo=1, routed)           0.718     1.260    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_62_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.767 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.767    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_25_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.881 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.881    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_24_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.215 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_21/O[1]
                         net (fo=2, routed)           0.773     2.989    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_21_n_6
    SLICE_X23Y33         LUT3 (Prop_lut3_I1_O)        0.328     3.317 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_7/O
                         net (fo=2, routed)           0.573     3.889    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_7_n_0
    SLICE_X23Y34         LUT4 (Prop_lut4_I3_O)        0.332     4.221 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_11/O
                         net (fo=1, routed)           0.000     4.221    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_11_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.753 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.753    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_2_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.087 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[5]_i_2/O[1]
                         net (fo=11, routed)          1.232     6.320    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_174
    SLICE_X20Y33         LUT6 (Prop_lut6_I2_O)        0.303     6.623 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o[11]_i_86/O
                         net (fo=1, routed)           0.000     6.623    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o[11]_i_86_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.136 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.136    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.355 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_28/O[0]
                         net (fo=3, routed)           0.792     8.147    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6_0[0]
    SLICE_X19Y34         LUT4 (Prop_lut4_I1_O)        0.295     8.442 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_27/O
                         net (fo=1, routed)           0.000     8.442    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_27_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.974 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          0.871     9.845    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I1_O)        0.124     9.969 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[4]_i_1/O
                         net (fo=1, routed)           0.000     9.969    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[4]_i_1_n_0
    SLICE_X17Y33         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.496     8.665    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X17Y33         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[4]/C
                         clock pessimism              0.487     9.152    
                         clock uncertainty           -0.072     9.081    
    SLICE_X17Y33         FDRE (Setup_fdre_C_D)        0.029     9.110    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[4]
  -------------------------------------------------------------------
                         required time                          9.110    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                 -0.860    

Slack (VIOLATED) :        -0.855ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.660ns  (logic 5.047ns (47.347%)  route 5.613ns (52.653%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 8.665 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.665    -0.693    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X27Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.237 f  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[4]/Q
                         net (fo=24, routed)          0.655     0.418    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[4]
    SLICE_X27Y33         LUT3 (Prop_lut3_I0_O)        0.124     0.542 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_62/O
                         net (fo=1, routed)           0.718     1.260    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_62_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.767 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.767    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_25_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.881 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.881    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_24_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.215 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_21/O[1]
                         net (fo=2, routed)           0.773     2.989    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_21_n_6
    SLICE_X23Y33         LUT3 (Prop_lut3_I1_O)        0.328     3.317 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_7/O
                         net (fo=2, routed)           0.573     3.889    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_7_n_0
    SLICE_X23Y34         LUT4 (Prop_lut4_I3_O)        0.332     4.221 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_11/O
                         net (fo=1, routed)           0.000     4.221    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_11_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.753 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.753    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_2_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.087 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[5]_i_2/O[1]
                         net (fo=11, routed)          1.232     6.320    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_174
    SLICE_X20Y33         LUT6 (Prop_lut6_I2_O)        0.303     6.623 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o[11]_i_86/O
                         net (fo=1, routed)           0.000     6.623    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o[11]_i_86_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.136 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.136    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.355 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_28/O[0]
                         net (fo=3, routed)           0.792     8.147    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6_0[0]
    SLICE_X19Y34         LUT4 (Prop_lut4_I1_O)        0.295     8.442 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_27/O
                         net (fo=1, routed)           0.000     8.442    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_27_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.974 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          0.868     9.842    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I1_O)        0.124     9.966 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[5]_i_1/O
                         net (fo=1, routed)           0.000     9.966    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[5]_i_1_n_0
    SLICE_X17Y33         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.496     8.665    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X17Y33         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[5]/C
                         clock pessimism              0.487     9.152    
                         clock uncertainty           -0.072     9.081    
    SLICE_X17Y33         FDRE (Setup_fdre_C_D)        0.031     9.112    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[5]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                 -0.855    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.610ns  (logic 5.047ns (47.570%)  route 5.563ns (52.430%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.665    -0.693    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X27Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.237 f  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[4]/Q
                         net (fo=24, routed)          0.655     0.418    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[4]
    SLICE_X27Y33         LUT3 (Prop_lut3_I0_O)        0.124     0.542 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_62/O
                         net (fo=1, routed)           0.718     1.260    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_62_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.767 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.767    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_25_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.881 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.881    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_24_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.215 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_21/O[1]
                         net (fo=2, routed)           0.773     2.989    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_21_n_6
    SLICE_X23Y33         LUT3 (Prop_lut3_I1_O)        0.328     3.317 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_7/O
                         net (fo=2, routed)           0.573     3.889    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_7_n_0
    SLICE_X23Y34         LUT4 (Prop_lut4_I3_O)        0.332     4.221 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_11/O
                         net (fo=1, routed)           0.000     4.221    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_11_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.753 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.753    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_2_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.087 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[5]_i_2/O[1]
                         net (fo=11, routed)          1.232     6.320    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_174
    SLICE_X20Y33         LUT6 (Prop_lut6_I2_O)        0.303     6.623 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o[11]_i_86/O
                         net (fo=1, routed)           0.000     6.623    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o[11]_i_86_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.136 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.136    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.355 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_28/O[0]
                         net (fo=3, routed)           0.792     8.147    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6_0[0]
    SLICE_X19Y34         LUT4 (Prop_lut4_I1_O)        0.295     8.442 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_27/O
                         net (fo=1, routed)           0.000     8.442    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_27_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.974 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          0.819     9.792    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X17Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.916 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[8]_i_1/O
                         net (fo=1, routed)           0.000     9.916    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[8]_i_1_n_0
    SLICE_X17Y34         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.497     8.666    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X17Y34         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[8]/C
                         clock pessimism              0.487     9.153    
                         clock uncertainty           -0.072     9.082    
    SLICE_X17Y34         FDRE (Setup_fdre_C_D)        0.032     9.114    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[8]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.799ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.605ns  (logic 5.047ns (47.592%)  route 5.558ns (52.408%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.665    -0.693    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X27Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.237 f  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[4]/Q
                         net (fo=24, routed)          0.655     0.418    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_counter_reg[4]
    SLICE_X27Y33         LUT3 (Prop_lut3_I0_O)        0.124     0.542 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_62/O
                         net (fo=1, routed)           0.718     1.260    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_62_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.767 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.767    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_25_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.881 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.881    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_24_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.215 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_21/O[1]
                         net (fo=2, routed)           0.773     2.989    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_21_n_6
    SLICE_X23Y33         LUT3 (Prop_lut3_I1_O)        0.328     3.317 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_7/O
                         net (fo=2, routed)           0.573     3.889    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_7_n_0
    SLICE_X23Y34         LUT4 (Prop_lut4_I3_O)        0.332     4.221 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_11/O
                         net (fo=1, routed)           0.000     4.221    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[1]_i_11_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.753 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.753    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[1]_i_2_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.087 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[5]_i_2/O[1]
                         net (fo=11, routed)          1.232     6.320    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_174
    SLICE_X20Y33         LUT6 (Prop_lut6_I2_O)        0.303     6.623 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o[11]_i_86/O
                         net (fo=1, routed)           0.000     6.623    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o[11]_i_86_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.136 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.136    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.355 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_7_dutycycle_o_reg[11]_i_28/O[0]
                         net (fo=3, routed)           0.792     8.147    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6_0[0]
    SLICE_X19Y34         LUT4 (Prop_lut4_I1_O)        0.295     8.442 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_27/O
                         net (fo=1, routed)           0.000     8.442    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[11]_i_27_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.974 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          0.814     9.787    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X17Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.911 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[2]_i_1/O
                         net (fo=1, routed)           0.000     9.911    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o[2]_i_1_n_0
    SLICE_X17Y34         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.497     8.666    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X17Y34         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[2]/C
                         clock pessimism              0.487     9.153    
                         clock uncertainty           -0.072     9.082    
    SLICE_X17Y34         FDRE (Setup_fdre_C_D)        0.031     9.113    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[2]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                 -0.799    

Slack (VIOLATED) :        -0.794ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 5.244ns (49.019%)  route 5.454ns (50.981%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.657    -0.701    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X28Y24         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.183 f  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[8]_replica/Q
                         net (fo=14, routed)          0.502     0.319    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[8]_repN
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.124     0.443 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[1]_i_54/O
                         net (fo=1, routed)           0.689     1.131    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[1]_i_54_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.638 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.009     1.647    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]_i_24_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.761    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]_i_21_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.095 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]_i_11/O[1]
                         net (fo=2, routed)           0.734     2.829    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]_i_11_n_6
    SLICE_X25Y26         LUT3 (Prop_lut3_I1_O)        0.328     3.157 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[5]_i_6/O
                         net (fo=2, routed)           0.645     3.803    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[5]_i_6_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I3_O)        0.332     4.135 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[5]_i_10/O
                         net (fo=1, routed)           0.000     4.135    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[5]_i_10_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.667 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.667    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]_i_2_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.001 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[9]_i_2/O[1]
                         net (fo=11, routed)          0.595     5.596    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_152
    SLICE_X23Y26         LUT3 (Prop_lut3_I2_O)        0.303     5.899 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o[11]_i_81/O
                         net (fo=1, routed)           0.499     6.398    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o[11]_i_81_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.905 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.009     6.914    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.248 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o_reg[11]_i_28/O[1]
                         net (fo=3, routed)           0.752     8.000    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[11]_i_6_0[1]
    SLICE_X21Y24         LUT4 (Prop_lut4_I1_O)        0.303     8.303 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[11]_i_26/O
                         net (fo=1, routed)           0.000     8.303    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[11]_i_26_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.853 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          1.020     9.873    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.997 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[7]_i_1/O
                         net (fo=1, routed)           0.000     9.997    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[7]_i_1_n_0
    SLICE_X25Y21         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.486     8.655    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X25Y21         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[7]/C
                         clock pessimism              0.588     9.243    
                         clock uncertainty           -0.072     9.171    
    SLICE_X25Y21         FDRE (Setup_fdre_C_D)        0.031     9.202    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[7]
  -------------------------------------------------------------------
                         required time                          9.202    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.790ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.689ns  (logic 5.244ns (49.060%)  route 5.445ns (50.940%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.653 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.657    -0.701    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X28Y24         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.183 f  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[8]_replica/Q
                         net (fo=14, routed)          0.502     0.319    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[8]_repN
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.124     0.443 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[1]_i_54/O
                         net (fo=1, routed)           0.689     1.131    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[1]_i_54_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.638 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.009     1.647    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]_i_24_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.761    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]_i_21_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.095 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]_i_11/O[1]
                         net (fo=2, routed)           0.734     2.829    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]_i_11_n_6
    SLICE_X25Y26         LUT3 (Prop_lut3_I1_O)        0.328     3.157 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[5]_i_6/O
                         net (fo=2, routed)           0.645     3.803    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[5]_i_6_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I3_O)        0.332     4.135 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[5]_i_10/O
                         net (fo=1, routed)           0.000     4.135    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[5]_i_10_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.667 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.667    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]_i_2_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.001 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[9]_i_2/O[1]
                         net (fo=11, routed)          0.595     5.596    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_152
    SLICE_X23Y26         LUT3 (Prop_lut3_I2_O)        0.303     5.899 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o[11]_i_81/O
                         net (fo=1, routed)           0.499     6.398    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o[11]_i_81_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.905 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.009     6.914    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.248 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o_reg[11]_i_28/O[1]
                         net (fo=3, routed)           0.752     8.000    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[11]_i_6_0[1]
    SLICE_X21Y24         LUT4 (Prop_lut4_I1_O)        0.303     8.303 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[11]_i_26/O
                         net (fo=1, routed)           0.000     8.303    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[11]_i_26_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.853 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          1.011     9.864    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X23Y22         LUT5 (Prop_lut5_I1_O)        0.124     9.988 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[4]_i_1/O
                         net (fo=1, routed)           0.000     9.988    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[4]_i_1_n_0
    SLICE_X23Y22         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.484     8.653    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X23Y22         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[4]/C
                         clock pessimism              0.588     9.241    
                         clock uncertainty           -0.072     9.169    
    SLICE_X23Y22         FDRE (Setup_fdre_C_D)        0.029     9.198    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[4]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                 -0.790    

Slack (VIOLATED) :        -0.768ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[5]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.679ns  (logic 4.742ns (44.406%)  route 5.937ns (55.594%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.708    -0.650    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X1Y26          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.194 f  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[5]_replica_1/Q
                         net (fo=3, routed)           0.605     0.410    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_counter_reg[5]_repN_1
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.124     0.534 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_61/O
                         net (fo=1, routed)           0.789     1.323    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_61_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.727 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.727    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_25_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.966 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_24/O[2]
                         net (fo=3, routed)           0.675     2.642    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_24_n_5
    SLICE_X7Y27          LUT3 (Prop_lut3_I1_O)        0.327     2.969 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_15/O
                         net (fo=2, routed)           0.666     3.635    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_15_n_0
    SLICE_X7Y27          LUT4 (Prop_lut4_I3_O)        0.326     3.961 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_19/O
                         net (fo=1, routed)           0.000     3.961    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[1]_i_19_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.511 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.511    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_3_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.625    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.848 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[5]_i_2/O[0]
                         net (fo=12, routed)          1.182     6.030    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_97
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.299     6.329 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o[11]_i_85/O
                         net (fo=1, routed)           0.000     6.329    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o[11]_i_85_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.862 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.862    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.081 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_4_dutycycle_o_reg[11]_i_28/O[0]
                         net (fo=3, routed)           0.952     8.032    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6_0[0]
    SLICE_X6Y30          LUT4 (Prop_lut4_I1_O)        0.295     8.327 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[11]_i_27/O
                         net (fo=1, routed)           0.000     8.327    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[11]_i_27_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.840 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          1.068     9.909    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I1_O)        0.120    10.029 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[6]_i_1/O
                         net (fo=1, routed)           0.000    10.029    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o[6]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.500     8.669    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X9Y31          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[6]/C
                         clock pessimism              0.588     9.257    
                         clock uncertainty           -0.072     9.185    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.075     9.260    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[6]
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                 -0.768    

Slack (VIOLATED) :        -0.765ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.714ns  (logic 5.244ns (48.947%)  route 5.470ns (51.053%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 8.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.657    -0.701    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X28Y24         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.183 f  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[8]_replica/Q
                         net (fo=14, routed)          0.502     0.319    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_counter_reg[8]_repN
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.124     0.443 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[1]_i_54/O
                         net (fo=1, routed)           0.689     1.131    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[1]_i_54_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.638 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.009     1.647    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]_i_24_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.761    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[1]_i_21_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.095 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]_i_11/O[1]
                         net (fo=2, routed)           0.734     2.829    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]_i_11_n_6
    SLICE_X25Y26         LUT3 (Prop_lut3_I1_O)        0.328     3.157 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[5]_i_6/O
                         net (fo=2, routed)           0.645     3.803    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[5]_i_6_n_0
    SLICE_X25Y27         LUT4 (Prop_lut4_I3_O)        0.332     4.135 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[5]_i_10/O
                         net (fo=1, routed)           0.000     4.135    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[5]_i_10_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.667 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.667    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]_i_2_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.001 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[9]_i_2/O[1]
                         net (fo=11, routed)          0.595     5.596    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0_n_152
    SLICE_X23Y26         LUT3 (Prop_lut3_I2_O)        0.303     5.899 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o[11]_i_81/O
                         net (fo=1, routed)           0.499     6.398    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o[11]_i_81_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.905 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.009     6.914    Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o_reg[11]_i_47_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.248 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/channel_6_dutycycle_o_reg[11]_i_28/O[1]
                         net (fo=3, routed)           0.752     8.000    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[11]_i_6_0[1]
    SLICE_X21Y24         LUT4 (Prop_lut4_I1_O)        0.303     8.303 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[11]_i_26/O
                         net (fo=1, routed)           0.000     8.303    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[11]_i_26_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.853 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[11]_i_6/CO[3]
                         net (fo=12, routed)          1.035     9.888    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[11]_i_6_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I1_O)        0.124    10.012 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[3]_i_1/O
                         net (fo=1, routed)           0.000    10.012    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o[3]_i_1_n_0
    SLICE_X24Y25         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.481     8.650    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X24Y25         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[3]/C
                         clock pessimism              0.588     9.238    
                         clock uncertainty           -0.072     9.166    
    SLICE_X24Y25         FDRE (Setup_fdre_C_D)        0.081     9.247    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[3]
  -------------------------------------------------------------------
                         required time                          9.247    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                 -0.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.388%)  route 0.133ns (41.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.569    -0.491    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/Q
                         net (fo=2, routed)           0.133    -0.218    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.045    -0.173 r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/p_0_in__0[5]
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.835    -0.728    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/C
                         clock pessimism              0.236    -0.491    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.092    -0.399    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_timeout_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_timeout_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.562    -0.498    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X11Y17         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_timeout_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_timeout_counter_reg[15]/Q
                         net (fo=2, routed)           0.118    -0.239    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_timeout_counter_reg[15]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.131 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_timeout_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.131    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_timeout_counter_reg[12]_i_1_n_4
    SLICE_X11Y17         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_timeout_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.828    -0.735    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X11Y17         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_timeout_counter_reg[15]/C
                         clock pessimism              0.236    -0.498    
    SLICE_X11Y17         FDRE (Hold_fdre_C_D)         0.105    -0.393    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_timeout_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.567    -0.493    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X9Y42          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[15]/Q
                         net (fo=2, routed)           0.118    -0.234    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[15]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.126 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.126    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[12]_i_1_n_4
    SLICE_X9Y42          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.835    -0.728    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X9Y42          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[15]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.105    -0.388    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.555    -0.505    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X15Y22         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.245    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[15]
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.137 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.137    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[12]_i_1_n_4
    SLICE_X15Y22         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.820    -0.743    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X15Y22         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[15]/C
                         clock pessimism              0.237    -0.505    
    SLICE_X15Y22         FDRE (Hold_fdre_C_D)         0.105    -0.400    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.567    -0.493    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X9Y41          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.232    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[11]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.124 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.124    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[8]_i_1_n_4
    SLICE_X9Y41          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.835    -0.728    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X9Y41          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[11]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.105    -0.388    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.568    -0.492    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X9Y43          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[19]/Q
                         net (fo=3, routed)           0.120    -0.231    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[19]
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.123 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.123    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[16]_i_1_n_4
    SLICE_X9Y43          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.836    -0.727    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X9Y43          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[19]/C
                         clock pessimism              0.234    -0.492    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.105    -0.387    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.568    -0.492    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X9Y45          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[27]/Q
                         net (fo=3, routed)           0.120    -0.231    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[27]
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.123 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.123    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[24]_i_1_n_4
    SLICE_X9Y45          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.836    -0.727    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X9Y45          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[27]/C
                         clock pessimism              0.234    -0.492    
    SLICE_X9Y45          FDRE (Hold_fdre_C_D)         0.105    -0.387    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.568    -0.492    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X9Y46          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[31]/Q
                         net (fo=3, routed)           0.120    -0.231    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[31]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.123 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.123    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[28]_i_1_n_4
    SLICE_X9Y46          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.836    -0.727    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X9Y46          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[31]/C
                         clock pessimism              0.234    -0.492    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.105    -0.387    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.566    -0.494    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X9Y39          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.233    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[3]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.125 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.125    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[0]_i_3_n_4
    SLICE_X9Y39          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.834    -0.729    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X9Y39          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[3]/C
                         clock pessimism              0.234    -0.494    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.105    -0.389    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_ControllerBD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.555    -0.505    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X15Y21         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.244    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[11]
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.136 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.136    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[8]_i_1_n_4
    SLICE_X15Y21         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.821    -0.742    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X15Y21         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[11]/C
                         clock pessimism              0.236    -0.505    
    SLICE_X15Y21         FDRE (Hold_fdre_C_D)         0.105    -0.400    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ControllerBD_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y44      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y44      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y44      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y45      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y45      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y45      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y45      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y46      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y40     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_timeout_counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y40     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_timeout_counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y40     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_timeout_counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y41     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_timeout_counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y41     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_timeout_counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y41     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_timeout_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y41     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_timeout_counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y28      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_timeout_counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y21      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_timeout_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y28      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_timeout_counter_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y39      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y39      Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_1_timeout_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y26     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y26     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y19     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y19     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y26     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y26     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y19     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y19     Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_timeout_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ControllerBD_clk_wiz_0_0
  To Clock:  clkfbout_ControllerBD_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ControllerBD_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   Controller/ControllerBD_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ControllerBD_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        8.593ns  (logic 0.580ns (6.750%)  route 8.013ns (93.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.706ns = ( 9.294 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.652     9.294    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X23Y24         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDRE (Prop_fdre_C_Q)         0.456     9.750 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[11]/Q
                         net (fo=1, routed)           8.013    17.762    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]_2[11]
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.886 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[27]_i_2/O
                         net (fo=1, routed)           0.000    17.886    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[27]
    SLICE_X15Y32         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.493    22.686    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X15Y32         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000    22.686    
                         clock uncertainty           -0.405    22.280    
    SLICE_X15Y32         FDRE (Setup_fdre_C_D)        0.029    22.309    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         22.309    
                         arrival time                         -17.886    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        8.557ns  (logic 0.580ns (6.778%)  route 7.977ns (93.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.679     9.321    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X11Y35         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456     9.777 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[0]/Q
                         net (fo=1, routed)           7.977    17.753    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]_0[0]
    SLICE_X18Y31         LUT6 (Prop_lut6_I1_O)        0.124    17.877 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    17.877    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[16]
    SLICE_X18Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.490    22.683    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X18Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.405    22.277    
    SLICE_X18Y31         FDRE (Setup_fdre_C_D)        0.029    22.306    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         22.306    
                         arrival time                         -17.877    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        8.521ns  (logic 0.580ns (6.806%)  route 7.941ns (93.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.674     9.316    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X14Y36         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.456     9.772 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[8]/Q
                         net (fo=1, routed)           7.941    17.713    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]_0[8]
    SLICE_X18Y31         LUT6 (Prop_lut6_I1_O)        0.124    17.837 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    17.837    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[24]
    SLICE_X18Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.490    22.683    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X18Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.405    22.277    
    SLICE_X18Y31         FDRE (Setup_fdre_C_D)        0.031    22.308    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         22.308    
                         arrival time                         -17.837    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        8.425ns  (logic 0.642ns (7.620%)  route 7.783ns (92.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.675     9.317    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X20Y42         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.518     9.835 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_o_reg[8]/Q
                         net (fo=1, routed)           7.783    17.618    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_3[8]
    SLICE_X18Y42         LUT6 (Prop_lut6_I5_O)        0.124    17.742 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    17.742    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[8]
    SLICE_X18Y42         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.499    22.691    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X18Y42         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.405    22.286    
    SLICE_X18Y42         FDRE (Setup_fdre_C_D)        0.032    22.318    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         22.318    
                         arrival time                         -17.742    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        8.246ns  (logic 0.642ns (7.786%)  route 7.604ns (92.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.686ns = ( 9.314 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.672     9.314    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X8Y30          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.518     9.832 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[1]/Q
                         net (fo=1, routed)           7.604    17.436    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/Q[1]
    SLICE_X17Y31         LUT6 (Prop_lut6_I0_O)        0.124    17.560 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    17.560    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[17]
    SLICE_X17Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.490    22.683    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X17Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.405    22.277    
    SLICE_X17Y31         FDRE (Setup_fdre_C_D)        0.029    22.306    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         22.306    
                         arrival time                         -17.560    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        8.311ns  (logic 0.642ns (7.724%)  route 7.669ns (92.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.706ns = ( 9.294 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.652     9.294    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X24Y25         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         FDRE (Prop_fdre_C_Q)         0.518     9.812 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[5]/Q
                         net (fo=1, routed)           7.669    17.481    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]_2[5]
    SLICE_X20Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.605 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000    17.605    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[21]
    SLICE_X20Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.489    22.681    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X20Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000    22.681    
                         clock uncertainty           -0.405    22.276    
    SLICE_X20Y31         FDRE (Setup_fdre_C_D)        0.077    22.353    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         22.353    
                         arrival time                         -17.605    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        8.196ns  (logic 0.642ns (7.833%)  route 7.554ns (92.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.675     9.317    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X20Y41         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.518     9.835 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_o_reg[3]/Q
                         net (fo=1, routed)           7.554    17.389    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_3[3]
    SLICE_X16Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.513 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    17.513    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[3]
    SLICE_X16Y41         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.499    22.691    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X16Y41         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.405    22.286    
    SLICE_X16Y41         FDRE (Setup_fdre_C_D)        0.077    22.363    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         22.363    
                         arrival time                         -17.513    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        8.152ns  (logic 0.580ns (7.115%)  route 7.572ns (92.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.686ns = ( 9.314 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.672     9.314    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X22Y43         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     9.770 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_o_reg[10]/Q
                         net (fo=1, routed)           7.572    17.342    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_3[10]
    SLICE_X18Y43         LUT6 (Prop_lut6_I5_O)        0.124    17.466 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    17.466    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[10]
    SLICE_X18Y43         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.500    22.693    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X18Y43         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000    22.693    
                         clock uncertainty           -0.405    22.287    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.029    22.316    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         22.316    
                         arrival time                         -17.466    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        8.181ns  (logic 0.642ns (7.847%)  route 7.539ns (92.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.675     9.317    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X20Y41         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.518     9.835 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_o_reg[5]/Q
                         net (fo=1, routed)           7.539    17.374    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_3[5]
    SLICE_X16Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.498 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    17.498    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[5]
    SLICE_X16Y41         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.499    22.691    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X16Y41         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.405    22.286    
    SLICE_X16Y41         FDRE (Setup_fdre_C_D)        0.081    22.367    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                         -17.498    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        8.112ns  (logic 0.642ns (7.914%)  route 7.470ns (92.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.702ns = ( 9.298 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.781 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.541    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.642 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.656     9.298    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X20Y24         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.518     9.816 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_6_dutycycle_o_reg[9]/Q
                         net (fo=1, routed)           7.470    17.286    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]_2[9]
    SLICE_X18Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.410 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    17.410    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[25]
    SLICE_X18Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.490    22.683    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X18Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.405    22.277    
    SLICE_X18Y31         FDRE (Setup_fdre_C_D)        0.032    22.309    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         22.309    
                         arrival time                         -17.410    
  -------------------------------------------------------------------
                         slack                                  4.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.578ns (11.353%)  route 4.513ns (88.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.500    -1.331    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X9Y31          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.337    -0.994 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[5]/Q
                         net (fo=1, routed)           4.513     3.519    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/Q[5]
    SLICE_X20Y31         LUT6 (Prop_lut6_I0_O)        0.241     3.760 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     3.760    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[21]
    SLICE_X20Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.662     2.970    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X20Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000     2.970    
                         clock uncertainty            0.405     3.375    
    SLICE_X20Y31         FDRE (Hold_fdre_C_D)         0.330     3.705    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.705    
                         arrival time                           3.760    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.467ns (9.251%)  route 4.581ns (90.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.502    -1.329    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X21Y44         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_5_dutycycle_o_reg[7]/Q
                         net (fo=1, routed)           4.581     3.619    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_3[7]
    SLICE_X19Y43         LUT6 (Prop_lut6_I5_O)        0.100     3.719 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     3.719    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[7]
    SLICE_X19Y43         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.674     2.982    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X19Y43         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.405     3.387    
    SLICE_X19Y43         FDRE (Hold_fdre_C_D)         0.269     3.656    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.656    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 0.518ns (10.238%)  route 4.542ns (89.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.497    -1.334    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X16Y34         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.418    -0.916 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_7_dutycycle_o_reg[9]/Q
                         net (fo=1, routed)           4.542     3.625    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_2[9]
    SLICE_X18Y43         LUT6 (Prop_lut6_I2_O)        0.100     3.725 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     3.725    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[9]
    SLICE_X18Y43         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.674     2.982    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X18Y43         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.405     3.387    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.270     3.657    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.467ns (9.240%)  route 4.587ns (90.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    -1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.499    -1.332    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X14Y36         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.367    -0.965 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[1]/Q
                         net (fo=1, routed)           4.587     3.622    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]_0[1]
    SLICE_X17Y31         LUT6 (Prop_lut6_I1_O)        0.100     3.722 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     3.722    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[17]
    SLICE_X17Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.663     2.971    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X17Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000     2.971    
                         clock uncertainty            0.405     3.376    
    SLICE_X17Y31         FDRE (Hold_fdre_C_D)         0.269     3.645    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.645    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 0.467ns (9.105%)  route 4.662ns (90.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.489    -1.342    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X18Y27         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.367    -0.975 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o_reg[10]/Q
                         net (fo=1, routed)           4.662     3.687    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]_1[10]
    SLICE_X16Y31         LUT6 (Prop_lut6_I2_O)        0.100     3.787 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     3.787    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[26]
    SLICE_X16Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.663     2.971    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X16Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.000     2.971    
                         clock uncertainty            0.405     3.376    
    SLICE_X16Y31         FDRE (Hold_fdre_C_D)         0.333     3.709    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.709    
                         arrival time                           3.787    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 0.467ns (9.220%)  route 4.598ns (90.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.491    -1.340    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X19Y28         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDRE (Prop_fdre_C_Q)         0.367    -0.973 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o_reg[0]/Q
                         net (fo=1, routed)           4.598     3.625    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]_1[0]
    SLICE_X18Y31         LUT6 (Prop_lut6_I2_O)        0.100     3.725 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     3.725    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[16]
    SLICE_X18Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.663     2.971    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X18Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000     2.971    
                         clock uncertainty            0.405     3.376    
    SLICE_X18Y31         FDRE (Hold_fdre_C_D)         0.269     3.645    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.645    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.467ns (9.194%)  route 4.612ns (90.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.502    -1.329    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X14Y40         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_3_dutycycle_o_reg[8]/Q
                         net (fo=1, routed)           4.612     3.650    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[11]_0[8]
    SLICE_X18Y42         LUT6 (Prop_lut6_I0_O)        0.100     3.750 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     3.750    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[8]
    SLICE_X18Y42         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.673     2.981    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X18Y42         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.405     3.386    
    SLICE_X18Y42         FDRE (Hold_fdre_C_D)         0.271     3.657    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.750    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 0.467ns (9.211%)  route 4.603ns (90.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.505    -1.326    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X11Y35         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.367    -0.959 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_2_dutycycle_o_reg[6]/Q
                         net (fo=1, routed)           4.603     3.644    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]_0[6]
    SLICE_X17Y31         LUT6 (Prop_lut6_I1_O)        0.100     3.744 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     3.744    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[22]
    SLICE_X17Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.663     2.971    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X17Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.000     2.971    
                         clock uncertainty            0.405     3.376    
    SLICE_X17Y31         FDRE (Hold_fdre_C_D)         0.271     3.647    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.647    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 0.467ns (9.128%)  route 4.649ns (90.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.491    -1.340    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X18Y28         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.367    -0.973 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_8_dutycycle_o_reg[3]/Q
                         net (fo=1, routed)           4.649     3.676    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[27]_1[3]
    SLICE_X18Y31         LUT6 (Prop_lut6_I2_O)        0.100     3.776 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     3.776    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[19]
    SLICE_X18Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.663     2.971    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X18Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000     2.971    
                         clock uncertainty            0.405     3.376    
    SLICE_X18Y31         FDRE (Hold_fdre_C_D)         0.270     3.646    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.646    
                         arrival time                           3.776    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.518ns (10.088%)  route 4.617ns (89.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    -1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.499    -1.332    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/clock
    SLICE_X8Y30          FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.418    -0.914 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/Reader/channel_4_dutycycle_o_reg[4]/Q
                         net (fo=1, routed)           4.617     3.702    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/Q[4]
    SLICE_X17Y31         LUT6 (Prop_lut6_I0_O)        0.100     3.802 r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     3.802    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/reg_data_out[20]
    SLICE_X17Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Controller/ControllerBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Controller/ControllerBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Controller/ControllerBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1445, routed)        1.663     2.971    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/pwm_reader_axi_aclk
    SLICE_X17Y31         FDRE                                         r  Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000     2.971    
                         clock uncertainty            0.405     3.376    
    SLICE_X17Y31         FDRE (Hold_fdre_C_D)         0.270     3.646    Controller/ControllerBD_i/PWM_Reader_8CH_0/U0/PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.646    
                         arrival time                           3.802    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ControllerBD_clk_wiz_0_0
  To Clock:  clk_out1_ControllerBD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.580ns (28.723%)  route 1.439ns (71.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.696    -0.662    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.456    -0.206 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.885     0.679    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     0.803 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.554     1.357    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X2Y75          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.521     8.689    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y75          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/C
                         clock pessimism              0.625     9.314    
                         clock uncertainty           -0.072     9.242    
    SLICE_X2Y75          FDCE (Recov_fdce_C_CLR)     -0.405     8.837    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.837    
                         arrival time                          -1.357    
  -------------------------------------------------------------------
                         slack                                  7.480    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.580ns (28.851%)  route 1.430ns (71.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.696    -0.662    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.456    -0.206 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.885     0.679    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     0.803 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.546     1.348    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X2Y76          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.523     8.691    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                         clock pessimism              0.647     9.338    
                         clock uncertainty           -0.072     9.266    
    SLICE_X2Y76          FDCE (Recov_fdce_C_CLR)     -0.405     8.861    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -1.348    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.580ns (28.851%)  route 1.430ns (71.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.696    -0.662    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.456    -0.206 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.885     0.679    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     0.803 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.546     1.348    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X2Y76          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.523     8.691    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]/C
                         clock pessimism              0.647     9.338    
                         clock uncertainty           -0.072     9.266    
    SLICE_X2Y76          FDCE (Recov_fdce_C_CLR)     -0.405     8.861    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -1.348    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.580ns (28.851%)  route 1.430ns (71.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.696    -0.662    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.456    -0.206 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.885     0.679    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     0.803 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.546     1.348    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X2Y76          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.523     8.691    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
                         clock pessimism              0.647     9.338    
                         clock uncertainty           -0.072     9.266    
    SLICE_X2Y76          FDCE (Recov_fdce_C_CLR)     -0.405     8.861    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -1.348    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.580ns (28.851%)  route 1.430ns (71.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.696    -0.662    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.456    -0.206 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.885     0.679    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     0.803 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.546     1.348    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X2Y76          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.523     8.691    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]/C
                         clock pessimism              0.647     9.338    
                         clock uncertainty           -0.072     9.266    
    SLICE_X2Y76          FDCE (Recov_fdce_C_CLR)     -0.405     8.861    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -1.348    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@10.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.580ns (28.851%)  route 1.430ns (71.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.696    -0.662    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.456    -0.206 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.885     0.679    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]
    SLICE_X2Y76          LUT5 (Prop_lut5_I3_O)        0.124     0.803 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.546     1.348    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X2Y76          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         1.523     8.691    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/C
                         clock pessimism              0.647     9.338    
                         clock uncertainty           -0.072     9.266    
    SLICE_X2Y76          FDCE (Recov_fdce_C_CLR)     -0.405     8.861    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -1.348    
  -------------------------------------------------------------------
                         slack                                  7.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.237%)  route 0.357ns (65.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.569    -0.491    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.141    -0.350 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/Q
                         net (fo=6, routed)           0.158    -0.193    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]
    SLICE_X2Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.148 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.199     0.052    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X2Y75          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.834    -0.729    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y75          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y75          FDCE (Remov_fdce_C_CLR)     -0.092    -0.571    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.744%)  route 0.349ns (65.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.569    -0.491    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.141    -0.350 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/Q
                         net (fo=6, routed)           0.158    -0.193    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]
    SLICE_X2Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.148 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.192     0.044    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X2Y76          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.835    -0.728    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                         clock pessimism              0.236    -0.491    
    SLICE_X2Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.744%)  route 0.349ns (65.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.569    -0.491    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.141    -0.350 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/Q
                         net (fo=6, routed)           0.158    -0.193    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]
    SLICE_X2Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.148 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.192     0.044    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X2Y76          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.835    -0.728    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]/C
                         clock pessimism              0.236    -0.491    
    SLICE_X2Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.744%)  route 0.349ns (65.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.569    -0.491    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.141    -0.350 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/Q
                         net (fo=6, routed)           0.158    -0.193    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]
    SLICE_X2Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.148 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.192     0.044    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X2Y76          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.835    -0.728    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]/C
                         clock pessimism              0.236    -0.491    
    SLICE_X2Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.744%)  route 0.349ns (65.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.569    -0.491    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.141    -0.350 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/Q
                         net (fo=6, routed)           0.158    -0.193    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]
    SLICE_X2Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.148 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.192     0.044    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X2Y76          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.835    -0.728    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]/C
                         clock pessimism              0.236    -0.491    
    SLICE_X2Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_ControllerBD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns - clk_out1_ControllerBD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.744%)  route 0.349ns (65.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.569    -0.491    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.141    -0.350 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]/Q
                         net (fo=6, routed)           0.158    -0.193    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[1]
    SLICE_X2Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.148 f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.192     0.044    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X2Y76          FDCE                                         f  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ControllerBD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Controller/ControllerBD_i/clk_wiz_0/inst/clk_in1_ControllerBD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Controller/ControllerBD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Controller/ControllerBD_i/clk_wiz_0/inst/clk_out1_ControllerBD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Controller/ControllerBD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=596, routed)         0.835    -0.728    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock
    SLICE_X2Y76          FDCE                                         r  Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]/C
                         clock pessimism              0.236    -0.491    
    SLICE_X2Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.627    





