current_design cla32

# Virtual clock: 10 ns period
create_clock -name virtual_clk -period 10

# Input arrival time
set_input_delay 1.0 -clock virtual_clk [get_ports {a[*] b[*] cin}]

# Output required time
set_output_delay 1.0 -clock virtual_clk [get_ports {sum[*] cout}]

# Input transition
set_input_transition 0.1 [get_ports {a[*] b[*] cin}]

# Output load
set_load 5.0 [get_ports {sum[*] cout}]
