V1 7
FL C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd 2003/11/10.09:48:50
EN work/SERIAL_INTERFACE \
      FL C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/SERIAL_INTERFACE/BEHAVIORAL \
      FL C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd \
      EN work/SERIAL_INTERFACE
FL C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd 2003/11/10.09:50:48
EN work/MASTER_CPLD \
      FL C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/MASTER_CPLD/BEHAVIORAL \
      FL C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd \
      EN work/MASTER_CPLD CP SERIAL_INTERFACE
