#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Mar 13 15:49:48 2019
# Process ID: 5454
# Current directory: /home/jack/Documents/Git/riscvsoc_sim/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/jack/Documents/Git/riscvsoc_sim/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/synth_1/top.vds
# Journal file: /home/jack/Documents/Git/riscvsoc_sim/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5623 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1283.188 ; gain = 82.781 ; free physical = 8375 ; free virtual = 13324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:3]
	Parameter DIV bound to: 27'b000000000011000011010100000 
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/cpu.v:3]
	Parameter RESET bound to: 0 - type: integer 
	Parameter VECTOR bound to: 16 - type: integer 
	Parameter INSTRUCTION_MEM bound to: led_pattern.mem - type: string 
	Parameter DATA_MEM bound to: (null) - type: string 
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/instruction_memory.v:1]
	Parameter MEMFILE bound to: led_pattern.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'led_pattern.mem' is read successfully [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/instruction_memory.v:19]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (1#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/instruction_memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'privilege' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/privilege.v:6]
	Parameter VECTOR bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/privilege.v:193]
INFO: [Synth 8-6155] done synthesizing module 'privilege' (2#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/privilege.v:6]
INFO: [Synth 8-6157] synthesizing module 'control' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'control' (3#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/control.v:3]
INFO: [Synth 8-6157] synthesizing module 'pc' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/pc.v:4]
	Parameter RESET bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc' (4#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/pc.v:4]
INFO: [Synth 8-6157] synthesizing module 'decode' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:3]
WARNING: [Synth 8-151] case item 13'bxxx1101100011 is unreachable [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:24]
WARNING: [Synth 8-151] case item 13'bxxx1010010011 is unreachable [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:24]
WARNING: [Synth 8-151] case item 13'bxxx1010110011 is unreachable [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:24]
WARNING: [Synth 8-151] case item 13'bxxx1110110011 is unreachable [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode' (5#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:3]
INFO: [Synth 8-6157] synthesizing module 'registers' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/registers.v:5]
INFO: [Synth 8-6155] done synthesizing module 'registers' (6#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/registers.v:5]
INFO: [Synth 8-6157] synthesizing module 'branch_comparator' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/branch_comparator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'branch_comparator' (7#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/branch_comparator.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/alu.v:6]
INFO: [Synth 8-6155] done synthesizing module 'alu' (8#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/alu.v:6]
INFO: [Synth 8-6157] synthesizing module 'immediate_generator' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/immediate_generator.v:6]
INFO: [Synth 8-6155] done synthesizing module 'immediate_generator' (9#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/immediate_generator.v:6]
INFO: [Synth 8-6157] synthesizing module 'load_generator' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/load_generator.v:6]
INFO: [Synth 8-6155] done synthesizing module 'load_generator' (10#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/load_generator.v:6]
INFO: [Synth 8-6157] synthesizing module 'store_generator' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/store_generator.v:6]
INFO: [Synth 8-6155] done synthesizing module 'store_generator' (11#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/store_generator.v:6]
INFO: [Synth 8-6157] synthesizing module 'add' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/add.v:4]
INFO: [Synth 8-6155] done synthesizing module 'add' (12#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/add.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux2' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (13#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux2.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux3' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux3.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mux3' (14#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux3.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux_privilege' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux_privilege.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mux_privilege' (15#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux_privilege.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (16#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/cpu.v:3]
INFO: [Synth 8-6157] synthesizing module 'ram_wishbone' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/ram/ram_wishbone.v:4]
	Parameter SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_wishbone' (17#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/ram/ram_wishbone.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top' (18#1) [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/top.v:3]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[6]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[5]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[4]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[3]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[2]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[1]
WARNING: [Synth 8-3331] design immediate_generator has unconnected port I_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1545.812 ; gain = 345.406 ; free physical = 7972 ; free virtual = 12992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1545.812 ; gain = 345.406 ; free physical = 7988 ; free virtual = 13014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1545.812 ; gain = 345.406 ; free physical = 7988 ; free virtual = 13014
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/board/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1933.570 ; gain = 0.000 ; free physical = 7556 ; free virtual = 12647
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1933.570 ; gain = 733.164 ; free physical = 7739 ; free virtual = 12831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1933.570 ; gain = 733.164 ; free physical = 7739 ; free virtual = 12831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1933.570 ; gain = 733.164 ; free physical = 7739 ; free virtual = 12831
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mstatus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mevect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "O_pcincr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "O_illegalflag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "O_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "O_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "register_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "register_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/alu.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'register_control_reg' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/control.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'O_data_reg' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'O_data_reg' [/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/alu.v:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:49 ; elapsed = 00:04:59 . Memory (MB): peak = 1933.570 ; gain = 733.164 ; free physical = 7346 ; free virtual = 12502
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |ram_wishbone__GB0 |           1|     33962|
|2     |ram_wishbone__GB1 |           1|     11047|
|3     |ram_wishbone__GB2 |           1|     14762|
|4     |ram_wishbone__GB3 |           1|     18773|
|5     |ram_wishbone__GB4 |           1|     25313|
|6     |ram_wishbone__GB5 |           1|     32672|
|7     |ram_wishbone__GB6 |           1|     42414|
|8     |top__GC0          |           1|      7790|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 18    
	                8 Bit    Registers := 1024  
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	  48 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1022  
	   4 Input      8 Bit        Muxes := 574   
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 63    
	   2 Input      1 Bit        Muxes := 1049  
	   5 Input      1 Bit        Muxes := 768   
	   4 Input      1 Bit        Muxes := 263   
	  48 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram_wishbone 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1024  
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1022  
	   4 Input      8 Bit        Muxes := 574   
	   4 Input      2 Bit        Muxes := 62    
	   2 Input      1 Bit        Muxes := 1021  
	   5 Input      1 Bit        Muxes := 768   
	   4 Input      1 Bit        Muxes := 256   
Module instruction_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
Module privilege 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	  48 Input     23 Bit        Muxes := 1     
	  48 Input      1 Bit        Muxes := 2     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module branch_comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module store_generator 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_privilege 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "O_illegalflag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'i_0/riscv/ctrl/register_control_reg[1]' (LD) to 'i_0/riscv/ctrl/register_control_reg[0]'
WARNING: [Synth 8-3332] Sequential element (O_data_reg[1]) is unused and will be removed from module decode.
WARNING: [Synth 8-3332] Sequential element (O_data_reg[0]) is unused and will be removed from module decode.
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:59 ; elapsed = 00:07:36 . Memory (MB): peak = 1933.570 ; gain = 733.164 ; free physical = 5247 ; free virtual = 10513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
|instruction_memory | p_0_out    | 1024x8        | LUT            | 
+-------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |ram_wishbone__GB0 |           1|     26773|
|2     |ram_wishbone__GB1 |           1|      2433|
|3     |ram_wishbone__GB2 |           1|      6823|
|4     |ram_wishbone__GB3 |           1|      4644|
|5     |ram_wishbone__GB4 |           1|      7622|
|6     |ram_wishbone__GB5 |           1|      4574|
|7     |ram_wishbone__GB6 |           1|      4369|
|8     |top__GC0          |           1|      6370|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:05 ; elapsed = 00:07:43 . Memory (MB): peak = 1933.570 ; gain = 733.164 ; free physical = 5040 ; free virtual = 10337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:08 ; elapsed = 00:07:47 . Memory (MB): peak = 1933.570 ; gain = 733.164 ; free physical = 5035 ; free virtual = 10340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |ram_wishbone__GB0 |           1|     26749|
|2     |ram_wishbone__GB1 |           1|      2433|
|3     |ram_wishbone__GB2 |           1|      6759|
|4     |ram_wishbone__GB3 |           1|      4641|
|5     |ram_wishbone__GB4 |           1|      7550|
|6     |ram_wishbone__GB5 |           1|      4574|
|7     |ram_wishbone__GB6 |           1|      4369|
|8     |top__GC0          |           1|      6379|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:14 ; elapsed = 00:07:59 . Memory (MB): peak = 1933.570 ; gain = 733.164 ; free physical = 4983 ; free virtual = 10284
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |ram_wishbone__GB0 |           1|     16322|
|2     |ram_wishbone__GB1 |           1|      1732|
|3     |ram_wishbone__GB2 |           1|      2934|
|4     |ram_wishbone__GB3 |           1|      3767|
|5     |ram_wishbone__GB4 |           1|      3493|
|6     |ram_wishbone__GB5 |           1|      3171|
|7     |ram_wishbone__GB6 |           1|      2928|
|8     |top__GC0          |           1|      2385|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:17 ; elapsed = 00:08:01 . Memory (MB): peak = 1933.570 ; gain = 733.164 ; free physical = 4987 ; free virtual = 10302
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:17 ; elapsed = 00:08:02 . Memory (MB): peak = 1933.570 ; gain = 733.164 ; free physical = 4988 ; free virtual = 10302
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:24 ; elapsed = 00:08:09 . Memory (MB): peak = 1933.570 ; gain = 733.164 ; free physical = 4963 ; free virtual = 10278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    39|
|3     |LUT1   |     1|
|4     |LUT2   |   201|
|5     |LUT3   |  5278|
|6     |LUT4   |   720|
|7     |LUT5   |  1318|
|8     |LUT6   | 13345|
|9     |MUXF7  |  4482|
|10    |MUXF8  |  2240|
|11    |FDRE   |  8776|
|12    |FDSE   |     1|
|13    |LD     |    54|
|14    |LDC    |    29|
|15    |LDP    |     1|
|16    |IBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+--------------+--------------------+------+
|      |Instance      |Module              |Cells |
+------+--------------+--------------------+------+
|1     |top           |                    | 36489|
|2     |  ram         |ram_wishbone        | 34101|
|3     |  riscv       |cpu                 |  2384|
|4     |    inst      |instruction_memory  |    67|
|5     |    priv      |privilege           |   175|
|6     |    ctrl      |control             |    63|
|7     |    pc        |pc                  |    32|
|8     |    decode    |decode              |   158|
|9     |    regs      |registers           |   943|
|10    |    bc        |branch_comparator   |    87|
|11    |    alu       |alu                 |   575|
|12    |    immediate |immediate_generator |    32|
|13    |    loadgen   |load_generator      |    24|
|14    |    storegen  |store_generator     |    24|
|15    |    add       |add                 |    11|
|16    |    mux_pc    |mux2__1             |    32|
|17    |    mux_rs1   |mux2__2             |    32|
|18    |    mux_rs2   |mux2__3             |    32|
|19    |    mux3      |mux3                |    32|
|20    |    mux_priv  |mux_privilege       |    32|
|21    |    mux_csr   |mux2                |    32|
+------+--------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:24 ; elapsed = 00:08:09 . Memory (MB): peak = 1933.570 ; gain = 733.164 ; free physical = 4962 ; free virtual = 10278
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:15 ; elapsed = 00:07:57 . Memory (MB): peak = 1933.570 ; gain = 345.406 ; free physical = 7184 ; free virtual = 12501
Synthesis Optimization Complete : Time (s): cpu = 00:07:25 ; elapsed = 00:08:13 . Memory (MB): peak = 1933.570 ; gain = 733.164 ; free physical = 7189 ; free virtual = 12501
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6847 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'ram_wishbone' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  LD => LDCE: 54 instances
  LDC => LDCE: 29 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:29 ; elapsed = 00:08:17 . Memory (MB): peak = 1957.582 ; gain = 768.848 ; free physical = 7210 ; free virtual = 12523
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1981.594 ; gain = 0.000 ; free physical = 7199 ; free virtual = 12516
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 15:58:16 2019...
