<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>ADD—Add</title>
</head>
<body>
<h1 id="add-add">ADD—Add</h1>
<table>
<tr>
	<td>Opcode</td>
	<td>Instruction</td>
	<td>Op/En</td>
	<td>64-bit Mode</td>
	<td>Compat/Leg Mode</td>
	<td>Description</td>
</tr>
<tr>
	<td>04 <em>ib</em></td>
	<td>ADD AL, <em>imm8</em></td>
	<td>I</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Add <em>imm8</em> to AL.</td>
</tr>
<tr>
	<td>05 <em>iw</em></td>
	<td>ADD AX, <em>imm16</em></td>
	<td>I</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Add <em>imm16</em> to AX.</td>
</tr>
<tr>
	<td>05 <em>id</em></td>
	<td>ADD EAX, <em>imm32</em></td>
	<td>I</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Add <em>imm32</em> to EAX.</td>
</tr>
<tr>
	<td>REX.W + 05 <em>id</em></td>
	<td>ADD RAX, <em>imm32</em></td>
	<td>I</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>Add <em>imm32 sign-extended to 64-bits </em>to RAX.</td>
</tr>
<tr>
	<td>80 /0 <em>ib</em></td>
	<td>ADD <em>r/m8, imm8</em></td>
	<td>MI</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Add <em>imm8</em> to <em>r/m8.</em></td>
</tr>
<tr>
	<td>REX + 80 /0 <em>ib</em></td>
	<td>ADD <em>r/m8</em><sup>*</sup><em>, imm8</em></td>
	<td>MI</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>Add <em>sign</em>-extended <em>imm8</em> to <em>r/m64.</em></td>
</tr>
<tr>
	<td>81 /0 <em>iw</em></td>
	<td>ADD <em>r/m16, imm16</em></td>
	<td>MI</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Add <em>imm16</em> to <em>r/m16.</em></td>
</tr>
<tr>
	<td>81 /0 <em>id</em></td>
	<td>ADD <em>r/m32, imm32</em></td>
	<td>MI</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Add <em>imm32</em> to <em>r/m32</em>.</td>
</tr>
<tr>
	<td>REX.W + 81 /0 <em>id</em></td>
	<td>ADD <em>r/m64, imm32</em></td>
	<td>MI</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>Add <em>imm32 sign-extended to 64-bits</em> to <em>r/m64.</em></td>
</tr>
<tr>
	<td>83 /0 <em>ib</em></td>
	<td>ADD <em>r/m16, imm8</em></td>
	<td>MI</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Add <em>sign</em>-extended <em>imm8</em> to <em>r/m16.</em></td>
</tr>
<tr>
	<td>83 /0 <em>ib</em></td>
	<td>ADD <em>r/m32, imm8</em></td>
	<td>MI</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Add <em>sign</em>-extended <em>imm8</em> to <em>r/m32.</em></td>
</tr>
<tr>
	<td>REX.W + 83 /0 <em>ib</em></td>
	<td>ADD <em>r/m64, imm8</em></td>
	<td>MI</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>Add <em>sign</em>-extended <em>imm8</em> to <em>r/m64.</em></td>
</tr>
<tr>
	<td>00 /<em>r</em></td>
	<td>ADD <em>r/m8, r8</em></td>
	<td>MR</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Add <em>r8</em> to <em>r/m8.</em></td>
</tr>
<tr>
	<td>REX + 00 /<em>r</em></td>
	<td>ADD <em>r/m8</em><sup>*</sup><em>, r8</em><sup>*</sup></td>
	<td>MR</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>Add <em>r8</em> to <em>r/m8.</em></td>
</tr>
<tr>
	<td>01 /<em>r</em></td>
	<td>ADD <em>r/m16, r16</em></td>
	<td>MR</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Add <em>r16</em> to <em>r/m16.</em></td>
</tr>
<tr>
	<td>01 /<em>r</em></td>
	<td>ADD <em>r/m32, r32</em></td>
	<td>MR</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Add r32 to <em>r/m32.</em></td>
</tr>
<tr>
	<td>REX.W + 01 /<em>r</em></td>
	<td>ADD <em>r/m64, r64</em></td>
	<td>MR</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>Add r64 to <em>r/m64.</em></td>
</tr>
<tr>
	<td>02 /<em>r</em></td>
	<td>ADD <em>r8, r/m8</em></td>
	<td>RM</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Add <em>r/m8</em> to <em>r8.</em></td>
</tr>
<tr>
	<td>REX + 02 /<em>r</em></td>
	<td>ADD <em>r8</em><sup>*</sup><em>, r/m8</em><sup>*</sup></td>
	<td>RM</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>Add <em>r/m8</em> to <em>r8.</em></td>
</tr>
<tr>
	<td>03 /<em>r</em></td>
	<td>ADD <em>r16, r/m16</em></td>
	<td>RM</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Add <em>r/m16</em> to <em>r16.</em></td>
</tr>
<tr>
	<td>03 /<em>r</em></td>
	<td>ADD <em>r32, r/m32</em></td>
	<td>RM</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Add <em>r/m32</em> to <em>r32.</em></td>
</tr>
<tr>
	<td>REX.W + 03 /<em>r</em></td>
	<td>ADD <em>r64, r/m64</em></td>
	<td>RM</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>Add <em>r/m64</em> to <em>r64.</em></td>
</tr>
</table>
<p class="notes">Notes: *In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.</p>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (r, w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>MR</td>
	<td>ModRM:r/m (r, w)</td>
	<td>ModRM:reg (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>MI</td>
	<td>ModRM:r/m (r, w)</td>
	<td>imm8</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>I</td>
	<td>AL/AX/EAX/RAX</td>
	<td>imm8</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Adds the destination operand (first operand) and the source operand (second operand) and then stores the result in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.</p>
<p>The ADD instruction performs integer addition. It evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate a carry (overflow) in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.</p>
<p>This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.</p>
<p>In 64-bit mode, the instruction’s default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.</p>
<h2 id="operation">Operation</h2>
<pre>DEST ← DEST + SRC;
</pre>
<h2 id="flags-affected">Flags Affected</h2>
<p>The OF, SF, ZF, AF, CF, and PF flags are set according to the result.</p>
<h2 id="protected-mode-exceptions">Protected Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If the destination is located in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used but the destination is not a memory operand.</td>
</tr>
</table>
<h2 id="real-address-mode-exceptions">Real-Address Mode Exceptions</h2>
<table>
<tr>
	<td>#GP</td>
	<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td>
</tr>
<tr>
	<td>#SS</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used but the destination is not a memory operand.</td>
</tr>
</table>
<h2 id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used but the destination is not a memory operand.</td>
</tr>
</table>
<h2 id="compatibility-mode-exceptions">Compatibility Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p>
<h2 id="64-bit-mode-exceptions">64-Bit Mode Exceptions</h2>
<table>
<tr>
	<td>#SS(0)</td>
	<td>If a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
	<td>#GP(0)</td>
	<td>If the memory address is in a non-canonical form.</td>
</tr>
<tr>
	<td>#PF(fault-code)</td>
	<td>If a page fault occurs.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used but the destination is not a memory operand.</td>
</tr>
</table>
</body>
</html>
