[SETTINGS]
UUT_module%DATA_PATH%
TB_module%DATA_PATH_tb%
DSN_PATH%$dsn\src\TestBench%
OUTPUT_DIRECTORY%C:\Users\blueb\OneDrive\STUDY\DSF_HOME\LAB08\src\TestBench%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%DATA_PATH_TB.v%
MACRO_FILE%DATA_PATH_TB_runtest.do%
UUT_module_FILE%%
LIBRARY_NAME%PULSE_COUNTER%
LIBRARY_TYPE%work%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]

[PORTS]
SCLR%in%logic_reg%NO%NOCLK%
INC%in%logic_reg%NO%NOCLK%
LOAD%in%logic_reg%NO%NOCLK%
SYS_CLK%in%logic_reg%NO%NOCLK%
OUT_REG%out%[4:0]logic_reg%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]


