# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LD4004.srcs/sources_1/new/types.vhd" \
"../../../../LD4004.srcs/sources_1/new/ROM_memory.vhd" \
"../../../../LD4004.srcs/sim_1/new/ROM_tb.vhd" \

# Do not sort compile order
nosort
