{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 2956, "design__instance__area": 70384.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 64, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.05868362635374069, "power__switching__total": 0.022472701966762543, "power__leakage__total": 1.088399358195602e-06, "power__total": 0.08115741610527039, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.533460068995922, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5407238143622674, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5950299310584789, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.306515932422499, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.59503, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.341926, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 64, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7607271694563427, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7737422033198111, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.11343482030318193, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.221587421350411, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -71.11288115206514, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.221587421350411, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.342279, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 59, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.221587, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 48, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 64, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4323145019889091, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.43698398914024217, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2714892831833737, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.291685350795514, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.271489, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.75363, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 64, "design__max_cap_violation__count": 10, "clock__skew__worst_hold": -0.4307820055935258, "clock__skew__worst_setup": 0.4344037752468886, "timing__hold__ws": 0.0790341148230432, "timing__setup__ws": -2.3370763763518494, "timing__hold__tns": 0, "timing__setup__tns": -80.03962874585096, "timing__hold__wns": 0, "timing__setup__wns": -2.3370763763518494, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.269207, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 179, "timing__setup_r2r__ws": -2.32358, "timing__setup_r2r_vio__count": 146, "design__die__bbox": "0.0 0.0 412.325 430.245", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177401, "design__core__area": 157861, "design__instance__count__stdcell": 4188, "design__instance__area__stdcell": 75793.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.480128, "design__instance__utilization__stdcell": 0.480128, "design__rows": 101, "design__rows:GF018hv5v_mcu_sc7": 101, "design__sites": 71912, "design__sites:GF018hv5v_mcu_sc7": 71912, "design__instance__count__class:tie_cell": 4, "design__instance__area__class:tie_cell": 35.1232, "design__instance__count__class:buffer": 3, "design__instance__area__class:buffer": 39.5136, "design__instance__count__class:inverter": 506, "design__instance__area__class:inverter": 4658.21, "design__instance__count__class:sequential_cell": 302, "design__instance__area__class:sequential_cell": 22931.1, "design__instance__count__class:multi_input_combinational_cell": 1061, "design__instance__area__class:multi_input_combinational_cell": 26504.8, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 11407647, "design__instance__count__class:timing_repair_buffer": 226, "design__instance__area__class:timing_repair_buffer": 6043.39, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 75330.1, "design__violations": 0, "design__instance__count__class:clock_buffer": 122, "design__instance__area__class:clock_buffer": 6251.93, "design__instance__count__class:clock_inverter": 49, "design__instance__area__class:clock_inverter": 921.984, "design__instance__count__setup_buffer": 93, "design__instance__count__hold_buffer": 7, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 683, "design__instance__area__class:antenna_cell": 2998.64, "antenna_diodes_count": 0, "route__net": 2221, "route__net__special": 2, "route__drc_errors__iter:0": 273, "route__wirelength__iter:0": 84663, "route__drc_errors__iter:1": 29, "route__wirelength__iter:1": 83600, "route__drc_errors__iter:2": 20, "route__wirelength__iter:2": 83502, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 83472, "route__drc_errors": 0, "route__wirelength": 83472, "route__vias": 14377, "route__vias__singlecut": 14377, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 643.43, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 64, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 8, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5311594647792283, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5368742269378083, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5915352819450309, "timing__setup__ws__corner:min_tt_025C_5v00": 2.365085971787678, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.591535, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.390111, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 64, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7566789631271609, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7667567908736113, "timing__hold__ws__corner:min_ss_125C_4v50": 0.14257218031932015, "timing__setup__ws__corner:min_ss_125C_4v50": -2.1368400986810663, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -63.803854672246054, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.1368400986810663, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.336196, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 58, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.13684, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 47, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 64, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4307820055935258, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4344037752468886, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26920721969171546, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.312823109603774, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.269207, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.785909, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 64, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5362433981973752, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5453704309186463, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5994156451966921, "timing__setup__ws__corner:max_tt_025C_5v00": 2.2362423656899333, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.599416, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 3.283334, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 64, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7656021588953458, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7821176150321537, "timing__hold__ws__corner:max_ss_125C_4v50": 0.0790341148230432, "timing__setup__ws__corner:max_ss_125C_4v50": -2.3370763763518494, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -80.03962874585096, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -2.3370763763518494, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.349913, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 62, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.32358, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 51, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 64, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.43415586243847837, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.43995316968127385, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2743523264002494, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.260715012513879, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.274352, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.715025, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 80, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99854, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99958, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00146025, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00164689, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000405014, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00164689, "design_powergrid__voltage__worst": 0.00164689, "design_powergrid__voltage__worst__net:VDD": 4.99854, "design_powergrid__drop__worst": 0.00164689, "design_powergrid__drop__worst__net:VDD": 0.00146025, "design_powergrid__voltage__worst__net:VSS": 0.00164689, "design_powergrid__drop__worst__net:VSS": 0.00164689, "ir__voltage__worst": 5, "ir__drop__avg": 0.000416, "ir__drop__worst": 0.00146, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}