
---------- Begin Simulation Statistics ----------
final_tick                               932305171500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61156                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701888                       # Number of bytes of host memory used
host_op_rate                                    61357                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18077.91                       # Real time elapsed on the host
host_tick_rate                               51571503                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105575792                       # Number of instructions simulated
sim_ops                                    1109201146                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.932305                       # Number of seconds simulated
sim_ticks                                932305171500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.002695                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              145716498                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           165581859                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17030617                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        226167475                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18512166                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18705034                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          192868                       # Number of indirect misses.
system.cpu0.branchPred.lookups              287385906                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1859435                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811468                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10612170                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260637607                       # Number of branches committed
system.cpu0.commit.bw_lim_events             27682946                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441363                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       80113100                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050542182                       # Number of instructions committed
system.cpu0.commit.committedOps            1052356168                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1711290718                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.614949                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.371109                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1203270076     70.31%     70.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    301267094     17.60%     87.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     73395952      4.29%     92.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67129912      3.92%     96.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23182020      1.35%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7277748      0.43%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4267744      0.25%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3817226      0.22%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     27682946      1.62%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1711290718                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20854716                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015742443                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326185119                       # Number of loads committed
system.cpu0.commit.membars                    3625341                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625347      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583774791     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031605      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      327996579     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127116759     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052356168                       # Class of committed instruction
system.cpu0.commit.refs                     455113366                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050542182                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052356168                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.772134                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.772134                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            275794130                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6426728                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142881149                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1162029104                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               647254679                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                790385216                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10619777                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14908248                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5347357                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  287385906                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                196799876                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1082614854                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4100627                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1198264674                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               34076452                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.154367                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         629747937                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         164228664                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.643639                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1729401159                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.695664                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.944915                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               896248895     51.82%     51.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               611882233     35.38%     87.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               114635189      6.63%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                79813392      4.62%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                19015407      1.10%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4255563      0.25%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1626316      0.09%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     661      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1923503      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1729401159                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       53                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      132300448                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10753596                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               269933829                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.590013                       # Inst execution rate
system.cpu0.iew.exec_refs                   480227837                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 132121949                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              238649269                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            358264871                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3567140                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5873349                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           136818790                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1132457038                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            348105888                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8215895                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1098428123                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1734748                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1735657                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10619777                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5406678                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        72881                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16559604                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        46153                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7616                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3790680                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32079752                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7890543                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7616                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1178010                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9575586                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                497622269                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1089410698                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836841                       # average fanout of values written-back
system.cpu0.iew.wb_producers                416430649                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.585169                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1089476578                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1343786981                       # number of integer regfile reads
system.cpu0.int_regfile_writes              695193239                       # number of integer regfile writes
system.cpu0.ipc                              0.564291                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.564291                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626820      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            608073808     54.95%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140473      0.74%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811523      0.16%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              3      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           354104108     32.00%     88.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          130887233     11.83%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1106644018                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     57                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                110                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1985877                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001795                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 298063     15.01%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     6      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1515342     76.31%     91.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               172462      8.68%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1105003018                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3944762476                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1089410645                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1212564737                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1121762345                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1106644018                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10694693                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       80100867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            87514                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5253330                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     43033013                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1729401159                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.639900                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.853517                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          956167762     55.29%     55.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          520909537     30.12%     85.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          183415314     10.61%     96.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59157232      3.42%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8449700      0.49%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             521940      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             536150      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             141435      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             102089      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1729401159                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.594426                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         25736204                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5312954                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           358264871                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          136818790                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1501                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1861701607                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2908768                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              254650480                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670490113                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10829330                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               660104667                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4668437                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                23047                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1409090069                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1153473241                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          741911512                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                781256504                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6306525                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10619777                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             22640886                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                71421395                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               53                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1409090016                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        128845                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4684                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 23321819                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4676                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2816058073                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2283060163                       # The number of ROB writes
system.cpu0.timesIdled                       20025592                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1465                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.016485                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8611421                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9063081                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1551211                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16766332                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            291996                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         429043                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          137047                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18292301                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4466                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811197                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           893942                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12193929                       # Number of branches committed
system.cpu1.commit.bw_lim_events               943104                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434243                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16770926                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55033610                       # Number of instructions committed
system.cpu1.commit.committedOps              56844978                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    309421688                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183714                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.815665                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    284664926     92.00%     92.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12559144      4.06%     96.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4283894      1.38%     97.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3887937      1.26%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       906188      0.29%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       336307      0.11%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1678200      0.54%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       161988      0.05%     99.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       943104      0.30%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    309421688                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              501120                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52931690                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16119064                       # Number of loads committed
system.cpu1.commit.membars                    3622515                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622515      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        31982210     56.26%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17930261     31.54%     94.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3309851      5.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56844978                       # Class of committed instruction
system.cpu1.commit.refs                      21240124                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55033610                       # Number of Instructions Simulated
system.cpu1.committedOps                     56844978                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.689101                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.689101                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            267098723                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               664186                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7849175                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              78079668                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12731257                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27750246                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                894307                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               997389                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3644175                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18292301                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12895821                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    296310944                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               121470                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      87862291                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          255                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3103236                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.058425                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14255848                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8903417                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.280628                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         312118708                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.292284                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.774667                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               258902467     82.95%     82.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30351195      9.72%     92.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                13202163      4.23%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6149586      1.97%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2294000      0.73%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  475477      0.15%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  740419      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      18      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3383      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           312118708                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         973038                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              933890                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14147445                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.198427                       # Inst execution rate
system.cpu1.iew.exec_refs                    22105779                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5187265                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              233565148                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21017281                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2535238                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1444755                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6702028                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           73609731                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16918514                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           657114                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62125882                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1718592                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               978581                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                894307                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4602648                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        13096                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          218763                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7385                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          389                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1333                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4898217                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1580968                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           389                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       187682                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        746208                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 34976923                       # num instructions consuming a value
system.cpu1.iew.wb_count                     61833857                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.856917                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 29972317                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.197494                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      61846121                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                77531047                       # number of integer regfile reads
system.cpu1.int_regfile_writes               40967018                       # number of integer regfile writes
system.cpu1.ipc                              0.175775                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175775                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622652      5.77%      5.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             36957953     58.87%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18814120     29.97%     94.60% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3388128      5.40%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              62782996                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1776149                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028290                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 210726     11.86%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     11.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1424477     80.20%     92.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               140942      7.94%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              60936477                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         439538297                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     61833845                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         90374768                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66002148                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 62782996                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7607583                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16764752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            77476                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2173340                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11562179                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    312118708                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.201151                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.634256                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          271522442     86.99%     86.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           28131125      9.01%     96.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6754663      2.16%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2840761      0.91%     99.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2221231      0.71%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             272940      0.09%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             289635      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              54460      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              31451      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      312118708                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.200526                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15026426                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1721914                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21017281                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6702028                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     95                       # number of misc regfile reads
system.cpu1.numCycles                       313091746                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1551502194                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              250203770                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37967342                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11572160                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14777231                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1487200                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6735                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             94463255                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              76523516                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           51474888                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28045163                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4278757                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                894307                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             18164530                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13507546                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        94463243                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33707                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               590                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21558962                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           590                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   382094306                       # The number of ROB reads
system.cpu1.rob.rob_writes                  149931244                       # The number of ROB writes
system.cpu1.timesIdled                          25734                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5864818                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2647                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5881774                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                138072                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8179895                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16292644                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       342302                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       109510                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44278581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3413837                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88538459                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3523347                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6053520                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2781852                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5330761                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              336                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            249                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2125732                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2125730                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6053521                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           193                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24471894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24471894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    701510528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               701510528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              524                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8180031                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8180031    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8180031                       # Request fanout histogram
system.membus.respLayer1.occupancy        42303119906                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         29459289828                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   932305171500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   932305171500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       181798500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   340967128.367447                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        91500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    979188500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   930850783500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1454388000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    172153796                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       172153796                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    172153796                       # number of overall hits
system.cpu0.icache.overall_hits::total      172153796                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     24646080                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      24646080                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     24646080                       # number of overall misses
system.cpu0.icache.overall_misses::total     24646080                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 320504761495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 320504761495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 320504761495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 320504761495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    196799876                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    196799876                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    196799876                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    196799876                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.125234                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.125234                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.125234                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.125234                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13004.289587                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13004.289587                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13004.289587                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13004.289587                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1818                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    31.894737                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22832080                       # number of writebacks
system.cpu0.icache.writebacks::total         22832080                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1813964                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1813964                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1813964                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1813964                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22832116                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22832116                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22832116                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22832116                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 280979085495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 280979085495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 280979085495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 280979085495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.116017                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.116017                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.116017                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.116017                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12306.309476                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12306.309476                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12306.309476                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12306.309476                       # average overall mshr miss latency
system.cpu0.icache.replacements              22832080                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    172153796                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      172153796                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     24646080                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     24646080                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 320504761495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 320504761495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    196799876                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    196799876                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.125234                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.125234                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13004.289587                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13004.289587                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1813964                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1813964                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22832116                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22832116                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 280979085495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 280979085495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.116017                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.116017                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12306.309476                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12306.309476                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999957                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          194984436                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22832083                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.539932                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999957                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        416431867                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       416431867                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    428486734                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       428486734                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    428486734                       # number of overall hits
system.cpu0.dcache.overall_hits::total      428486734                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26106110                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26106110                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26106110                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26106110                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 656986670973                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 656986670973                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 656986670973                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 656986670973                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    454592844                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    454592844                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    454592844                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    454592844                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.057427                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.057427                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.057427                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.057427                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25166.011749                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25166.011749                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25166.011749                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25166.011749                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3420315                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       147782                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            83811                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1703                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.809858                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.777452                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19684749                       # number of writebacks
system.cpu0.dcache.writebacks::total         19684749                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7172213                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7172213                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7172213                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7172213                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18933897                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18933897                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18933897                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18933897                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 357098164054                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 357098164054                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 357098164054                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 357098164054                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041650                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041650                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041650                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041650                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18860.257033                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18860.257033                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18860.257033                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18860.257033                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19684749                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    307118320                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      307118320                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20360829                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20360829                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 448575050000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 448575050000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    327479149                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    327479149                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.062174                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062174                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22031.276330                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22031.276330                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3711318                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3711318                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16649511                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16649511                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 274378677000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 274378677000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050841                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050841                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16479.683818                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16479.683818                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    121368414                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     121368414                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5745281                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5745281                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 208411620973                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 208411620973                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127113695                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127113695                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.045198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.045198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36275.270256                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36275.270256                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3460895                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3460895                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2284386                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2284386                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  82719487054                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  82719487054                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017971                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017971                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36210.818598                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36210.818598                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1797                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1797                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1346                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1346                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9025000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9025000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.428253                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.428253                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6705.052006                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6705.052006                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1333                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1333                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       657500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       657500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004136                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004136                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 50576.923077                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50576.923077                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2929                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2929                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       767500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       767500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3081                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3081                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.049335                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.049335                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5049.342105                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5049.342105                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       616500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       616500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.049335                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.049335                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4055.921053                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4055.921053                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050925                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050925                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760543                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760543                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  63231844000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  63231844000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811468                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811468                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419849                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419849                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 83140.393114                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 83140.393114                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760543                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760543                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  62471301000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  62471301000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419849                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419849                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 82140.393114                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 82140.393114                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986687                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          449236964                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19694208                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.810613                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986687                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999584                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999584                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        932515312                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       932515312                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22776983                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18001692                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               24621                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              445214                       # number of demand (read+write) hits
system.l2.demand_hits::total                 41248510                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22776983                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18001692                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              24621                       # number of overall hits
system.l2.overall_hits::.cpu1.data             445214                       # number of overall hits
system.l2.overall_hits::total                41248510                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             55126                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1681755                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5607                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1267435                       # number of demand (read+write) misses
system.l2.demand_misses::total                3009923                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            55126                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1681755                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5607                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1267435                       # number of overall misses
system.l2.overall_misses::total               3009923                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5066849500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 163135380998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    559198500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 128510791499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     297272220497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5066849500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 163135380998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    559198500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 128510791499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    297272220497                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22832109                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19683447                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30228                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1712649                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44258433                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22832109                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19683447                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30228                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1712649                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44258433                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002414                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.085440                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.185490                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.740044                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068008                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002414                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.085440                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.185490                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.740044                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068008                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91913.969815                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97003.059898                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99732.209738                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101394.384327                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98764.061571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91913.969815                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97003.059898                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99732.209738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101394.384327                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98764.061571                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                127                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         4                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.750000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4329770                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2781853                       # number of writebacks
system.l2.writebacks::total                   2781853                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            273                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         164548                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            216                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          75556                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              240593                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           273                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        164548                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           216                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         75556                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             240593                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        54853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1517207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1191879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2769330                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        54853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1517207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1191879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5498852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8268182                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4501721500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 137091307000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    492419501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 111062293500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 253147741501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4501721500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 137091307000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    492419501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 111062293500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 442797553663                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 695945295164                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.077080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.178345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.695927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062572                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.077080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.178345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.695927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.186816                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82068.829417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90357.681582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91341.031534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93182.523981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91411.186641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82068.829417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90357.681582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91341.031534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93182.523981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80525.453979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84171.501687                       # average overall mshr miss latency
system.l2.replacements                       11537982                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4519415                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4519415                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4519415                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4519415                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     39577307                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         39577307                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     39577307                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     39577307                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5498852                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5498852                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 442797553663                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 442797553663                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80525.453979                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80525.453979                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 51                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       392500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       150500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       543000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.970588                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.944444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11893.939394                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8361.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10647.058824                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       664000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       347000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1011000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.970588                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20121.212121                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19277.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19823.529412                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 10166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3812.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       100000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        60000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       160000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1821055                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           189997                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2011052                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1213320                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1025836                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2239156                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 120005034499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 104348846499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  224353880998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3034375                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1215833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4250208                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.399858                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.843731                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.526834                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98906.335096                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101720.788215                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100195.734910                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        80304                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        34900                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           115204                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1133016                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       990936                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2123952                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 102884627000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  91755489000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 194640116000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.373394                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.815026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.499729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90805.978909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92594.767977                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91640.543666                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22776983                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         24621                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22801604                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        55126                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5607                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            60733                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5066849500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    559198500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5626048000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22832109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30228                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22862337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002414                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.185490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002656                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91913.969815                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99732.209738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92635.766387                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          273                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          216                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           489                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        54853                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        60244                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4501721500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    492419501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4994141001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.178345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002635                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82068.829417                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91341.031534                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82898.562529                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16180637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       255217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16435854                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       468435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       241599                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          710034                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43130346499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  24161945000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  67292291499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16649072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       496816                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17145888                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.486295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92073.279108                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100008.464439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94773.336909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        84244                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        40656                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       124900                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       384191                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       200943                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       585134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34206680000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  19306804500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  53513484500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023076                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.404462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034127                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89035.609892                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96081.000582                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91455.093192                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          372                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               385                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          333                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             348                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8685500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       359500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9045000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          705                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           733                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.472340                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.535714                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.474761                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26082.582583                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 23966.666667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 25991.379310                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          162                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          172                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          171                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          176                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3549483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       105000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3654483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.242553                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.178571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.240109                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20757.210526                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        21000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20764.107955                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999922                       # Cycle average of tags in use
system.l2.tags.total_refs                    93524814                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11538522                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.105441                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.696057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.332156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.827279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.015154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.202262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.927015                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.401501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.169176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.342610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 718386210                       # Number of tag accesses
system.l2.tags.data_accesses                718386210                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3510720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      97248960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        345088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      76315328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    346052032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          523472128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3510720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       345088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3855808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    178038528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       178038528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          54855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1519515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1192427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5407063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8179252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2781852                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2781852                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3765634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        104310223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           370145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         81856596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    371178926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             561481523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3765634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       370145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4135779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190965934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190965934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190965934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3765634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       104310223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          370145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        81856596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    371178926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            752447458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2774610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     54855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1495487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1170984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5390062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007414383750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       170372                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       170372                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15885695                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2612849                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8179252                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2781852                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8179252                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2781852                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  62472                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7242                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            404495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            393692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            433824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            518425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            517450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            597403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            609045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            586736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            617450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            585664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           671976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           414030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           520231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           449935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           363998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           432426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            142142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            180228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            213606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            219677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            216167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            226985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            213665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           197518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           150261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           184619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           160684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           148844                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 257892117879                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                40583900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            410081742879                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31772.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50522.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6256066                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1638387                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8179252                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2781852                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1565760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1680106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1843394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1094270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  868906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  616001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  161695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  121135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   85262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   30307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  21685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  14208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  58843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 118800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 160499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 177516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 183367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 185588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 186261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 186519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 188493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 194491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 185699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 183370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 179810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 176164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 174406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 175202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2996908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    232.587838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.329150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.516918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       882690     29.45%     29.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1400888     46.74%     76.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       209226      6.98%     83.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       197262      6.58%     89.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        83719      2.79%     92.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37778      1.26%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37700      1.26%     95.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23971      0.80%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       123674      4.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2996908                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       170372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.641473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    276.861079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       170367    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        170372                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       170372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.285481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.266199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.832909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           149529     87.77%     87.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2508      1.47%     89.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11897      6.98%     96.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4377      2.57%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1436      0.84%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              396      0.23%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              153      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               52      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        170372                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              519473920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3998208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               177573760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               523472128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            178038528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       557.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    561.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  932305163500                       # Total gap between requests
system.mem_ctrls.avgGap                      85055.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3510720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     95711168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       345088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     74942976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    344963968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    177573760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3765633.944035244174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 102660771.307327240705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 370144.895200766332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 80384597.544839426875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 370011857.217290997505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190467419.283214807510                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        54855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1519515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1192427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5407063                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2781852                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2221254407                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  74143553563                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    264579565                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  61561099475                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 271891255869                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22310368299809                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40493.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48794.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49068.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51626.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50284.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8019969.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10861603620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5773064055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         28957769400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7357496040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     73595149680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     147703067730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     233623655520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       507871806045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.748460                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 605830780474                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31131620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 295342771026                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10536383760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5600201805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         28996039800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7125863760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     73595149680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     232030003170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     162611499360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       520495141335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.288377                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 420265195316                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31131620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 480908356184                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9573661296.296297                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   42963354624.134842                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     95.06%     95.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        79000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 310568551000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   156838606500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 775466565000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12862433                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12862433                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12862433                       # number of overall hits
system.cpu1.icache.overall_hits::total       12862433                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33388                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33388                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33388                       # number of overall misses
system.cpu1.icache.overall_misses::total        33388                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1046209000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1046209000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1046209000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1046209000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12895821                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12895821                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12895821                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12895821                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002589                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002589                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002589                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002589                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 31334.880795                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 31334.880795                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 31334.880795                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 31334.880795                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           96                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30196                       # number of writebacks
system.cpu1.icache.writebacks::total            30196                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3160                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3160                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3160                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3160                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30228                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30228                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30228                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30228                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    890292500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    890292500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    890292500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    890292500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002344                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002344                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002344                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002344                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29452.577081                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29452.577081                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29452.577081                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29452.577081                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30196                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12862433                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12862433                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33388                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33388                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1046209000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1046209000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12895821                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12895821                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002589                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002589                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 31334.880795                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 31334.880795                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3160                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3160                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30228                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30228                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    890292500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    890292500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002344                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002344                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29452.577081                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29452.577081                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.204514                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12831003                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30196                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           424.923930                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        292788000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.204514                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975141                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975141                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25821870                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25821870                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16222358                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16222358                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16222358                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16222358                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3747173                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3747173                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3747173                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3747173                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 230752555758                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 230752555758                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 230752555758                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 230752555758                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19969531                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19969531                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19969531                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19969531                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.187645                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.187645                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.187645                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.187645                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 61580.438309                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61580.438309                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 61580.438309                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61580.438309                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       681363                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        93808                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            15179                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1031                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    44.888530                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.987391                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1712070                       # number of writebacks
system.cpu1.dcache.writebacks::total          1712070                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2733419                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2733419                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2733419                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2733419                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1013754                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1013754                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1013754                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1013754                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  74481093782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  74481093782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  74481093782                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  74481093782                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050765                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050765                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050765                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050765                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 73470.579432                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73470.579432                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 73470.579432                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73470.579432                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1712070                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14596409                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14596409                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2063695                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2063695                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 114986787500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 114986787500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16660104                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16660104                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.123870                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.123870                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 55718.886512                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55718.886512                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1566657                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1566657                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       497038                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       497038                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  27919239500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  27919239500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029834                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029834                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 56171.237410                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 56171.237410                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1625949                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1625949                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1683478                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1683478                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 115765768258                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 115765768258                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3309427                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3309427                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.508692                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.508692                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68765.833743                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68765.833743                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1166762                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1166762                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516716                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516716                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  46561854282                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  46561854282                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.156135                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.156135                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90111.113807                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90111.113807                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          295                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          295                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          176                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          176                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7904000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7904000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.373673                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.373673                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44909.090909                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44909.090909                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          131                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2995500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2995500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095541                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095541                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 66566.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66566.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          102                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          102                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       501000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       501000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.233945                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.233945                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4911.764706                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4911.764706                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          101                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          101                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       400000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       400000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.231651                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.231651                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3960.396040                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3960.396040                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102689                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102689                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708508                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708508                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62830545500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62830545500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391182                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391182                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88680.079124                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88680.079124                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708508                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708508                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62122037500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62122037500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391182                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391182                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87680.079124                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87680.079124                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.024681                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19039950                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1722157                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.055874                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        292799500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.024681                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.907021                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.907021                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45285454                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45285454                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 932305171500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          40008933                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7301268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     39739676                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8756129                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8576831                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              25                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             336                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           252                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            588                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4269102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4269100                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22862344                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17146590                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          733                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          733                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     68496304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59063560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        90652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5147186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             132797702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2922508032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2519565376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3867136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    219182400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5665122944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20134965                       # Total snoops (count)
system.tol2bus.snoopTraffic                 179294848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         64394177                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062033                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.248170                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60509132     93.97%     93.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3775512      5.86%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 109518      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           64394177                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88528325989                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29543256609                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34257473859                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2585000196                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          45564552                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            37516                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               996958592000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 547039                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707388                       # Number of bytes of host memory used
host_op_rate                                   548833                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2236.46                       # Real time elapsed on the host
host_tick_rate                               28908761                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1223433040                       # Number of instructions simulated
sim_ops                                    1227445513                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.064653                       # Number of seconds simulated
sim_ticks                                 64653420500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.728663                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12527595                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            13365810                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2452931                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22191704                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             31436                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          48408                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16972                       # Number of indirect misses.
system.cpu0.branchPred.lookups               24095056                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10273                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5023                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1740436                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12664365                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3020364                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         514565                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       32086552                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60354338                       # Number of instructions committed
system.cpu0.commit.committedOps              60607353                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    114149647                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.530946                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.560687                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     91847870     80.46%     80.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12489773     10.94%     91.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2550530      2.23%     93.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1848923      1.62%     95.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       706345      0.62%     95.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       413952      0.36%     96.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       491531      0.43%     96.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       780359      0.68%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3020364      2.65%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    114149647                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               65439                       # Number of function calls committed.
system.cpu0.commit.int_insts                 59348692                       # Number of committed integer instructions.
system.cpu0.commit.loads                     14219657                       # Number of loads committed
system.cpu0.commit.membars                     380551                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       381190      0.63%      0.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        43686761     72.08%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6547      0.01%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1778      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           426      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1279      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           213      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          295      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14224136     23.47%     96.20% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2303874      3.80%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          544      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          294      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60607353                       # Class of committed instruction
system.cpu0.commit.refs                      16528848                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60354338                       # Number of Instructions Simulated
system.cpu0.committedOps                     60607353                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.105855                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.105855                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             50986919                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               715697                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11115123                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             100480542                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12245078                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 53351401                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1742101                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2274697                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1679976                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   24095056                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8020417                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    106335811                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               108766                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          966                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     113138997                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 415                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          149                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                4909240                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.189579                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11213514                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          12559031                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.890175                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         120005475                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.951706                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.065529                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                49766801     41.47%     41.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                40092791     33.41%     74.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                20290301     16.91%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 7963524      6.64%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  717796      0.60%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  694368      0.58%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  251373      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   33435      0.03%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  195086      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           120005475                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2665                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1988                       # number of floating regfile writes
system.cpu0.idleCycles                        7092029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1897812                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17088642                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.654250                       # Inst execution rate
system.cpu0.iew.exec_refs                    23331966                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2409541                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               19706736                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             21907497                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            208925                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1089016                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2562842                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           92656083                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             20922425                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1989061                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             83153594                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                224515                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3769905                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1742101                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4147259                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       258149                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           51133                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          283                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      7687840                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       253651                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           311                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       486951                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1410861                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 61450065                       # num instructions consuming a value
system.cpu0.iew.wb_count                     80526734                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.813946                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 50017053                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.633582                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      80700773                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               107506895                       # number of integer regfile reads
system.cpu0.int_regfile_writes               60998108                       # number of integer regfile writes
system.cpu0.ipc                              0.474866                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.474866                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           382656      0.45%      0.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             60754485     71.36%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7719      0.01%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1849      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 20      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                426      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1295      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                213      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               298      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            21583468     25.35%     97.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2409290      2.83%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            631      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           303      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              85142655                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3205                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6393                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3159                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3341                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     577894                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006787                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 369559     63.95%     63.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    82      0.01%     63.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     45      0.01%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     63.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                191216     33.09%     97.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16975      2.94%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              85334688                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         291045309                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     80523575                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        124701777                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  91936793                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 85142655                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             719290                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       32048732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           183023                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        204725                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13566539                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    120005475                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.709490                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.188463                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           74384095     61.98%     61.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24676648     20.56%     82.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11026389      9.19%     91.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4633361      3.86%     95.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3526385      2.94%     98.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             704335      0.59%     99.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             572807      0.48%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             402551      0.34%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              78904      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      120005475                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.669900                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           467924                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           28014                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            21907497                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2562842                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4747                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2229                       # number of misc regfile writes
system.cpu0.numCycles                       127097504                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2209346                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               29176919                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             45419638                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                814917                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14758946                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7270587                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               251141                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            125553145                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              97070585                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           73674634                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 51998168                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                529535                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1742101                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9329852                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                28255000                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2713                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       125550432                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      12999489                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            204496                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4829658                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        204506                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   203807159                       # The number of ROB reads
system.cpu0.rob.rob_writes                  191264382                       # The number of ROB writes
system.cpu0.timesIdled                         102292                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1412                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.168585                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11888313                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12234729                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2338070                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20729305                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12259                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15418                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3159                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22544624                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1501                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4321                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1688986                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12019875                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2832023                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         274585                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       32188983                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57502910                       # Number of instructions committed
system.cpu1.commit.committedOps              57637014                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    102646259                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.561511                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.596490                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     81345102     79.25%     79.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12051253     11.74%     90.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2291662      2.23%     93.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1764738      1.72%     94.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       719306      0.70%     95.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       413150      0.40%     96.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       494110      0.48%     96.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       734915      0.72%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2832023      2.76%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    102646259                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               21629                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56569505                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13510827                       # Number of loads committed
system.cpu1.commit.membars                     202272                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       202272      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41986648     72.85%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            265      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             318      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13515148     23.45%     96.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1932363      3.35%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57637014                       # Class of committed instruction
system.cpu1.commit.refs                      15447511                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57502910                       # Number of Instructions Simulated
system.cpu1.committedOps                     57637014                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.913540                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.913540                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             42553387                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               652010                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10841081                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              97514492                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10151645                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52474902                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1689714                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2023546                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1602426                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22544624                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7246086                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     97482125                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                77376                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     108017869                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4677596                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.204888                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8651137                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11900572                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.981676                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         108472074                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.999063                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.022112                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                40616587     37.44%     37.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39168481     36.11%     73.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19472657     17.95%     91.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7717835      7.12%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  697450      0.64%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  632514      0.58%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   82269      0.08%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   17080      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   67201      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           108472074                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1562061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1851765                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                16501243                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.728867                       # Inst execution rate
system.cpu1.iew.exec_refs                    22101350                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2059491                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               19808965                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21089592                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             95297                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1016619                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2238080                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           89795138                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20041859                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2007262                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             80200269                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                217378                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2547440                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1689714                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2918572                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       217647                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           35667                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           98                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      7578765                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       301396                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            98                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       498550                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1353215                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 59579562                       # num instructions consuming a value
system.cpu1.iew.wb_count                     77709157                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.812983                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48437200                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.706228                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      77907660                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               103694633                       # number of integer regfile reads
system.cpu1.int_regfile_writes               59237827                       # number of integer regfile writes
system.cpu1.ipc                              0.522592                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.522592                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           202927      0.25%      0.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             59262732     72.09%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 288      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  318      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     72.34% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20682501     25.16%     97.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2058765      2.50%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              82207531                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     520854                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006336                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 357840     68.70%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     68.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                161127     30.94%     99.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1887      0.36%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              82525458                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         273593441                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     77709157                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        121953357                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  89466663                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 82207531                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             328475                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       32158124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           185451                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         53890                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     13729743                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    108472074                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.757868                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.211938                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           64724465     59.67%     59.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23116614     21.31%     80.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10997210     10.14%     91.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4570331      4.21%     95.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3438140      3.17%     98.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             638094      0.59%     99.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             535861      0.49%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             383564      0.35%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              67795      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      108472074                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.747109                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           333467                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           19393                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21089592                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2238080                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    655                       # number of misc regfile reads
system.cpu1.numCycles                       110034135                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    19206200                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               27930173                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             43562319                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                764527                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12591304                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6798650                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               245509                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            122061887                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              94260034                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           72002710                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 51112820                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                127223                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1689714                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8363115                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                28440391                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       122061887                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       6784948                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             91280                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4341265                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         91280                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   189636775                       # The number of ROB reads
system.cpu1.rob.rob_writes                  185497387                       # The number of ROB writes
system.cpu1.timesIdled                          19105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3123888                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 6401                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3174123                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 64973                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3715718                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7181924                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       493871                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       236730                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3152345                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2061280                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6308337                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2298010                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3617307                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       349195                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3117375                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            43238                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8630                       # Transaction distribution
system.membus.trans_dist::ReadExReq             46008                       # Transaction distribution
system.membus.trans_dist::ReadExResp            45876                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3617309                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           169                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10845107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10845107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    256792192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               256792192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            44416                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3715354                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3715354    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3715354                       # Request fanout histogram
system.membus.respLayer1.occupancy        18860298377                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             29.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9307575378                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    64653420500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    64653420500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                358                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          179                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6171857.541899                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   11066791.992800                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          179    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     37537000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            179                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    63548658000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1104762500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7913541                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7913541                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7913541                       # number of overall hits
system.cpu0.icache.overall_hits::total        7913541                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       106871                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        106871                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       106871                       # number of overall misses
system.cpu0.icache.overall_misses::total       106871                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5811810470                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5811810470                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5811810470                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5811810470                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8020412                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8020412                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8020412                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8020412                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013325                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013325                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013325                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013325                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 54381.548502                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54381.548502                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 54381.548502                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54381.548502                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15638                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              381                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.044619                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       100330                       # number of writebacks
system.cpu0.icache.writebacks::total           100330                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6493                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6493                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6493                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6493                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       100378                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       100378                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       100378                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       100378                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5414205970                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5414205970                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5414205970                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5414205970                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.012515                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012515                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.012515                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012515                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 53938.173405                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53938.173405                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 53938.173405                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53938.173405                       # average overall mshr miss latency
system.cpu0.icache.replacements                100330                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7913541                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7913541                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       106871                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       106871                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5811810470                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5811810470                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8020412                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8020412                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013325                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013325                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 54381.548502                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54381.548502                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6493                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6493                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       100378                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       100378                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5414205970                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5414205970                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.012515                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012515                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 53938.173405                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53938.173405                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.996608                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8015393                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           100409                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            79.827436                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.996608                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999894                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16141201                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16141201                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16447398                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16447398                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16447398                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16447398                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5385573                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5385573                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5385573                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5385573                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 275142330134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 275142330134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 275142330134                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 275142330134                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21832971                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21832971                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21832971                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21832971                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.246672                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.246672                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.246672                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.246672                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 51088.775537                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51088.775537                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 51088.775537                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51088.775537                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10491277                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        19217                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           283559                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            272                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    36.998568                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.650735                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1558096                       # number of writebacks
system.cpu0.dcache.writebacks::total          1558096                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3769297                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3769297                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3769297                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3769297                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1616276                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1616276                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1616276                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1616276                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  87298363944                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  87298363944                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  87298363944                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  87298363944                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074029                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074029                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074029                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074029                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 54012.039988                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 54012.039988                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 54012.039988                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 54012.039988                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1558052                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     14807602                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14807602                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4848140                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4848140                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 248800318500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 248800318500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     19655742                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19655742                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.246653                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.246653                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 51318.715734                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51318.715734                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3354590                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3354590                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1493550                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1493550                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  82383783000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  82383783000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075985                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075985                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 55159.708748                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 55159.708748                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1639796                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1639796                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       537433                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       537433                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  26342011634                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  26342011634                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2177229                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2177229                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.246843                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.246843                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49014.503453                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49014.503453                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       414707                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       414707                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       122726                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       122726                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4914580944                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4914580944                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.056368                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.056368                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40045.148901                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40045.148901                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       126222                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       126222                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1339                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1339                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     38448500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     38448500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       127561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       127561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010497                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010497                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 28714.339059                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28714.339059                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          989                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          989                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          350                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          350                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3778000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3778000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002744                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002744                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10794.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10794.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       122102                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       122102                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         4744                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4744                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     28763500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     28763500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       126846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037400                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037400                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6063.132378                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6063.132378                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4684                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4684                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     24110500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     24110500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036927                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036927                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5147.416738                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5147.416738                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       397000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       397000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       366000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       366000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2081                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2081                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2942                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2942                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     34634000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     34634000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5023                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5023                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.585706                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.585706                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 11772.263766                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 11772.263766                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2941                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2941                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     31692000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     31692000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.585507                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.585507                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 10775.926556                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 10775.926556                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.850549                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18329615                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1597290                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.475446                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.850549                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995330                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995330                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         45782060                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        45782060                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               48891                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              721469                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8133                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              686507                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1465000                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              48891                       # number of overall hits
system.l2.overall_hits::.cpu0.data             721469                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8133                       # number of overall hits
system.l2.overall_hits::.cpu1.data             686507                       # number of overall hits
system.l2.overall_hits::total                 1465000                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             51446                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            834840                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11016                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            722246                       # number of demand (read+write) misses
system.l2.demand_misses::total                1619548                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            51446                       # number of overall misses
system.l2.overall_misses::.cpu0.data           834840                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11016                       # number of overall misses
system.l2.overall_misses::.cpu1.data           722246                       # number of overall misses
system.l2.overall_misses::total               1619548                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4729675500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  75413229999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1057056500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  65546942000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     146746903999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4729675500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  75413229999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1057056500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  65546942000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    146746903999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          100337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1556309                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19149                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1408753                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3084548                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         100337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1556309                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19149                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1408753                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3084548                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.512732                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.536423                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.575278                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.512685                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.525052                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.512732                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.536423                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.575278                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.512685                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.525052                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91934.756832                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90332.554740                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95956.472404                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90754.316396                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90609.789891                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91934.756832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90332.554740                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95956.472404                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90754.316396                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90609.789891                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2272                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        63                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.063492                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1454367                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              349194                       # number of writebacks
system.l2.writebacks::total                    349194                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            887                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         129930                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            390                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          99880                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              231087                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           887                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        129930                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           390                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         99880                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             231087                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        50559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       704910                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       622366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1388461                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        50559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       704910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       622366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2500405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3888866                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4155905504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  61432050528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    932602004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  54172217022                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 120692775058                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4155905504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  61432050528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    932602004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  54172217022                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 165985081232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 286677856290                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.503892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.452937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.554911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.441785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.450134                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.503892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.452937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.554911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.441785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.260757                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82199.123875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87148.785700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87766.045925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87042.378636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86925.578074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82199.123875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87148.785700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87766.045925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87042.378636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66383.278402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73717.596927                       # average overall mshr miss latency
system.l2.replacements                        5507248                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       462959                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           462959                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       462959                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       462959                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2206781                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2206781                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2206781                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2206781                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2500405                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2500405                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 165985081232                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 165985081232                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66383.278402                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66383.278402                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            2661                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2808                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5469                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3564                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3599                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7163                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4855000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      4846000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      9701000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         6225                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         6407                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            12632                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.572530                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.561729                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.567052                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1362.233446                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1346.485135                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1354.320815                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3564                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3599                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          7163                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     71570481                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     72166479                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    143736960                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.572530                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.561729                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.567052                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20081.504209                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20051.814115                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20066.586626                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           327                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           174                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                501                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          240                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          131                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              371                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4416000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1009500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5425500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          567                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          305                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            872                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.423280                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.429508                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.425459                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        18400                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  7706.106870                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14623.989218                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          240                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          131                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          371                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4797000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2639500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7436500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.423280                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.429508                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.425459                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19987.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20148.854962                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20044.474394                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            40713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            36476                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 77189                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          49934                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          22784                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               72718                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3930220000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1963267000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5893487000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        90647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        59260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            149907                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.550862                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.384475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.485087                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 78708.294949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86168.670997                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81045.779587                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        21434                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5608                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27042                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        28500                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        17176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          45676                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2434064501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1497912500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3931977001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.314406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.289841                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.304696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85405.771965                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87209.623894                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86084.092324                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         48891                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8133                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              57024                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        51446                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11016                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            62462                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4729675500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1057056500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5786732000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       100337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19149                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.512732                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.575278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.522756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91934.756832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95956.472404                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92644.039576                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          887                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          390                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1277                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        50559                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10626                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        61185                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4155905504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    932602004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5088507508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.503892                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.554911                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.512068                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82199.123875                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87766.045925                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83165.931323                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       680756                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       650031                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1330787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       784906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       699462                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1484368                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  71483009999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  63583675000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 135066684999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1465662                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1349493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2815155                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.535530                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.518315                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.527278                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91072.064679                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90903.687405                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90992.722154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       108496                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        94272                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       202768                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       676410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       605190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1281600                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  58997986027                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  52674304522                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 111672290549                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.461505                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.448457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.455250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87222.226205                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87037.632020                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87135.058169                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          166                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           46                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               212                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          503                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           46                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             549                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     17109500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       658000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     17767500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          669                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           92                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           761                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.751868                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.721419                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 34014.910537                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14304.347826                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 32363.387978                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          373                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           16                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          389                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          130                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          160                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2616491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       577500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3193991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.194320                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.326087                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.210250                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20126.853846                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19962.443750                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999374                       # Cycle average of tags in use
system.l2.tags.total_refs                     7804771                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5507904                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.417013                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.217347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.787003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.678131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.148198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.296052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    29.872643                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.300271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.012297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.119971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.098376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.466760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999990                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51658240                       # Number of tag accesses
system.l2.tags.data_accesses                 51658240                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3235776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      45251648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        680064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      39931712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    145344384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          234443584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3235776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       680064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3915840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22348480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22348480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          50559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         707057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         623933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2271006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3663181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       349195                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             349195                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         50048025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        699911121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10518608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        617627214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2248054053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3626159021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     50048025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10518608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         60566633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      345665857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            345665857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      345665857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        50048025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       699911121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10518608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       617627214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2248054053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3971824878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    342539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     50560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    698092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    617278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2261009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000417368750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20761                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20761                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6573137                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             323451                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3663184                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     349195                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3663184                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   349195                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  25619                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6656                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            115206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            132977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            138028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            199075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            198987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            190917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            166586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            169432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            147789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           271559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           149841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           132007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           264138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           635804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           594354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25372                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  89588217640                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18187825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            157792561390                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24628.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43378.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3215375                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  308010                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3663184                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               349195                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  520592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  589916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  651415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  489936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  320083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  217499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  156903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  107594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   69058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  45783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  28910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  15965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   8877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       456706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    557.743353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   410.296870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.214210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24829      5.44%      5.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       126555     27.71%     33.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        45961     10.06%     43.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        41019      8.98%     52.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        25129      5.50%     57.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15995      3.50%     61.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15584      3.41%     64.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12267      2.69%     67.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       149367     32.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       456706                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     175.205000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    102.803447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    256.503669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         16164     77.86%     77.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         3243     15.62%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1040      5.01%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          207      1.00%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           33      0.16%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           20      0.10%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           16      0.08%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            5      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            3      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119           16      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            6      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20761                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.498820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.464497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.119331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16605     79.98%     79.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              498      2.40%     82.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2110     10.16%     92.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              956      4.60%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              356      1.71%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              135      0.65%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               62      0.30%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               25      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20761                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              232804160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1639616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21922048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               234443776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22348480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3600.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       339.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3626.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    345.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    28.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   64653392000                       # Total gap between requests
system.mem_ctrls.avgGap                      16113.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3235840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     44677888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       680064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     39505792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    144704576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21922048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 50049014.808118306100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 691036725.582059502602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10518608.215013155714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 611039473.155175089836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2238158087.861723899841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 339070196.603132545948                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        50560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       707057                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       623933                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2271008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       349195                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2057533299                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  32121380842                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    489462107                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28291178184                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  94833006958                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1587326297966                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40694.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45429.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46062.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     45343.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     41758.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4545673.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2071435380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1100982630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16885557360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          906228540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5103355920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28607320170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        736538400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55411418400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        857.053161                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1639917618                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2158780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  60854722882                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1189488300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            632216640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9086656740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          881788500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5103355920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26304959640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2675368320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45873834060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        709.534526                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6669876072                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2158780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55824764428                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                778                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          390                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    24709096.153846                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   71956250.151019                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          390    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    709813500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            390                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    55016873000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9636547500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7225858                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7225858                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7225858                       # number of overall hits
system.cpu1.icache.overall_hits::total        7225858                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20228                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20228                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20228                       # number of overall misses
system.cpu1.icache.overall_misses::total        20228                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1267658000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1267658000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1267658000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1267658000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7246086                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7246086                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7246086                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7246086                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002792                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002792                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002792                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002792                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62668.479336                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62668.479336                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62668.479336                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62668.479336                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          378                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19149                       # number of writebacks
system.cpu1.icache.writebacks::total            19149                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1079                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1079                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1079                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1079                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19149                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19149                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19149                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19149                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1177193500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1177193500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1177193500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1177193500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002643                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002643                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002643                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002643                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61475.455637                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61475.455637                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61475.455637                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61475.455637                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19149                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7225858                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7225858                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20228                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20228                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1267658000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1267658000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7246086                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7246086                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002792                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002792                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62668.479336                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62668.479336                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1079                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1079                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19149                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19149                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1177193500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1177193500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002643                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002643                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61475.455637                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61475.455637                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7306665                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19181                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           380.932433                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14511321                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14511321                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15859409                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15859409                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15859409                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15859409                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5019116                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5019116                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5019116                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5019116                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 253049420359                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 253049420359                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 253049420359                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 253049420359                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20878525                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20878525                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20878525                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20878525                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.240396                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.240396                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.240396                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.240396                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 50417.129303                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50417.129303                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 50417.129303                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50417.129303                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8310955                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        18296                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           236563                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            277                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    35.132100                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.050542                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1407886                       # number of writebacks
system.cpu1.dcache.writebacks::total          1407886                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3551795                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3551795                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3551795                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3551795                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1467321                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1467321                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1467321                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1467321                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  76695211354                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  76695211354                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  76695211354                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  76695211354                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.070279                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.070279                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.070279                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.070279                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 52268.870516                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 52268.870516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 52268.870516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 52268.870516                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1407826                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14349577                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14349577                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4663922                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4663922                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 237051267000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 237051267000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19013499                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19013499                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.245295                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.245295                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 50826.593369                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50826.593369                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3286973                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3286973                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1376949                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1376949                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  73893299500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  73893299500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072420                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072420                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 53664.514445                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53664.514445                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1509832                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1509832                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       355194                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       355194                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  15998153359                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  15998153359                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1865026                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1865026                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.190450                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.190450                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 45040.606989                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 45040.606989                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       264822                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       264822                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        90372                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        90372                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2801911854                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2801911854                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048456                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048456                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 31004.203227                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31004.203227                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        66784                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        66784                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          758                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          758                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     38738500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     38738500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        67542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        67542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011223                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011223                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 51106.200528                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 51106.200528                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          196                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          196                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          562                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          562                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23359000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23359000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008321                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008321                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 41564.056940                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41564.056940                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        62656                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        62656                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4570                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4570                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     23446500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     23446500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        67226                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67226                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.067980                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.067980                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5130.525164                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5130.525164                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4506                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4506                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     18968500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     18968500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.067028                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.067028                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4209.609410                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4209.609410                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       386500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       386500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       358500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       358500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1428                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1428                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2893                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2893                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     42700500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     42700500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4321                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4321                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.669521                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.669521                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 14759.937781                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 14759.937781                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2893                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2893                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     39807500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     39807500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.669521                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.669521                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 13759.937781                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 13759.937781                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.138777                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17480693                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1448309                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.069726                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.138777                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.973087                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.973087                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43483510                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43483510                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  64653420500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2992602                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       812153                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2622416                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5158054                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3772827                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           48656                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9131                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          57787                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           171746                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          171748                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119526                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2873076                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          761                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          761                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       301044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4748067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        57447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4300590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9407148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12842688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    199319872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2451072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    180261760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              394875392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9404220                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27459584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12503032                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.247556                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.473677                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9645605     77.15%     77.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2620060     20.96%     98.10% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 236965      1.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    402      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12503032                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6243476119                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2417391768                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         150945237                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2193942740                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          28956032                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
