// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Tue Feb 25 14:06:10 2025
// Host        : AngelPC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_sine_3ph_0_0_sim_netlist.v
// Design      : design_1_sine_3ph_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7s25csga225-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_sine_3ph_0_0,sine_3ph,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "sine_3ph,Vivado 2024.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    reset,
    clk_enable,
    ce_out,
    out_vc,
    out_vb,
    alphaout_va);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input reset;
  input clk_enable;
  output ce_out;
  output [17:0]out_vc;
  output [17:0]out_vb;
  output [17:0]alphaout_va;

  wire [17:0]alphaout_va;
  wire ce_out;
  wire clk;
  wire clk_enable;
  wire [17:0]out_vb;
  wire [17:0]out_vc;
  wire reset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sine_3ph inst
       (.alphaout_va(alphaout_va),
        .ce_out(ce_out),
        .clk(clk),
        .clk_enable(clk_enable),
        .out_vb(out_vb),
        .out_vc(out_vc),
        .reset(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sine_3ph
   (out_vc,
    out_vb,
    alphaout_va,
    ce_out,
    clk_enable,
    clk,
    reset);
  output [17:0]out_vc;
  output [17:0]out_vb;
  output [17:0]alphaout_va;
  output ce_out;
  input clk_enable;
  input clk;
  input reset;

  wire [6:6]address_cnt1_reg;
  wire [6:6]address_cnt1_reg_1;
  wire [6:6]address_cnt1_reg_3;
  wire [17:0]alphaout_va;
  wire ce_out;
  wire clk;
  wire clk_enable;
  wire enb_1_1000_0;
  wire [17:0]out_vb;
  wire [17:0]out_vc;
  wire reset;
  wire [4:0]\u_Lookup_Table3/prelookup_idx ;
  wire [4:0]\u_Lookup_Table3/prelookup_idx_0 ;
  wire [4:0]\u_Lookup_Table3/prelookup_idx_2 ;
  wire u_sine_3ph_tc_n_2;
  wire u_va_n_1;
  wire u_vb_n_1;
  wire u_vc_n_1;
  wire [15:0]NLW_Delay1_out1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Delay1_out1_reg_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_Delay2_out1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Delay2_out1_reg_DOPBDOP_UNCONNECTED;
  wire [15:0]NLW_Delay_out1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_Delay_out1_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2304" *) 
  (* RTL_RAM_NAME = "design_1_sine_3ph_0_0/inst/Delay1_out1_reg" *) 
  (* RTL_RAM_STYLE = "NONE" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h00000000000000000AFFFFFFC00000015555555554000000FFFFFFFAAAAAAAAA),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hDF95D639CE30C786C241BE67BBFDBB05BB81BD70C0D0C59CCBD0D365DC51E68B),
    .INIT_01(256'hF8C2E313CD84B82FA32D8E947A7D66FF5430422530F320AE11680333F61FEA3B),
    .INIT_02(256'h19750DFA014AF373E487D495C3B0B1EB9F5B8C14782E63BE4EDC39A024220E7A),
    .INIT_03(256'h15C5206B29C731D0387A3DBF4199440344FB447F42903F303A6434302C9B23AF),
    .INIT_04(256'hF186073E1CED327C47D15CD3716C85839901ABD0BDDBCF0DDF52EE98FCCD09E1),
    .INIT_05(256'h00000000F206FEB60C8D1B792B6B3C504E1560A573EC87D29C42B124C660DBDE),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    Delay1_out1_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,address_cnt1_reg_1,u_vb_n_1,\u_Lookup_Table3/prelookup_idx_0 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(out_vb[15:0]),
        .DOBDO(NLW_Delay1_out1_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(out_vb[17:16]),
        .DOPBDOP(NLW_Delay1_out1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(u_sine_3ph_tc_n_2),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(reset),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2304" *) 
  (* RTL_RAM_NAME = "design_1_sine_3ph_0_0/inst/Delay2_out1_reg" *) 
  (* RTL_RAM_STYLE = "NONE" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h000000000000000005555555540000003FFFFFFAAAAAAAAAAFFFFFFF00000015),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0E7A242239A04EDC63BE782E8C149F5BB1EBC3B0D495E487F373014A0DFA1975),
    .INIT_01(256'hEA3BF61F0333116820AE30F34225543066FF7A7D8E94A32DB82FCD84E313F8C2),
    .INIT_02(256'hE68BDC51D365CBD0C59CC0D0BD70BB81BB05BBFDBE67C241C786CE30D639DF95),
    .INIT_03(256'h073EF186DBDEC660B1249C4287D273EC60A54E153C502B6B1B790C8DFEB6F206),
    .INIT_04(256'h206B15C509E1FCCDEE98DF52CF0DBDDBABD099018583716C5CD347D1327C1CED),
    .INIT_05(256'h0000000023AF2C9B34303A643F304290447F44FB440341993DBF387A31D029C7),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    Delay2_out1_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,address_cnt1_reg_3,u_vc_n_1,\u_Lookup_Table3/prelookup_idx_2 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(out_vc[15:0]),
        .DOBDO(NLW_Delay2_out1_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(out_vc[17:16]),
        .DOPBDOP(NLW_Delay2_out1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(u_sine_3ph_tc_n_2),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(reset),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2304" *) 
  (* RTL_RAM_NAME = "design_1_sine_3ph_0_0/inst/Delay_out1_reg" *) 
  (* RTL_RAM_STYLE = "NONE" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h00000000000000000FFFFFFEAAAAAAAAABFFFFFF000000055555555550000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h11F105A6F830E99EDA01C96BB7EFA5A092947EE06A9C55DD40BC2B5115B50000),
    .INIT_01(256'h1D0226CE2F4936693C264079435E44D244D2435E40793C2636692F4926CE1D02),
    .INIT_02(256'h000015B52B5140BC55DD6A9C7EE09294A5A0B7EFC96BDA01E99EF83005A611F1),
    .INIT_03(256'hE2FEEE0FFA5A07D0166225FF369548115A606D6C81209564AA23BF44D4AFEA4B),
    .INIT_04(256'hEE0FE2FED932D0B7C997C3DABF87BCA2BB2EBB2EBCA2BF87C3DAC997D0B7D932),
    .INIT_05(256'h00000000EA4BD4AFBF44AA23956481206D6C5A604811369525FF166207D0FA5A),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    Delay_out1_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,address_cnt1_reg,u_va_n_1,\u_Lookup_Table3/prelookup_idx ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(alphaout_va[15:0]),
        .DOBDO(NLW_Delay_out1_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(alphaout_va[17:16]),
        .DOPBDOP(NLW_Delay_out1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(u_sine_3ph_tc_n_2),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(reset),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sine_3ph_tc u_sine_3ph_tc
       (.ce_out(ce_out),
        .clk(clk),
        .clk_enable(clk_enable),
        .enb_1_1000_0(enb_1_1000_0),
        .reset(reset),
        .reset_0(u_sine_3ph_tc_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_va u_va
       (.ADDRARDADDR({address_cnt1_reg,u_va_n_1,\u_Lookup_Table3/prelookup_idx }),
        .clk(clk),
        .enb_1_1000_0(enb_1_1000_0),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vb u_vb
       (.ADDRARDADDR({address_cnt1_reg_1,u_vb_n_1,\u_Lookup_Table3/prelookup_idx_0 }),
        .clk(clk),
        .enb_1_1000_0(enb_1_1000_0),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vc u_vc
       (.ADDRARDADDR({address_cnt1_reg_3,u_vc_n_1,\u_Lookup_Table3/prelookup_idx_2 }),
        .clk(clk),
        .enb_1_1000_0(enb_1_1000_0),
        .reset(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sine_3ph_tc
   (enb_1_1000_0,
    ce_out,
    reset_0,
    clk,
    clk_enable,
    reset);
  output enb_1_1000_0;
  output ce_out;
  output reset_0;
  input clk;
  input clk_enable;
  input reset;

  wire ce_out;
  wire clk;
  wire clk_enable;
  wire [1:1]count1000;
  wire \count1000[0]_i_1_n_0 ;
  wire \count1000[9]_i_3_n_0 ;
  wire \count1000[9]_i_4_n_0 ;
  wire \count1000[9]_i_5_n_0 ;
  wire \count1000_reg_n_0_[0] ;
  wire \count1000_reg_n_0_[1] ;
  wire \count1000_reg_n_0_[2] ;
  wire \count1000_reg_n_0_[3] ;
  wire \count1000_reg_n_0_[4] ;
  wire \count1000_reg_n_0_[5] ;
  wire \count1000_reg_n_0_[6] ;
  wire \count1000_reg_n_0_[7] ;
  wire \count1000_reg_n_0_[8] ;
  wire \count1000_reg_n_0_[9] ;
  wire enb_1_1000_0;
  wire [9:1]p_1_in;
  wire phase_0;
  wire phase_0_i_1_n_0;
  wire phase_0_i_2_n_0;
  wire phase_0_i_3_n_0;
  wire phase_1;
  wire phase_1_i_1_n_0;
  wire phase_1_i_2_n_0;
  wire phase_1_i_3_n_0;
  wire reset;
  wire reset_0;

  LUT3 #(
    .INIT(8'hEA)) 
    Delay2_out1_reg_i_1
       (.I0(reset),
        .I1(clk_enable),
        .I2(phase_0),
        .O(reset_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \address_cnt1[6]_i_2 
       (.I0(phase_0),
        .I1(clk_enable),
        .O(enb_1_1000_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ce_out_INST_0
       (.I0(phase_1),
        .I1(clk_enable),
        .O(ce_out));
  LUT6 #(
    .INIT(64'hFFFFFFFF15AA55AA)) 
    \count1000[0]_i_1 
       (.I0(\count1000_reg_n_0_[0] ),
        .I1(\count1000[9]_i_4_n_0 ),
        .I2(\count1000_reg_n_0_[9] ),
        .I3(clk_enable),
        .I4(\count1000[9]_i_3_n_0 ),
        .I5(reset),
        .O(\count1000[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count1000[1]_i_1 
       (.I0(\count1000_reg_n_0_[0] ),
        .I1(\count1000_reg_n_0_[1] ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count1000[2]_i_1 
       (.I0(\count1000_reg_n_0_[1] ),
        .I1(\count1000_reg_n_0_[0] ),
        .I2(\count1000_reg_n_0_[2] ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count1000[3]_i_1 
       (.I0(\count1000_reg_n_0_[2] ),
        .I1(\count1000_reg_n_0_[0] ),
        .I2(\count1000_reg_n_0_[1] ),
        .I3(\count1000_reg_n_0_[3] ),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count1000[4]_i_1 
       (.I0(\count1000_reg_n_0_[3] ),
        .I1(\count1000_reg_n_0_[1] ),
        .I2(\count1000_reg_n_0_[0] ),
        .I3(\count1000_reg_n_0_[2] ),
        .I4(\count1000_reg_n_0_[4] ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count1000[5]_i_1 
       (.I0(\count1000_reg_n_0_[4] ),
        .I1(\count1000_reg_n_0_[2] ),
        .I2(\count1000_reg_n_0_[0] ),
        .I3(\count1000_reg_n_0_[1] ),
        .I4(\count1000_reg_n_0_[3] ),
        .I5(\count1000_reg_n_0_[5] ),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count1000[6]_i_1 
       (.I0(\count1000_reg_n_0_[5] ),
        .I1(\count1000[9]_i_5_n_0 ),
        .I2(\count1000_reg_n_0_[6] ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count1000[7]_i_1 
       (.I0(\count1000_reg_n_0_[5] ),
        .I1(\count1000_reg_n_0_[6] ),
        .I2(\count1000[9]_i_5_n_0 ),
        .I3(\count1000_reg_n_0_[7] ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count1000[8]_i_1 
       (.I0(\count1000_reg_n_0_[6] ),
        .I1(\count1000_reg_n_0_[5] ),
        .I2(\count1000_reg_n_0_[7] ),
        .I3(\count1000[9]_i_5_n_0 ),
        .I4(\count1000_reg_n_0_[8] ),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \count1000[9]_i_1 
       (.I0(\count1000[9]_i_3_n_0 ),
        .I1(clk_enable),
        .I2(\count1000_reg_n_0_[9] ),
        .I3(\count1000[9]_i_4_n_0 ),
        .I4(reset),
        .O(count1000));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count1000[9]_i_2 
       (.I0(\count1000[9]_i_5_n_0 ),
        .I1(\count1000_reg_n_0_[7] ),
        .I2(\count1000_reg_n_0_[5] ),
        .I3(\count1000_reg_n_0_[6] ),
        .I4(\count1000_reg_n_0_[8] ),
        .I5(\count1000_reg_n_0_[9] ),
        .O(p_1_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \count1000[9]_i_3 
       (.I0(\count1000_reg_n_0_[7] ),
        .I1(\count1000_reg_n_0_[5] ),
        .I2(\count1000_reg_n_0_[6] ),
        .I3(\count1000_reg_n_0_[8] ),
        .O(\count1000[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \count1000[9]_i_4 
       (.I0(\count1000_reg_n_0_[0] ),
        .I1(\count1000_reg_n_0_[1] ),
        .I2(\count1000_reg_n_0_[2] ),
        .I3(\count1000_reg_n_0_[4] ),
        .I4(\count1000_reg_n_0_[3] ),
        .O(\count1000[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count1000[9]_i_5 
       (.I0(\count1000_reg_n_0_[3] ),
        .I1(\count1000_reg_n_0_[1] ),
        .I2(\count1000_reg_n_0_[0] ),
        .I3(\count1000_reg_n_0_[2] ),
        .I4(\count1000_reg_n_0_[4] ),
        .O(\count1000[9]_i_5_n_0 ));
  FDRE \count1000_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count1000[0]_i_1_n_0 ),
        .Q(\count1000_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \count1000_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[1]),
        .Q(\count1000_reg_n_0_[1] ),
        .R(count1000));
  FDRE \count1000_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[2]),
        .Q(\count1000_reg_n_0_[2] ),
        .R(count1000));
  FDRE \count1000_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[3]),
        .Q(\count1000_reg_n_0_[3] ),
        .R(count1000));
  FDRE \count1000_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[4]),
        .Q(\count1000_reg_n_0_[4] ),
        .R(count1000));
  FDRE \count1000_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[5]),
        .Q(\count1000_reg_n_0_[5] ),
        .R(count1000));
  FDRE \count1000_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[6]),
        .Q(\count1000_reg_n_0_[6] ),
        .R(count1000));
  FDRE \count1000_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[7]),
        .Q(\count1000_reg_n_0_[7] ),
        .R(count1000));
  FDRE \count1000_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[8]),
        .Q(\count1000_reg_n_0_[8] ),
        .R(count1000));
  FDRE \count1000_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[9]),
        .Q(\count1000_reg_n_0_[9] ),
        .R(count1000));
  LUT6 #(
    .INIT(64'h00000000E2222222)) 
    phase_0_i_1
       (.I0(phase_0),
        .I1(clk_enable),
        .I2(\count1000[9]_i_3_n_0 ),
        .I3(phase_0_i_2_n_0),
        .I4(phase_0_i_3_n_0),
        .I5(reset),
        .O(phase_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    phase_0_i_2
       (.I0(clk_enable),
        .I1(\count1000_reg_n_0_[9] ),
        .I2(\count1000_reg_n_0_[4] ),
        .I3(\count1000_reg_n_0_[3] ),
        .O(phase_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h80)) 
    phase_0_i_3
       (.I0(\count1000_reg_n_0_[1] ),
        .I1(\count1000_reg_n_0_[0] ),
        .I2(\count1000_reg_n_0_[2] ),
        .O(phase_0_i_3_n_0));
  FDRE phase_0_reg
       (.C(clk),
        .CE(1'b1),
        .D(phase_0_i_1_n_0),
        .Q(phase_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFFE222)) 
    phase_1_i_1
       (.I0(phase_1),
        .I1(clk_enable),
        .I2(phase_1_i_2_n_0),
        .I3(phase_1_i_3_n_0),
        .I4(reset),
        .O(phase_1_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    phase_1_i_2
       (.I0(\count1000_reg_n_0_[7] ),
        .I1(\count1000_reg_n_0_[8] ),
        .I2(\count1000_reg_n_0_[5] ),
        .I3(\count1000_reg_n_0_[6] ),
        .I4(\count1000_reg_n_0_[9] ),
        .I5(clk_enable),
        .O(phase_1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    phase_1_i_3
       (.I0(\count1000_reg_n_0_[0] ),
        .I1(\count1000_reg_n_0_[1] ),
        .I2(\count1000_reg_n_0_[2] ),
        .I3(\count1000_reg_n_0_[4] ),
        .I4(\count1000_reg_n_0_[3] ),
        .O(phase_1_i_3_n_0));
  FDRE phase_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(phase_1_i_1_n_0),
        .Q(phase_1),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_va
   (ADDRARDADDR,
    enb_1_1000_0,
    reset,
    clk);
  output [6:0]ADDRARDADDR;
  input enb_1_1000_0;
  input reset;
  input clk;

  wire [6:0]ADDRARDADDR;
  wire Delay_out1_reg_i_7_n_0;
  wire \address_cnt1[6]_i_1__1_n_0 ;
  wire \address_cnt1[6]_i_3__1_n_0 ;
  wire [5:0]address_cnt1_reg;
  wire clk;
  wire enb_1_1000_0;
  wire [6:0]p_0_in__1;
  wire reset;

  LUT2 #(
    .INIT(4'h2)) 
    Delay_out1_reg_i_1
       (.I0(address_cnt1_reg[5]),
        .I1(ADDRARDADDR[6]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hF8)) 
    Delay_out1_reg_i_2
       (.I0(ADDRARDADDR[6]),
        .I1(address_cnt1_reg[5]),
        .I2(address_cnt1_reg[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hF8)) 
    Delay_out1_reg_i_3
       (.I0(ADDRARDADDR[6]),
        .I1(address_cnt1_reg[5]),
        .I2(address_cnt1_reg[3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hF8)) 
    Delay_out1_reg_i_4
       (.I0(ADDRARDADDR[6]),
        .I1(address_cnt1_reg[5]),
        .I2(address_cnt1_reg[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h007FFFFF00000000)) 
    Delay_out1_reg_i_5
       (.I0(address_cnt1_reg[3]),
        .I1(address_cnt1_reg[2]),
        .I2(address_cnt1_reg[4]),
        .I3(address_cnt1_reg[5]),
        .I4(ADDRARDADDR[6]),
        .I5(address_cnt1_reg[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFFFFAA20)) 
    Delay_out1_reg_i_6
       (.I0(ADDRARDADDR[6]),
        .I1(Delay_out1_reg_i_7_n_0),
        .I2(address_cnt1_reg[1]),
        .I3(address_cnt1_reg[5]),
        .I4(address_cnt1_reg[0]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    Delay_out1_reg_i_7
       (.I0(address_cnt1_reg[3]),
        .I1(address_cnt1_reg[2]),
        .I2(address_cnt1_reg[4]),
        .O(Delay_out1_reg_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \address_cnt1[0]_i_1__1 
       (.I0(address_cnt1_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \address_cnt1[1]_i_1__1 
       (.I0(address_cnt1_reg[0]),
        .I1(address_cnt1_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \address_cnt1[2]_i_1__1 
       (.I0(address_cnt1_reg[1]),
        .I1(address_cnt1_reg[0]),
        .I2(address_cnt1_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \address_cnt1[3]_i_1__1 
       (.I0(address_cnt1_reg[2]),
        .I1(address_cnt1_reg[0]),
        .I2(address_cnt1_reg[1]),
        .I3(address_cnt1_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \address_cnt1[4]_i_1__1 
       (.I0(address_cnt1_reg[2]),
        .I1(address_cnt1_reg[3]),
        .I2(address_cnt1_reg[0]),
        .I3(address_cnt1_reg[1]),
        .I4(address_cnt1_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \address_cnt1[5]_i_1__1 
       (.I0(address_cnt1_reg[3]),
        .I1(address_cnt1_reg[2]),
        .I2(address_cnt1_reg[4]),
        .I3(address_cnt1_reg[0]),
        .I4(address_cnt1_reg[1]),
        .I5(address_cnt1_reg[5]),
        .O(p_0_in__1[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4000000)) 
    \address_cnt1[6]_i_1__1 
       (.I0(Delay_out1_reg_i_7_n_0),
        .I1(address_cnt1_reg[0]),
        .I2(\address_cnt1[6]_i_3__1_n_0 ),
        .I3(enb_1_1000_0),
        .I4(ADDRARDADDR[6]),
        .I5(reset),
        .O(\address_cnt1[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \address_cnt1[6]_i_2__1 
       (.I0(Delay_out1_reg_i_7_n_0),
        .I1(address_cnt1_reg[1]),
        .I2(address_cnt1_reg[0]),
        .I3(address_cnt1_reg[5]),
        .I4(ADDRARDADDR[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \address_cnt1[6]_i_3__1 
       (.I0(address_cnt1_reg[3]),
        .I1(address_cnt1_reg[2]),
        .I2(address_cnt1_reg[4]),
        .I3(address_cnt1_reg[1]),
        .I4(address_cnt1_reg[5]),
        .O(\address_cnt1[6]_i_3__1_n_0 ));
  FDRE \address_cnt1_reg[0] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in__1[0]),
        .Q(address_cnt1_reg[0]),
        .R(\address_cnt1[6]_i_1__1_n_0 ));
  FDRE \address_cnt1_reg[1] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in__1[1]),
        .Q(address_cnt1_reg[1]),
        .R(\address_cnt1[6]_i_1__1_n_0 ));
  FDRE \address_cnt1_reg[2] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in__1[2]),
        .Q(address_cnt1_reg[2]),
        .R(\address_cnt1[6]_i_1__1_n_0 ));
  FDRE \address_cnt1_reg[3] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in__1[3]),
        .Q(address_cnt1_reg[3]),
        .R(\address_cnt1[6]_i_1__1_n_0 ));
  FDRE \address_cnt1_reg[4] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in__1[4]),
        .Q(address_cnt1_reg[4]),
        .R(\address_cnt1[6]_i_1__1_n_0 ));
  FDRE \address_cnt1_reg[5] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in__1[5]),
        .Q(address_cnt1_reg[5]),
        .R(\address_cnt1[6]_i_1__1_n_0 ));
  FDRE \address_cnt1_reg[6] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in__1[6]),
        .Q(ADDRARDADDR[6]),
        .R(\address_cnt1[6]_i_1__1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vb
   (ADDRARDADDR,
    enb_1_1000_0,
    reset,
    clk);
  output [6:0]ADDRARDADDR;
  input enb_1_1000_0;
  input reset;
  input clk;

  wire [6:0]ADDRARDADDR;
  wire Delay1_out1_reg_i_7_n_0;
  wire \address_cnt1[6]_i_1__0_n_0 ;
  wire \address_cnt1[6]_i_3__0_n_0 ;
  wire [5:0]address_cnt1_reg;
  wire clk;
  wire enb_1_1000_0;
  wire [6:0]p_0_in__0;
  wire reset;

  LUT2 #(
    .INIT(4'h2)) 
    Delay1_out1_reg_i_1
       (.I0(address_cnt1_reg[5]),
        .I1(ADDRARDADDR[6]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hF8)) 
    Delay1_out1_reg_i_2
       (.I0(ADDRARDADDR[6]),
        .I1(address_cnt1_reg[5]),
        .I2(address_cnt1_reg[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hF8)) 
    Delay1_out1_reg_i_3
       (.I0(ADDRARDADDR[6]),
        .I1(address_cnt1_reg[5]),
        .I2(address_cnt1_reg[3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hF8)) 
    Delay1_out1_reg_i_4
       (.I0(ADDRARDADDR[6]),
        .I1(address_cnt1_reg[5]),
        .I2(address_cnt1_reg[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h007FFFFF00000000)) 
    Delay1_out1_reg_i_5
       (.I0(address_cnt1_reg[3]),
        .I1(address_cnt1_reg[2]),
        .I2(address_cnt1_reg[4]),
        .I3(address_cnt1_reg[5]),
        .I4(ADDRARDADDR[6]),
        .I5(address_cnt1_reg[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFFFFAA20)) 
    Delay1_out1_reg_i_6
       (.I0(ADDRARDADDR[6]),
        .I1(Delay1_out1_reg_i_7_n_0),
        .I2(address_cnt1_reg[1]),
        .I3(address_cnt1_reg[5]),
        .I4(address_cnt1_reg[0]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    Delay1_out1_reg_i_7
       (.I0(address_cnt1_reg[3]),
        .I1(address_cnt1_reg[2]),
        .I2(address_cnt1_reg[4]),
        .O(Delay1_out1_reg_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \address_cnt1[0]_i_1__0 
       (.I0(address_cnt1_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \address_cnt1[1]_i_1__0 
       (.I0(address_cnt1_reg[0]),
        .I1(address_cnt1_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \address_cnt1[2]_i_1__0 
       (.I0(address_cnt1_reg[1]),
        .I1(address_cnt1_reg[0]),
        .I2(address_cnt1_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \address_cnt1[3]_i_1__0 
       (.I0(address_cnt1_reg[2]),
        .I1(address_cnt1_reg[0]),
        .I2(address_cnt1_reg[1]),
        .I3(address_cnt1_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \address_cnt1[4]_i_1__0 
       (.I0(address_cnt1_reg[2]),
        .I1(address_cnt1_reg[3]),
        .I2(address_cnt1_reg[0]),
        .I3(address_cnt1_reg[1]),
        .I4(address_cnt1_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \address_cnt1[5]_i_1__0 
       (.I0(address_cnt1_reg[3]),
        .I1(address_cnt1_reg[2]),
        .I2(address_cnt1_reg[4]),
        .I3(address_cnt1_reg[0]),
        .I4(address_cnt1_reg[1]),
        .I5(address_cnt1_reg[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4000000)) 
    \address_cnt1[6]_i_1__0 
       (.I0(Delay1_out1_reg_i_7_n_0),
        .I1(address_cnt1_reg[0]),
        .I2(\address_cnt1[6]_i_3__0_n_0 ),
        .I3(enb_1_1000_0),
        .I4(ADDRARDADDR[6]),
        .I5(reset),
        .O(\address_cnt1[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \address_cnt1[6]_i_2__0 
       (.I0(Delay1_out1_reg_i_7_n_0),
        .I1(address_cnt1_reg[1]),
        .I2(address_cnt1_reg[0]),
        .I3(address_cnt1_reg[5]),
        .I4(ADDRARDADDR[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \address_cnt1[6]_i_3__0 
       (.I0(address_cnt1_reg[3]),
        .I1(address_cnt1_reg[2]),
        .I2(address_cnt1_reg[4]),
        .I3(address_cnt1_reg[1]),
        .I4(address_cnt1_reg[5]),
        .O(\address_cnt1[6]_i_3__0_n_0 ));
  FDRE \address_cnt1_reg[0] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in__0[0]),
        .Q(address_cnt1_reg[0]),
        .R(\address_cnt1[6]_i_1__0_n_0 ));
  FDRE \address_cnt1_reg[1] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in__0[1]),
        .Q(address_cnt1_reg[1]),
        .R(\address_cnt1[6]_i_1__0_n_0 ));
  FDRE \address_cnt1_reg[2] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in__0[2]),
        .Q(address_cnt1_reg[2]),
        .R(\address_cnt1[6]_i_1__0_n_0 ));
  FDRE \address_cnt1_reg[3] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in__0[3]),
        .Q(address_cnt1_reg[3]),
        .R(\address_cnt1[6]_i_1__0_n_0 ));
  FDRE \address_cnt1_reg[4] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in__0[4]),
        .Q(address_cnt1_reg[4]),
        .R(\address_cnt1[6]_i_1__0_n_0 ));
  FDRE \address_cnt1_reg[5] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in__0[5]),
        .Q(address_cnt1_reg[5]),
        .R(\address_cnt1[6]_i_1__0_n_0 ));
  FDRE \address_cnt1_reg[6] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in__0[6]),
        .Q(ADDRARDADDR[6]),
        .R(\address_cnt1[6]_i_1__0_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vc
   (ADDRARDADDR,
    enb_1_1000_0,
    reset,
    clk);
  output [6:0]ADDRARDADDR;
  input enb_1_1000_0;
  input reset;
  input clk;

  wire [6:0]ADDRARDADDR;
  wire Delay2_out1_reg_i_8_n_0;
  wire \address_cnt1[6]_i_1_n_0 ;
  wire \address_cnt1[6]_i_4_n_0 ;
  wire [5:0]address_cnt1_reg;
  wire clk;
  wire enb_1_1000_0;
  wire [6:0]p_0_in;
  wire reset;

  LUT2 #(
    .INIT(4'h2)) 
    Delay2_out1_reg_i_2
       (.I0(address_cnt1_reg[5]),
        .I1(ADDRARDADDR[6]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hF8)) 
    Delay2_out1_reg_i_3
       (.I0(ADDRARDADDR[6]),
        .I1(address_cnt1_reg[5]),
        .I2(address_cnt1_reg[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hF8)) 
    Delay2_out1_reg_i_4
       (.I0(ADDRARDADDR[6]),
        .I1(address_cnt1_reg[5]),
        .I2(address_cnt1_reg[3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hF8)) 
    Delay2_out1_reg_i_5
       (.I0(ADDRARDADDR[6]),
        .I1(address_cnt1_reg[5]),
        .I2(address_cnt1_reg[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h007FFFFF00000000)) 
    Delay2_out1_reg_i_6
       (.I0(address_cnt1_reg[3]),
        .I1(address_cnt1_reg[2]),
        .I2(address_cnt1_reg[4]),
        .I3(address_cnt1_reg[5]),
        .I4(ADDRARDADDR[6]),
        .I5(address_cnt1_reg[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFFFFAA20)) 
    Delay2_out1_reg_i_7
       (.I0(ADDRARDADDR[6]),
        .I1(Delay2_out1_reg_i_8_n_0),
        .I2(address_cnt1_reg[1]),
        .I3(address_cnt1_reg[5]),
        .I4(address_cnt1_reg[0]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    Delay2_out1_reg_i_8
       (.I0(address_cnt1_reg[3]),
        .I1(address_cnt1_reg[2]),
        .I2(address_cnt1_reg[4]),
        .O(Delay2_out1_reg_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \address_cnt1[0]_i_1 
       (.I0(address_cnt1_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \address_cnt1[1]_i_1 
       (.I0(address_cnt1_reg[0]),
        .I1(address_cnt1_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \address_cnt1[2]_i_1 
       (.I0(address_cnt1_reg[1]),
        .I1(address_cnt1_reg[0]),
        .I2(address_cnt1_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \address_cnt1[3]_i_1 
       (.I0(address_cnt1_reg[2]),
        .I1(address_cnt1_reg[0]),
        .I2(address_cnt1_reg[1]),
        .I3(address_cnt1_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \address_cnt1[4]_i_1 
       (.I0(address_cnt1_reg[2]),
        .I1(address_cnt1_reg[3]),
        .I2(address_cnt1_reg[0]),
        .I3(address_cnt1_reg[1]),
        .I4(address_cnt1_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \address_cnt1[5]_i_1 
       (.I0(address_cnt1_reg[3]),
        .I1(address_cnt1_reg[2]),
        .I2(address_cnt1_reg[4]),
        .I3(address_cnt1_reg[0]),
        .I4(address_cnt1_reg[1]),
        .I5(address_cnt1_reg[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4000000)) 
    \address_cnt1[6]_i_1 
       (.I0(Delay2_out1_reg_i_8_n_0),
        .I1(address_cnt1_reg[0]),
        .I2(\address_cnt1[6]_i_4_n_0 ),
        .I3(enb_1_1000_0),
        .I4(ADDRARDADDR[6]),
        .I5(reset),
        .O(\address_cnt1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \address_cnt1[6]_i_3 
       (.I0(Delay2_out1_reg_i_8_n_0),
        .I1(address_cnt1_reg[1]),
        .I2(address_cnt1_reg[0]),
        .I3(address_cnt1_reg[5]),
        .I4(ADDRARDADDR[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \address_cnt1[6]_i_4 
       (.I0(address_cnt1_reg[3]),
        .I1(address_cnt1_reg[2]),
        .I2(address_cnt1_reg[4]),
        .I3(address_cnt1_reg[1]),
        .I4(address_cnt1_reg[5]),
        .O(\address_cnt1[6]_i_4_n_0 ));
  FDRE \address_cnt1_reg[0] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in[0]),
        .Q(address_cnt1_reg[0]),
        .R(\address_cnt1[6]_i_1_n_0 ));
  FDRE \address_cnt1_reg[1] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in[1]),
        .Q(address_cnt1_reg[1]),
        .R(\address_cnt1[6]_i_1_n_0 ));
  FDRE \address_cnt1_reg[2] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in[2]),
        .Q(address_cnt1_reg[2]),
        .R(\address_cnt1[6]_i_1_n_0 ));
  FDRE \address_cnt1_reg[3] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in[3]),
        .Q(address_cnt1_reg[3]),
        .R(\address_cnt1[6]_i_1_n_0 ));
  FDRE \address_cnt1_reg[4] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in[4]),
        .Q(address_cnt1_reg[4]),
        .R(\address_cnt1[6]_i_1_n_0 ));
  FDRE \address_cnt1_reg[5] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in[5]),
        .Q(address_cnt1_reg[5]),
        .R(\address_cnt1[6]_i_1_n_0 ));
  FDRE \address_cnt1_reg[6] 
       (.C(clk),
        .CE(enb_1_1000_0),
        .D(p_0_in[6]),
        .Q(ADDRARDADDR[6]),
        .R(\address_cnt1[6]_i_1_n_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
