# Reading D:/sw/Quartus/17/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do alu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/sw/Quartus/17/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Project\ Checkpoints/1/basecodetest {D:/xy/GDA/MS/ECE/550/Project Checkpoints/1/basecodetest/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:24 on Nov 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Project Checkpoints/1/basecodetest" D:/xy/GDA/MS/ECE/550/Project Checkpoints/1/basecodetest/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:09:24 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Project\ Checkpoints/1/basecodetest {D:/xy/GDA/MS/ECE/550/Project Checkpoints/1/basecodetest/alu_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:24 on Nov 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Project Checkpoints/1/basecodetest" D:/xy/GDA/MS/ECE/550/Project Checkpoints/1/basecodetest/alu_tb.v 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 17:09:24 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" alu_tb 
# Start time: 17:09:24 on Nov 03,2022
# Loading work.alu_tb
# Loading work.alu
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# NE - A: 00000000, B: 00000000, expected: xxxxxxxx, actual: 00000000
# NE - A: 00000001, B: 00000001, expected: 0, actual: 0
# NE - A: 00000010, B: 00000001, expected: 1, actual: 1
# NE - A: 00000011, B: 00000001, expected: 1, actual: 1
# NE - A: 00100001, B: 00100001, expected: 0, actual: 0
# NE - A: 10100001, B: 00100001, expected: 1, actual: 1
# NE - A: 00000001, B: 00000001, expected: 00000000, actual: 0
# NE - A: 00000001, B: 00000002, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00000004, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00000008, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00000010, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00000020, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00000040, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00000080, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00000100, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00000200, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00000400, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00000800, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00001000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00002000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00004000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00008000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00010000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00020000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00040000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00080000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00100000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00200000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00400000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 00800000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 01000000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 02000000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 04000000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 08000000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 10000000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 20000000, expected: 00000001, actual: 1
# NE - A: 00000001, B: 40000000, expected: 00000001, actual: 1
# The simulation completed without errors
# ** Note: $stop    : D:/xy/GDA/MS/ECE/550/Project Checkpoints/1/basecodetest/alu_tb.v(51)
#    Time: 2160 ns  Iteration: 1  Instance: /alu_tb
# Break in Module alu_tb at D:/xy/GDA/MS/ECE/550/Project Checkpoints/1/basecodetest/alu_tb.v line 51
# End time: 17:09:43 on Nov 03,2022, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
