

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Thu Dec 12 12:28:20 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     4.350|        1.27|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  279809|  1117793|  279809|  1117793|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+---------+---------------+-----------+-----------+---------+----------+
        |                         |      Latency     |   Iteration   |  Initiation Interval  |   Trip  |          |
        |        Loop Name        |   min  |   max   |    Latency    |  achieved |   target  |  Count  | Pipelined|
        +-------------------------+--------+---------+---------------+-----------+-----------+---------+----------+
        |- Loop 1                 |  279808|  1117792| 17488 ~ 69862 |          -|          -|       16|    no    |
        | + Loop 1.1              |   17486|    69860|  1249 ~ 2495  |          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1          |    1246|     2492|             89|          -|          -| 14 ~ 28 |    no    |
        |   +++ Loop 1.1.1.1      |      84|       84|             28|          -|          -|        3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      24|       24|              8|          -|          -|        3|    no    |
        +-------------------------+--------+---------+---------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      0|       0|    427|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    178|
|Register         |        -|      -|     354|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     354|    605|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_30_3_1_U23  |network_mul_mul_16s_16s_30_3_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_417_p2       |     *    |      0|  0|  51|           7|           9|
    |tmp3_fu_329_p2       |     *    |      0|  0|  51|           9|           6|
    |buffer_6_fu_493_p2   |     +    |      0|  0|  23|          16|          16|
    |k_h_1_fu_359_p2      |     +    |      0|  0|  10|           2|           1|
    |k_w_1_fu_428_p2      |     +    |      0|  0|  10|           2|           1|
    |next_mul3_fu_258_p2  |     +    |      0|  0|  15|           9|           9|
    |next_mul_fu_263_p2   |     +    |      0|  0|  15|           9|           9|
    |out_d_4_fu_274_p2    |     +    |      0|  0|  15|           5|           1|
    |out_h_4_fu_310_p2    |     +    |      0|  0|  15|           5|           1|
    |out_w_4_fu_343_p2    |     +    |      0|  0|  15|           5|           1|
    |tmp2_fu_320_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp4_fu_387_p2       |     +    |      0|  0|  15|           5|           5|
    |tmp5_fu_438_p2       |     +    |      0|  0|  15|           5|           5|
    |tmp6_fu_409_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp7_fu_444_p2       |     +    |      0|  0|  15|           5|           5|
    |tmp_61_fu_393_p2     |     +    |      0|  0|  19|          14|          14|
    |tmp_64_fu_453_p2     |     +    |      0|  0|  19|          14|          14|
    |tmp_66_fu_461_p2     |     +    |      0|  0|  15|           9|           9|
    |tmp_fu_403_p2        |     +    |      0|  0|  15|           9|           9|
    |tmp_63_fu_381_p2     |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_353_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_338_p2  |   icmp   |      0|  0|  11|           6|           6|
    |exitcond3_fu_305_p2  |   icmp   |      0|  0|  11|           6|           6|
    |exitcond4_fu_268_p2  |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_422_p2   |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 427|         174|         160|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  97|         20|    1|         20|
    |buffer6_reg_193   |   9|          2|   16|         32|
    |buffer_1_reg_215  |   9|          2|   16|         32|
    |k_h_reg_204       |   9|          2|    2|          4|
    |k_w_reg_227       |   9|          2|    2|          4|
    |out_d_reg_133     |   9|          2|    5|         10|
    |out_h_reg_169     |   9|          2|    5|         10|
    |out_w_reg_181     |   9|          2|    5|         10|
    |phi_mul2_reg_157  |   9|          2|    9|         18|
    |phi_mul_reg_145   |   9|          2|    9|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 178|         38|   70|        158|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  19|   0|   19|          0|
    |bias_addr_reg_557      |   4|   0|    4|          0|
    |buffer6_reg_193        |  16|   0|   16|          0|
    |buffer_1_reg_215       |  16|   0|   16|          0|
    |buffer_reg_593         |  16|   0|   16|          0|
    |input_load_reg_679     |  16|   0|   16|          0|
    |k_h_1_reg_606          |   2|   0|    2|          0|
    |k_h_reg_204            |   2|   0|    2|          0|
    |k_w_1_reg_644          |   2|   0|    2|          0|
    |k_w_reg_227            |   2|   0|    2|          0|
    |kernel_0_load_reg_684  |  16|   0|   16|          0|
    |next_mul3_reg_539      |   9|   0|    9|          0|
    |next_mul_reg_544       |   9|   0|    9|          0|
    |out_d_4_reg_552        |   5|   0|    5|          0|
    |out_d_reg_133          |   5|   0|    5|          0|
    |out_h_4_reg_570        |   5|   0|    5|          0|
    |out_h_reg_169          |   5|   0|    5|          0|
    |out_w_4_reg_588        |   5|   0|    5|          0|
    |out_w_reg_181          |   5|   0|    5|          0|
    |p_shl_cast_reg_562     |   4|   0|    9|          5|
    |phi_mul2_reg_157       |   9|   0|    9|          0|
    |phi_mul_reg_145        |   9|   0|    9|          0|
    |tmp1_reg_636           |  14|   0|   14|          0|
    |tmp2_reg_575           |   9|   0|    9|          0|
    |tmp3_reg_580           |  14|   0|   14|          0|
    |tmp4_reg_616           |   5|   0|    5|          0|
    |tmp5_reg_649           |   5|   0|    5|          0|
    |tmp6_reg_631           |   9|   0|    9|          0|
    |tmp7_reg_654           |   5|   0|    5|          0|
    |tmp_104_cast_reg_598   |   5|   0|   14|          9|
    |tmp_61_reg_621         |  14|   0|   14|          0|
    |tmp_63_reg_611         |   5|   0|    5|          0|
    |tmp_64_reg_659         |  14|   0|   14|          0|
    |tmp_66_reg_664         |   9|   0|    9|          0|
    |tmp_68_reg_699         |  30|   0|   30|          0|
    |tmp_95_cast_reg_524    |   7|   0|   14|          7|
    |tmp_96_cast_reg_529    |   6|   0|    9|          3|
    |tmp_97_cast_reg_534    |   6|   0|   14|          8|
    |tmp_cast_reg_519       |   7|   0|    9|          2|
    |tmp_reg_626            |   9|   0|    9|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 354|   0|  388|         34|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|input_height       |  in |    7|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    6|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    6|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    4|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_0_address0  | out |    8|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q0        |  in |   16|  ap_memory |        kernel_0        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond2)
	3  / (exitcond2)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!exitcond1)
	19  / (exitcond1)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (!exitcond)
	8  / (exitcond)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	11  / true
19 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)"   --->   Operation 20 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)"   --->   Operation 21 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)"   --->   Operation 22 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)"   --->   Operation 23 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_width_cast = sext i6 %input_width_read to i7"   --->   Operation 24 'sext' 'input_width_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_cast = zext i7 %input_height_read to i9" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 25 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_95_cast = zext i7 %input_width_cast to i14"   --->   Operation 26 'zext' 'tmp_95_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_96_cast = zext i6 %output_height_read to i9" [layers_c/depthwise_conv2d.cpp:36]   --->   Operation 27 'zext' 'tmp_96_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_97_cast = zext i6 %output_width_read to i14"   --->   Operation 28 'zext' 'tmp_97_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.loopexit5" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%out_d = phi i5 [ 0, %0 ], [ %out_d_4, %.loopexit5.loopexit ]"   --->   Operation 30 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit5.loopexit ]" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 31 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i9 [ 0, %0 ], [ %next_mul3, %.loopexit5.loopexit ]" [layers_c/depthwise_conv2d.cpp:36]   --->   Operation 32 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.82ns)   --->   "%next_mul3 = add i9 %phi_mul2, %tmp_96_cast" [layers_c/depthwise_conv2d.cpp:36]   --->   Operation 33 'add' 'next_mul3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.82ns)   --->   "%next_mul = add i9 %phi_mul, %tmp_cast" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 34 'add' 'next_mul' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %out_d, -16" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 35 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.78ns)   --->   "%out_d_4 = add i5 %out_d, 1" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 37 'add' 'out_d_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %4, label %.preheader6.preheader" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %out_d to i64" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 39 'zext' 'tmp_s' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [16 x i16]* %bias, i64 0, i64 %tmp_s" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 40 'getelementptr' 'bias_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i5 %out_d to i4" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 41 'trunc' 'tmp_72' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_72, i3 0)" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 42 'bitconcatenate' 'p_shl' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl to i9" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 43 'zext' 'p_shl_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.76ns)   --->   "br label %.preheader6" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 44 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 45 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%out_h = phi i5 [ 0, %.preheader6.preheader ], [ %out_h_4, %.preheader6.loopexit ]"   --->   Operation 46 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%out_h_cast = zext i5 %out_h to i6" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 47 'zext' 'out_h_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.42ns)   --->   "%exitcond3 = icmp eq i6 %out_h_cast, %output_height_read" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 48 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 49 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.78ns)   --->   "%out_h_4 = add i5 %out_h, 1" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 50 'add' 'out_h_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit5.loopexit, label %.preheader5.preheader" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_103_cast = zext i5 %out_h to i9" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 52 'zext' 'tmp_103_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.82ns)   --->   "%tmp2 = add i9 %phi_mul2, %tmp_103_cast" [layers_c/depthwise_conv2d.cpp:36]   --->   Operation 53 'add' 'tmp2' <Predicate = (!exitcond3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %.loopexit5"   --->   Operation 54 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.35>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i9 %tmp2 to i14" [layers_c/depthwise_conv2d.cpp:36]   --->   Operation 55 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (4.35ns)   --->   "%tmp3 = mul i14 %tmp2_cast, %tmp_97_cast" [layers_c/depthwise_conv2d.cpp:36]   --->   Operation 56 'mul' 'tmp3' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader5" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%out_w = phi i5 [ %out_w_4, %3 ], [ 0, %.preheader5.preheader ]"   --->   Operation 58 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%out_w_cast = zext i5 %out_w to i6" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 59 'zext' 'out_w_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.42ns)   --->   "%exitcond2 = icmp eq i6 %out_w_cast, %output_width_read" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 60 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 61 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.78ns)   --->   "%out_w_4 = add i5 %out_w, 1" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 62 'add' 'out_w_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader6.loopexit, label %1" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (2.32ns)   --->   "%buffer = load i16* %bias_addr, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 64 'load' 'buffer' <Predicate = (!exitcond2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 65 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 66 [1/2] (2.32ns)   --->   "%buffer = load i16* %bias_addr, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 66 'load' 'buffer' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 7 <SV = 6> <Delay = 1.76>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_104_cast = zext i5 %out_w to i14" [layers_c/depthwise_conv2d.cpp:24]   --->   Operation 67 'zext' 'tmp_104_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/depthwise_conv2d.cpp:24]   --->   Operation 68 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 1.81>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%buffer6 = phi i16 [ %buffer, %1 ], [ %buffer_1, %.loopexit.loopexit ]"   --->   Operation 69 'phi' 'buffer6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%k_h = phi i2 [ 0, %1 ], [ %k_h_1, %.loopexit.loopexit ]"   --->   Operation 70 'phi' 'k_h' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %k_h, -1" [layers_c/depthwise_conv2d.cpp:24]   --->   Operation 71 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 72 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.56ns)   --->   "%k_h_1 = add i2 %k_h, 1" [layers_c/depthwise_conv2d.cpp:24]   --->   Operation 73 'add' 'k_h_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %.preheader.preheader" [layers_c/depthwise_conv2d.cpp:24]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_107_cast9 = zext i2 %k_h to i5" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 75 'zext' 'tmp_107_cast9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h, i2 0)" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 76 'bitconcatenate' 'p_shl5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %p_shl5 to i5" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 77 'zext' 'p_shl5_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.73ns)   --->   "%tmp_63 = sub i5 %p_shl5_cast, %tmp_107_cast9" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 78 'sub' 'tmp_63' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (1.78ns)   --->   "%tmp4 = add i5 %tmp_107_cast9, %out_h" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 79 'add' 'tmp4' <Predicate = (!exitcond1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (1.81ns)   --->   "%tmp_61 = add i14 %tmp3, %tmp_104_cast" [layers_c/depthwise_conv2d.cpp:36]   --->   Operation 80 'add' 'tmp_61' <Predicate = (exitcond1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.87>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_108_cast = sext i5 %tmp_63 to i9" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 81 'sext' 'tmp_108_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i5 %tmp4 to i9" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 82 'zext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (1.82ns)   --->   "%tmp = add i9 %phi_mul, %tmp4_cast" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 83 'add' 'tmp' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (1.87ns)   --->   "%tmp6 = add i9 %tmp_108_cast, %p_shl_cast" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 84 'add' 'tmp6' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.35>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_cast_41 = zext i9 %tmp to i14" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 85 'zext' 'tmp_cast_41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (4.35ns)   --->   "%tmp1 = mul i14 %tmp_95_cast, %tmp_cast_41" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 86 'mul' 'tmp1' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/depthwise_conv2d.cpp:26]   --->   Operation 87 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 1.78>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%buffer_1 = phi i16 [ %buffer_6, %2 ], [ %buffer6, %.preheader.preheader ]"   --->   Operation 88 'phi' 'buffer_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%k_w = phi i2 [ %k_w_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 89 'phi' 'k_w' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %k_w, -1" [layers_c/depthwise_conv2d.cpp:26]   --->   Operation 90 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 91 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (1.56ns)   --->   "%k_w_1 = add i2 %k_w, 1" [layers_c/depthwise_conv2d.cpp:26]   --->   Operation 92 'add' 'k_w_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %2" [layers_c/depthwise_conv2d.cpp:26]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_109_cast = zext i2 %k_w to i5" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 94 'zext' 'tmp_109_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (1.78ns)   --->   "%tmp5 = add i5 %tmp_109_cast, %out_w" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 95 'add' 'tmp5' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (1.78ns)   --->   "%tmp7 = add i5 %out_d, %tmp_109_cast" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 96 'add' 'tmp7' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 97 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.82>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i5 %tmp5 to i14" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 98 'zext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (1.81ns)   --->   "%tmp_64 = add i14 %tmp5_cast, %tmp1" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 99 'add' 'tmp_64' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i5 %tmp7 to i9" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 100 'zext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (1.82ns)   --->   "%tmp_66 = add i9 %tmp7_cast, %tmp6" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 101 'add' 'tmp_66' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.68>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_65 = zext i14 %tmp_64 to i64" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 102 'zext' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_65" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 103 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [2/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 104 'load' 'input_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_116_cast = sext i9 %tmp_66 to i32" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 105 'sext' 'tmp_116_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_67 = zext i32 %tmp_116_cast to i64" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 106 'zext' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%kernel_0_addr = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_67" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 107 'getelementptr' 'kernel_0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [2/2] (1.68ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 108 'load' 'kernel_0_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 14 <SV = 13> <Delay = 1.68>
ST_14 : Operation 109 [1/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 109 'load' 'input_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_14 : Operation 110 [1/2] (1.68ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 110 'load' 'kernel_0_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 15 <SV = 14> <Delay = 3.89>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_114_cast = sext i16 %input_load to i30" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 111 'sext' 'tmp_114_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_118_cast = sext i16 %kernel_0_load to i30" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 112 'sext' 'tmp_118_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_68 = mul i30 %tmp_118_cast, %tmp_114_cast" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 113 'mul' 'tmp_68' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 114 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_68 = mul i30 %tmp_118_cast, %tmp_114_cast" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 114 'mul' 'tmp_68' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 115 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_68 = mul i30 %tmp_118_cast, %tmp_114_cast" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 115 'mul' 'tmp_68' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 2.07>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_69 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_68, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 116 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (2.07ns)   --->   "%buffer_6 = add i16 %tmp_69, %buffer_1" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 117 'add' 'buffer_6' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/depthwise_conv2d.cpp:26]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 8> <Delay = 1.68>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_62 = zext i14 %tmp_61 to i64" [layers_c/depthwise_conv2d.cpp:36]   --->   Operation 119 'zext' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_62" [layers_c/depthwise_conv2d.cpp:36]   --->   Operation 120 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (1.68ns)   --->   "store i16 %buffer6, i16* %output_addr, align 2" [layers_c/depthwise_conv2d.cpp:36]   --->   Operation 121 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader5" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read  (read             ) [ 00111111111111111111]
output_height_read (read             ) [ 00111111111111111111]
input_width_read   (read             ) [ 00000000000000000000]
input_height_read  (read             ) [ 00000000000000000000]
input_width_cast   (sext             ) [ 00000000000000000000]
tmp_cast           (zext             ) [ 00111111111111111111]
tmp_95_cast        (zext             ) [ 00111111111111111111]
tmp_96_cast        (zext             ) [ 00111111111111111111]
tmp_97_cast        (zext             ) [ 00111111111111111111]
StgValue_29        (br               ) [ 01111111111111111111]
out_d              (phi              ) [ 00101111111111111111]
phi_mul            (phi              ) [ 00101111111111111111]
phi_mul2           (phi              ) [ 00111111111111111111]
next_mul3          (add              ) [ 01111111111111111111]
next_mul           (add              ) [ 01111111111111111111]
exitcond4          (icmp             ) [ 00111111111111111111]
empty              (speclooptripcount) [ 00000000000000000000]
out_d_4            (add              ) [ 01111111111111111111]
StgValue_38        (br               ) [ 00000000000000000000]
tmp_s              (zext             ) [ 00000000000000000000]
bias_addr          (getelementptr    ) [ 00011111111111111111]
tmp_72             (trunc            ) [ 00000000000000000000]
p_shl              (bitconcatenate   ) [ 00000000000000000000]
p_shl_cast         (zext             ) [ 00011111111111111111]
StgValue_44        (br               ) [ 00111111111111111111]
StgValue_45        (ret              ) [ 00000000000000000000]
out_h              (phi              ) [ 00010011111111111110]
out_h_cast         (zext             ) [ 00000000000000000000]
exitcond3          (icmp             ) [ 00111111111111111111]
empty_38           (speclooptripcount) [ 00000000000000000000]
out_h_4            (add              ) [ 00111111111111111111]
StgValue_51        (br               ) [ 00000000000000000000]
tmp_103_cast       (zext             ) [ 00000000000000000000]
tmp2               (add              ) [ 00001000000000000000]
StgValue_54        (br               ) [ 01111111111111111111]
tmp2_cast          (zext             ) [ 00000000000000000000]
tmp3               (mul              ) [ 00000111111111111111]
StgValue_57        (br               ) [ 00111111111111111111]
out_w              (phi              ) [ 00000111111111111110]
out_w_cast         (zext             ) [ 00000000000000000000]
exitcond2          (icmp             ) [ 00111111111111111111]
empty_39           (speclooptripcount) [ 00000000000000000000]
out_w_4            (add              ) [ 00111111111111111111]
StgValue_63        (br               ) [ 00000000000000000000]
StgValue_65        (br               ) [ 00111111111111111111]
buffer             (load             ) [ 00000001111111111110]
tmp_104_cast       (zext             ) [ 00000000111111111110]
StgValue_68        (br               ) [ 00111111111111111111]
buffer6            (phi              ) [ 00000000111111111111]
k_h                (phi              ) [ 00000000100000000000]
exitcond1          (icmp             ) [ 00111111111111111111]
empty_40           (speclooptripcount) [ 00000000000000000000]
k_h_1              (add              ) [ 00111111111111111111]
StgValue_74        (br               ) [ 00000000000000000000]
tmp_107_cast9      (zext             ) [ 00000000000000000000]
p_shl5             (bitconcatenate   ) [ 00000000000000000000]
p_shl5_cast        (zext             ) [ 00000000000000000000]
tmp_63             (sub              ) [ 00000000010000000000]
tmp4               (add              ) [ 00000000010000000000]
tmp_61             (add              ) [ 00000000000000000001]
tmp_108_cast       (sext             ) [ 00000000000000000000]
tmp4_cast          (zext             ) [ 00000000000000000000]
tmp                (add              ) [ 00000000001000000000]
tmp6               (add              ) [ 00000000001111111110]
tmp_cast_41        (zext             ) [ 00000000000000000000]
tmp1               (mul              ) [ 00000000000111111110]
StgValue_87        (br               ) [ 00111111111111111111]
buffer_1           (phi              ) [ 00111111100111111111]
k_w                (phi              ) [ 00000000000100000000]
exitcond           (icmp             ) [ 00111111111111111111]
empty_42           (speclooptripcount) [ 00000000000000000000]
k_w_1              (add              ) [ 00111111111111111111]
StgValue_93        (br               ) [ 00000000000000000000]
tmp_109_cast       (zext             ) [ 00000000000000000000]
tmp5               (add              ) [ 00000000000010000000]
tmp7               (add              ) [ 00000000000010000000]
StgValue_97        (br               ) [ 00111111111111111111]
tmp5_cast          (zext             ) [ 00000000000000000000]
tmp_64             (add              ) [ 00000000000001000000]
tmp7_cast          (zext             ) [ 00000000000000000000]
tmp_66             (add              ) [ 00000000000001000000]
tmp_65             (zext             ) [ 00000000000000000000]
input_addr         (getelementptr    ) [ 00000000000000100000]
tmp_116_cast       (sext             ) [ 00000000000000000000]
tmp_67             (zext             ) [ 00000000000000000000]
kernel_0_addr      (getelementptr    ) [ 00000000000000100000]
input_load         (load             ) [ 00000000000000010000]
kernel_0_load      (load             ) [ 00000000000000010000]
tmp_114_cast       (sext             ) [ 00000000000000001100]
tmp_118_cast       (sext             ) [ 00000000000000001100]
tmp_68             (mul              ) [ 00000000000000000010]
tmp_69             (partselect       ) [ 00000000000000000000]
buffer_6           (add              ) [ 00111111111111111111]
StgValue_118       (br               ) [ 00111111111111111111]
tmp_62             (zext             ) [ 00000000000000000000]
output_addr        (getelementptr    ) [ 00000000000000000000]
StgValue_121       (store            ) [ 00000000000000000000]
StgValue_122       (br               ) [ 00111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="output_width_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="output_height_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="6" slack="0"/>
<pin id="67" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="input_width_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="6" slack="0"/>
<pin id="73" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_height_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="7" slack="0"/>
<pin id="78" dir="0" index="1" bw="7" slack="0"/>
<pin id="79" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="bias_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="3"/>
<pin id="91" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="input_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="14" slack="0"/>
<pin id="98" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/13 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="14" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/13 "/>
</bind>
</comp>

<comp id="107" class="1004" name="kernel_0_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr/13 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_0_load/13 "/>
</bind>
</comp>

<comp id="120" class="1004" name="output_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="14" slack="0"/>
<pin id="124" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/19 "/>
</bind>
</comp>

<comp id="127" class="1004" name="StgValue_121_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="14" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="1"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_121/19 "/>
</bind>
</comp>

<comp id="133" class="1005" name="out_d_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="1"/>
<pin id="135" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="out_d_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="phi_mul_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="1"/>
<pin id="147" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="phi_mul_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="9" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="phi_mul2_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="1"/>
<pin id="159" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="phi_mul2_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="9" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="out_h_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="1"/>
<pin id="171" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="out_h_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="181" class="1005" name="out_w_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="1"/>
<pin id="183" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="out_w_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="193" class="1005" name="buffer6_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="1"/>
<pin id="195" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer6 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="buffer6_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="2"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="16" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer6/8 "/>
</bind>
</comp>

<comp id="204" class="1005" name="k_h_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="1"/>
<pin id="206" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_h (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="k_h_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="2" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_h/8 "/>
</bind>
</comp>

<comp id="215" class="1005" name="buffer_1_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="1"/>
<pin id="217" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer_1 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="buffer_1_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="16" slack="3"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_1/11 "/>
</bind>
</comp>

<comp id="227" class="1005" name="k_w_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="1"/>
<pin id="229" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_w (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="k_w_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="1" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_w/11 "/>
</bind>
</comp>

<comp id="238" class="1004" name="input_width_cast_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="input_width_cast/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_95_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_95_cast/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_96_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_96_cast/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_97_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_97_cast/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="next_mul3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="1"/>
<pin id="261" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="next_mul_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="0" index="1" bw="7" slack="1"/>
<pin id="266" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="exitcond4_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="out_d_4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_4/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_72_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_shl_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_shl_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="out_h_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_h_cast/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="exitcond3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="6" slack="2"/>
<pin id="308" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="out_h_4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_4/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_103_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_103_cast/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="1"/>
<pin id="322" dir="0" index="1" bw="5" slack="0"/>
<pin id="323" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp2_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="1"/>
<pin id="328" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="0"/>
<pin id="331" dir="0" index="1" bw="6" slack="3"/>
<pin id="332" dir="1" index="2" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="out_w_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_w_cast/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="exitcond2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="6" slack="4"/>
<pin id="341" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="out_w_4_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_4/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_104_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="2"/>
<pin id="351" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_104_cast/7 "/>
</bind>
</comp>

<comp id="353" class="1004" name="exitcond1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="0" index="1" bw="2" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="k_h_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_h_1/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_107_cast9_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="0"/>
<pin id="367" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_107_cast9/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_shl5_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="2" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_shl5_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_63_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="0" index="1" bw="2" slack="0"/>
<pin id="384" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_63/8 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp4_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="0" index="1" bw="5" slack="5"/>
<pin id="390" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_61_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="14" slack="4"/>
<pin id="395" dir="0" index="1" bw="5" slack="1"/>
<pin id="396" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61/8 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_108_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="1"/>
<pin id="399" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_108_cast/9 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp4_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="1"/>
<pin id="402" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/9 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="7"/>
<pin id="405" dir="0" index="1" bw="5" slack="0"/>
<pin id="406" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp6_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="0" index="1" bw="7" slack="7"/>
<pin id="412" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_cast_41_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="1"/>
<pin id="416" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_41/10 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="9"/>
<pin id="419" dir="0" index="1" bw="9" slack="0"/>
<pin id="420" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/10 "/>
</bind>
</comp>

<comp id="422" class="1004" name="exitcond_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="428" class="1004" name="k_w_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_w_1/11 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_109_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="0"/>
<pin id="436" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_109_cast/11 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp5_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="0"/>
<pin id="440" dir="0" index="1" bw="5" slack="6"/>
<pin id="441" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/11 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp7_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="9"/>
<pin id="446" dir="0" index="1" bw="2" slack="0"/>
<pin id="447" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/11 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp5_cast_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="1"/>
<pin id="452" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/12 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_64_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="0" index="1" bw="14" slack="2"/>
<pin id="456" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_64/12 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp7_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="1"/>
<pin id="460" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_cast/12 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_66_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="0" index="1" bw="9" slack="3"/>
<pin id="464" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_66/12 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_65_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="14" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65/13 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_116_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="9" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_116_cast/13 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_67_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67/13 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_114_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="1"/>
<pin id="480" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_cast/15 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_118_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="1"/>
<pin id="483" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_118_cast/15 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_69_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="0"/>
<pin id="486" dir="0" index="1" bw="30" slack="1"/>
<pin id="487" dir="0" index="2" bw="5" slack="0"/>
<pin id="488" dir="0" index="3" bw="6" slack="0"/>
<pin id="489" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_69/18 "/>
</bind>
</comp>

<comp id="493" class="1004" name="buffer_6_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="0" index="1" bw="16" slack="7"/>
<pin id="496" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer_6/18 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_62_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="14" slack="1"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62/19 "/>
</bind>
</comp>

<comp id="503" class="1007" name="grp_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="0"/>
<pin id="505" dir="0" index="1" bw="16" slack="0"/>
<pin id="506" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_68/15 "/>
</bind>
</comp>

<comp id="509" class="1005" name="output_width_read_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="6" slack="4"/>
<pin id="511" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="514" class="1005" name="output_height_read_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="2"/>
<pin id="516" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp_cast_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="9" slack="1"/>
<pin id="521" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp_95_cast_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="14" slack="9"/>
<pin id="526" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opset="tmp_95_cast "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_96_cast_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="9" slack="1"/>
<pin id="531" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_96_cast "/>
</bind>
</comp>

<comp id="534" class="1005" name="tmp_97_cast_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="14" slack="3"/>
<pin id="536" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="tmp_97_cast "/>
</bind>
</comp>

<comp id="539" class="1005" name="next_mul3_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="9" slack="0"/>
<pin id="541" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="544" class="1005" name="next_mul_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="9" slack="0"/>
<pin id="546" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="552" class="1005" name="out_d_4_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="0"/>
<pin id="554" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d_4 "/>
</bind>
</comp>

<comp id="557" class="1005" name="bias_addr_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="3"/>
<pin id="559" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="562" class="1005" name="p_shl_cast_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="9" slack="7"/>
<pin id="564" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="p_shl_cast "/>
</bind>
</comp>

<comp id="570" class="1005" name="out_h_4_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_h_4 "/>
</bind>
</comp>

<comp id="575" class="1005" name="tmp2_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="9" slack="1"/>
<pin id="577" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="580" class="1005" name="tmp3_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="14" slack="4"/>
<pin id="582" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="588" class="1005" name="out_w_4_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="0"/>
<pin id="590" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_w_4 "/>
</bind>
</comp>

<comp id="593" class="1005" name="buffer_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="2"/>
<pin id="595" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_104_cast_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="14" slack="1"/>
<pin id="600" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_104_cast "/>
</bind>
</comp>

<comp id="606" class="1005" name="k_h_1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="2" slack="0"/>
<pin id="608" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_h_1 "/>
</bind>
</comp>

<comp id="611" class="1005" name="tmp_63_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="1"/>
<pin id="613" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="616" class="1005" name="tmp4_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="1"/>
<pin id="618" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_61_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="14" slack="1"/>
<pin id="623" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="9" slack="1"/>
<pin id="628" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp6_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="9" slack="3"/>
<pin id="633" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="636" class="1005" name="tmp1_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="14" slack="2"/>
<pin id="638" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="k_w_1_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="2" slack="0"/>
<pin id="646" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_w_1 "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp5_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="1"/>
<pin id="651" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="654" class="1005" name="tmp7_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="5" slack="1"/>
<pin id="656" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp_64_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="14" slack="1"/>
<pin id="661" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="664" class="1005" name="tmp_66_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="9" slack="1"/>
<pin id="666" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="669" class="1005" name="input_addr_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="14" slack="1"/>
<pin id="671" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="kernel_0_addr_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="1"/>
<pin id="676" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_addr "/>
</bind>
</comp>

<comp id="679" class="1005" name="input_load_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="1"/>
<pin id="681" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="684" class="1005" name="kernel_0_load_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="1"/>
<pin id="686" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_load "/>
</bind>
</comp>

<comp id="689" class="1005" name="tmp_114_cast_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="30" slack="1"/>
<pin id="691" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114_cast "/>
</bind>
</comp>

<comp id="694" class="1005" name="tmp_118_cast_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="30" slack="1"/>
<pin id="696" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118_cast "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_68_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="30" slack="1"/>
<pin id="701" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="704" class="1005" name="buffer_6_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="1"/>
<pin id="706" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="192"><net_src comp="185" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="196"><net_src comp="193" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="203"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="225"><net_src comp="193" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="42" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="241"><net_src comp="70" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="76" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="238" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="64" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="58" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="161" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="149" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="137" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="137" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="137" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="288"><net_src comp="137" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="34" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="300"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="173" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="173" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="173" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="157" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="333"><net_src comp="326" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="185" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="185" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="30" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="181" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="208" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="44" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="208" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="208" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="50" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="208" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="365" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="365" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="169" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="407"><net_src comp="145" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="397" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="421"><net_src comp="414" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="231" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="44" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="231" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="48" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="231" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="181" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="133" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="434" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="457"><net_src comp="450" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="466" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="490"><net_src comp="52" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="54" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="492"><net_src comp="56" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="497"><net_src comp="484" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="215" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="499" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="507"><net_src comp="481" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="478" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="58" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="517"><net_src comp="64" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="522"><net_src comp="242" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="527"><net_src comp="246" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="532"><net_src comp="250" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="537"><net_src comp="254" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="542"><net_src comp="258" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="547"><net_src comp="263" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="555"><net_src comp="274" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="560"><net_src comp="82" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="565"><net_src comp="297" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="573"><net_src comp="310" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="578"><net_src comp="320" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="583"><net_src comp="329" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="591"><net_src comp="343" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="596"><net_src comp="89" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="601"><net_src comp="349" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="609"><net_src comp="359" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="614"><net_src comp="381" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="619"><net_src comp="387" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="624"><net_src comp="393" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="629"><net_src comp="403" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="634"><net_src comp="409" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="639"><net_src comp="417" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="647"><net_src comp="428" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="652"><net_src comp="438" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="657"><net_src comp="444" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="662"><net_src comp="453" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="667"><net_src comp="461" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="672"><net_src comp="94" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="677"><net_src comp="107" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="682"><net_src comp="101" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="687"><net_src comp="114" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="692"><net_src comp="478" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="697"><net_src comp="481" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="702"><net_src comp="503" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="707"><net_src comp="493" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="219" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {19 }
	Port: bias | {}
	Port: kernel_0 | {}
 - Input state : 
	Port: depthwise_conv2d_fix.2 : input_height | {1 }
	Port: depthwise_conv2d_fix.2 : input_width | {1 }
	Port: depthwise_conv2d_fix.2 : input_r | {13 14 }
	Port: depthwise_conv2d_fix.2 : output_height | {1 }
	Port: depthwise_conv2d_fix.2 : output_width | {1 }
	Port: depthwise_conv2d_fix.2 : bias | {5 6 }
	Port: depthwise_conv2d_fix.2 : kernel_0 | {13 14 }
  - Chain level:
	State 1
		tmp_95_cast : 1
	State 2
		next_mul3 : 1
		next_mul : 1
		exitcond4 : 1
		out_d_4 : 1
		StgValue_38 : 2
		tmp_s : 1
		bias_addr : 2
		tmp_72 : 1
		p_shl : 2
		p_shl_cast : 3
	State 3
		out_h_cast : 1
		exitcond3 : 2
		out_h_4 : 1
		StgValue_51 : 3
		tmp_103_cast : 1
		tmp2 : 2
	State 4
		tmp3 : 1
	State 5
		out_w_cast : 1
		exitcond2 : 2
		out_w_4 : 1
		StgValue_63 : 3
	State 6
	State 7
	State 8
		exitcond1 : 1
		k_h_1 : 1
		StgValue_74 : 2
		tmp_107_cast9 : 1
		p_shl5 : 1
		p_shl5_cast : 2
		tmp_63 : 3
		tmp4 : 2
	State 9
		tmp : 1
		tmp6 : 1
	State 10
		tmp1 : 1
	State 11
		exitcond : 1
		k_w_1 : 1
		StgValue_93 : 2
		tmp_109_cast : 1
		tmp5 : 2
		tmp7 : 2
	State 12
		tmp_64 : 1
		tmp_66 : 1
	State 13
		input_addr : 1
		input_load : 2
		tmp_67 : 1
		kernel_0_addr : 2
		kernel_0_load : 3
	State 14
	State 15
		tmp_68 : 1
	State 16
	State 17
	State 18
		buffer_6 : 1
	State 19
		output_addr : 1
		StgValue_121 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul3_fu_258       |    0    |    0    |    15   |
|          |        next_mul_fu_263        |    0    |    0    |    15   |
|          |         out_d_4_fu_274        |    0    |    0    |    15   |
|          |         out_h_4_fu_310        |    0    |    0    |    15   |
|          |          tmp2_fu_320          |    0    |    0    |    15   |
|          |         out_w_4_fu_343        |    0    |    0    |    15   |
|          |          k_h_1_fu_359         |    0    |    0    |    10   |
|          |          tmp4_fu_387          |    0    |    0    |    15   |
|    add   |         tmp_61_fu_393         |    0    |    0    |    19   |
|          |           tmp_fu_403          |    0    |    0    |    15   |
|          |          tmp6_fu_409          |    0    |    0    |    15   |
|          |          k_w_1_fu_428         |    0    |    0    |    10   |
|          |          tmp5_fu_438          |    0    |    0    |    15   |
|          |          tmp7_fu_444          |    0    |    0    |    15   |
|          |         tmp_64_fu_453         |    0    |    0    |    19   |
|          |         tmp_66_fu_461         |    0    |    0    |    15   |
|          |        buffer_6_fu_493        |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp3_fu_329          |    0    |    0    |    51   |
|    mul   |          tmp1_fu_417          |    0    |    0    |    51   |
|          |           grp_fu_503          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond4_fu_268       |    0    |    0    |    11   |
|          |        exitcond3_fu_305       |    0    |    0    |    11   |
|   icmp   |        exitcond2_fu_338       |    0    |    0    |    11   |
|          |        exitcond1_fu_353       |    0    |    0    |    8    |
|          |        exitcond_fu_422        |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|    sub   |         tmp_63_fu_381         |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_58 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_64 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_70  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_76 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    input_width_cast_fu_238    |    0    |    0    |    0    |
|          |      tmp_108_cast_fu_397      |    0    |    0    |    0    |
|   sext   |      tmp_116_cast_fu_470      |    0    |    0    |    0    |
|          |      tmp_114_cast_fu_478      |    0    |    0    |    0    |
|          |      tmp_118_cast_fu_481      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_cast_fu_242        |    0    |    0    |    0    |
|          |       tmp_95_cast_fu_246      |    0    |    0    |    0    |
|          |       tmp_96_cast_fu_250      |    0    |    0    |    0    |
|          |       tmp_97_cast_fu_254      |    0    |    0    |    0    |
|          |          tmp_s_fu_280         |    0    |    0    |    0    |
|          |       p_shl_cast_fu_297       |    0    |    0    |    0    |
|          |       out_h_cast_fu_301       |    0    |    0    |    0    |
|          |      tmp_103_cast_fu_316      |    0    |    0    |    0    |
|          |        tmp2_cast_fu_326       |    0    |    0    |    0    |
|          |       out_w_cast_fu_334       |    0    |    0    |    0    |
|   zext   |      tmp_104_cast_fu_349      |    0    |    0    |    0    |
|          |      tmp_107_cast9_fu_365     |    0    |    0    |    0    |
|          |       p_shl5_cast_fu_377      |    0    |    0    |    0    |
|          |        tmp4_cast_fu_400       |    0    |    0    |    0    |
|          |       tmp_cast_41_fu_414      |    0    |    0    |    0    |
|          |      tmp_109_cast_fu_434      |    0    |    0    |    0    |
|          |        tmp5_cast_fu_450       |    0    |    0    |    0    |
|          |        tmp7_cast_fu_458       |    0    |    0    |    0    |
|          |         tmp_65_fu_466         |    0    |    0    |    0    |
|          |         tmp_67_fu_473         |    0    |    0    |    0    |
|          |         tmp_62_fu_499         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |         tmp_72_fu_285         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          p_shl_fu_289         |    0    |    0    |    0    |
|          |         p_shl5_fu_369         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|         tmp_69_fu_484         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   425   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     bias_addr_reg_557    |    4   |
|      buffer6_reg_193     |   16   |
|     buffer_1_reg_215     |   16   |
|     buffer_6_reg_704     |   16   |
|      buffer_reg_593      |   16   |
|    input_addr_reg_669    |   14   |
|    input_load_reg_679    |   16   |
|       k_h_1_reg_606      |    2   |
|        k_h_reg_204       |    2   |
|       k_w_1_reg_644      |    2   |
|        k_w_reg_227       |    2   |
|   kernel_0_addr_reg_674  |    8   |
|   kernel_0_load_reg_684  |   16   |
|     next_mul3_reg_539    |    9   |
|     next_mul_reg_544     |    9   |
|      out_d_4_reg_552     |    5   |
|       out_d_reg_133      |    5   |
|      out_h_4_reg_570     |    5   |
|       out_h_reg_169      |    5   |
|      out_w_4_reg_588     |    5   |
|       out_w_reg_181      |    5   |
|output_height_read_reg_514|    6   |
| output_width_read_reg_509|    6   |
|    p_shl_cast_reg_562    |    9   |
|     phi_mul2_reg_157     |    9   |
|      phi_mul_reg_145     |    9   |
|       tmp1_reg_636       |   14   |
|       tmp2_reg_575       |    9   |
|       tmp3_reg_580       |   14   |
|       tmp4_reg_616       |    5   |
|       tmp5_reg_649       |    5   |
|       tmp6_reg_631       |    9   |
|       tmp7_reg_654       |    5   |
|   tmp_104_cast_reg_598   |   14   |
|   tmp_114_cast_reg_689   |   30   |
|   tmp_118_cast_reg_694   |   30   |
|      tmp_61_reg_621      |   14   |
|      tmp_63_reg_611      |    5   |
|      tmp_64_reg_659      |   14   |
|      tmp_66_reg_664      |    9   |
|      tmp_68_reg_699      |   30   |
|    tmp_95_cast_reg_524   |   14   |
|    tmp_96_cast_reg_529   |    9   |
|    tmp_97_cast_reg_534   |   14   |
|     tmp_cast_reg_519     |    9   |
|        tmp_reg_626       |    9   |
+--------------------------+--------+
|           Total          |   479  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   8  |   16   ||    9    |
|   out_d_reg_133   |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_145  |  p0  |   2  |   9  |   18   ||    9    |
|  phi_mul2_reg_157 |  p0  |   2  |   9  |   18   ||    9    |
|   out_h_reg_169   |  p0  |   2  |   5  |   10   ||    9    |
|   out_w_reg_181   |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_503    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_503    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   174  ||  15.921 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   425  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   81   |
|  Register |    -   |    -   |   479  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   15   |   479  |   506  |
+-----------+--------+--------+--------+--------+
