# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: new/all_adder_xdc.xdc

# Block Designs: bd/all_adder/all_adder.bd
# Block Designs: The module: 'all_adder' is the root of the design. Do not add the DONT_TOUCH constraint.

# IP: bd/all_adder/ip/all_adder_half_adder_0_0/all_adder_half_adder_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==all_adder_half_adder_0_0 || ORIG_REF_NAME==all_adder_half_adder_0_0}]

# IP: bd/all_adder/ip/all_adder_half_adder_1_0/all_adder_half_adder_1_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==all_adder_half_adder_1_0 || ORIG_REF_NAME==all_adder_half_adder_1_0}]

# IP: bd/all_adder/ip/all_adder_OR1_0_1/all_adder_OR1_0_1.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==all_adder_OR1_0_1 || ORIG_REF_NAME==all_adder_OR1_0_1}]

# XDC: bd/all_adder/all_adder_ooc.xdc
