# RISC-V Design Team-1 Statement

## Overview

### Processor

### link to individual statements

### link to individual statements
[Jingting's Personal statement](/statements/Jingting_statement.md)

[Zhengran's Personal statement](/statements/Zhengran_statement.md)

[Tae Hun's Personal statement](/statements/Tae_statement.md)

[Fengye's Personal statement](/statements/Fengye_statement.md)


## Contribution Table

**Note:** o = Main Contributor; v = Co-Author

| Task | Item name |  Jingting | Zhengran | Tae Hun | Fengye |
|------|--------|---------|--------|---------|-------|
| Single cycle | F1 Program |o| | | |
| | program counter | | |o| |
| | instruction memory |v| |o| |
| | register file | | |v|o|
| | alu |v| | |o|
| | sign extension | |o| | |
| | data memory |o| | | |
| | control unit |v|o| | |
| | top |v|v|v|o| 
| | testbench and debug |v| |v|o|
| Pipeline | PRDE |o|v| | |
| | PREM |o|v| | |
| | PRFD |v|o| | |
| | PRMW |v|o| | |
| | hazard unit |o| | | |
| | top | |o| | |
| | testbench and debug |v| | |o|
| Cache | cache_mem | |o| | |
| | top |o| | | |
| | testbench and debug |v|o| | |

