<stg><name>Matrix_Vector_Activate_Batch.4</name>


<trans_list>

<trans id="15" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:2 %p_read_3 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %p_read

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="27" op_0_bw="30">
<![CDATA[
entry:3 %empty = trunc i30 %p_read_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
entry:4 %p_shl_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %empty, i5 0

]]></Node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:5 %p_shl1_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %p_read_3, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1_i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %mul_i = add i32 %p_shl_i, i32 %p_shl1_i

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:7 %empty_1281 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_1281"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="24" op_3_bw="16" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="0">
<![CDATA[
entry:8 %call_ln0 = call void @Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1, i32 %mul_i, i24 %convInp_5, i16 %mvOut_m_buffer_10, i3 %p_ZL8weights0_0, i3 %p_ZL8weights0_1, i3 %p_ZL8weights0_2, i3 %p_ZL8weights0_3, i3 %p_ZL8weights0_4, i3 %p_ZL8weights0_5, i3 %p_ZL8weights0_6, i3 %p_ZL8weights0_7, i3 %p_ZL8weights0_8, i3 %p_ZL8weights0_9, i3 %p_ZL8weights0_10, i3 %p_ZL8weights0_11, i3 %p_ZL8weights0_12, i3 %p_ZL8weights0_13, i3 %p_ZL8weights0_14, i3 %p_ZL8weights0_15, i24 %p_ZL8threshs0_0, i24 %p_ZL8threshs0_1, i24 %p_ZL8threshs0_2, i24 %p_ZL8threshs0_3, i24 %p_ZL8threshs0_4, i24 %p_ZL8threshs0_5, i24 %p_ZL8threshs0_6, i24 %p_ZL8threshs0_7, i24 %p_ZL8threshs0_8, i24 %p_ZL8threshs0_9, i24 %p_ZL8threshs0_10, i24 %p_ZL8threshs0_11, i24 %p_ZL8threshs0_12, i24 %p_ZL8threshs0_13, i24 %p_ZL8threshs0_14, i24 %p_ZL8threshs0_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %convInp_5, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mvOut_m_buffer_10, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="24" op_3_bw="16" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3" op_15_bw="3" op_16_bw="3" op_17_bw="3" op_18_bw="3" op_19_bw="3" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="0">
<![CDATA[
entry:8 %call_ln0 = call void @Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1, i32 %mul_i, i24 %convInp_5, i16 %mvOut_m_buffer_10, i3 %p_ZL8weights0_0, i3 %p_ZL8weights0_1, i3 %p_ZL8weights0_2, i3 %p_ZL8weights0_3, i3 %p_ZL8weights0_4, i3 %p_ZL8weights0_5, i3 %p_ZL8weights0_6, i3 %p_ZL8weights0_7, i3 %p_ZL8weights0_8, i3 %p_ZL8weights0_9, i3 %p_ZL8weights0_10, i3 %p_ZL8weights0_11, i3 %p_ZL8weights0_12, i3 %p_ZL8weights0_13, i3 %p_ZL8weights0_14, i3 %p_ZL8weights0_15, i24 %p_ZL8threshs0_0, i24 %p_ZL8threshs0_1, i24 %p_ZL8threshs0_2, i24 %p_ZL8threshs0_3, i24 %p_ZL8threshs0_4, i24 %p_ZL8threshs0_5, i24 %p_ZL8threshs0_6, i24 %p_ZL8threshs0_7, i24 %p_ZL8threshs0_8, i24 %p_ZL8threshs0_9, i24 %p_ZL8threshs0_10, i24 %p_ZL8threshs0_11, i24 %p_ZL8threshs0_12, i24 %p_ZL8threshs0_13, i24 %p_ZL8threshs0_14, i24 %p_ZL8threshs0_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
entry:9 %ret_ln118 = ret

]]></Node>
<StgValue><ssdm name="ret_ln118"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
