# Reading pref.tcl
# do SquareCounter_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Isel/1Semestre/LSD/AV/AV_LAB3/SEM1.LSD.LAB3.SQUARE-ADDER/REG/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:54:58 on Dec 18,2024
# vcom -reportprogress 300 -93 -work work C:/Isel/1Semestre/LSD/AV/AV_LAB3/SEM1.LSD.LAB3.SQUARE-ADDER/REG/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture logicFunction of FFD
# End time: 13:54:58 on Dec 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Isel/1Semestre/LSD/AV/AV_LAB3/SEM1.LSD.LAB3.SQUARE-ADDER/ASM_CHART/asm_chart_rom.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:54:58 on Dec 18,2024
# vcom -reportprogress 300 -93 -work work C:/Isel/1Semestre/LSD/AV/AV_LAB3/SEM1.LSD.LAB3.SQUARE-ADDER/ASM_CHART/asm_chart_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity asm_chart_rom
# -- Compiling architecture logicFunction of asm_chart_rom
# End time: 13:54:58 on Dec 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Isel/1Semestre/LSD/AV/AV_LAB3/SEM1.LSD.LAB3.SQUARE-ADDER/ASM_CHART/asm_chart.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:54:58 on Dec 18,2024
# vcom -reportprogress 300 -93 -work work C:/Isel/1Semestre/LSD/AV/AV_LAB3/SEM1.LSD.LAB3.SQUARE-ADDER/ASM_CHART/asm_chart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity asm_chart
# -- Compiling architecture structural of asm_chart
# End time: 13:54:58 on Dec 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.asm_chart
# vsim work.asm_chart 
# Start time: 13:55:05 on Dec 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.asm_chart(structural)
# Loading work.ffd(logicfunction)
# Loading work.asm_chart_rom(logicfunction)
vsim work.asm_chart
# End time: 13:55:25 on Dec 18,2024, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim work.asm_chart 
# Start time: 13:55:25 on Dec 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.asm_chart(structural)
# Loading work.ffd(logicfunction)
# Loading work.asm_chart_rom(logicfunction)
add wave -position end sim:/asm_chart/*
force -freeze sim:/asm_chart/Q 000 0
force -freeze sim:/asm_chart/Start 0 0
force -freeze sim:/asm_chart/Step 0 0
run
force -freeze sim:/asm_chart/Q 000 0
force -freeze sim:/asm_chart/Start 1 0
force -freeze sim:/asm_chart/Step 0 0
run
# End time: 13:57:31 on Dec 18,2024, Elapsed time: 0:02:06
# Errors: 0, Warnings: 0
