$date
   Aug 19, 2016 09:08:34
$end
$version
   ChipScope Pro Analyzer  14.7 P.20131013 (Build 14700.13.286.464)
$end
$timescale
    1ns
$end

$scope module csp_set1 $end
$var wire  1  n0 DataPort[0] $end
$var wire  1  n1 DataPort[1] $end
$var wire  1  n2 DataPort[2] $end
$var wire  1  n3 DataPort[3] $end
$var wire  1  n4 DataPort[4] $end
$var wire  1  n5 DataPort[5] $end
$var wire  1  n6 DataPort[6] $end
$var wire  1  n7 DataPort[7] $end
$var wire  1  n8 DataPort[8] $end
$var wire  1  n9 DataPort[9] $end
$var wire  1  n10 DataPort[10] $end
$var wire  1  n11 DataPort[11] $end
$var wire  1  n12 DataPort[12] $end
$var wire  1  n13 DataPort[13] $end
$var wire  1  n14 DataPort[14] $end
$var wire  1  n15 DataPort[15] $end
$var wire  1  n16 DataPort[16] $end
$var wire  1  n17 DataPort[17] $end
$var wire  1  n18 DataPort[18] $end
$var wire  1  n19 DataPort[19] $end
$var wire  1  n20 DataPort[20] $end
$var wire  1  n21 DataPort[21] $end
$var wire  1  n22 DataPort[22] $end
$var wire  1  n23 DataPort[23] $end
$var wire  1  n24 DataPort[24] $end
$var wire  1  n25 DataPort[25] $end
$var wire  1  n26 DataPort[26] $end
$var wire  1  n27 DataPort[27] $end
$var wire  1  n28 DataPort[28] $end
$var wire  1  n29 DataPort[29] $end
$var wire  1  n30 DataPort[30] $end
$var wire  1  n31 DataPort[31] $end
$var wire  1  n32 p0_bkt0 $end
$var wire  1  n33 DataPort[33] $end
$var wire  1  n34 DataPort[34] $end
$var wire  1  n35 DataPort[35] $end
$var wire  1  n36 DataPort[36] $end
$var wire  1  n37 DataPort[37] $end
$var wire  1  n38 DataPort[38] $end
$var wire  1  n39 DataPort[39] $end
$var wire  1  n40 DataPort[40] $end
$var wire  1  n41 DataPort[41] $end
$var wire  1  n42 DataPort[42] $end
$var wire  1  n43 DataPort[43] $end
$var wire  1  n44 DataPort[44] $end
$var wire  1  n45 DataPort[45] $end
$var wire  1  n46 DataPort[46] $end
$var wire  1  n47 p0_bkt15 $end
$var wire  1  n48 bpm_bkt0 $end
$var wire  1  n49 DataPort[49] $end
$var wire  1  n50 DataPort[50] $end
$var wire  1  n51 DataPort[51] $end
$var wire  1  n52 DataPort[52] $end
$var wire  1  n53 DataPort[53] $end
$var wire  1  n54 DataPort[54] $end
$var wire  1  n55 DataPort[55] $end
$var wire  1  n56 DataPort[56] $end
$var wire  1  n57 DataPort[57] $end
$var wire  1  n58 DataPort[58] $end
$var wire  1  n59 DataPort[59] $end
$var wire  1  n60 DataPort[60] $end
$var wire  1  n61 DataPort[61] $end
$var wire  1  n62 DataPort[62] $end
$var wire  1  n63 bpm_bkt15 $end
$var wire  1  n64 p0_id0 $end
$var wire  1  n65 DataPort[65] $end
$var wire  1  n66 DataPort[66] $end
$var wire  1  n67 DataPort[67] $end
$var wire  1  n68 DataPort[68] $end
$var wire  1  n69 DataPort[69] $end
$var wire  1  n70 DataPort[70] $end
$var wire  1  n71 p0_id7 $end
$var wire  1  n72 bpm_id0 $end
$var wire  1  n73 DataPort[73] $end
$var wire  1  n74 DataPort[74] $end
$var wire  1  n75 DataPort[75] $end
$var wire  1  n76 DataPort[76] $end
$var wire  1  n77 DataPort[77] $end
$var wire  1  n78 DataPort[78] $end
$var wire  1  n79 bpm_id7 $end
$var wire  1  n80 DataPort[80] $end
$var wire  1  n81 DataPort[81] $end
$var wire  1  n82 DataPort[82] $end
$var wire  1  n83 DataPort[83] $end
$var wire  1  n84 p0_pkt_valid $end
$var wire  1  n85 p0_pkt_good $end
$var wire  1  n86 p0_baddata $end
$var wire  1  n87 bpm_pkt_valid $end
$var wire  1  n88 bpm_pkt_good $end
$var wire  1  n89 bpm_baddata $end
$var wire  1  n90 DataPort[90] $end
$var wire  1  n91 DataPort[91] $end
$var wire  1  n92 DataPort[92] $end
$var wire  1  n93 DataPort[93] $end
$var wire  1  n94 DataPort[94] $end
$var wire  1  n95 DataPort[95] $end
$var wire  1  n96 DataPort[96] $end
$var wire  1  n97 DataPort[97] $end
$var wire  1  n98 DataPort[98] $end
$var wire  1  n99 DataPort[99] $end
$var wire  1  n100 DataPort[100] $end
$var wire  1  n101 DataPort[101] $end
$var wire  1  n102 DataPort[102] $end
$var wire  1  n103 DataPort[103] $end
$var wire  1  n104 DataPort[104] $end
$var wire  1  n105 DataPort[105] $end
$var wire  1  n106 DataPort[106] $end
$var wire  1  n107 DataPort[107] $end
$var wire  1  n108 DataPort[108] $end
$var wire  1  n109 DataPort[109] $end
$var wire  1  n110 DataPort[110] $end
$var wire  1  n111 DataPort[111] $end
$var wire  1  n112 DataPort[112] $end
$var wire  1  n113 DataPort[113] $end
$var wire  1  n114 DataPort[114] $end
$var wire  1  n115 DataPort[115] $end
$var wire  1  n116 DataPort[116] $end
$var wire  1  n117 DataPort[117] $end
$var wire  1  n118 DataPort[118] $end
$var wire  1  n119 DataPort[119] $end
$var wire  1  n120 DataPort[120] $end
$var wire  1  n121 DataPort[121] $end
$var wire  1  n122 DataPort[122] $end
$var wire  1  n123 DataPort[123] $end
$var wire  1  n124 DataPort[124] $end
$var wire  1  n125 DataPort[125] $end
$var wire  1  n126 pkt_fifo_next $end
$var wire  1  n127 sync_bunch_trig $end
$var wire 8 n128 bpm_bpmID $end
$var wire 16 n129 bpm_bucket $end
$var wire 8 n130 BPM_ID $end
$var wire 2 n131 bpm_valid $end
$var wire 28 n132 NU $end
$var wire 8 n133 p0_bpmID $end
$var wire 16 n134 p0_bucket $end
$var wire 2 n135 p0_valid $end
$var wire 32 n136 timer $end
$upscope $end
$enddefinitions $end

