# Digital Design
https://github.com/mbits-mirafra/digitalDesignCourse/wiki

# LogicDesign
systemverilog array
  - Static, Dynamic, Associates, Queue

Example:
logic [x-1:-0] some_variable [y] // Unpacked
- There will be x array of width y 
logic [x][y] some_variable // packed
- Combined array size of x*y.  x number of some_variable with width y.

Link : https://www.chipverify.com/systemverilog/systemverilog-arrays
