<stg><name>tiny_autoencoder</name>


<trans_list>

<trans id="61" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="9" op_10_bw="9" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="9" op_15_bw="10" op_16_bw="9" op_17_bw="9" op_18_bw="9" op_19_bw="10" op_20_bw="10" op_21_bw="9" op_22_bw="9" op_23_bw="10" op_24_bw="9" op_25_bw="9" op_26_bw="9" op_27_bw="10" op_28_bw="10" op_29_bw="10" op_30_bw="9" op_31_bw="10" op_32_bw="10" op_33_bw="9" op_34_bw="10" op_35_bw="9" op_36_bw="9" op_37_bw="9" op_38_bw="10" op_39_bw="10" op_40_bw="9" op_41_bw="10" op_42_bw="10" op_43_bw="9" op_44_bw="10" op_45_bw="9" op_46_bw="10" op_47_bw="10" op_48_bw="10" op_49_bw="10" op_50_bw="10" op_51_bw="9" op_52_bw="10" op_53_bw="10" op_54_bw="10" op_55_bw="10" op_56_bw="10" op_57_bw="9" op_58_bw="10" op_59_bw="9" op_60_bw="9" op_61_bw="9" op_62_bw="9" op_63_bw="10" op_64_bw="10" op_65_bw="9" op_66_bw="10" op_67_bw="10" op_68_bw="9" op_69_bw="10" op_70_bw="10" op_71_bw="10" op_72_bw="10" op_73_bw="10" op_74_bw="9" op_75_bw="10" op_76_bw="9" op_77_bw="9" op_78_bw="9" op_79_bw="10" op_80_bw="9" op_81_bw="10" op_82_bw="9" op_83_bw="9" op_84_bw="10" op_85_bw="10" op_86_bw="9" op_87_bw="10" op_88_bw="10" op_89_bw="9" op_90_bw="10" op_91_bw="9" op_92_bw="10" op_93_bw="9" op_94_bw="10" op_95_bw="10" op_96_bw="9" op_97_bw="10" op_98_bw="9" op_99_bw="10" op_100_bw="10" op_101_bw="10" op_102_bw="9" op_103_bw="10" op_104_bw="9" op_105_bw="10" op_106_bw="10" op_107_bw="10" op_108_bw="10" op_109_bw="9" op_110_bw="10" op_111_bw="9" op_112_bw="10" op_113_bw="9" op_114_bw="9" op_115_bw="10" op_116_bw="10" op_117_bw="10" op_118_bw="10" op_119_bw="10" op_120_bw="9" op_121_bw="9" op_122_bw="9" op_123_bw="9" op_124_bw="10" op_125_bw="9" op_126_bw="10" op_127_bw="9" op_128_bw="9" op_129_bw="10" op_130_bw="9" op_131_bw="9" op_132_bw="10" op_133_bw="10" op_134_bw="10" op_135_bw="9" op_136_bw="9">
<![CDATA[
entry:35 %call_ret = call i256 @compute_encoder, i16 %input_data_0, i16 %input_data_1, i16 %input_data_2, i16 %input_data_3, i16 %input_data_4, i16 %input_data_5, i16 %input_data_6, i16 %input_data_7, i9 %p_ZL2W1_0_0, i9 %p_ZL2W1_1_0, i10 %p_ZL2W1_2_0, i10 %p_ZL2W1_3_0, i10 %p_ZL2W1_4_0, i9 %p_ZL2W1_5_0, i10 %p_ZL2W1_6_0, i9 %p_ZL2W1_7_0, i9 %p_ZL2W1_0_1, i9 %p_ZL2W1_1_1, i10 %p_ZL2W1_2_1, i10 %p_ZL2W1_3_1, i9 %p_ZL2W1_4_1, i9 %p_ZL2W1_5_1, i10 %p_ZL2W1_6_1, i9 %p_ZL2W1_7_1, i9 %p_ZL2W1_0_2, i9 %p_ZL2W1_1_2, i10 %p_ZL2W1_2_2, i10 %p_ZL2W1_3_2, i10 %p_ZL2W1_4_2, i9 %p_ZL2W1_5_2, i10 %p_ZL2W1_6_2, i10 %p_ZL2W1_7_2, i9 %p_ZL2W1_0_3, i10 %p_ZL2W1_1_3, i9 %p_ZL2W1_2_3, i9 %p_ZL2W1_3_3, i9 %p_ZL2W1_4_3, i10 %p_ZL2W1_5_3, i10 %p_ZL2W1_6_3, i9 %p_ZL2W1_7_3, i10 %p_ZL2W1_0_4, i10 %p_ZL2W1_1_4, i9 %p_ZL2W1_2_4, i10 %p_ZL2W1_3_4, i9 %p_ZL2W1_4_4, i10 %p_ZL2W1_5_4, i10 %p_ZL2W1_6_4, i10 %p_ZL2W1_7_4, i10 %p_ZL2W1_0_5, i10 %p_ZL2W1_1_5, i9 %p_ZL2W1_2_5, i10 %p_ZL2W1_3_5, i10 %p_ZL2W1_4_5, i10 %p_ZL2W1_5_5, i10 %p_ZL2W1_6_5, i10 %p_ZL2W1_7_5, i9 %p_ZL2W1_0_6, i10 %p_ZL2W1_1_6, i9 %p_ZL2W1_2_6, i9 %p_ZL2W1_3_6, i9 %p_ZL2W1_4_6, i9 %p_ZL2W1_5_6, i10 %p_ZL2W1_6_6, i10 %p_ZL2W1_7_6, i9 %p_ZL2W1_0_7, i10 %p_ZL2W1_1_7, i10 %p_ZL2W1_2_7, i9 %p_ZL2W1_3_7, i10 %p_ZL2W1_4_7, i10 %p_ZL2W1_5_7, i10 %p_ZL2W1_6_7, i10 %p_ZL2W1_7_7, i10 %p_ZL2W1_0_8, i9 %p_ZL2W1_1_8, i10 %p_ZL2W1_2_8, i9 %p_ZL2W1_3_8, i9 %p_ZL2W1_4_8, i9 %p_ZL2W1_5_8, i10 %p_ZL2W1_6_8, i9 %p_ZL2W1_7_8, i10 %p_ZL2W1_0_9, i9 %p_ZL2W1_1_9, i9 %p_ZL2W1_2_9, i10 %p_ZL2W1_3_9, i10 %p_ZL2W1_4_9, i9 %p_ZL2W1_5_9, i10 %p_ZL2W1_6_9, i10 %p_ZL2W1_7_9, i9 %p_ZL2W1_0_10, i10 %p_ZL2W1_1_10, i9 %p_ZL2W1_2_10, i10 %p_ZL2W1_3_10, i9 %p_ZL2W1_4_10, i10 %p_ZL2W1_5_10, i10 %p_ZL2W1_6_10, i9 %p_ZL2W1_7_10, i10 %p_ZL2W1_0_11, i9 %p_ZL2W1_1_11, i10 %p_ZL2W1_2_11, i10 %p_ZL2W1_3_11, i10 %p_ZL2W1_4_11, i9 %p_ZL2W1_5_11, i10 %p_ZL2W1_6_11, i9 %p_ZL2W1_7_11, i10 %p_ZL2W1_0_12, i10 %p_ZL2W1_1_12, i10 %p_ZL2W1_2_12, i10 %p_ZL2W1_3_12, i9 %p_ZL2W1_4_12, i10 %p_ZL2W1_5_12, i9 %p_ZL2W1_6_12, i10 %p_ZL2W1_7_12, i9 %p_ZL2W1_0_13, i9 %p_ZL2W1_1_13, i10 %p_ZL2W1_2_13, i10 %p_ZL2W1_3_13, i10 %p_ZL2W1_4_13, i10 %p_ZL2W1_5_13, i10 %p_ZL2W1_6_13, i9 %p_ZL2W1_7_13, i9 %p_ZL2W1_0_14, i9 %p_ZL2W1_1_14, i9 %p_ZL2W1_2_14, i10 %p_ZL2W1_3_14, i9 %p_ZL2W1_4_14, i10 %p_ZL2W1_5_14, i9 %p_ZL2W1_6_14, i9 %p_ZL2W1_7_14, i10 %p_ZL2W1_0_15, i9 %p_ZL2W1_1_15, i9 %p_ZL2W1_2_15, i10 %p_ZL2W1_3_15, i10 %p_ZL2W1_4_15, i10 %p_ZL2W1_5_15, i9 %p_ZL2W1_6_15, i9 %p_ZL2W1_7_15

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="9" op_10_bw="9" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="9" op_15_bw="10" op_16_bw="9" op_17_bw="9" op_18_bw="9" op_19_bw="10" op_20_bw="10" op_21_bw="9" op_22_bw="9" op_23_bw="10" op_24_bw="9" op_25_bw="9" op_26_bw="9" op_27_bw="10" op_28_bw="10" op_29_bw="10" op_30_bw="9" op_31_bw="10" op_32_bw="10" op_33_bw="9" op_34_bw="10" op_35_bw="9" op_36_bw="9" op_37_bw="9" op_38_bw="10" op_39_bw="10" op_40_bw="9" op_41_bw="10" op_42_bw="10" op_43_bw="9" op_44_bw="10" op_45_bw="9" op_46_bw="10" op_47_bw="10" op_48_bw="10" op_49_bw="10" op_50_bw="10" op_51_bw="9" op_52_bw="10" op_53_bw="10" op_54_bw="10" op_55_bw="10" op_56_bw="10" op_57_bw="9" op_58_bw="10" op_59_bw="9" op_60_bw="9" op_61_bw="9" op_62_bw="9" op_63_bw="10" op_64_bw="10" op_65_bw="9" op_66_bw="10" op_67_bw="10" op_68_bw="9" op_69_bw="10" op_70_bw="10" op_71_bw="10" op_72_bw="10" op_73_bw="10" op_74_bw="9" op_75_bw="10" op_76_bw="9" op_77_bw="9" op_78_bw="9" op_79_bw="10" op_80_bw="9" op_81_bw="10" op_82_bw="9" op_83_bw="9" op_84_bw="10" op_85_bw="10" op_86_bw="9" op_87_bw="10" op_88_bw="10" op_89_bw="9" op_90_bw="10" op_91_bw="9" op_92_bw="10" op_93_bw="9" op_94_bw="10" op_95_bw="10" op_96_bw="9" op_97_bw="10" op_98_bw="9" op_99_bw="10" op_100_bw="10" op_101_bw="10" op_102_bw="9" op_103_bw="10" op_104_bw="9" op_105_bw="10" op_106_bw="10" op_107_bw="10" op_108_bw="10" op_109_bw="9" op_110_bw="10" op_111_bw="9" op_112_bw="10" op_113_bw="9" op_114_bw="9" op_115_bw="10" op_116_bw="10" op_117_bw="10" op_118_bw="10" op_119_bw="10" op_120_bw="9" op_121_bw="9" op_122_bw="9" op_123_bw="9" op_124_bw="10" op_125_bw="9" op_126_bw="10" op_127_bw="9" op_128_bw="9" op_129_bw="10" op_130_bw="9" op_131_bw="9" op_132_bw="10" op_133_bw="10" op_134_bw="10" op_135_bw="9" op_136_bw="9">
<![CDATA[
entry:35 %call_ret = call i256 @compute_encoder, i16 %input_data_0, i16 %input_data_1, i16 %input_data_2, i16 %input_data_3, i16 %input_data_4, i16 %input_data_5, i16 %input_data_6, i16 %input_data_7, i9 %p_ZL2W1_0_0, i9 %p_ZL2W1_1_0, i10 %p_ZL2W1_2_0, i10 %p_ZL2W1_3_0, i10 %p_ZL2W1_4_0, i9 %p_ZL2W1_5_0, i10 %p_ZL2W1_6_0, i9 %p_ZL2W1_7_0, i9 %p_ZL2W1_0_1, i9 %p_ZL2W1_1_1, i10 %p_ZL2W1_2_1, i10 %p_ZL2W1_3_1, i9 %p_ZL2W1_4_1, i9 %p_ZL2W1_5_1, i10 %p_ZL2W1_6_1, i9 %p_ZL2W1_7_1, i9 %p_ZL2W1_0_2, i9 %p_ZL2W1_1_2, i10 %p_ZL2W1_2_2, i10 %p_ZL2W1_3_2, i10 %p_ZL2W1_4_2, i9 %p_ZL2W1_5_2, i10 %p_ZL2W1_6_2, i10 %p_ZL2W1_7_2, i9 %p_ZL2W1_0_3, i10 %p_ZL2W1_1_3, i9 %p_ZL2W1_2_3, i9 %p_ZL2W1_3_3, i9 %p_ZL2W1_4_3, i10 %p_ZL2W1_5_3, i10 %p_ZL2W1_6_3, i9 %p_ZL2W1_7_3, i10 %p_ZL2W1_0_4, i10 %p_ZL2W1_1_4, i9 %p_ZL2W1_2_4, i10 %p_ZL2W1_3_4, i9 %p_ZL2W1_4_4, i10 %p_ZL2W1_5_4, i10 %p_ZL2W1_6_4, i10 %p_ZL2W1_7_4, i10 %p_ZL2W1_0_5, i10 %p_ZL2W1_1_5, i9 %p_ZL2W1_2_5, i10 %p_ZL2W1_3_5, i10 %p_ZL2W1_4_5, i10 %p_ZL2W1_5_5, i10 %p_ZL2W1_6_5, i10 %p_ZL2W1_7_5, i9 %p_ZL2W1_0_6, i10 %p_ZL2W1_1_6, i9 %p_ZL2W1_2_6, i9 %p_ZL2W1_3_6, i9 %p_ZL2W1_4_6, i9 %p_ZL2W1_5_6, i10 %p_ZL2W1_6_6, i10 %p_ZL2W1_7_6, i9 %p_ZL2W1_0_7, i10 %p_ZL2W1_1_7, i10 %p_ZL2W1_2_7, i9 %p_ZL2W1_3_7, i10 %p_ZL2W1_4_7, i10 %p_ZL2W1_5_7, i10 %p_ZL2W1_6_7, i10 %p_ZL2W1_7_7, i10 %p_ZL2W1_0_8, i9 %p_ZL2W1_1_8, i10 %p_ZL2W1_2_8, i9 %p_ZL2W1_3_8, i9 %p_ZL2W1_4_8, i9 %p_ZL2W1_5_8, i10 %p_ZL2W1_6_8, i9 %p_ZL2W1_7_8, i10 %p_ZL2W1_0_9, i9 %p_ZL2W1_1_9, i9 %p_ZL2W1_2_9, i10 %p_ZL2W1_3_9, i10 %p_ZL2W1_4_9, i9 %p_ZL2W1_5_9, i10 %p_ZL2W1_6_9, i10 %p_ZL2W1_7_9, i9 %p_ZL2W1_0_10, i10 %p_ZL2W1_1_10, i9 %p_ZL2W1_2_10, i10 %p_ZL2W1_3_10, i9 %p_ZL2W1_4_10, i10 %p_ZL2W1_5_10, i10 %p_ZL2W1_6_10, i9 %p_ZL2W1_7_10, i10 %p_ZL2W1_0_11, i9 %p_ZL2W1_1_11, i10 %p_ZL2W1_2_11, i10 %p_ZL2W1_3_11, i10 %p_ZL2W1_4_11, i9 %p_ZL2W1_5_11, i10 %p_ZL2W1_6_11, i9 %p_ZL2W1_7_11, i10 %p_ZL2W1_0_12, i10 %p_ZL2W1_1_12, i10 %p_ZL2W1_2_12, i10 %p_ZL2W1_3_12, i9 %p_ZL2W1_4_12, i10 %p_ZL2W1_5_12, i9 %p_ZL2W1_6_12, i10 %p_ZL2W1_7_12, i9 %p_ZL2W1_0_13, i9 %p_ZL2W1_1_13, i10 %p_ZL2W1_2_13, i10 %p_ZL2W1_3_13, i10 %p_ZL2W1_4_13, i10 %p_ZL2W1_5_13, i10 %p_ZL2W1_6_13, i9 %p_ZL2W1_7_13, i9 %p_ZL2W1_0_14, i9 %p_ZL2W1_1_14, i9 %p_ZL2W1_2_14, i10 %p_ZL2W1_3_14, i9 %p_ZL2W1_4_14, i10 %p_ZL2W1_5_14, i9 %p_ZL2W1_6_14, i9 %p_ZL2W1_7_14, i10 %p_ZL2W1_0_15, i9 %p_ZL2W1_1_15, i9 %p_ZL2W1_2_15, i10 %p_ZL2W1_3_15, i10 %p_ZL2W1_4_15, i10 %p_ZL2W1_5_15, i9 %p_ZL2W1_6_15, i9 %p_ZL2W1_7_15

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="256">
<![CDATA[
entry:36 %hidden_layer_buf = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="hidden_layer_buf"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="256">
<![CDATA[
entry:37 %hidden_layer_buf_1 = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_1"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="256">
<![CDATA[
entry:38 %hidden_layer_buf_2 = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_2"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="256">
<![CDATA[
entry:39 %hidden_layer_buf_3 = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_3"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="256">
<![CDATA[
entry:40 %hidden_layer_buf_4 = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_4"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="256">
<![CDATA[
entry:41 %hidden_layer_buf_5 = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_5"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="256">
<![CDATA[
entry:42 %hidden_layer_buf_6 = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_6"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="256">
<![CDATA[
entry:43 %hidden_layer_buf_7 = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_7"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="256">
<![CDATA[
entry:44 %hidden_layer_buf_8 = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_8"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="256">
<![CDATA[
entry:45 %hidden_layer_buf_9 = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_9"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="256">
<![CDATA[
entry:46 %hidden_layer_buf_10 = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_10"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="256">
<![CDATA[
entry:47 %hidden_layer_buf_11 = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_11"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="256">
<![CDATA[
entry:48 %hidden_layer_buf_12 = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_12"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="256">
<![CDATA[
entry:49 %hidden_layer_buf_13 = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_13"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="256">
<![CDATA[
entry:50 %hidden_layer_buf_14 = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_14"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="256">
<![CDATA[
entry:51 %hidden_layer_buf_15 = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="7" op_26_bw="7" op_27_bw="7" op_28_bw="7" op_29_bw="7" op_30_bw="7" op_31_bw="7" op_32_bw="7" op_33_bw="9" op_34_bw="9" op_35_bw="10" op_36_bw="10" op_37_bw="10" op_38_bw="10" op_39_bw="10" op_40_bw="9" op_41_bw="10" op_42_bw="9" op_43_bw="10" op_44_bw="10" op_45_bw="10" op_46_bw="10" op_47_bw="10" op_48_bw="10" op_49_bw="10" op_50_bw="10" op_51_bw="9" op_52_bw="10" op_53_bw="9" op_54_bw="10" op_55_bw="9" op_56_bw="10" op_57_bw="10" op_58_bw="10" op_59_bw="9" op_60_bw="10" op_61_bw="10" op_62_bw="9" op_63_bw="10" op_64_bw="10" op_65_bw="10" op_66_bw="10" op_67_bw="10" op_68_bw="10" op_69_bw="9" op_70_bw="10" op_71_bw="10" op_72_bw="10" op_73_bw="10" op_74_bw="9" op_75_bw="9" op_76_bw="9" op_77_bw="9" op_78_bw="10" op_79_bw="9" op_80_bw="10" op_81_bw="10" op_82_bw="9" op_83_bw="10" op_84_bw="10" op_85_bw="10" op_86_bw="10" op_87_bw="9" op_88_bw="10" op_89_bw="9" op_90_bw="9" op_91_bw="9" op_92_bw="10" op_93_bw="9" op_94_bw="9" op_95_bw="10" op_96_bw="10" op_97_bw="10" op_98_bw="10" op_99_bw="10" op_100_bw="10" op_101_bw="10" op_102_bw="10" op_103_bw="10" op_104_bw="10" op_105_bw="10" op_106_bw="10" op_107_bw="10" op_108_bw="9" op_109_bw="9" op_110_bw="10" op_111_bw="10" op_112_bw="9" op_113_bw="10" op_114_bw="9" op_115_bw="9" op_116_bw="9" op_117_bw="10" op_118_bw="10" op_119_bw="10" op_120_bw="9" op_121_bw="9" op_122_bw="10" op_123_bw="9" op_124_bw="9" op_125_bw="9" op_126_bw="10" op_127_bw="10" op_128_bw="10" op_129_bw="10" op_130_bw="10" op_131_bw="9" op_132_bw="10" op_133_bw="9" op_134_bw="9" op_135_bw="10" op_136_bw="10" op_137_bw="10" op_138_bw="8" op_139_bw="10" op_140_bw="9" op_141_bw="10" op_142_bw="9" op_143_bw="10" op_144_bw="9" op_145_bw="10" op_146_bw="9" op_147_bw="9" op_148_bw="9" op_149_bw="10" op_150_bw="8" op_151_bw="10" op_152_bw="10" op_153_bw="10" op_154_bw="9" op_155_bw="9" op_156_bw="10" op_157_bw="10" op_158_bw="10" op_159_bw="10" op_160_bw="9" op_161_bw="10">
<![CDATA[
entry:52 %call_ln142 = call void @compute_decoder, i16 %hidden_layer_buf, i16 %hidden_layer_buf_1, i16 %hidden_layer_buf_2, i16 %hidden_layer_buf_3, i16 %hidden_layer_buf_4, i16 %hidden_layer_buf_5, i16 %hidden_layer_buf_6, i16 %hidden_layer_buf_7, i16 %hidden_layer_buf_8, i16 %hidden_layer_buf_9, i16 %hidden_layer_buf_10, i16 %hidden_layer_buf_11, i16 %hidden_layer_buf_12, i16 %hidden_layer_buf_13, i16 %hidden_layer_buf_14, i16 %hidden_layer_buf_15, i16 %output_data_0, i16 %output_data_1, i16 %output_data_2, i16 %output_data_3, i16 %output_data_4, i16 %output_data_5, i16 %output_data_6, i16 %output_data_7, i7 %p_ZL2B2_0, i7 %p_ZL2B2_1, i7 %p_ZL2B2_2, i7 %p_ZL2B2_3, i7 %p_ZL2B2_4, i7 %p_ZL2B2_5, i7 %p_ZL2B2_6, i7 %p_ZL2B2_7, i9 %p_ZL2W2_0_0, i9 %p_ZL2W2_1_0, i10 %p_ZL2W2_2_0, i10 %p_ZL2W2_3_0, i10 %p_ZL2W2_4_0, i10 %p_ZL2W2_5_0, i10 %p_ZL2W2_6_0, i9 %p_ZL2W2_7_0, i10 %p_ZL2W2_0_1, i9 %p_ZL2W2_1_1, i10 %p_ZL2W2_2_1, i10 %p_ZL2W2_3_1, i10 %p_ZL2W2_4_1, i10 %p_ZL2W2_5_1, i10 %p_ZL2W2_6_1, i10 %p_ZL2W2_7_1, i10 %p_ZL2W2_0_2, i10 %p_ZL2W2_1_2, i9 %p_ZL2W2_2_2, i10 %p_ZL2W2_3_2, i9 %p_ZL2W2_4_2, i10 %p_ZL2W2_5_2, i9 %p_ZL2W2_6_2, i10 %p_ZL2W2_7_2, i10 %p_ZL2W2_0_3, i10 %p_ZL2W2_1_3, i9 %p_ZL2W2_2_3, i10 %p_ZL2W2_3_3, i10 %p_ZL2W2_4_3, i9 %p_ZL2W2_5_3, i10 %p_ZL2W2_6_3, i10 %p_ZL2W2_7_3, i10 %p_ZL2W2_0_4, i10 %p_ZL2W2_1_4, i10 %p_ZL2W2_2_4, i10 %p_ZL2W2_3_4, i9 %p_ZL2W2_4_4, i10 %p_ZL2W2_5_4, i10 %p_ZL2W2_6_4, i10 %p_ZL2W2_7_4, i10 %p_ZL2W2_0_5, i9 %p_ZL2W2_1_5, i9 %p_ZL2W2_2_5, i9 %p_ZL2W2_3_5, i9 %p_ZL2W2_4_5, i10 %p_ZL2W2_5_5, i9 %p_ZL2W2_6_5, i10 %p_ZL2W2_7_5, i10 %p_ZL2W2_0_6, i9 %p_ZL2W2_1_6, i10 %p_ZL2W2_2_6, i10 %p_ZL2W2_3_6, i10 %p_ZL2W2_4_6, i10 %p_ZL2W2_5_6, i9 %p_ZL2W2_6_6, i10 %p_ZL2W2_7_6, i9 %p_ZL2W2_0_7, i9 %p_ZL2W2_1_7, i9 %p_ZL2W2_2_7, i10 %p_ZL2W2_3_7, i9 %p_ZL2W2_4_7, i9 %p_ZL2W2_5_7, i10 %p_ZL2W2_6_7, i10 %p_ZL2W2_7_7, i10 %p_ZL2W2_0_8, i10 %p_ZL2W2_1_8, i10 %p_ZL2W2_2_8, i10 %p_ZL2W2_3_8, i10 %p_ZL2W2_4_8, i10 %p_ZL2W2_5_8, i10 %p_ZL2W2_6_8, i10 %p_ZL2W2_7_8, i10 %p_ZL2W2_0_9, i10 %p_ZL2W2_1_9, i10 %p_ZL2W2_2_9, i9 %p_ZL2W2_3_9, i9 %p_ZL2W2_4_9, i10 %p_ZL2W2_5_9, i10 %p_ZL2W2_6_9, i9 %p_ZL2W2_7_9, i10 %p_ZL2W2_0_10, i9 %p_ZL2W2_1_10, i9 %p_ZL2W2_2_10, i9 %p_ZL2W2_3_10, i10 %p_ZL2W2_4_10, i10 %p_ZL2W2_5_10, i10 %p_ZL2W2_6_10, i9 %p_ZL2W2_7_10, i9 %p_ZL2W2_0_11, i10 %p_ZL2W2_1_11, i9 %p_ZL2W2_2_11, i9 %p_ZL2W2_3_11, i9 %p_ZL2W2_4_11, i10 %p_ZL2W2_5_11, i10 %p_ZL2W2_6_11, i10 %p_ZL2W2_7_11, i10 %p_ZL2W2_0_12, i10 %p_ZL2W2_1_12, i9 %p_ZL2W2_2_12, i10 %p_ZL2W2_3_12, i9 %p_ZL2W2_4_12, i9 %p_ZL2W2_5_12, i10 %p_ZL2W2_6_12, i10 %p_ZL2W2_7_12, i10 %p_ZL2W2_0_13, i8 %p_ZL2W2_1_13, i10 %p_ZL2W2_2_13, i9 %p_ZL2W2_3_13, i10 %p_ZL2W2_4_13, i9 %p_ZL2W2_5_13, i10 %p_ZL2W2_6_13, i9 %p_ZL2W2_7_13, i10 %p_ZL2W2_0_14, i9 %p_ZL2W2_1_14, i9 %p_ZL2W2_2_14, i9 %p_ZL2W2_3_14, i10 %p_ZL2W2_4_14, i8 %p_ZL2W2_5_14, i10 %p_ZL2W2_6_14, i10 %p_ZL2W2_7_14, i10 %p_ZL2W2_0_15, i9 %p_ZL2W2_1_15, i9 %p_ZL2W2_2_15, i10 %p_ZL2W2_3_15, i10 %p_ZL2W2_4_15, i10 %p_ZL2W2_5_15, i10 %p_ZL2W2_6_15, i9 %p_ZL2W2_7_15, i10 %SIGMOID_TABLE

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:0 %specdataflowpipeline_ln140 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_51

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln140"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln121 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_49

]]></Node>
<StgValue><ssdm name="spectopmodule_ln121"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln121 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_48, i32 0, i32 0, void @empty_51, i32 0, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln121"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_0, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_1, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_2, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_3, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_4, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_5, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_6, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_data_7, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_data_0, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_data_1, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_data_2, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_data_3, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_data_4, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_data_5, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_data_6, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_data_7, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="7" op_26_bw="7" op_27_bw="7" op_28_bw="7" op_29_bw="7" op_30_bw="7" op_31_bw="7" op_32_bw="7" op_33_bw="9" op_34_bw="9" op_35_bw="10" op_36_bw="10" op_37_bw="10" op_38_bw="10" op_39_bw="10" op_40_bw="9" op_41_bw="10" op_42_bw="9" op_43_bw="10" op_44_bw="10" op_45_bw="10" op_46_bw="10" op_47_bw="10" op_48_bw="10" op_49_bw="10" op_50_bw="10" op_51_bw="9" op_52_bw="10" op_53_bw="9" op_54_bw="10" op_55_bw="9" op_56_bw="10" op_57_bw="10" op_58_bw="10" op_59_bw="9" op_60_bw="10" op_61_bw="10" op_62_bw="9" op_63_bw="10" op_64_bw="10" op_65_bw="10" op_66_bw="10" op_67_bw="10" op_68_bw="10" op_69_bw="9" op_70_bw="10" op_71_bw="10" op_72_bw="10" op_73_bw="10" op_74_bw="9" op_75_bw="9" op_76_bw="9" op_77_bw="9" op_78_bw="10" op_79_bw="9" op_80_bw="10" op_81_bw="10" op_82_bw="9" op_83_bw="10" op_84_bw="10" op_85_bw="10" op_86_bw="10" op_87_bw="9" op_88_bw="10" op_89_bw="9" op_90_bw="9" op_91_bw="9" op_92_bw="10" op_93_bw="9" op_94_bw="9" op_95_bw="10" op_96_bw="10" op_97_bw="10" op_98_bw="10" op_99_bw="10" op_100_bw="10" op_101_bw="10" op_102_bw="10" op_103_bw="10" op_104_bw="10" op_105_bw="10" op_106_bw="10" op_107_bw="10" op_108_bw="9" op_109_bw="9" op_110_bw="10" op_111_bw="10" op_112_bw="9" op_113_bw="10" op_114_bw="9" op_115_bw="9" op_116_bw="9" op_117_bw="10" op_118_bw="10" op_119_bw="10" op_120_bw="9" op_121_bw="9" op_122_bw="10" op_123_bw="9" op_124_bw="9" op_125_bw="9" op_126_bw="10" op_127_bw="10" op_128_bw="10" op_129_bw="10" op_130_bw="10" op_131_bw="9" op_132_bw="10" op_133_bw="9" op_134_bw="9" op_135_bw="10" op_136_bw="10" op_137_bw="10" op_138_bw="8" op_139_bw="10" op_140_bw="9" op_141_bw="10" op_142_bw="9" op_143_bw="10" op_144_bw="9" op_145_bw="10" op_146_bw="9" op_147_bw="9" op_148_bw="9" op_149_bw="10" op_150_bw="8" op_151_bw="10" op_152_bw="10" op_153_bw="10" op_154_bw="9" op_155_bw="9" op_156_bw="10" op_157_bw="10" op_158_bw="10" op_159_bw="10" op_160_bw="9" op_161_bw="10">
<![CDATA[
entry:52 %call_ln142 = call void @compute_decoder, i16 %hidden_layer_buf, i16 %hidden_layer_buf_1, i16 %hidden_layer_buf_2, i16 %hidden_layer_buf_3, i16 %hidden_layer_buf_4, i16 %hidden_layer_buf_5, i16 %hidden_layer_buf_6, i16 %hidden_layer_buf_7, i16 %hidden_layer_buf_8, i16 %hidden_layer_buf_9, i16 %hidden_layer_buf_10, i16 %hidden_layer_buf_11, i16 %hidden_layer_buf_12, i16 %hidden_layer_buf_13, i16 %hidden_layer_buf_14, i16 %hidden_layer_buf_15, i16 %output_data_0, i16 %output_data_1, i16 %output_data_2, i16 %output_data_3, i16 %output_data_4, i16 %output_data_5, i16 %output_data_6, i16 %output_data_7, i7 %p_ZL2B2_0, i7 %p_ZL2B2_1, i7 %p_ZL2B2_2, i7 %p_ZL2B2_3, i7 %p_ZL2B2_4, i7 %p_ZL2B2_5, i7 %p_ZL2B2_6, i7 %p_ZL2B2_7, i9 %p_ZL2W2_0_0, i9 %p_ZL2W2_1_0, i10 %p_ZL2W2_2_0, i10 %p_ZL2W2_3_0, i10 %p_ZL2W2_4_0, i10 %p_ZL2W2_5_0, i10 %p_ZL2W2_6_0, i9 %p_ZL2W2_7_0, i10 %p_ZL2W2_0_1, i9 %p_ZL2W2_1_1, i10 %p_ZL2W2_2_1, i10 %p_ZL2W2_3_1, i10 %p_ZL2W2_4_1, i10 %p_ZL2W2_5_1, i10 %p_ZL2W2_6_1, i10 %p_ZL2W2_7_1, i10 %p_ZL2W2_0_2, i10 %p_ZL2W2_1_2, i9 %p_ZL2W2_2_2, i10 %p_ZL2W2_3_2, i9 %p_ZL2W2_4_2, i10 %p_ZL2W2_5_2, i9 %p_ZL2W2_6_2, i10 %p_ZL2W2_7_2, i10 %p_ZL2W2_0_3, i10 %p_ZL2W2_1_3, i9 %p_ZL2W2_2_3, i10 %p_ZL2W2_3_3, i10 %p_ZL2W2_4_3, i9 %p_ZL2W2_5_3, i10 %p_ZL2W2_6_3, i10 %p_ZL2W2_7_3, i10 %p_ZL2W2_0_4, i10 %p_ZL2W2_1_4, i10 %p_ZL2W2_2_4, i10 %p_ZL2W2_3_4, i9 %p_ZL2W2_4_4, i10 %p_ZL2W2_5_4, i10 %p_ZL2W2_6_4, i10 %p_ZL2W2_7_4, i10 %p_ZL2W2_0_5, i9 %p_ZL2W2_1_5, i9 %p_ZL2W2_2_5, i9 %p_ZL2W2_3_5, i9 %p_ZL2W2_4_5, i10 %p_ZL2W2_5_5, i9 %p_ZL2W2_6_5, i10 %p_ZL2W2_7_5, i10 %p_ZL2W2_0_6, i9 %p_ZL2W2_1_6, i10 %p_ZL2W2_2_6, i10 %p_ZL2W2_3_6, i10 %p_ZL2W2_4_6, i10 %p_ZL2W2_5_6, i9 %p_ZL2W2_6_6, i10 %p_ZL2W2_7_6, i9 %p_ZL2W2_0_7, i9 %p_ZL2W2_1_7, i9 %p_ZL2W2_2_7, i10 %p_ZL2W2_3_7, i9 %p_ZL2W2_4_7, i9 %p_ZL2W2_5_7, i10 %p_ZL2W2_6_7, i10 %p_ZL2W2_7_7, i10 %p_ZL2W2_0_8, i10 %p_ZL2W2_1_8, i10 %p_ZL2W2_2_8, i10 %p_ZL2W2_3_8, i10 %p_ZL2W2_4_8, i10 %p_ZL2W2_5_8, i10 %p_ZL2W2_6_8, i10 %p_ZL2W2_7_8, i10 %p_ZL2W2_0_9, i10 %p_ZL2W2_1_9, i10 %p_ZL2W2_2_9, i9 %p_ZL2W2_3_9, i9 %p_ZL2W2_4_9, i10 %p_ZL2W2_5_9, i10 %p_ZL2W2_6_9, i9 %p_ZL2W2_7_9, i10 %p_ZL2W2_0_10, i9 %p_ZL2W2_1_10, i9 %p_ZL2W2_2_10, i9 %p_ZL2W2_3_10, i10 %p_ZL2W2_4_10, i10 %p_ZL2W2_5_10, i10 %p_ZL2W2_6_10, i9 %p_ZL2W2_7_10, i9 %p_ZL2W2_0_11, i10 %p_ZL2W2_1_11, i9 %p_ZL2W2_2_11, i9 %p_ZL2W2_3_11, i9 %p_ZL2W2_4_11, i10 %p_ZL2W2_5_11, i10 %p_ZL2W2_6_11, i10 %p_ZL2W2_7_11, i10 %p_ZL2W2_0_12, i10 %p_ZL2W2_1_12, i9 %p_ZL2W2_2_12, i10 %p_ZL2W2_3_12, i9 %p_ZL2W2_4_12, i9 %p_ZL2W2_5_12, i10 %p_ZL2W2_6_12, i10 %p_ZL2W2_7_12, i10 %p_ZL2W2_0_13, i8 %p_ZL2W2_1_13, i10 %p_ZL2W2_2_13, i9 %p_ZL2W2_3_13, i10 %p_ZL2W2_4_13, i9 %p_ZL2W2_5_13, i10 %p_ZL2W2_6_13, i9 %p_ZL2W2_7_13, i10 %p_ZL2W2_0_14, i9 %p_ZL2W2_1_14, i9 %p_ZL2W2_2_14, i9 %p_ZL2W2_3_14, i10 %p_ZL2W2_4_14, i8 %p_ZL2W2_5_14, i10 %p_ZL2W2_6_14, i10 %p_ZL2W2_7_14, i10 %p_ZL2W2_0_15, i9 %p_ZL2W2_1_15, i9 %p_ZL2W2_2_15, i10 %p_ZL2W2_3_15, i10 %p_ZL2W2_4_15, i10 %p_ZL2W2_5_15, i10 %p_ZL2W2_6_15, i9 %p_ZL2W2_7_15, i10 %SIGMOID_TABLE

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0">
<![CDATA[
entry:53 %ret_ln143 = ret

]]></Node>
<StgValue><ssdm name="ret_ln143"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
