// Seed: 1155298776
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output supply1 id_1;
  assign id_1 = -1 ? id_3 : 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout tri1 id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_10;
  assign id_7 = id_5 === id_9;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5
  );
endmodule
