# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../cceip_kernel_ex.ip_user_files/ipstatic/hdl" --include "/nvme0n1/Applications/Xilinx2020.1/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../imports/cceip_inbound.sv" \
"../../../../imports/cceip_inbound_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
