

================================================================
== Vitis HLS Report for 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4'
================================================================
* Date:           Tue Oct 18 21:15:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18435|    18435|  0.184 ms|  0.184 ms|  18435|  18435|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_28_3_VITIS_LOOP_29_4  |    18433|    18433|         3|          1|          1|  18432|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     581|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      95|    -|
|Register             |        -|     -|     1054|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     1054|     676|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln28_1_fu_817_p2              |         +|   0|  0|   22|          15|           1|
    |add_ln28_fu_878_p2                |         +|   0|  0|   13|           6|           1|
    |add_ln29_fu_850_p2                |         +|   0|  0|   17|          10|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op128_read_state2    |       and|   0|  0|    2|           1|           1|
    |icmp_ln28_fu_811_p2               |      icmp|   0|  0|   12|          15|          15|
    |icmp_ln29_fu_826_p2               |      icmp|   0|  0|   11|          10|          10|
    |icmp_ln30_fu_844_p2               |      icmp|   0|  0|    9|           4|           1|
    |select_ln28_1_fu_884_p3           |    select|   0|  0|  473|           1|           1|
    |select_ln28_2_fu_891_p3           |    select|   0|  0|    6|           1|           6|
    |select_ln28_fu_832_p3             |    select|   0|  0|   10|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  581|          67|          42|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_778_p4        |  14|          3|  512|       1536|
    |ap_sig_allocacmp_i_load               |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   15|         30|
    |channel_fu_212                        |   9|          2|    6|         12|
    |gmem_blk_n_R                          |   9|          2|    1|          2|
    |i_fu_208                              |   9|          2|   10|         20|
    |indvar_flatten_fu_216                 |   9|          2|   15|         30|
    |shiftreg10_fu_204                     |   9|          2|  480|        960|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  95|         21| 1051|       2614|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |    1|   0|    1|          0|
    |channel_fu_212                      |    6|   0|    6|          0|
    |gmem_addr_read_reg_1054             |  512|   0|  512|          0|
    |i_fu_208                            |   10|   0|   10|          0|
    |icmp_ln28_reg_1035                  |    1|   0|    1|          0|
    |icmp_ln28_reg_1035_pp0_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln29_reg_1039                  |    1|   0|    1|          0|
    |icmp_ln29_reg_1039_pp0_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln30_reg_1050                  |    1|   0|    1|          0|
    |icmp_ln30_reg_1050_pp0_iter1_reg    |    1|   0|    1|          0|
    |indvar_flatten_fu_216               |   15|   0|   15|          0|
    |select_ln28_reg_1045                |   10|   0|   10|          0|
    |select_ln28_reg_1045_pp0_iter1_reg  |   10|   0|   10|          0|
    |shiftreg10_fu_204                   |  480|   0|  480|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 1054|   0| 1054|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4|  return value|
|m_axi_gmem_AWVALID             |  out|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_AWREADY             |   in|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_AWADDR              |  out|   64|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_AWID                |  out|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_AWLEN               |  out|   32|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_AWSIZE              |  out|    3|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_AWBURST             |  out|    2|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_AWLOCK              |  out|    2|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_AWCACHE             |  out|    4|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_AWPROT              |  out|    3|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_AWQOS               |  out|    4|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_AWREGION            |  out|    4|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_AWUSER              |  out|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_WVALID              |  out|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_WREADY              |   in|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_WDATA               |  out|  512|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_WSTRB               |  out|   64|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_WLAST               |  out|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_WID                 |  out|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_WUSER               |  out|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_ARVALID             |  out|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_ARREADY             |   in|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_ARADDR              |  out|   64|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_ARID                |  out|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_ARLEN               |  out|   32|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_ARSIZE              |  out|    3|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_ARBURST             |  out|    2|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_ARLOCK              |  out|    2|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_ARCACHE             |  out|    4|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_ARPROT              |  out|    3|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_ARQOS               |  out|    4|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_ARREGION            |  out|    4|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_ARUSER              |  out|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_RVALID              |   in|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_RREADY              |  out|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_RDATA               |   in|  512|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_RLAST               |   in|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_RID                 |   in|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_RFIFONUM            |   in|    9|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_RUSER               |   in|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_RRESP               |   in|    2|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_BVALID              |   in|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_BREADY              |  out|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_BRESP               |   in|    2|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_BID                 |   in|    1|       m_axi|                                                             gmem|       pointer|
|m_axi_gmem_BUSER               |   in|    1|       m_axi|                                                             gmem|       pointer|
|sext_ln28                      |   in|   58|     ap_none|                                                        sext_ln28|        scalar|
|conv2d_64_weights_0_address1   |  out|   10|   ap_memory|                                              conv2d_64_weights_0|         array|
|conv2d_64_weights_0_ce1        |  out|    1|   ap_memory|                                              conv2d_64_weights_0|         array|
|conv2d_64_weights_0_we1        |  out|    1|   ap_memory|                                              conv2d_64_weights_0|         array|
|conv2d_64_weights_0_d1         |  out|   32|   ap_memory|                                              conv2d_64_weights_0|         array|
|conv2d_64_weights_1_address1   |  out|   10|   ap_memory|                                              conv2d_64_weights_1|         array|
|conv2d_64_weights_1_ce1        |  out|    1|   ap_memory|                                              conv2d_64_weights_1|         array|
|conv2d_64_weights_1_we1        |  out|    1|   ap_memory|                                              conv2d_64_weights_1|         array|
|conv2d_64_weights_1_d1         |  out|   32|   ap_memory|                                              conv2d_64_weights_1|         array|
|conv2d_64_weights_2_address1   |  out|   10|   ap_memory|                                              conv2d_64_weights_2|         array|
|conv2d_64_weights_2_ce1        |  out|    1|   ap_memory|                                              conv2d_64_weights_2|         array|
|conv2d_64_weights_2_we1        |  out|    1|   ap_memory|                                              conv2d_64_weights_2|         array|
|conv2d_64_weights_2_d1         |  out|   32|   ap_memory|                                              conv2d_64_weights_2|         array|
|conv2d_64_weights_3_address1   |  out|   10|   ap_memory|                                              conv2d_64_weights_3|         array|
|conv2d_64_weights_3_ce1        |  out|    1|   ap_memory|                                              conv2d_64_weights_3|         array|
|conv2d_64_weights_3_we1        |  out|    1|   ap_memory|                                              conv2d_64_weights_3|         array|
|conv2d_64_weights_3_d1         |  out|   32|   ap_memory|                                              conv2d_64_weights_3|         array|
|conv2d_64_weights_4_address1   |  out|   10|   ap_memory|                                              conv2d_64_weights_4|         array|
|conv2d_64_weights_4_ce1        |  out|    1|   ap_memory|                                              conv2d_64_weights_4|         array|
|conv2d_64_weights_4_we1        |  out|    1|   ap_memory|                                              conv2d_64_weights_4|         array|
|conv2d_64_weights_4_d1         |  out|   32|   ap_memory|                                              conv2d_64_weights_4|         array|
|conv2d_64_weights_5_address1   |  out|   10|   ap_memory|                                              conv2d_64_weights_5|         array|
|conv2d_64_weights_5_ce1        |  out|    1|   ap_memory|                                              conv2d_64_weights_5|         array|
|conv2d_64_weights_5_we1        |  out|    1|   ap_memory|                                              conv2d_64_weights_5|         array|
|conv2d_64_weights_5_d1         |  out|   32|   ap_memory|                                              conv2d_64_weights_5|         array|
|conv2d_64_weights_6_address1   |  out|   10|   ap_memory|                                              conv2d_64_weights_6|         array|
|conv2d_64_weights_6_ce1        |  out|    1|   ap_memory|                                              conv2d_64_weights_6|         array|
|conv2d_64_weights_6_we1        |  out|    1|   ap_memory|                                              conv2d_64_weights_6|         array|
|conv2d_64_weights_6_d1         |  out|   32|   ap_memory|                                              conv2d_64_weights_6|         array|
|conv2d_64_weights_7_address1   |  out|   10|   ap_memory|                                              conv2d_64_weights_7|         array|
|conv2d_64_weights_7_ce1        |  out|    1|   ap_memory|                                              conv2d_64_weights_7|         array|
|conv2d_64_weights_7_we1        |  out|    1|   ap_memory|                                              conv2d_64_weights_7|         array|
|conv2d_64_weights_7_d1         |  out|   32|   ap_memory|                                              conv2d_64_weights_7|         array|
|conv2d_64_weights_8_address1   |  out|   10|   ap_memory|                                              conv2d_64_weights_8|         array|
|conv2d_64_weights_8_ce1        |  out|    1|   ap_memory|                                              conv2d_64_weights_8|         array|
|conv2d_64_weights_8_we1        |  out|    1|   ap_memory|                                              conv2d_64_weights_8|         array|
|conv2d_64_weights_8_d1         |  out|   32|   ap_memory|                                              conv2d_64_weights_8|         array|
|conv2d_64_weights_9_address1   |  out|   10|   ap_memory|                                              conv2d_64_weights_9|         array|
|conv2d_64_weights_9_ce1        |  out|    1|   ap_memory|                                              conv2d_64_weights_9|         array|
|conv2d_64_weights_9_we1        |  out|    1|   ap_memory|                                              conv2d_64_weights_9|         array|
|conv2d_64_weights_9_d1         |  out|   32|   ap_memory|                                              conv2d_64_weights_9|         array|
|conv2d_64_weights_10_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_10|         array|
|conv2d_64_weights_10_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_10|         array|
|conv2d_64_weights_10_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_10|         array|
|conv2d_64_weights_10_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_10|         array|
|conv2d_64_weights_11_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_11|         array|
|conv2d_64_weights_11_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_11|         array|
|conv2d_64_weights_11_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_11|         array|
|conv2d_64_weights_11_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_11|         array|
|conv2d_64_weights_12_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_12|         array|
|conv2d_64_weights_12_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_12|         array|
|conv2d_64_weights_12_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_12|         array|
|conv2d_64_weights_12_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_12|         array|
|conv2d_64_weights_13_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_13|         array|
|conv2d_64_weights_13_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_13|         array|
|conv2d_64_weights_13_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_13|         array|
|conv2d_64_weights_13_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_13|         array|
|conv2d_64_weights_14_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_14|         array|
|conv2d_64_weights_14_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_14|         array|
|conv2d_64_weights_14_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_14|         array|
|conv2d_64_weights_14_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_14|         array|
|conv2d_64_weights_15_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_15|         array|
|conv2d_64_weights_15_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_15|         array|
|conv2d_64_weights_15_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_15|         array|
|conv2d_64_weights_15_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_15|         array|
|conv2d_64_weights_16_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_16|         array|
|conv2d_64_weights_16_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_16|         array|
|conv2d_64_weights_16_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_16|         array|
|conv2d_64_weights_16_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_16|         array|
|conv2d_64_weights_17_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_17|         array|
|conv2d_64_weights_17_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_17|         array|
|conv2d_64_weights_17_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_17|         array|
|conv2d_64_weights_17_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_17|         array|
|conv2d_64_weights_18_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_18|         array|
|conv2d_64_weights_18_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_18|         array|
|conv2d_64_weights_18_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_18|         array|
|conv2d_64_weights_18_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_18|         array|
|conv2d_64_weights_19_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_19|         array|
|conv2d_64_weights_19_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_19|         array|
|conv2d_64_weights_19_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_19|         array|
|conv2d_64_weights_19_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_19|         array|
|conv2d_64_weights_20_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_20|         array|
|conv2d_64_weights_20_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_20|         array|
|conv2d_64_weights_20_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_20|         array|
|conv2d_64_weights_20_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_20|         array|
|conv2d_64_weights_21_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_21|         array|
|conv2d_64_weights_21_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_21|         array|
|conv2d_64_weights_21_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_21|         array|
|conv2d_64_weights_21_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_21|         array|
|conv2d_64_weights_22_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_22|         array|
|conv2d_64_weights_22_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_22|         array|
|conv2d_64_weights_22_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_22|         array|
|conv2d_64_weights_22_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_22|         array|
|conv2d_64_weights_23_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_23|         array|
|conv2d_64_weights_23_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_23|         array|
|conv2d_64_weights_23_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_23|         array|
|conv2d_64_weights_23_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_23|         array|
|conv2d_64_weights_24_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_24|         array|
|conv2d_64_weights_24_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_24|         array|
|conv2d_64_weights_24_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_24|         array|
|conv2d_64_weights_24_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_24|         array|
|conv2d_64_weights_25_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_25|         array|
|conv2d_64_weights_25_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_25|         array|
|conv2d_64_weights_25_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_25|         array|
|conv2d_64_weights_25_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_25|         array|
|conv2d_64_weights_26_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_26|         array|
|conv2d_64_weights_26_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_26|         array|
|conv2d_64_weights_26_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_26|         array|
|conv2d_64_weights_26_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_26|         array|
|conv2d_64_weights_27_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_27|         array|
|conv2d_64_weights_27_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_27|         array|
|conv2d_64_weights_27_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_27|         array|
|conv2d_64_weights_27_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_27|         array|
|conv2d_64_weights_28_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_28|         array|
|conv2d_64_weights_28_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_28|         array|
|conv2d_64_weights_28_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_28|         array|
|conv2d_64_weights_28_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_28|         array|
|conv2d_64_weights_29_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_29|         array|
|conv2d_64_weights_29_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_29|         array|
|conv2d_64_weights_29_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_29|         array|
|conv2d_64_weights_29_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_29|         array|
|conv2d_64_weights_30_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_30|         array|
|conv2d_64_weights_30_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_30|         array|
|conv2d_64_weights_30_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_30|         array|
|conv2d_64_weights_30_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_30|         array|
|conv2d_64_weights_31_address1  |  out|   10|   ap_memory|                                             conv2d_64_weights_31|         array|
|conv2d_64_weights_31_ce1       |  out|    1|   ap_memory|                                             conv2d_64_weights_31|         array|
|conv2d_64_weights_31_we1       |  out|    1|   ap_memory|                                             conv2d_64_weights_31|         array|
|conv2d_64_weights_31_d1        |  out|   32|   ap_memory|                                             conv2d_64_weights_31|         array|
+-------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg10 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%channel = alloca i32 1"   --->   Operation 8 'alloca' 'channel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln28_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln28"   --->   Operation 10 'read' 'sext_ln28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln28_cast = sext i58 %sext_ln28_read"   --->   Operation 11 'sext' 'sext_ln28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_0, i32 1, void @p_str"   --->   Operation 12 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_1, i32 1, void @p_str"   --->   Operation 13 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_2, i32 1, void @p_str"   --->   Operation 14 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_3, i32 1, void @p_str"   --->   Operation 15 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_4, i32 1, void @p_str"   --->   Operation 16 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_5, i32 1, void @p_str"   --->   Operation 17 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_6, i32 1, void @p_str"   --->   Operation 18 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_7, i32 1, void @p_str"   --->   Operation 19 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_8, i32 1, void @p_str"   --->   Operation 20 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_9, i32 1, void @p_str"   --->   Operation 21 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_10, i32 1, void @p_str"   --->   Operation 22 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_11, i32 1, void @p_str"   --->   Operation 23 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_12, i32 1, void @p_str"   --->   Operation 24 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_13, i32 1, void @p_str"   --->   Operation 25 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_14, i32 1, void @p_str"   --->   Operation 26 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_15, i32 1, void @p_str"   --->   Operation 27 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_16, i32 1, void @p_str"   --->   Operation 28 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_17, i32 1, void @p_str"   --->   Operation 29 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_18, i32 1, void @p_str"   --->   Operation 30 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_19, i32 1, void @p_str"   --->   Operation 31 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_20, i32 1, void @p_str"   --->   Operation 32 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_21, i32 1, void @p_str"   --->   Operation 33 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_22, i32 1, void @p_str"   --->   Operation 34 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_23, i32 1, void @p_str"   --->   Operation 35 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_24, i32 1, void @p_str"   --->   Operation 36 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_25, i32 1, void @p_str"   --->   Operation 37 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_26, i32 1, void @p_str"   --->   Operation 38 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_27, i32 1, void @p_str"   --->   Operation 39 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_28, i32 1, void @p_str"   --->   Operation 40 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_29, i32 1, void @p_str"   --->   Operation 41 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_30, i32 1, void @p_str"   --->   Operation 42 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_31, i32 1, void @p_str"   --->   Operation 43 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_31, void "   --->   Operation 44 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_30, void "   --->   Operation 45 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_29, void "   --->   Operation 46 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_28, void "   --->   Operation 47 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_27, void "   --->   Operation 48 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_26, void "   --->   Operation 49 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_25, void "   --->   Operation 50 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_24, void "   --->   Operation 51 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_23, void "   --->   Operation 52 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_22, void "   --->   Operation 53 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_21, void "   --->   Operation 54 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_20, void "   --->   Operation 55 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_19, void "   --->   Operation 56 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_18, void "   --->   Operation 57 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_17, void "   --->   Operation 58 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_16, void "   --->   Operation 59 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_15, void "   --->   Operation 60 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_14, void "   --->   Operation 61 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_13, void "   --->   Operation 62 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_12, void "   --->   Operation 63 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_11, void "   --->   Operation 64 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_10, void "   --->   Operation 65 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_9, void "   --->   Operation 66 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_8, void "   --->   Operation 67 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_7, void "   --->   Operation 68 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_6, void "   --->   Operation 69 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_5, void "   --->   Operation 70 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_4, void "   --->   Operation 71 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_3, void "   --->   Operation 72 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_2, void "   --->   Operation 73 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_1, void "   --->   Operation 74 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_0, void "   --->   Operation 75 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_31, void "   --->   Operation 76 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_30, void "   --->   Operation 77 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_29, void "   --->   Operation 78 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_28, void "   --->   Operation 79 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_27, void "   --->   Operation 80 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_26, void "   --->   Operation 81 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_25, void "   --->   Operation 82 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_24, void "   --->   Operation 83 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_23, void "   --->   Operation 84 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_22, void "   --->   Operation 85 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_21, void "   --->   Operation 86 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_20, void "   --->   Operation 87 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_19, void "   --->   Operation 88 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_18, void "   --->   Operation 89 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_17, void "   --->   Operation 90 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_16, void "   --->   Operation 91 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_15, void "   --->   Operation 92 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_14, void "   --->   Operation 93 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_13, void "   --->   Operation 94 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_12, void "   --->   Operation 95 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_11, void "   --->   Operation 96 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_10, void "   --->   Operation 97 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_9, void "   --->   Operation 98 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_8, void "   --->   Operation 99 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_7, void "   --->   Operation 100 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_6, void "   --->   Operation 101 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_5, void "   --->   Operation 102 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_4, void "   --->   Operation 103 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_3, void "   --->   Operation 104 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_2, void "   --->   Operation 105 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_1, void "   --->   Operation 106 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_0, void "   --->   Operation 107 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_49, i32 0, i32 0, void @empty_30, i32 64, i32 0, void @empty_36, void @empty_35, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.46ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 109 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 110 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 0, i6 %channel"   --->   Operation 110 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 111 [1/1] (0.46ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 111 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 112 [1/1] (0.46ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg10"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc32"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 114 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.91ns)   --->   "%icmp_ln28 = icmp_eq  i15 %indvar_flatten_load, i15 18432" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 115 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (1.08ns)   --->   "%add_ln28_1 = add i15 %indvar_flatten_load, i15 1" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 116 'add' 'add_ln28_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc35, void %VITIS_LOOP_32_5.exitStub" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 117 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 118 'load' 'i_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.76ns)   --->   "%icmp_ln29 = icmp_eq  i10 %i_load, i10 576" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 119 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.37ns)   --->   "%select_ln28 = select i1 %icmp_ln29, i10 0, i10 %i_load" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 120 'select' 'select_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%empty_140 = trunc i10 %select_ln28" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 121 'trunc' 'empty_140' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.72ns)   --->   "%icmp_ln30 = icmp_eq  i4 %empty_140, i4 0" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 122 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.93ns)   --->   "%add_ln29 = add i10 %select_ln28, i10 1" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 123 'add' 'add_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.46ns)   --->   "%store_ln29 = store i15 %add_ln28_1, i15 %indvar_flatten" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 124 'store' 'store_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.46>
ST_1 : Operation 125 [1/1] (0.46ns)   --->   "%store_ln29 = store i10 %add_ln29, i10 %i" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 125 'store' 'store_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln28_cast" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 126 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 127 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 128 'read' 'gmem_addr_read' <Predicate = (!icmp_ln28 & icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 247 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.50>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%shiftreg10_load = load i480 %shiftreg10" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 129 'load' 'shiftreg10_load' <Predicate = (!icmp_ln28 & !icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%channel_load = load i6 %channel" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 130 'load' 'channel_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.84ns)   --->   "%add_ln28 = add i6 %channel_load, i6 1" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 131 'add' 'add_ln28' <Predicate = (!icmp_ln28 & icmp_ln29)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_28_3_VITIS_LOOP_29_4_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%empty_139 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 18432, i64 18432, i64 18432"   --->   Operation 133 'speclooptripcount' 'empty_139' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.61ns)   --->   "%select_ln28_1 = select i1 %icmp_ln29, i480 0, i480 %shiftreg10_load" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 134 'select' 'select_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.36ns)   --->   "%select_ln28_2 = select i1 %icmp_ln29, i6 %add_ln28, i6 %channel_load" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 135 'select' 'select_ln28_2' <Predicate = (!icmp_ln28)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i6 %select_ln28_2" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 136 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 137 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%shiftreg10_cast = zext i480 %select_ln28_1" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 138 'zext' 'shiftreg10_cast' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%i_18_cast19 = zext i10 %select_ln28" [forward_prop/src/forward_prop.cpp:28]   --->   Operation 139 'zext' 'i_18_cast19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 140 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.46ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc32.split._crit_edge, void" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 141 'br' 'br_ln30' <Predicate = (!icmp_ln28)> <Delay = 0.46>
ST_3 : Operation 142 [1/1] (0.46ns)   --->   "%br_ln30 = br void %for.inc32.split._crit_edge" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 142 'br' 'br_ln30' <Predicate = (!icmp_ln28 & icmp_ln30)> <Delay = 0.46>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%empty = phi i512 %gmem_addr_read, void, i512 %shiftreg10_cast, void %for.inc35" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 143 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i512 %empty" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 144 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %trunc_ln30" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 145 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty, i32 32, i32 511" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 146 'partselect' 'trunc_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%conv2d_64_weights_0_addr = getelementptr i32 %conv2d_64_weights_0, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 147 'getelementptr' 'conv2d_64_weights_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%conv2d_64_weights_1_addr = getelementptr i32 %conv2d_64_weights_1, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 148 'getelementptr' 'conv2d_64_weights_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%conv2d_64_weights_2_addr = getelementptr i32 %conv2d_64_weights_2, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 149 'getelementptr' 'conv2d_64_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%conv2d_64_weights_3_addr = getelementptr i32 %conv2d_64_weights_3, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 150 'getelementptr' 'conv2d_64_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%conv2d_64_weights_4_addr = getelementptr i32 %conv2d_64_weights_4, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 151 'getelementptr' 'conv2d_64_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%conv2d_64_weights_5_addr = getelementptr i32 %conv2d_64_weights_5, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 152 'getelementptr' 'conv2d_64_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%conv2d_64_weights_6_addr = getelementptr i32 %conv2d_64_weights_6, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 153 'getelementptr' 'conv2d_64_weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%conv2d_64_weights_7_addr = getelementptr i32 %conv2d_64_weights_7, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 154 'getelementptr' 'conv2d_64_weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%conv2d_64_weights_8_addr = getelementptr i32 %conv2d_64_weights_8, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 155 'getelementptr' 'conv2d_64_weights_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%conv2d_64_weights_9_addr = getelementptr i32 %conv2d_64_weights_9, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 156 'getelementptr' 'conv2d_64_weights_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%conv2d_64_weights_10_addr = getelementptr i32 %conv2d_64_weights_10, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 157 'getelementptr' 'conv2d_64_weights_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%conv2d_64_weights_11_addr = getelementptr i32 %conv2d_64_weights_11, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 158 'getelementptr' 'conv2d_64_weights_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%conv2d_64_weights_12_addr = getelementptr i32 %conv2d_64_weights_12, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 159 'getelementptr' 'conv2d_64_weights_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%conv2d_64_weights_13_addr = getelementptr i32 %conv2d_64_weights_13, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 160 'getelementptr' 'conv2d_64_weights_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%conv2d_64_weights_14_addr = getelementptr i32 %conv2d_64_weights_14, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 161 'getelementptr' 'conv2d_64_weights_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%conv2d_64_weights_15_addr = getelementptr i32 %conv2d_64_weights_15, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 162 'getelementptr' 'conv2d_64_weights_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%conv2d_64_weights_16_addr = getelementptr i32 %conv2d_64_weights_16, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 163 'getelementptr' 'conv2d_64_weights_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%conv2d_64_weights_17_addr = getelementptr i32 %conv2d_64_weights_17, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 164 'getelementptr' 'conv2d_64_weights_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%conv2d_64_weights_18_addr = getelementptr i32 %conv2d_64_weights_18, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 165 'getelementptr' 'conv2d_64_weights_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%conv2d_64_weights_19_addr = getelementptr i32 %conv2d_64_weights_19, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 166 'getelementptr' 'conv2d_64_weights_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%conv2d_64_weights_20_addr = getelementptr i32 %conv2d_64_weights_20, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 167 'getelementptr' 'conv2d_64_weights_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%conv2d_64_weights_21_addr = getelementptr i32 %conv2d_64_weights_21, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 168 'getelementptr' 'conv2d_64_weights_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%conv2d_64_weights_22_addr = getelementptr i32 %conv2d_64_weights_22, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 169 'getelementptr' 'conv2d_64_weights_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%conv2d_64_weights_23_addr = getelementptr i32 %conv2d_64_weights_23, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 170 'getelementptr' 'conv2d_64_weights_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%conv2d_64_weights_24_addr = getelementptr i32 %conv2d_64_weights_24, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 171 'getelementptr' 'conv2d_64_weights_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%conv2d_64_weights_25_addr = getelementptr i32 %conv2d_64_weights_25, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 172 'getelementptr' 'conv2d_64_weights_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%conv2d_64_weights_26_addr = getelementptr i32 %conv2d_64_weights_26, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 173 'getelementptr' 'conv2d_64_weights_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%conv2d_64_weights_27_addr = getelementptr i32 %conv2d_64_weights_27, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 174 'getelementptr' 'conv2d_64_weights_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%conv2d_64_weights_28_addr = getelementptr i32 %conv2d_64_weights_28, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 175 'getelementptr' 'conv2d_64_weights_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%conv2d_64_weights_29_addr = getelementptr i32 %conv2d_64_weights_29, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 176 'getelementptr' 'conv2d_64_weights_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%conv2d_64_weights_30_addr = getelementptr i32 %conv2d_64_weights_30, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 177 'getelementptr' 'conv2d_64_weights_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%conv2d_64_weights_31_addr = getelementptr i32 %conv2d_64_weights_31, i64 0, i64 %i_18_cast19" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 178 'getelementptr' 'conv2d_64_weights_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.39ns)   --->   "%switch_ln30 = switch i5 %trunc_ln28, void %arrayidx3111.case.31, i5 0, void %arrayidx3111.case.0, i5 1, void %arrayidx3111.case.1, i5 2, void %arrayidx3111.case.2, i5 3, void %arrayidx3111.case.3, i5 4, void %arrayidx3111.case.4, i5 5, void %arrayidx3111.case.5, i5 6, void %arrayidx3111.case.6, i5 7, void %arrayidx3111.case.7, i5 8, void %arrayidx3111.case.8, i5 9, void %arrayidx3111.case.9, i5 10, void %arrayidx3111.case.10, i5 11, void %arrayidx3111.case.11, i5 12, void %arrayidx3111.case.12, i5 13, void %arrayidx3111.case.13, i5 14, void %arrayidx3111.case.14, i5 15, void %arrayidx3111.case.15, i5 16, void %arrayidx3111.case.16, i5 17, void %arrayidx3111.case.17, i5 18, void %arrayidx3111.case.18, i5 19, void %arrayidx3111.case.19, i5 20, void %arrayidx3111.case.20, i5 21, void %arrayidx3111.case.21, i5 22, void %arrayidx3111.case.22, i5 23, void %arrayidx3111.case.23, i5 24, void %arrayidx3111.case.24, i5 25, void %arrayidx3111.case.25, i5 26, void %arrayidx3111.case.26, i5 27, void %arrayidx3111.case.27, i5 28, void %arrayidx3111.case.28, i5 29, void %arrayidx3111.case.29, i5 30, void %arrayidx3111.case.30" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 179 'switch' 'switch_ln30' <Predicate = true> <Delay = 0.39>
ST_3 : Operation 180 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_30_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 180 'store' 'store_ln30' <Predicate = (trunc_ln28 == 30)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 181 'br' 'br_ln30' <Predicate = (trunc_ln28 == 30)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_29_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 182 'store' 'store_ln30' <Predicate = (trunc_ln28 == 29)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 183 'br' 'br_ln30' <Predicate = (trunc_ln28 == 29)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_28_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 184 'store' 'store_ln30' <Predicate = (trunc_ln28 == 28)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 185 'br' 'br_ln30' <Predicate = (trunc_ln28 == 28)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_27_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 186 'store' 'store_ln30' <Predicate = (trunc_ln28 == 27)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 187 'br' 'br_ln30' <Predicate = (trunc_ln28 == 27)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_26_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 188 'store' 'store_ln30' <Predicate = (trunc_ln28 == 26)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 189 'br' 'br_ln30' <Predicate = (trunc_ln28 == 26)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_25_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 190 'store' 'store_ln30' <Predicate = (trunc_ln28 == 25)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 191 'br' 'br_ln30' <Predicate = (trunc_ln28 == 25)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_24_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 192 'store' 'store_ln30' <Predicate = (trunc_ln28 == 24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 193 'br' 'br_ln30' <Predicate = (trunc_ln28 == 24)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_23_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 194 'store' 'store_ln30' <Predicate = (trunc_ln28 == 23)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 195 'br' 'br_ln30' <Predicate = (trunc_ln28 == 23)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_22_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 196 'store' 'store_ln30' <Predicate = (trunc_ln28 == 22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 197 'br' 'br_ln30' <Predicate = (trunc_ln28 == 22)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_21_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 198 'store' 'store_ln30' <Predicate = (trunc_ln28 == 21)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 199 'br' 'br_ln30' <Predicate = (trunc_ln28 == 21)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_20_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 200 'store' 'store_ln30' <Predicate = (trunc_ln28 == 20)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 201 'br' 'br_ln30' <Predicate = (trunc_ln28 == 20)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_19_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 202 'store' 'store_ln30' <Predicate = (trunc_ln28 == 19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 203 'br' 'br_ln30' <Predicate = (trunc_ln28 == 19)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_18_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 204 'store' 'store_ln30' <Predicate = (trunc_ln28 == 18)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 205 'br' 'br_ln30' <Predicate = (trunc_ln28 == 18)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_17_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 206 'store' 'store_ln30' <Predicate = (trunc_ln28 == 17)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 207 'br' 'br_ln30' <Predicate = (trunc_ln28 == 17)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_16_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 208 'store' 'store_ln30' <Predicate = (trunc_ln28 == 16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 209 'br' 'br_ln30' <Predicate = (trunc_ln28 == 16)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_15_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 210 'store' 'store_ln30' <Predicate = (trunc_ln28 == 15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 211 'br' 'br_ln30' <Predicate = (trunc_ln28 == 15)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_14_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 212 'store' 'store_ln30' <Predicate = (trunc_ln28 == 14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 213 'br' 'br_ln30' <Predicate = (trunc_ln28 == 14)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_13_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 214 'store' 'store_ln30' <Predicate = (trunc_ln28 == 13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 215 'br' 'br_ln30' <Predicate = (trunc_ln28 == 13)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_12_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 216 'store' 'store_ln30' <Predicate = (trunc_ln28 == 12)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 217 'br' 'br_ln30' <Predicate = (trunc_ln28 == 12)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_11_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 218 'store' 'store_ln30' <Predicate = (trunc_ln28 == 11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 219 'br' 'br_ln30' <Predicate = (trunc_ln28 == 11)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_10_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 220 'store' 'store_ln30' <Predicate = (trunc_ln28 == 10)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 221 'br' 'br_ln30' <Predicate = (trunc_ln28 == 10)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_9_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 222 'store' 'store_ln30' <Predicate = (trunc_ln28 == 9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 223 'br' 'br_ln30' <Predicate = (trunc_ln28 == 9)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_8_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 224 'store' 'store_ln30' <Predicate = (trunc_ln28 == 8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 225 'br' 'br_ln30' <Predicate = (trunc_ln28 == 8)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_7_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 226 'store' 'store_ln30' <Predicate = (trunc_ln28 == 7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 227 'br' 'br_ln30' <Predicate = (trunc_ln28 == 7)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_6_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 228 'store' 'store_ln30' <Predicate = (trunc_ln28 == 6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 229 'br' 'br_ln30' <Predicate = (trunc_ln28 == 6)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_5_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 230 'store' 'store_ln30' <Predicate = (trunc_ln28 == 5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 231 'br' 'br_ln30' <Predicate = (trunc_ln28 == 5)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_4_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 232 'store' 'store_ln30' <Predicate = (trunc_ln28 == 4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 233 'br' 'br_ln30' <Predicate = (trunc_ln28 == 4)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_3_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 234 'store' 'store_ln30' <Predicate = (trunc_ln28 == 3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 235 'br' 'br_ln30' <Predicate = (trunc_ln28 == 3)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_2_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 236 'store' 'store_ln30' <Predicate = (trunc_ln28 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 237 'br' 'br_ln30' <Predicate = (trunc_ln28 == 2)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_1_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 238 'store' 'store_ln30' <Predicate = (trunc_ln28 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 239 'br' 'br_ln30' <Predicate = (trunc_ln28 == 1)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_0_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 240 'store' 'store_ln30' <Predicate = (trunc_ln28 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 241 'br' 'br_ln30' <Predicate = (trunc_ln28 == 0)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_31_addr" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 242 'store' 'store_ln30' <Predicate = (trunc_ln28 == 31)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln30 = br void %arrayidx3111.exit" [forward_prop/src/forward_prop.cpp:30]   --->   Operation 243 'br' 'br_ln30' <Predicate = (trunc_ln28 == 31)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.46ns)   --->   "%store_ln29 = store i6 %select_ln28_2, i6 %channel" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 244 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 245 [1/1] (0.46ns)   --->   "%store_ln29 = store i480 %trunc_ln30_1, i480 %shiftreg10" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 245 'store' 'store_ln29' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc32" [forward_prop/src/forward_prop.cpp:29]   --->   Operation 246 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2d_64_weights_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ conv2d_64_weights_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg10                (alloca           ) [ 0111]
i                         (alloca           ) [ 0100]
channel                   (alloca           ) [ 0111]
indvar_flatten            (alloca           ) [ 0100]
sext_ln28_read            (read             ) [ 0000]
sext_ln28_cast            (sext             ) [ 0110]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specbindport_ln0          (specbindport     ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specshared_ln0            (specshared       ) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specstablecontent_ln0     (specstablecontent) [ 0000]
specinterface_ln0         (specinterface    ) [ 0000]
store_ln0                 (store            ) [ 0000]
store_ln0                 (store            ) [ 0000]
store_ln0                 (store            ) [ 0000]
store_ln0                 (store            ) [ 0000]
br_ln0                    (br               ) [ 0000]
indvar_flatten_load       (load             ) [ 0000]
icmp_ln28                 (icmp             ) [ 0111]
add_ln28_1                (add              ) [ 0000]
br_ln28                   (br               ) [ 0000]
i_load                    (load             ) [ 0000]
icmp_ln29                 (icmp             ) [ 0111]
select_ln28               (select           ) [ 0111]
empty_140                 (trunc            ) [ 0000]
icmp_ln30                 (icmp             ) [ 0111]
add_ln29                  (add              ) [ 0000]
store_ln29                (store            ) [ 0000]
store_ln29                (store            ) [ 0000]
gmem_addr                 (getelementptr    ) [ 0000]
specpipeline_ln0          (specpipeline     ) [ 0000]
gmem_addr_read            (read             ) [ 0101]
shiftreg10_load           (load             ) [ 0000]
channel_load              (load             ) [ 0000]
add_ln28                  (add              ) [ 0000]
specloopname_ln0          (specloopname     ) [ 0000]
empty_139                 (speclooptripcount) [ 0000]
select_ln28_1             (select           ) [ 0000]
select_ln28_2             (select           ) [ 0000]
trunc_ln28                (trunc            ) [ 0101]
specpipeline_ln0          (specpipeline     ) [ 0000]
shiftreg10_cast           (zext             ) [ 0000]
i_18_cast19               (zext             ) [ 0000]
specloopname_ln29         (specloopname     ) [ 0000]
br_ln30                   (br               ) [ 0000]
br_ln30                   (br               ) [ 0000]
empty                     (phi              ) [ 0101]
trunc_ln30                (trunc            ) [ 0000]
bitcast_ln30              (bitcast          ) [ 0000]
trunc_ln30_1              (partselect       ) [ 0000]
conv2d_64_weights_0_addr  (getelementptr    ) [ 0000]
conv2d_64_weights_1_addr  (getelementptr    ) [ 0000]
conv2d_64_weights_2_addr  (getelementptr    ) [ 0000]
conv2d_64_weights_3_addr  (getelementptr    ) [ 0000]
conv2d_64_weights_4_addr  (getelementptr    ) [ 0000]
conv2d_64_weights_5_addr  (getelementptr    ) [ 0000]
conv2d_64_weights_6_addr  (getelementptr    ) [ 0000]
conv2d_64_weights_7_addr  (getelementptr    ) [ 0000]
conv2d_64_weights_8_addr  (getelementptr    ) [ 0000]
conv2d_64_weights_9_addr  (getelementptr    ) [ 0000]
conv2d_64_weights_10_addr (getelementptr    ) [ 0000]
conv2d_64_weights_11_addr (getelementptr    ) [ 0000]
conv2d_64_weights_12_addr (getelementptr    ) [ 0000]
conv2d_64_weights_13_addr (getelementptr    ) [ 0000]
conv2d_64_weights_14_addr (getelementptr    ) [ 0000]
conv2d_64_weights_15_addr (getelementptr    ) [ 0000]
conv2d_64_weights_16_addr (getelementptr    ) [ 0000]
conv2d_64_weights_17_addr (getelementptr    ) [ 0000]
conv2d_64_weights_18_addr (getelementptr    ) [ 0000]
conv2d_64_weights_19_addr (getelementptr    ) [ 0000]
conv2d_64_weights_20_addr (getelementptr    ) [ 0000]
conv2d_64_weights_21_addr (getelementptr    ) [ 0000]
conv2d_64_weights_22_addr (getelementptr    ) [ 0000]
conv2d_64_weights_23_addr (getelementptr    ) [ 0000]
conv2d_64_weights_24_addr (getelementptr    ) [ 0000]
conv2d_64_weights_25_addr (getelementptr    ) [ 0000]
conv2d_64_weights_26_addr (getelementptr    ) [ 0000]
conv2d_64_weights_27_addr (getelementptr    ) [ 0000]
conv2d_64_weights_28_addr (getelementptr    ) [ 0000]
conv2d_64_weights_29_addr (getelementptr    ) [ 0000]
conv2d_64_weights_30_addr (getelementptr    ) [ 0000]
conv2d_64_weights_31_addr (getelementptr    ) [ 0000]
switch_ln30               (switch           ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln30                (store            ) [ 0000]
br_ln30                   (br               ) [ 0000]
store_ln29                (store            ) [ 0000]
store_ln29                (store            ) [ 0000]
br_ln29                   (br               ) [ 0000]
ret_ln0                   (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln28">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2d_64_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2d_64_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2d_64_weights_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2d_64_weights_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv2d_64_weights_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv2d_64_weights_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv2d_64_weights_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv2d_64_weights_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv2d_64_weights_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv2d_64_weights_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv2d_64_weights_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv2d_64_weights_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv2d_64_weights_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv2d_64_weights_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv2d_64_weights_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv2d_64_weights_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv2d_64_weights_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_16"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv2d_64_weights_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_17"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv2d_64_weights_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_18"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv2d_64_weights_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_19"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv2d_64_weights_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_20"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv2d_64_weights_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_21"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv2d_64_weights_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_22"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv2d_64_weights_23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_23"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv2d_64_weights_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_24"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv2d_64_weights_25">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_25"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv2d_64_weights_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_26"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv2d_64_weights_27">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_27"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv2d_64_weights_28">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_28"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv2d_64_weights_29">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_29"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv2d_64_weights_30">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_30"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv2d_64_weights_31">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_64_weights_31"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBindPort"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecShared"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_28_3_VITIS_LOOP_29_4_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="shiftreg10_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg10/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="channel_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="channel/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="indvar_flatten_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln28_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="58" slack="0"/>
<pin id="222" dir="0" index="1" bw="58" slack="0"/>
<pin id="223" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln28_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="gmem_addr_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="512" slack="0"/>
<pin id="228" dir="0" index="1" bw="512" slack="0"/>
<pin id="229" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="conv2d_64_weights_0_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="10" slack="0"/>
<pin id="235" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_0_addr/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="conv2d_64_weights_1_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="10" slack="0"/>
<pin id="242" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_1_addr/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="conv2d_64_weights_2_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="10" slack="0"/>
<pin id="249" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_2_addr/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="conv2d_64_weights_3_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="10" slack="0"/>
<pin id="256" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_3_addr/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="conv2d_64_weights_4_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="10" slack="0"/>
<pin id="263" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_4_addr/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="conv2d_64_weights_5_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="10" slack="0"/>
<pin id="270" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_5_addr/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="conv2d_64_weights_6_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="10" slack="0"/>
<pin id="277" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_6_addr/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="conv2d_64_weights_7_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="10" slack="0"/>
<pin id="284" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_7_addr/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="conv2d_64_weights_8_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="10" slack="0"/>
<pin id="291" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_8_addr/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="conv2d_64_weights_9_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="10" slack="0"/>
<pin id="298" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_9_addr/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="conv2d_64_weights_10_addr_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="10" slack="0"/>
<pin id="305" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_10_addr/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="conv2d_64_weights_11_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="10" slack="0"/>
<pin id="312" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_11_addr/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="conv2d_64_weights_12_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="10" slack="0"/>
<pin id="319" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_12_addr/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="conv2d_64_weights_13_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="10" slack="0"/>
<pin id="326" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_13_addr/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="conv2d_64_weights_14_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="10" slack="0"/>
<pin id="333" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_14_addr/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="conv2d_64_weights_15_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="10" slack="0"/>
<pin id="340" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_15_addr/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="conv2d_64_weights_16_addr_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="10" slack="0"/>
<pin id="347" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_16_addr/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="conv2d_64_weights_17_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="10" slack="0"/>
<pin id="354" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_17_addr/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="conv2d_64_weights_18_addr_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="10" slack="0"/>
<pin id="361" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_18_addr/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="conv2d_64_weights_19_addr_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="10" slack="0"/>
<pin id="368" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_19_addr/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="conv2d_64_weights_20_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="10" slack="0"/>
<pin id="375" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_20_addr/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="conv2d_64_weights_21_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="10" slack="0"/>
<pin id="382" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_21_addr/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="conv2d_64_weights_22_addr_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="10" slack="0"/>
<pin id="389" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_22_addr/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="conv2d_64_weights_23_addr_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="10" slack="0"/>
<pin id="396" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_23_addr/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="conv2d_64_weights_24_addr_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="10" slack="0"/>
<pin id="403" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_24_addr/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="conv2d_64_weights_25_addr_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="10" slack="0"/>
<pin id="410" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_25_addr/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="conv2d_64_weights_26_addr_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="10" slack="0"/>
<pin id="417" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_26_addr/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="conv2d_64_weights_27_addr_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="10" slack="0"/>
<pin id="424" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_27_addr/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="conv2d_64_weights_28_addr_gep_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="10" slack="0"/>
<pin id="431" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_28_addr/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="conv2d_64_weights_29_addr_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="10" slack="0"/>
<pin id="438" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_29_addr/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="conv2d_64_weights_30_addr_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="10" slack="0"/>
<pin id="445" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_30_addr/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="conv2d_64_weights_31_addr_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="10" slack="0"/>
<pin id="452" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2d_64_weights_31_addr/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln30_access_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="457" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="0" slack="0"/>
<pin id="460" dir="0" index="4" bw="10" slack="0"/>
<pin id="461" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="462" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="463" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln30_access_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="467" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="468" dir="0" index="2" bw="0" slack="0"/>
<pin id="470" dir="0" index="4" bw="10" slack="0"/>
<pin id="471" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="472" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="473" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln30_access_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="477" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="0" slack="0"/>
<pin id="480" dir="0" index="4" bw="10" slack="0"/>
<pin id="481" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="482" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="483" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln30_access_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="487" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="2" bw="0" slack="0"/>
<pin id="490" dir="0" index="4" bw="10" slack="0"/>
<pin id="491" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="492" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="493" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln30_access_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="497" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="2" bw="0" slack="0"/>
<pin id="500" dir="0" index="4" bw="10" slack="0"/>
<pin id="501" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="502" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="499" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="503" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln30_access_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="507" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="508" dir="0" index="2" bw="0" slack="0"/>
<pin id="510" dir="0" index="4" bw="10" slack="0"/>
<pin id="511" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="512" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="513" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="store_ln30_access_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="517" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="0" slack="0"/>
<pin id="520" dir="0" index="4" bw="10" slack="0"/>
<pin id="521" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="522" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="523" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln30_access_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="527" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="528" dir="0" index="2" bw="0" slack="0"/>
<pin id="530" dir="0" index="4" bw="10" slack="0"/>
<pin id="531" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="532" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="533" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln30_access_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="537" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="0" slack="0"/>
<pin id="540" dir="0" index="4" bw="10" slack="0"/>
<pin id="541" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="542" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="543" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln30_access_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="547" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="548" dir="0" index="2" bw="0" slack="0"/>
<pin id="550" dir="0" index="4" bw="10" slack="0"/>
<pin id="551" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="552" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="553" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln30_access_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="557" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="558" dir="0" index="2" bw="0" slack="0"/>
<pin id="560" dir="0" index="4" bw="10" slack="0"/>
<pin id="561" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="562" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="559" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="563" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln30_access_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="567" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="568" dir="0" index="2" bw="0" slack="0"/>
<pin id="570" dir="0" index="4" bw="10" slack="0"/>
<pin id="571" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="572" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="569" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="573" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="store_ln30_access_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="577" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="578" dir="0" index="2" bw="0" slack="0"/>
<pin id="580" dir="0" index="4" bw="10" slack="0"/>
<pin id="581" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="582" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="579" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="583" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln30_access_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="587" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="588" dir="0" index="2" bw="0" slack="0"/>
<pin id="590" dir="0" index="4" bw="10" slack="0"/>
<pin id="591" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="592" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="589" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="593" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln30_access_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="597" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="598" dir="0" index="2" bw="0" slack="0"/>
<pin id="600" dir="0" index="4" bw="10" slack="0"/>
<pin id="601" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="602" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="599" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="603" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln30_access_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="607" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="608" dir="0" index="2" bw="0" slack="0"/>
<pin id="610" dir="0" index="4" bw="10" slack="0"/>
<pin id="611" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="612" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="609" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="613" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln30_access_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="617" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="618" dir="0" index="2" bw="0" slack="0"/>
<pin id="620" dir="0" index="4" bw="10" slack="0"/>
<pin id="621" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="622" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="619" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="623" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln30_access_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="627" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="628" dir="0" index="2" bw="0" slack="0"/>
<pin id="630" dir="0" index="4" bw="10" slack="0"/>
<pin id="631" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="632" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="629" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="633" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="store_ln30_access_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="637" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="638" dir="0" index="2" bw="0" slack="0"/>
<pin id="640" dir="0" index="4" bw="10" slack="0"/>
<pin id="641" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="642" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="639" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="643" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="store_ln30_access_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="647" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="648" dir="0" index="2" bw="0" slack="0"/>
<pin id="650" dir="0" index="4" bw="10" slack="0"/>
<pin id="651" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="652" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="649" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="653" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="store_ln30_access_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="657" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="658" dir="0" index="2" bw="0" slack="0"/>
<pin id="660" dir="0" index="4" bw="10" slack="0"/>
<pin id="661" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="662" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="659" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="663" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="store_ln30_access_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="667" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="668" dir="0" index="2" bw="0" slack="0"/>
<pin id="670" dir="0" index="4" bw="10" slack="0"/>
<pin id="671" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="672" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="669" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="673" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="store_ln30_access_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="677" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="678" dir="0" index="2" bw="0" slack="0"/>
<pin id="680" dir="0" index="4" bw="10" slack="0"/>
<pin id="681" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="682" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="679" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="683" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="store_ln30_access_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="687" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="688" dir="0" index="2" bw="0" slack="0"/>
<pin id="690" dir="0" index="4" bw="10" slack="0"/>
<pin id="691" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="692" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="689" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="693" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="store_ln30_access_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="697" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="698" dir="0" index="2" bw="0" slack="0"/>
<pin id="700" dir="0" index="4" bw="10" slack="0"/>
<pin id="701" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="702" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="699" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="703" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="store_ln30_access_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="707" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="708" dir="0" index="2" bw="0" slack="0"/>
<pin id="710" dir="0" index="4" bw="10" slack="0"/>
<pin id="711" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="712" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="709" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="713" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="store_ln30_access_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="717" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="718" dir="0" index="2" bw="0" slack="0"/>
<pin id="720" dir="0" index="4" bw="10" slack="0"/>
<pin id="721" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="722" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="719" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="723" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="store_ln30_access_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="727" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="728" dir="0" index="2" bw="0" slack="0"/>
<pin id="730" dir="0" index="4" bw="10" slack="0"/>
<pin id="731" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="732" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="729" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="733" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="store_ln30_access_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="737" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="738" dir="0" index="2" bw="0" slack="0"/>
<pin id="740" dir="0" index="4" bw="10" slack="0"/>
<pin id="741" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="742" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="739" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="743" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="store_ln30_access_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="747" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="748" dir="0" index="2" bw="0" slack="0"/>
<pin id="750" dir="0" index="4" bw="10" slack="0"/>
<pin id="751" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="752" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="749" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="753" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="store_ln30_access_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="757" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="758" dir="0" index="2" bw="0" slack="0"/>
<pin id="760" dir="0" index="4" bw="10" slack="0"/>
<pin id="761" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="762" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="759" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="763" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="store_ln30_access_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="767" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="768" dir="0" index="2" bw="0" slack="0"/>
<pin id="770" dir="0" index="4" bw="10" slack="0"/>
<pin id="771" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="772" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="769" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="773" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="775" class="1005" name="empty_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="777" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="778" class="1004" name="empty_phi_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="512" slack="1"/>
<pin id="780" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="781" dir="0" index="2" bw="480" slack="0"/>
<pin id="782" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="783" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sext_ln28_cast_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="58" slack="0"/>
<pin id="786" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_cast/1 "/>
</bind>
</comp>

<comp id="788" class="1004" name="store_ln0_store_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="15" slack="0"/>
<pin id="791" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="793" class="1004" name="store_ln0_store_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="6" slack="0"/>
<pin id="796" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="798" class="1004" name="store_ln0_store_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="10" slack="0"/>
<pin id="801" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="803" class="1004" name="store_ln0_store_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="480" slack="0"/>
<pin id="806" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="808" class="1004" name="indvar_flatten_load_load_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="15" slack="0"/>
<pin id="810" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="811" class="1004" name="icmp_ln28_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="15" slack="0"/>
<pin id="813" dir="0" index="1" bw="15" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="817" class="1004" name="add_ln28_1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="15" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/1 "/>
</bind>
</comp>

<comp id="823" class="1004" name="i_load_load_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="10" slack="0"/>
<pin id="825" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="826" class="1004" name="icmp_ln29_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="10" slack="0"/>
<pin id="828" dir="0" index="1" bw="10" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="832" class="1004" name="select_ln28_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="10" slack="0"/>
<pin id="835" dir="0" index="2" bw="10" slack="0"/>
<pin id="836" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/1 "/>
</bind>
</comp>

<comp id="840" class="1004" name="empty_140_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="10" slack="0"/>
<pin id="842" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_140/1 "/>
</bind>
</comp>

<comp id="844" class="1004" name="icmp_ln30_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="4" slack="0"/>
<pin id="846" dir="0" index="1" bw="4" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/1 "/>
</bind>
</comp>

<comp id="850" class="1004" name="add_ln29_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="10" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="856" class="1004" name="store_ln29_store_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="15" slack="0"/>
<pin id="858" dir="0" index="1" bw="15" slack="0"/>
<pin id="859" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="861" class="1004" name="store_ln29_store_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="10" slack="0"/>
<pin id="863" dir="0" index="1" bw="10" slack="0"/>
<pin id="864" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="866" class="1004" name="gmem_addr_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="64" slack="0"/>
<pin id="868" dir="0" index="1" bw="64" slack="1"/>
<pin id="869" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="872" class="1004" name="shiftreg10_load_load_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="480" slack="2"/>
<pin id="874" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg10_load/3 "/>
</bind>
</comp>

<comp id="875" class="1004" name="channel_load_load_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="6" slack="2"/>
<pin id="877" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="channel_load/3 "/>
</bind>
</comp>

<comp id="878" class="1004" name="add_ln28_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="6" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="884" class="1004" name="select_ln28_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="2"/>
<pin id="886" dir="0" index="1" bw="480" slack="0"/>
<pin id="887" dir="0" index="2" bw="480" slack="0"/>
<pin id="888" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/3 "/>
</bind>
</comp>

<comp id="891" class="1004" name="select_ln28_2_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="2"/>
<pin id="893" dir="0" index="1" bw="6" slack="0"/>
<pin id="894" dir="0" index="2" bw="6" slack="0"/>
<pin id="895" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/3 "/>
</bind>
</comp>

<comp id="898" class="1004" name="trunc_ln28_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="6" slack="0"/>
<pin id="900" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/3 "/>
</bind>
</comp>

<comp id="902" class="1004" name="shiftreg10_cast_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="480" slack="0"/>
<pin id="904" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg10_cast/3 "/>
</bind>
</comp>

<comp id="907" class="1004" name="i_18_cast19_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="10" slack="2"/>
<pin id="909" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_18_cast19/3 "/>
</bind>
</comp>

<comp id="942" class="1004" name="trunc_ln30_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="512" slack="0"/>
<pin id="944" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/3 "/>
</bind>
</comp>

<comp id="946" class="1004" name="bitcast_ln30_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="0"/>
<pin id="948" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/3 "/>
</bind>
</comp>

<comp id="982" class="1004" name="trunc_ln30_1_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="480" slack="0"/>
<pin id="984" dir="0" index="1" bw="512" slack="0"/>
<pin id="985" dir="0" index="2" bw="7" slack="0"/>
<pin id="986" dir="0" index="3" bw="10" slack="0"/>
<pin id="987" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_1/3 "/>
</bind>
</comp>

<comp id="992" class="1004" name="store_ln29_store_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="6" slack="0"/>
<pin id="994" dir="0" index="1" bw="6" slack="2"/>
<pin id="995" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="997" class="1004" name="store_ln29_store_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="480" slack="0"/>
<pin id="999" dir="0" index="1" bw="480" slack="2"/>
<pin id="1000" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="shiftreg10_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="480" slack="0"/>
<pin id="1004" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg10 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="i_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="10" slack="0"/>
<pin id="1011" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1016" class="1005" name="channel_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="6" slack="0"/>
<pin id="1018" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="channel "/>
</bind>
</comp>

<comp id="1023" class="1005" name="indvar_flatten_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="15" slack="0"/>
<pin id="1025" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1030" class="1005" name="sext_ln28_cast_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="64" slack="1"/>
<pin id="1032" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln28_cast "/>
</bind>
</comp>

<comp id="1035" class="1005" name="icmp_ln28_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="1"/>
<pin id="1037" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="icmp_ln29_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="2"/>
<pin id="1041" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="select_ln28_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="10" slack="2"/>
<pin id="1047" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="icmp_ln30_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="1"/>
<pin id="1052" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="gmem_addr_read_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="512" slack="1"/>
<pin id="1056" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="207"><net_src comp="68" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="68" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="68" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="68" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="70" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="120" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="4" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="140" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="140" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="8" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="140" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="140" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="12" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="140" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="140" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="16" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="140" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="140" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="140" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="22" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="140" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="140" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="140" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="28" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="140" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="30" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="140" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="140" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="140" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="36" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="140" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="140" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="140" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="42" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="140" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="44" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="140" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="46" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="140" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="140" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="50" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="140" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="52" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="140" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="54" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="140" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="56" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="140" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="58" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="140" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="140" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="439"><net_src comp="62" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="140" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="446"><net_src comp="64" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="140" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="66" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="140" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="464"><net_src comp="441" pin="3"/><net_sink comp="455" pin=2"/></net>

<net id="474"><net_src comp="434" pin="3"/><net_sink comp="465" pin=2"/></net>

<net id="484"><net_src comp="427" pin="3"/><net_sink comp="475" pin=2"/></net>

<net id="494"><net_src comp="420" pin="3"/><net_sink comp="485" pin=2"/></net>

<net id="504"><net_src comp="413" pin="3"/><net_sink comp="495" pin=2"/></net>

<net id="514"><net_src comp="406" pin="3"/><net_sink comp="505" pin=2"/></net>

<net id="524"><net_src comp="399" pin="3"/><net_sink comp="515" pin=2"/></net>

<net id="534"><net_src comp="392" pin="3"/><net_sink comp="525" pin=2"/></net>

<net id="544"><net_src comp="385" pin="3"/><net_sink comp="535" pin=2"/></net>

<net id="554"><net_src comp="378" pin="3"/><net_sink comp="545" pin=2"/></net>

<net id="564"><net_src comp="371" pin="3"/><net_sink comp="555" pin=2"/></net>

<net id="574"><net_src comp="364" pin="3"/><net_sink comp="565" pin=2"/></net>

<net id="584"><net_src comp="357" pin="3"/><net_sink comp="575" pin=2"/></net>

<net id="594"><net_src comp="350" pin="3"/><net_sink comp="585" pin=2"/></net>

<net id="604"><net_src comp="343" pin="3"/><net_sink comp="595" pin=2"/></net>

<net id="614"><net_src comp="336" pin="3"/><net_sink comp="605" pin=2"/></net>

<net id="624"><net_src comp="329" pin="3"/><net_sink comp="615" pin=2"/></net>

<net id="634"><net_src comp="322" pin="3"/><net_sink comp="625" pin=2"/></net>

<net id="644"><net_src comp="315" pin="3"/><net_sink comp="635" pin=2"/></net>

<net id="654"><net_src comp="308" pin="3"/><net_sink comp="645" pin=2"/></net>

<net id="664"><net_src comp="301" pin="3"/><net_sink comp="655" pin=2"/></net>

<net id="674"><net_src comp="294" pin="3"/><net_sink comp="665" pin=2"/></net>

<net id="684"><net_src comp="287" pin="3"/><net_sink comp="675" pin=2"/></net>

<net id="694"><net_src comp="280" pin="3"/><net_sink comp="685" pin=2"/></net>

<net id="704"><net_src comp="273" pin="3"/><net_sink comp="695" pin=2"/></net>

<net id="714"><net_src comp="266" pin="3"/><net_sink comp="705" pin=2"/></net>

<net id="724"><net_src comp="259" pin="3"/><net_sink comp="715" pin=2"/></net>

<net id="734"><net_src comp="252" pin="3"/><net_sink comp="725" pin=2"/></net>

<net id="744"><net_src comp="245" pin="3"/><net_sink comp="735" pin=2"/></net>

<net id="754"><net_src comp="238" pin="3"/><net_sink comp="745" pin=2"/></net>

<net id="764"><net_src comp="231" pin="3"/><net_sink comp="755" pin=2"/></net>

<net id="774"><net_src comp="448" pin="3"/><net_sink comp="765" pin=2"/></net>

<net id="787"><net_src comp="220" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="100" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="797"><net_src comp="102" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="802"><net_src comp="104" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="807"><net_src comp="106" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="815"><net_src comp="808" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="108" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="808" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="110" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="830"><net_src comp="823" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="112" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="837"><net_src comp="826" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="104" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="823" pin="1"/><net_sink comp="832" pin=2"/></net>

<net id="843"><net_src comp="832" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="840" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="114" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="832" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="116" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="817" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="865"><net_src comp="850" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="870"><net_src comp="0" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="866" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="882"><net_src comp="875" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="122" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="889"><net_src comp="106" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="890"><net_src comp="872" pin="1"/><net_sink comp="884" pin=2"/></net>

<net id="896"><net_src comp="878" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="897"><net_src comp="875" pin="1"/><net_sink comp="891" pin=2"/></net>

<net id="901"><net_src comp="891" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="884" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="910"><net_src comp="907" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="913"><net_src comp="907" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="914"><net_src comp="907" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="915"><net_src comp="907" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="916"><net_src comp="907" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="917"><net_src comp="907" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="918"><net_src comp="907" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="919"><net_src comp="907" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="920"><net_src comp="907" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="921"><net_src comp="907" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="922"><net_src comp="907" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="923"><net_src comp="907" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="924"><net_src comp="907" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="925"><net_src comp="907" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="926"><net_src comp="907" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="927"><net_src comp="907" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="928"><net_src comp="907" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="929"><net_src comp="907" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="930"><net_src comp="907" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="931"><net_src comp="907" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="932"><net_src comp="907" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="933"><net_src comp="907" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="934"><net_src comp="907" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="935"><net_src comp="907" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="936"><net_src comp="907" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="937"><net_src comp="907" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="938"><net_src comp="907" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="939"><net_src comp="907" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="940"><net_src comp="907" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="941"><net_src comp="907" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="945"><net_src comp="778" pin="4"/><net_sink comp="942" pin=0"/></net>

<net id="949"><net_src comp="942" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="455" pin=4"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="465" pin=4"/></net>

<net id="952"><net_src comp="946" pin="1"/><net_sink comp="475" pin=4"/></net>

<net id="953"><net_src comp="946" pin="1"/><net_sink comp="485" pin=4"/></net>

<net id="954"><net_src comp="946" pin="1"/><net_sink comp="495" pin=4"/></net>

<net id="955"><net_src comp="946" pin="1"/><net_sink comp="505" pin=4"/></net>

<net id="956"><net_src comp="946" pin="1"/><net_sink comp="515" pin=4"/></net>

<net id="957"><net_src comp="946" pin="1"/><net_sink comp="525" pin=4"/></net>

<net id="958"><net_src comp="946" pin="1"/><net_sink comp="535" pin=4"/></net>

<net id="959"><net_src comp="946" pin="1"/><net_sink comp="545" pin=4"/></net>

<net id="960"><net_src comp="946" pin="1"/><net_sink comp="555" pin=4"/></net>

<net id="961"><net_src comp="946" pin="1"/><net_sink comp="565" pin=4"/></net>

<net id="962"><net_src comp="946" pin="1"/><net_sink comp="575" pin=4"/></net>

<net id="963"><net_src comp="946" pin="1"/><net_sink comp="585" pin=4"/></net>

<net id="964"><net_src comp="946" pin="1"/><net_sink comp="595" pin=4"/></net>

<net id="965"><net_src comp="946" pin="1"/><net_sink comp="605" pin=4"/></net>

<net id="966"><net_src comp="946" pin="1"/><net_sink comp="615" pin=4"/></net>

<net id="967"><net_src comp="946" pin="1"/><net_sink comp="625" pin=4"/></net>

<net id="968"><net_src comp="946" pin="1"/><net_sink comp="635" pin=4"/></net>

<net id="969"><net_src comp="946" pin="1"/><net_sink comp="645" pin=4"/></net>

<net id="970"><net_src comp="946" pin="1"/><net_sink comp="655" pin=4"/></net>

<net id="971"><net_src comp="946" pin="1"/><net_sink comp="665" pin=4"/></net>

<net id="972"><net_src comp="946" pin="1"/><net_sink comp="675" pin=4"/></net>

<net id="973"><net_src comp="946" pin="1"/><net_sink comp="685" pin=4"/></net>

<net id="974"><net_src comp="946" pin="1"/><net_sink comp="695" pin=4"/></net>

<net id="975"><net_src comp="946" pin="1"/><net_sink comp="705" pin=4"/></net>

<net id="976"><net_src comp="946" pin="1"/><net_sink comp="715" pin=4"/></net>

<net id="977"><net_src comp="946" pin="1"/><net_sink comp="725" pin=4"/></net>

<net id="978"><net_src comp="946" pin="1"/><net_sink comp="735" pin=4"/></net>

<net id="979"><net_src comp="946" pin="1"/><net_sink comp="745" pin=4"/></net>

<net id="980"><net_src comp="946" pin="1"/><net_sink comp="755" pin=4"/></net>

<net id="981"><net_src comp="946" pin="1"/><net_sink comp="765" pin=4"/></net>

<net id="988"><net_src comp="134" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="989"><net_src comp="778" pin="4"/><net_sink comp="982" pin=1"/></net>

<net id="990"><net_src comp="136" pin="0"/><net_sink comp="982" pin=2"/></net>

<net id="991"><net_src comp="138" pin="0"/><net_sink comp="982" pin=3"/></net>

<net id="996"><net_src comp="891" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="1001"><net_src comp="982" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1005"><net_src comp="204" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1008"><net_src comp="1002" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1012"><net_src comp="208" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1015"><net_src comp="1009" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1019"><net_src comp="212" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1022"><net_src comp="1016" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1026"><net_src comp="216" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1029"><net_src comp="1023" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1033"><net_src comp="784" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1038"><net_src comp="811" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="826" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1048"><net_src comp="832" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1053"><net_src comp="844" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1057"><net_src comp="226" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="778" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: conv2d_64_weights_0 | {3 }
	Port: conv2d_64_weights_1 | {3 }
	Port: conv2d_64_weights_2 | {3 }
	Port: conv2d_64_weights_3 | {3 }
	Port: conv2d_64_weights_4 | {3 }
	Port: conv2d_64_weights_5 | {3 }
	Port: conv2d_64_weights_6 | {3 }
	Port: conv2d_64_weights_7 | {3 }
	Port: conv2d_64_weights_8 | {3 }
	Port: conv2d_64_weights_9 | {3 }
	Port: conv2d_64_weights_10 | {3 }
	Port: conv2d_64_weights_11 | {3 }
	Port: conv2d_64_weights_12 | {3 }
	Port: conv2d_64_weights_13 | {3 }
	Port: conv2d_64_weights_14 | {3 }
	Port: conv2d_64_weights_15 | {3 }
	Port: conv2d_64_weights_16 | {3 }
	Port: conv2d_64_weights_17 | {3 }
	Port: conv2d_64_weights_18 | {3 }
	Port: conv2d_64_weights_19 | {3 }
	Port: conv2d_64_weights_20 | {3 }
	Port: conv2d_64_weights_21 | {3 }
	Port: conv2d_64_weights_22 | {3 }
	Port: conv2d_64_weights_23 | {3 }
	Port: conv2d_64_weights_24 | {3 }
	Port: conv2d_64_weights_25 | {3 }
	Port: conv2d_64_weights_26 | {3 }
	Port: conv2d_64_weights_27 | {3 }
	Port: conv2d_64_weights_28 | {3 }
	Port: conv2d_64_weights_29 | {3 }
	Port: conv2d_64_weights_30 | {3 }
	Port: conv2d_64_weights_31 | {3 }
 - Input state : 
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : gmem | {2 }
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : sext_ln28 | {1 }
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_0 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_1 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_2 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_3 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_4 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_5 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_6 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_7 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_8 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_9 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_10 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_11 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_12 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_13 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_14 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_15 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_16 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_17 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_18 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_19 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_20 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_21 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_22 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_23 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_24 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_25 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_26 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_27 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_28 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_29 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_30 | {}
	Port: save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4 : conv2d_64_weights_31 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln28 : 2
		add_ln28_1 : 2
		br_ln28 : 3
		i_load : 1
		icmp_ln29 : 2
		select_ln28 : 3
		empty_140 : 4
		icmp_ln30 : 5
		add_ln29 : 4
		store_ln29 : 3
		store_ln29 : 5
	State 2
		gmem_addr_read : 1
	State 3
		add_ln28 : 1
		select_ln28_1 : 1
		select_ln28_2 : 2
		trunc_ln28 : 3
		shiftreg10_cast : 2
		empty : 3
		trunc_ln30 : 4
		bitcast_ln30 : 5
		trunc_ln30_1 : 4
		conv2d_64_weights_0_addr : 1
		conv2d_64_weights_1_addr : 1
		conv2d_64_weights_2_addr : 1
		conv2d_64_weights_3_addr : 1
		conv2d_64_weights_4_addr : 1
		conv2d_64_weights_5_addr : 1
		conv2d_64_weights_6_addr : 1
		conv2d_64_weights_7_addr : 1
		conv2d_64_weights_8_addr : 1
		conv2d_64_weights_9_addr : 1
		conv2d_64_weights_10_addr : 1
		conv2d_64_weights_11_addr : 1
		conv2d_64_weights_12_addr : 1
		conv2d_64_weights_13_addr : 1
		conv2d_64_weights_14_addr : 1
		conv2d_64_weights_15_addr : 1
		conv2d_64_weights_16_addr : 1
		conv2d_64_weights_17_addr : 1
		conv2d_64_weights_18_addr : 1
		conv2d_64_weights_19_addr : 1
		conv2d_64_weights_20_addr : 1
		conv2d_64_weights_21_addr : 1
		conv2d_64_weights_22_addr : 1
		conv2d_64_weights_23_addr : 1
		conv2d_64_weights_24_addr : 1
		conv2d_64_weights_25_addr : 1
		conv2d_64_weights_26_addr : 1
		conv2d_64_weights_27_addr : 1
		conv2d_64_weights_28_addr : 1
		conv2d_64_weights_29_addr : 1
		conv2d_64_weights_30_addr : 1
		conv2d_64_weights_31_addr : 1
		switch_ln30 : 4
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln30 : 6
		store_ln29 : 3
		store_ln29 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     select_ln28_fu_832     |    0    |    10   |
|  select  |    select_ln28_1_fu_884    |    0    |   473   |
|          |    select_ln28_2_fu_891    |    0    |    6    |
|----------|----------------------------|---------|---------|
|          |      add_ln28_1_fu_817     |    0    |    22   |
|    add   |       add_ln29_fu_850      |    0    |    17   |
|          |       add_ln28_fu_878      |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln28_fu_811      |    0    |    12   |
|   icmp   |      icmp_ln29_fu_826      |    0    |    11   |
|          |      icmp_ln30_fu_844      |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln28_read_read_fu_220 |    0    |    0    |
|          | gmem_addr_read_read_fu_226 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln28_cast_fu_784   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      empty_140_fu_840      |    0    |    0    |
|   trunc  |      trunc_ln28_fu_898     |    0    |    0    |
|          |      trunc_ln30_fu_942     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |   shiftreg10_cast_fu_902   |    0    |    0    |
|          |     i_18_cast19_fu_907     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|     trunc_ln30_1_fu_982    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   573   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    channel_reg_1016   |    6   |
|     empty_reg_775     |   512  |
|gmem_addr_read_reg_1054|   512  |
|       i_reg_1009      |   10   |
|   icmp_ln28_reg_1035  |    1   |
|   icmp_ln29_reg_1039  |    1   |
|   icmp_ln30_reg_1050  |    1   |
|indvar_flatten_reg_1023|   15   |
|  select_ln28_reg_1045 |   10   |
|sext_ln28_cast_reg_1030|   64   |
|  shiftreg10_reg_1002  |   480  |
+-----------------------+--------+
|         Total         |  1612  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   573  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1612  |    -   |
+-----------+--------+--------+
|   Total   |  1612  |   573  |
+-----------+--------+--------+
