
*** Running vivado
    with args -log TopLevel_StopWatch_v1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TopLevel_StopWatch_v1.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TopLevel_StopWatch_v1.tcl -notrace
Command: link_design -top TopLevel_StopWatch_v1 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnU_IBUF'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnD_IBUF'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 623.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 38 Warnings, 38 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 627.828 ; gain = 334.148
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 644.762 ; gain = 16.934

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 4145154c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1190.344 ; gain = 545.582

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4145154c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1333.109 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 4145154c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1333.109 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b8895069

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1333.109 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b8895069

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1333.109 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: b8895069

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1333.109 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b8895069

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1333.109 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1333.109 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 8255c0db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1333.109 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 8255c0db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1333.109 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8255c0db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1333.109 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1333.109 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 8255c0db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1333.109 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 38 Warnings, 38 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1333.109 ; gain = 705.281
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1333.109 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1333.109 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.runs/impl_1/TopLevel_StopWatch_v1_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TopLevel_StopWatch_v1_drc_opted.rpt -pb TopLevel_StopWatch_v1_drc_opted.pb -rpx TopLevel_StopWatch_v1_drc_opted.rpx
Command: report_drc -file TopLevel_StopWatch_v1_drc_opted.rpt -pb TopLevel_StopWatch_v1_drc_opted.pb -rpx TopLevel_StopWatch_v1_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.runs/impl_1/TopLevel_StopWatch_v1_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1333.109 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2eecf3d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1333.109 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1333.109 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ba40245d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.886 . Memory (MB): peak = 1333.109 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18ac70c67

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1333.109 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18ac70c67

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1333.109 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18ac70c67

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1333.109 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1065dd5a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1333.109 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1333.109 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 171ff80bb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.109 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: d380c8cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.109 ; gain = 0.000
Phase 2 Global Placement | Checksum: d380c8cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.109 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18e52c967

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.109 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 145fabe36

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.109 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1722dee06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.109 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16a762b88

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.109 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16dfb50f4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.109 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: aec65e6e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.109 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: b6fd9cf8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.109 ; gain = 0.000
Phase 3 Detail Placement | Checksum: b6fd9cf8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.109 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 160822752

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 160822752

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1335.918 ; gain = 2.809
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.590. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16b54b79f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1335.918 ; gain = 2.809
Phase 4.1 Post Commit Optimization | Checksum: 16b54b79f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1335.918 ; gain = 2.809

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16b54b79f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1335.918 ; gain = 2.809

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16b54b79f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1335.918 ; gain = 2.809

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1335.918 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 8a5535c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1335.918 ; gain = 2.809
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8a5535c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1335.918 ; gain = 2.809
Ending Placer Task | Checksum: 12c0ca12

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1335.918 ; gain = 2.809
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 38 Warnings, 38 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1335.918 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1335.922 ; gain = 0.004
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.runs/impl_1/TopLevel_StopWatch_v1_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TopLevel_StopWatch_v1_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1335.922 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TopLevel_StopWatch_v1_utilization_placed.rpt -pb TopLevel_StopWatch_v1_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TopLevel_StopWatch_v1_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1335.922 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 29bc2ef ConstDB: 0 ShapeSum: 10250723 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ed5654f0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1423.648 ; gain = 76.684
Post Restoration Checksum: NetGraph: 60bcd567 NumContArr: 8c997f89 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ed5654f0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1455.926 ; gain = 108.961

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ed5654f0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1461.953 ; gain = 114.988

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ed5654f0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1461.953 ; gain = 114.988
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c989af99

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1468.223 ; gain = 121.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.576  | TNS=0.000  | WHS=-0.088 | THS=-0.577 |

Phase 2 Router Initialization | Checksum: 20da4a9a5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1468.223 ; gain = 121.258

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00111616 %
  Global Horizontal Routing Utilization  = 0.00182197 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 165
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 164
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 123a2065f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1468.223 ; gain = 121.258

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.299  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 233ce6400

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1468.223 ; gain = 121.258
Phase 4 Rip-up And Reroute | Checksum: 233ce6400

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1468.223 ; gain = 121.258

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 24a166014

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1468.223 ; gain = 121.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.392  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 24a166014

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1468.223 ; gain = 121.258

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24a166014

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1468.223 ; gain = 121.258
Phase 5 Delay and Skew Optimization | Checksum: 24a166014

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1468.223 ; gain = 121.258

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e3a0f94c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1468.223 ; gain = 121.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.392  | TNS=0.000  | WHS=0.237  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2260664f9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1468.223 ; gain = 121.258
Phase 6 Post Hold Fix | Checksum: 2260664f9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1468.223 ; gain = 121.258

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0300566 %
  Global Horizontal Routing Utilization  = 0.0753514 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 216ec7613

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1468.223 ; gain = 121.258

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 216ec7613

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1469.762 ; gain = 122.797

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 180a148ae

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1469.762 ; gain = 122.797

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.392  | TNS=0.000  | WHS=0.237  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 180a148ae

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1469.762 ; gain = 122.797
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1469.762 ; gain = 122.797

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 38 Warnings, 38 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1469.762 ; gain = 133.840
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1469.762 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1479.641 ; gain = 9.879
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.runs/impl_1/TopLevel_StopWatch_v1_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TopLevel_StopWatch_v1_drc_routed.rpt -pb TopLevel_StopWatch_v1_drc_routed.pb -rpx TopLevel_StopWatch_v1_drc_routed.rpx
Command: report_drc -file TopLevel_StopWatch_v1_drc_routed.rpt -pb TopLevel_StopWatch_v1_drc_routed.pb -rpx TopLevel_StopWatch_v1_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.runs/impl_1/TopLevel_StopWatch_v1_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TopLevel_StopWatch_v1_methodology_drc_routed.rpt -pb TopLevel_StopWatch_v1_methodology_drc_routed.pb -rpx TopLevel_StopWatch_v1_methodology_drc_routed.rpx
Command: report_methodology -file TopLevel_StopWatch_v1_methodology_drc_routed.rpt -pb TopLevel_StopWatch_v1_methodology_drc_routed.pb -rpx TopLevel_StopWatch_v1_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.runs/impl_1/TopLevel_StopWatch_v1_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TopLevel_StopWatch_v1_power_routed.rpt -pb TopLevel_StopWatch_v1_power_summary_routed.pb -rpx TopLevel_StopWatch_v1_power_routed.rpx
Command: report_power -file TopLevel_StopWatch_v1_power_routed.rpt -pb TopLevel_StopWatch_v1_power_summary_routed.pb -rpx TopLevel_StopWatch_v1_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 38 Warnings, 38 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TopLevel_StopWatch_v1_route_status.rpt -pb TopLevel_StopWatch_v1_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TopLevel_StopWatch_v1_timing_summary_routed.rpt -pb TopLevel_StopWatch_v1_timing_summary_routed.pb -rpx TopLevel_StopWatch_v1_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file TopLevel_StopWatch_v1_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TopLevel_StopWatch_v1_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TopLevel_StopWatch_v1_bus_skew_routed.rpt -pb TopLevel_StopWatch_v1_bus_skew_routed.pb -rpx TopLevel_StopWatch_v1_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force TopLevel_StopWatch_v1.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TopLevel_StopWatch_v1.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Oct  4 15:13:07 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 38 Warnings, 38 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1916.500 ; gain = 412.922
INFO: [Common 17-206] Exiting Vivado at Fri Oct  4 15:13:07 2019...
