

================================================================
== Vivado HLS Report for 'Duplicate'
================================================================
* Date:           Tue Aug 18 20:50:01 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Cache_Plate
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 11.10 ns | 7.268 ns |   1.39 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max  |   Type  |
    +---------+---------+-----------+-----------+-----+--------+---------+
    |        1|   923761| 11.100 ns | 10.254 ms |    1|  923761|   none  |
    +---------+---------+-----------+-----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |        0|   923760| 3 ~ 1283 |          -|          -|  0 ~ 720 |    no    |
        | + loop_width  |        0|     1280|         2|          1|          1| 0 ~ 1280 |    yes   |
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    124|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    168|    -|
|Register         |        -|      -|     168|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     168|    292|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_313_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_324_p2                     |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1557_fu_308_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln1558_fu_319_p2             |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 124|         134|          72|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |dst1_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |dst1_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |dst1_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |dst2_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |dst2_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |dst2_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |src_cols_V_blk_n            |   9|          2|    1|          2|
    |src_data_stream_0_V_blk_n   |   9|          2|    1|          2|
    |src_data_stream_1_V_blk_n   |   9|          2|    1|          2|
    |src_data_stream_2_V_blk_n   |   9|          2|    1|          2|
    |src_rows_V_blk_n            |   9|          2|    1|          2|
    |t_V_7_reg_289               |   9|          2|   32|         64|
    |t_V_reg_278                 |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 168|         36|   78|        160|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |cols_V_reg_335           |  32|   0|   32|          0|
    |i_V_reg_344              |  32|   0|   32|          0|
    |icmp_ln1558_reg_349      |   1|   0|    1|          0|
    |rows_V_reg_330           |  32|   0|   32|          0|
    |t_V_7_reg_289            |  32|   0|   32|          0|
    |t_V_reg_278              |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 168|   0|  168|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       Duplicate      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       Duplicate      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       Duplicate      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       Duplicate      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |       Duplicate      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       Duplicate      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       Duplicate      | return value |
|src_rows_V_dout              |  in |   11|   ap_fifo  |      src_rows_V      |    pointer   |
|src_rows_V_empty_n           |  in |    1|   ap_fifo  |      src_rows_V      |    pointer   |
|src_rows_V_read              | out |    1|   ap_fifo  |      src_rows_V      |    pointer   |
|src_cols_V_dout              |  in |   12|   ap_fifo  |      src_cols_V      |    pointer   |
|src_cols_V_empty_n           |  in |    1|   ap_fifo  |      src_cols_V      |    pointer   |
|src_cols_V_read              | out |    1|   ap_fifo  |      src_cols_V      |    pointer   |
|src_data_stream_0_V_dout     |  in |    8|   ap_fifo  |  src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |  src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_read     | out |    1|   ap_fifo  |  src_data_stream_0_V |    pointer   |
|src_data_stream_1_V_dout     |  in |    8|   ap_fifo  |  src_data_stream_1_V |    pointer   |
|src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |  src_data_stream_1_V |    pointer   |
|src_data_stream_1_V_read     | out |    1|   ap_fifo  |  src_data_stream_1_V |    pointer   |
|src_data_stream_2_V_dout     |  in |    8|   ap_fifo  |  src_data_stream_2_V |    pointer   |
|src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |  src_data_stream_2_V |    pointer   |
|src_data_stream_2_V_read     | out |    1|   ap_fifo  |  src_data_stream_2_V |    pointer   |
|dst1_data_stream_0_V_din     | out |    8|   ap_fifo  | dst1_data_stream_0_V |    pointer   |
|dst1_data_stream_0_V_full_n  |  in |    1|   ap_fifo  | dst1_data_stream_0_V |    pointer   |
|dst1_data_stream_0_V_write   | out |    1|   ap_fifo  | dst1_data_stream_0_V |    pointer   |
|dst1_data_stream_1_V_din     | out |    8|   ap_fifo  | dst1_data_stream_1_V |    pointer   |
|dst1_data_stream_1_V_full_n  |  in |    1|   ap_fifo  | dst1_data_stream_1_V |    pointer   |
|dst1_data_stream_1_V_write   | out |    1|   ap_fifo  | dst1_data_stream_1_V |    pointer   |
|dst1_data_stream_2_V_din     | out |    8|   ap_fifo  | dst1_data_stream_2_V |    pointer   |
|dst1_data_stream_2_V_full_n  |  in |    1|   ap_fifo  | dst1_data_stream_2_V |    pointer   |
|dst1_data_stream_2_V_write   | out |    1|   ap_fifo  | dst1_data_stream_2_V |    pointer   |
|dst2_data_stream_0_V_din     | out |    8|   ap_fifo  | dst2_data_stream_0_V |    pointer   |
|dst2_data_stream_0_V_full_n  |  in |    1|   ap_fifo  | dst2_data_stream_0_V |    pointer   |
|dst2_data_stream_0_V_write   | out |    1|   ap_fifo  | dst2_data_stream_0_V |    pointer   |
|dst2_data_stream_1_V_din     | out |    8|   ap_fifo  | dst2_data_stream_1_V |    pointer   |
|dst2_data_stream_1_V_full_n  |  in |    1|   ap_fifo  | dst2_data_stream_1_V |    pointer   |
|dst2_data_stream_1_V_write   | out |    1|   ap_fifo  | dst2_data_stream_1_V |    pointer   |
|dst2_data_stream_2_V_din     | out |    8|   ap_fifo  | dst2_data_stream_2_V |    pointer   |
|dst2_data_stream_2_V_full_n  |  in |    1|   ap_fifo  | dst2_data_stream_2_V |    pointer   |
|dst2_data_stream_2_V_write   | out |    1|   ap_fifo  | dst2_data_stream_2_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

