# Contributing

Thank you for your interest! This is primarily a personal 
historical preservation project, but contributions are welcome.

## How to Contribute

- Bug fixes in RTL
- Additional test cases
- Documentation improvements
- Historical research

## Process

1. Open an issue first to discuss
2. Fork the repository
3. Create a feature branch
4. Make changes
5. Submit pull request

## Code Style

- Verilog: Follow standard SystemVerilog conventions
- Python: PEP 8
- Docs: Markdown, clear headings

## Questions?

Open an issue
