{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591156999874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus Prime " "Running Quartus Prime Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591156999874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 01:03:19 2020 " "Processing started: Wed Jun 03 01:03:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591156999874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1591156999874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EV20 -c EV20 --convert_bdf_to_vhdl=\"C:/e5-tp2/EV - 20/uIHandler.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off EV20 -c EV20 --convert_bdf_to_vhdl=\"C:/e5-tp2/EV - 20/uIHandler.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1591156999874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uihandler.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uihandler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uIHandler " "Found entity 1: uIHandler" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591157000232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1591157000232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1591157000261 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "T_ALTERA_SYNTHESIZED\[4..2\] " "Not all bits in bus \"T_ALTERA_SYNTHESIZED\[4..2\]\" are used" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 384 864 1045 609 "T2\[6..0\]" "" } { 720 824 1240 737 "T4\[6..0\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Design Software" 0 -1 1591157000263 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "T_ALTERA_SYNTHESIZED " "Converted elements in bus name \"T_ALTERA_SYNTHESIZED\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "T_ALTERA_SYNTHESIZED\[2\] T_ALTERA_SYNTHESIZED2 " "Converted element name(s) from \"T_ALTERA_SYNTHESIZED\[2\]\" to \"T_ALTERA_SYNTHESIZED2\"" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 384 864 1045 609 "T2\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591157000264 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "T_ALTERA_SYNTHESIZED\[4\] T_ALTERA_SYNTHESIZED4 " "Converted element name(s) from \"T_ALTERA_SYNTHESIZED\[4\]\" to \"T_ALTERA_SYNTHESIZED4\"" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 720 824 1240 737 "T4\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1591157000264 ""}  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 384 864 1045 609 "T2\[6..0\]" "" } { 720 824 1240 737 "T4\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Design Software" 0 -1 1591157000264 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "C_in\[5..0\] uI2 inst9 \"C_ALTERA_SYNTHESIZED\[3\]\" " "Width mismatch in port \"C_in\[5..0\]\" of instance \"inst9\" and type uI2 -- source is \"\"C_ALTERA_SYNTHESIZED\[3\]\"\"" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 512 840 840 520 "" "" } { 400 1128 1136 400 "" "" } { 400 1136 1136 512 "" "" } { 608 1168 1320 608 "" "" } { 512 1152 1169 608 "C3\[5..0\]" "" } { 512 840 1136 512 "" "" } { 512 1136 1168 512 "" "" } { 520 760 904 728 "inst9" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Design Software" 0 -1 1591157000264 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "T_in\[6..0\] uI3 inst10 \"T_ALTERA_SYNTHESIZED4\" " "Width mismatch in port \"T_in\[6..0\]\" of instance \"inst10\" and type uI3 -- source is \"\"T_ALTERA_SYNTHESIZED4\"\"" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 656 1240 1240 736 "" "" } { 728 824 824 736 "" "" } { 736 824 824 768 "" "" } { 656 1240 1320 656 "" "" } { 720 824 1240 737 "T4\[6..0\]" "" } { 720 824 1240 737 "T4\[6..0\]" "" } { 768 792 904 936 "inst10" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Design Software" 0 -1 1591157000264 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "C_in\[5..0\] uI3 inst10 \"C_ALTERA_SYNTHESIZED\[4\]\" " "Width mismatch in port \"C_in\[5..0\]\" of instance \"inst10\" and type uI3 -- source is \"\"C_ALTERA_SYNTHESIZED\[4\]\"\"" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 640 1224 1224 760 "" "" } { 728 840 840 760 "" "" } { 760 840 840 768 "" "" } { 640 1224 1320 640 "" "" } { 744 840 1224 761 "C4\[5..0\]" "" } { 768 792 904 936 "inst10" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Design Software" 0 -1 1591157000264 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "T2\[6..0\] uc2 inst \"T_ALTERA_SYNTHESIZED2\" " "Width mismatch in port \"T2\[6..0\]\" of instance \"inst\" and type uc2 -- source is \"\"T_ALTERA_SYNTHESIZED2\"\"" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 384 864 1045 609 "T2\[6..0\]" "" } { 488 864 992 488 "" "" } { 344 864 864 384 "" "" } { 384 864 864 488 "" "" } { 488 992 992 592 "" "" } { 592 992 1320 592 "" "" } { 384 864 1045 609 "T2\[6..0\]" "" } { 528 1320 1472 736 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Design Software" 0 -1 1591157000264 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "C3\[5..0\] uc2 inst \"C_ALTERA_SYNTHESIZED\[3\]\" " "Width mismatch in port \"C3\[5..0\]\" of instance \"inst\" and type uc2 -- source is \"\"C_ALTERA_SYNTHESIZED\[3\]\"\"" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 512 840 840 520 "" "" } { 400 1128 1136 400 "" "" } { 400 1136 1136 512 "" "" } { 608 1168 1320 608 "" "" } { 512 1152 1169 608 "C3\[5..0\]" "" } { 512 840 1136 512 "" "" } { 512 1136 1168 512 "" "" } { 528 1320 1472 736 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Design Software" 0 -1 1591157000264 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "C4\[5..0\] uc2 inst \"C_ALTERA_SYNTHESIZED\[4\]\" " "Width mismatch in port \"C4\[5..0\]\" of instance \"inst\" and type uc2 -- source is \"\"C_ALTERA_SYNTHESIZED\[4\]\"\"" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 640 1224 1224 760 "" "" } { 728 840 840 760 "" "" } { 760 840 840 768 "" "" } { 640 1224 1320 640 "" "" } { 744 840 1224 761 "C4\[5..0\]" "" } { 528 1320 1472 736 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Design Software" 0 -1 1591157000264 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "T4\[6..0\] uc2 inst \"T_ALTERA_SYNTHESIZED4\" " "Width mismatch in port \"T4\[6..0\]\" of instance \"inst\" and type uc2 -- source is \"\"T_ALTERA_SYNTHESIZED4\"\"" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 656 1240 1240 736 "" "" } { 728 824 824 736 "" "" } { 736 824 824 768 "" "" } { 656 1240 1320 656 "" "" } { 720 824 1240 737 "T4\[6..0\]" "" } { 720 824 1240 737 "T4\[6..0\]" "" } { 528 1320 1472 736 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Design Software" 0 -1 1591157000264 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "T_in\[6..0\] uc1 inst12 \"T_ALTERA_SYNTHESIZED2\" " "Width mismatch in port \"T_in\[6..0\]\" of instance \"inst12\" and type uc1 -- source is \"\"T_ALTERA_SYNTHESIZED2\"\"" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 384 864 1045 609 "T2\[6..0\]" "" } { 488 864 992 488 "" "" } { 344 864 864 384 "" "" } { 384 864 864 488 "" "" } { 488 992 992 592 "" "" } { 592 992 1320 592 "" "" } { 384 864 1045 609 "T2\[6..0\]" "" } { 320 960 1128 464 "inst12" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Design Software" 0 -1 1591157000264 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "C_in\[5..0\] uc1 inst12 \"C_ALTERA_SYNTHESIZED\[2\]\" " "Width mismatch in port \"C_in\[5..0\]\" of instance \"inst12\" and type uc1 -- source is \"\"C_ALTERA_SYNTHESIZED\[2\]\"\"" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 344 880 880 400 "" "" } { 384 880 960 401 "C2\[5..0\]" "" } { 320 960 1128 464 "inst12" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Design Software" 0 -1 1591157000264 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "T2\[6..0\] \"T\[6..0\]\" (ID uI1:inst8) " "Width mismatch in T2\[6..0\] -- source is \"\"T\[6..0\]\" (ID uI1:inst8)\"" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 384 864 1045 609 "T2\[6..0\]" "" } { 488 864 992 488 "" "" } { 344 864 864 384 "" "" } { 384 864 864 488 "" "" } { 488 992 992 592 "" "" } { 592 992 1320 592 "" "" } { 128 752 960 344 "inst8" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Design Software" 0 -1 1591157000264 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "C3\[5..0\] \"C\[5..0\]\" (ID uc1:inst12) " "Width mismatch in C3\[5..0\] -- source is \"\"C\[5..0\]\" (ID uc1:inst12)\"" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 512 840 840 520 "" "" } { 400 1128 1136 400 "" "" } { 400 1136 1136 512 "" "" } { 384 864 1045 609 "T2\[6..0\]" "" } { 488 864 992 488 "" "" } { 344 864 864 384 "" "" } { 384 864 864 488 "" "" } { 488 992 992 592 "" "" } { 592 992 1320 592 "" "" } { 608 1168 1320 608 "" "" } { 512 1152 1169 608 "C3\[5..0\]" "" } { 512 840 1136 512 "" "" } { 512 1136 1168 512 "" "" } { 320 960 1128 464 "inst12" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Design Software" 0 -1 1591157000264 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "C2\[5..0\] \"C\[5..0\]\" (ID uI1:inst8) " "Width mismatch in C2\[5..0\] -- source is \"\"C\[5..0\]\" (ID uI1:inst8)\"" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 512 840 840 520 "" "" } { 400 1128 1136 400 "" "" } { 400 1136 1136 512 "" "" } { 384 864 1045 609 "T2\[6..0\]" "" } { 488 864 992 488 "" "" } { 344 864 864 384 "" "" } { 384 864 864 488 "" "" } { 488 992 992 592 "" "" } { 592 992 1320 592 "" "" } { 608 1168 1320 608 "" "" } { 512 1152 1169 608 "C3\[5..0\]" "" } { 512 840 1136 512 "" "" } { 512 1136 1168 512 "" "" } { 344 880 880 400 "" "" } { 384 880 960 401 "C2\[5..0\]" "" } { 128 752 960 344 "inst8" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Design Software" 0 -1 1591157000264 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "T4\[6..0\] \"T\[6..0\]\" (ID uI2:inst9) " "Width mismatch in T4\[6..0\] -- source is \"\"T\[6..0\]\" (ID uI2:inst9)\"" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 512 840 840 520 "" "" } { 400 1128 1136 400 "" "" } { 400 1136 1136 512 "" "" } { 656 1240 1240 736 "" "" } { 728 824 824 736 "" "" } { 736 824 824 768 "" "" } { 656 1240 1320 656 "" "" } { 384 864 1045 609 "T2\[6..0\]" "" } { 488 864 992 488 "" "" } { 344 864 864 384 "" "" } { 384 864 864 488 "" "" } { 488 992 992 592 "" "" } { 592 992 1320 592 "" "" } { 608 1168 1320 608 "" "" } { 512 1152 1169 608 "C3\[5..0\]" "" } { 512 840 1136 512 "" "" } { 512 1136 1168 512 "" "" } { 344 880 880 400 "" "" } { 384 880 960 401 "C2\[5..0\]" "" } { 720 824 1240 737 "T4\[6..0\]" "" } { 520 760 904 728 "inst9" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Design Software" 0 -1 1591157000264 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "C4\[5..0\] \"C\[5..0\]\" (ID uI2:inst9) " "Width mismatch in C4\[5..0\] -- source is \"\"C\[5..0\]\" (ID uI2:inst9)\"" {  } { { "uihandler.bdf" "" { Schematic "C:/e5-tp2/EV - 20/uihandler.bdf" { { 512 840 840 520 "" "" } { 400 1128 1136 400 "" "" } { 400 1136 1136 512 "" "" } { 656 1240 1240 736 "" "" } { 728 824 824 736 "" "" } { 736 824 824 768 "" "" } { 640 1224 1224 760 "" "" } { 728 840 840 760 "" "" } { 760 840 840 768 "" "" } { 656 1240 1320 656 "" "" } { 640 1224 1320 640 "" "" } { 384 864 1045 609 "T2\[6..0\]" "" } { 488 864 992 488 "" "" } { 344 864 864 384 "" "" } { 384 864 864 488 "" "" } { 488 992 992 592 "" "" } { 592 992 1320 592 "" "" } { 608 1168 1320 608 "" "" } { 512 1152 1169 608 "C3\[5..0\]" "" } { 512 840 1136 512 "" "" } { 512 1136 1168 512 "" "" } { 344 880 880 400 "" "" } { 384 880 960 401 "C2\[5..0\]" "" } { 720 824 1240 737 "T4\[6..0\]" "" } { 744 840 1224 761 "C4\[5..0\]" "" } { 520 760 904 728 "inst9" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Design Software" 0 -1 1591157000264 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1591157000265 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create VHDL File 15 s 4 s Quartus Prime " "Quartus Prime Create VHDL File was unsuccessful. 15 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591157000272 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 03 01:03:20 2020 " "Processing ended: Wed Jun 03 01:03:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591157000272 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591157000272 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591157000272 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1591157000272 ""}
