// Seed: 2074961269
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wor id_4,
    input uwire id_5,
    output supply0 id_6,
    input uwire id_7,
    output tri1 id_8,
    input supply0 id_9,
    input wor id_10,
    input tri1 id_11,
    input wor id_12,
    input supply1 id_13,
    output wor id_14
);
  wire id_16;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd59,
    parameter id_15 = 32'd51
) (
    input tri1 id_0,
    input supply0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri id_5,
    output wire id_6,
    input tri1 id_7,
    input tri0 id_8,
    output wand id_9,
    input supply1 _id_10
);
  wire id_12;
  ;
  wire id_13;
  logic [1 : 1] id_14, _id_15;
  assign id_12 = id_12;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5,
      id_8,
      id_8,
      id_9,
      id_7,
      id_6,
      id_8,
      id_1,
      id_0,
      id_0,
      id_8,
      id_2
  );
  supply1 [-1  ==  id_15 : ~  id_10] id_16 = id_1 == -1;
endmodule
