// Seed: 639279361
module module_0;
  logic id_1 = 1;
  assign id_1 = -1 ** (id_1);
  wire id_2;
  wire id_3;
  localparam id_4 = 1;
  parameter id_5 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  module_0 modCall_1 ();
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output uwire id_1;
  wire id_13;
  assign id_1 = -1;
  logic \id_14 = id_2;
  parameter id_15 = 1;
endmodule
