Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_uart_behav xil_defaultlib.tb_uart xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'baud_rate' on this module [C:/Users/Chick/Vivado_Builds/uart/uart.srcs/sources_1/new/uart_tb.v:43]
ERROR: [VRFC 10-3180] cannot find port 'tx_done' on this module [C:/Users/Chick/Vivado_Builds/uart/uart.srcs/sources_1/new/uart_tb.v:42]
ERROR: [VRFC 10-3180] cannot find port 'data_in' on this module [C:/Users/Chick/Vivado_Builds/uart/uart.srcs/sources_1/new/uart_tb.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
