S_PCS_RX_START	pcs_rx_present	1.0
idle_cnt	idle_cnt	1.0
idle_cnt	idle_match	1.0
early_end	pcs_rx_next	4.0
early_end	gmii_rx_er_m_clr	2.0
early_end	receiving_m_clr	1.0
early_end	gmii_rx_er_m_set	4.0
early_end	gmii_rxd_trr_extend_m_set	1.0
early_end	gmii_rxd_m_set	1.0
early_end	ge_x_pcs_rx_stats_inc	5.0
early_end	gmii_rx_dv_m_clr	2.0
S_PCS_RX_IDLE_D	pcs_rx_next	6.0
SPD_match	xmit_DATA_CD_nSPD	1.0
SPD_match	gmii_rxd_false_carrier_m_set	2.0
SPD_match	pcs_rx_next	2.0
SPD_match	xmit_DATA_CD_SPD	1.0
rudi_INVALID_m_set	rudi	3.0
signal_detect	pcs_rx_next	3.0
S_PCS_RX_EXTEND_ERR	pcs_rx_next	2.0
ebi_rxd	early_end_idle	1.0
ebi_rxd	check_end_R_R_K28_5	1.0
ebi_rxd	early_end_config	1.0
ebi_rxd	check_end_R_R_R	1.0
ebi_rxd	check_end_R_R_S	1.0
ebi_rxd	check_end_T_R_R	1.0
ebi_rxd	ebi_rxd_d1	1.0
ebi_rxd	check_end_T_R_K28_5	1.0
D2_2_match	rudi_IDLE_m_set	1.0
D2_2_match	pcs_rx_next	2.0
ability_matched_reg	consistency_match	1.0
S_PCS_RX_INVALID	pcs_rx_next	9.0
rx_config_cnt_m_rst	rx_config_cnt	1.0
rx_frame_cnt	rx_frame_cnt	1.0
early_end_idle	early_end	1.0
rx_config_lo	rx_config_tmp	1.0
S_PCS_RX_START_OF_PACKET	pcs_rx_next	2.0
rx_config_hi_read	rx_config	1.0
rx_config_hi_read	rx_config_set	1.0
xmit_DATA_CD_SPD	ge_x_pcs_rx_stats_inc	1.0
xmit_DATA_CD_SPD	gmii_rx_dv_m_clr	2.0
xmit_DATA_CD_SPD	pcs_rx_next	1.0
early_end_config	early_end	1.0
pcs_rx_present	receiving_m_set	2.0
pcs_rx_present	gmii_rxd_ext_err_m_set	1.0
pcs_rx_present	receiving_m_clr	7.0
pcs_rx_present	gmii_rxd_trr_extend_m_set	3.0
pcs_rx_present	rudi_INVALID_m_set	3.0
pcs_rx_present	rudi_IDLE_m_set	5.0
pcs_rx_present	pcs_rx_next	31.0
pcs_rx_present	gmii_rx_er_m_clr	11.0
pcs_rx_present	gmii_rxd_packet_burst_m_set	1.0
pcs_rx_present	rx_config_cnt_m_inc	1.0
pcs_rx_present	rudi_CONF_m_set	1.0
pcs_rx_present	idle_cnt_m_inc	4.0
pcs_rx_present	gmii_rx_er_m_set	10.0
pcs_rx_present	gmii_rxd_false_carrier_m_set	3.0
pcs_rx_present	ge_x_pcs_rx_stats_inc	11.0
pcs_rx_present	gmii_rx_dv_m_clr	13.0
pcs_rx_present	gmii_rx_dv_m_set	1.0
pcs_rx_present	rx_config_cnt_m_rst	5.0
pcs_rx_present	gmii_rxd_preamble_m_set	1.0
pcs_rx_present	gmii_rxd_m_set	2.0
pcs_rx_present	rx_config_lo_read	1.0
pcs_rx_present	idle_cnt_m_clr	1.0
pcs_rx_present	rx_config_hi_read	1.0
rx_data_cnt	rx_data_cnt	1.0
gmii_rxd_trr_extend_m_set	gmii_rxd	1.0
check_end_T_R_K28_5	pcs_rx_next	3.0
check_end_T_R_K28_5	gmii_rx_er_m_clr	2.0
check_end_T_R_K28_5	receiving_m_clr	1.0
check_end_T_R_K28_5	gmii_rx_er_m_set	3.0
check_end_T_R_K28_5	gmii_rxd_trr_extend_m_set	1.0
check_end_T_R_K28_5	gmii_rxd_m_set	1.0
check_end_T_R_K28_5	ge_x_pcs_rx_stats_inc	4.0
check_end_T_R_K28_5	gmii_rx_dv_m_clr	2.0
carrier_detect_d1	carrier_detect_d2	1.0
rudi_IDLE_m_set	rudi	2.0
carrier_detect_d2	carrier_detect_d3	1.0
gmii_rx_er_m_clr	gmii_rx_er	1.0
ability_match	consistency_match	1.0
S_PCS_RX_FALSE_CARRIER	pcs_rx_next	5.0
D21_5_match	rudi_IDLE_m_set	1.0
D21_5_match	pcs_rx_next	2.0
receiving	gmii_rx_dv_m_clr	1.0
receiving	receiving_m_clr	1.0
receiving	gmii_rx_er_m_set	1.0
receiving	gmii_rx_er_m_clr	1.0
idle_cnt_m_inc	idle_cnt	1.0
xmit_DATA_nCD	pcs_rx_next	1.0
ability	ability_matched_reg	1.0
ability	ability_matched1	1.0
ability	consistency_match	1.0
ability	ability_matched2	1.0
check_end_R_R_R_cnt	check_end_R_R_R_cnt	1.0
carrier_detect_d3	xmit_DATA_CD	1.0
carrier_detect_d3	xmit_DATA_nCD	1.0
rx_config_cnt	rx_config_cnt_done	1.0
rx_config_cnt	rx_config_cnt	1.0
xmit_nDATA	rudi_IDLE_m_set	1.0
xmit_nDATA	rudi_INVALID_m_set	1.0
xmit_nDATA	pcs_rx_next	1.0
check_end_T_R_R_cnt	check_end_T_R_R_cnt	1.0
S_PCS_RX_PACKET_BURST_RRS	pcs_rx_next	2.0
ability_matched1	ability_matched	1.0
ability_matched1	rx_config_match1	1.0
gmii_rx_dv_m_set	gmii_rx_dv	2.0
ability_matched2	ability_matched	1.0
ability_matched2	rx_config_match2	1.0
gmii_rxd_preamble_m_set	gmii_rxd	1.0
rx_config	rx_config_d1	1.0
rx_config	ability	1.0
rx_config	rx_config_match1	1.0
rx_config	rx_config_match2	1.0
check_end_T_R_R	pcs_rx_next	2.0
check_end_T_R_R	gmii_rx_er_m_clr	1.0
check_end_T_R_R	gmii_rx_er_m_set	3.0
check_end_T_R_R	gmii_rxd_trr_extend_m_set	1.0
check_end_T_R_R	gmii_rxd_m_set	1.0
check_end_T_R_R	ge_x_pcs_rx_stats_inc	3.0
check_end_T_R_R	gmii_rx_dv_m_clr	1.0
soft_reset	pcs_rx_next	1.0
carrier_detect	carrier_detect_d1	1.0
gmii_rxd_m_set	gmii_rxd	1.0
gmii_rxd_packet_burst_m_set	gmii_rxd	1.0
rx_config_lo_read	rx_config_d2	1.0
rx_config_lo_read	rx_config_d1	1.0
rx_config_lo_read	rx_config_lo	1.0
rx_config_lo_read	rx_config	1.0
rx_config_lo_read	rx_config_set	1.0
rx_even_d2	rx_even_d3	1.0
rx_even_d3	pcs_rx_next	7.0
rx_even_d1	rx_even_d2	1.0
gmii_rxd_ext_err_m_set	gmii_rxd	1.0
receiving_m_clr	receiving	1.0
rx_even	check_end_R_R_K28_5	1.0
rx_even	rx_even_d1	1.0
rx_even	check_end_T_R_K28_5	1.0
rx_even	early_end	1.0
rx_config_cnt_m_inc	rx_config_cnt	2.0
S_PCS_RX_EARLY_END	pcs_rx_next	1.0
ebi_K_d3	rudi_IDLE_m_set	1.0
ebi_K_d3	pcs_rx_next	3.0
ebi_K_d3	gmii_rx_er_m_clr	1.0
ebi_K_d3	gmii_rx_er_m_set	1.0
ebi_K_d3	gmii_rxd_m_set	1.0
ebi_K_d3	rx_config_lo_read	1.0
ebi_K_d3	ge_x_pcs_rx_stats_inc	1.0
ebi_K_d3	rudi_CONF_m_set	1.0
ebi_K_d3	rx_config_hi_read	1.0
ebi_K_d2	CE_match	1.0
ebi_K_d2	early_end_idle	1.0
ebi_K_d2	check_end_R_R_K28_5	1.0
ebi_K_d2	early_end_config	1.0
ebi_K_d2	SPD_match	1.0
ebi_K_d2	EPD_match	1.0
ebi_K_d2	D16_2_match	1.0
ebi_K_d2	check_end_R_R_R	1.0
ebi_K_d2	check_end_R_R_S	1.0
ebi_K_d2	check_end_T_R_R	1.0
ebi_K_d2	K28_5_match	1.0
ebi_K_d2	D21_5_match	1.0
ebi_K_d2	D5_6_match	1.0
ebi_K_d2	D2_2_match	1.0
ebi_K_d2	check_end_T_R_K28_5	1.0
ebi_K_d2	ebi_K_d3	1.0
ebi_K_d1	early_end_idle	1.0
ebi_K_d1	check_end_R_R_K28_5	1.0
ebi_K_d1	early_end_config	1.0
ebi_K_d1	check_end_R_R_R	1.0
ebi_K_d1	check_end_R_R_S	1.0
ebi_K_d1	check_end_T_R_R	1.0
ebi_K_d1	check_end_T_R_K28_5	1.0
ebi_K_d1	ebi_K_d2	1.0
S_PCS_RX_TRR_EXTEND	pcs_rx_next	1.0
pcs_rx_next	pcs_rx_present	1.0
ebi_rxd_d3	rx_config_tmp	1.0
ebi_rxd_d3	rx_config_lo	1.0
ebi_rxd_d3	gmii_rxd	1.0
gmii_rx_dv_m_clr	gmii_rx_dv	1.0
rx_config_match2	rx_config_match	1.0
rx_config_match1	rx_config_match	1.0
rudi_CONF_m_set	rudi	1.0
ebi_rxd_d2	CE_match	1.0
ebi_rxd_d2	early_end_idle	1.0
ebi_rxd_d2	check_end_R_R_K28_5	1.0
ebi_rxd_d2	early_end_config	1.0
ebi_rxd_d2	EPD_match	1.0
ebi_rxd_d2	D16_2_match	1.0
ebi_rxd_d2	check_end_T_R_R	1.0
ebi_rxd_d2	check_end_R_R_R	1.0
ebi_rxd_d2	check_end_R_R_S	1.0
ebi_rxd_d2	ebi_rxd_d3	1.0
ebi_rxd_d2	K28_5_match	1.0
ebi_rxd_d2	D21_5_match	1.0
ebi_rxd_d2	D5_6_match	1.0
ebi_rxd_d2	D2_2_match	1.0
ebi_rxd_d2	check_end_T_R_K28_5	1.0
ebi_rxd_d2	SPD_match	1.0
check_end_R_R_K28_5	ge_x_pcs_rx_stats_inc	2.0
check_end_R_R_K28_5	gmii_rx_dv_m_clr	1.0
check_end_R_R_K28_5	receiving_m_clr	1.0
check_end_R_R_K28_5	pcs_rx_next	1.0
check_end_R_R_K28_5	gmii_rx_er_m_clr	1.0
ebi_rxd_d1	check_end_R_R_K28_5	1.0
ebi_rxd_d1	early_end_config	1.0
ebi_rxd_d1	check_end_R_R_R	1.0
ebi_rxd_d1	check_end_R_R_S	1.0
ebi_rxd_d1	ebi_rxd_d2	1.0
ebi_rxd_d1	check_end_T_R_R	1.0
ebi_rxd_d1	check_end_T_R_K28_5	1.0
ability_d2	ability_matched2	1.0
ability_d1	ability_matched1	1.0
sync_status	sync_status_d1	1.0
xmit_DATA_CD_nSPD_nK28_5	gmii_rx_er_m_clr	2.0
rx_config_match	acknowledge_match	1.0
xmit_DATA	receiving_m_set	1.0
xmit_DATA	xmit_DATA_CD	1.0
xmit_DATA	xmit_DATA_nCD	1.0
xmit_DATA	pcs_rx_next	5.0
xmit_DATA	rudi_IDLE_m_set	1.0
check_end_R_R_R	pcs_rx_next	2.0
check_end_R_R_R	gmii_rx_er_m_clr	2.0
check_end_R_R_R	receiving_m_clr	1.0
check_end_R_R_R	gmii_rx_er_m_set	3.0
check_end_R_R_R	gmii_rxd_trr_extend_m_set	1.0
check_end_R_R_R	gmii_rxd_m_set	1.0
check_end_R_R_R	ge_x_pcs_rx_stats_inc	4.0
check_end_R_R_R	gmii_rx_dv_m_clr	2.0
check_end_R_R_S	ge_x_pcs_rx_stats_inc	1.0
check_end_R_R_S	pcs_rx_next	1.0
S_PCS_RX_CONFIG_CD	pcs_rx_next	1.0
check_end_R_R_S_cnt	check_end_R_R_S_cnt	1.0
S_PCS_RX_CONFIG_CB	pcs_rx_next	2.0
S_PCS_RX_CONFIG_CC	pcs_rx_next	1.0
reset	rx_even_d2	2.0
reset	rx_even_d3	2.0
reset	rx_even_d1	2.0
reset	gmii_rx_er	3.0
reset	CE_match	2.0
reset	check_end_R_R_K28_5_cnt	2.0
reset	pcs_rx_present	1.0
reset	idle_cnt	3.0
reset	early_end	2.0
reset	rx_data_cnt	2.0
reset	K28_5_match	2.0
reset	check_end_T_R_K28_5	2.0
reset	SPD_match	2.0
reset	ebi_K_d2	2.0
reset	ebi_K_d1	2.0
reset	ebi_K_d3	2.0
reset	gmii_rx_dv	3.0
reset	rx_config	2.0
reset	check_end_R_R_K28_5	2.0
reset	ability_match	1.0
reset	rx_config_set	2.0
reset	check_end_R_R_R_cnt	2.0
reset	gmii_rxd	2.0
reset	D21_5_match	2.0
reset	ebi_rxd_d2	2.0
reset	ebi_rxd_d3	2.0
reset	early_end_cnt	2.0
reset	ebi_rxd_d1	2.0
reset	D2_2_match	2.0
reset	receiving	3.0
reset	rudi	4.0
reset	ability_matched_reg	2.0
reset	carrier_detect_d1	2.0
reset	carrier_detect_d2	2.0
reset	carrier_detect_d3	2.0
reset	rx_config_d2	2.0
reset	rx_config_cnt	3.0
reset	rx_config_d1	2.0
reset	check_end_T_R_R_cnt	2.0
reset	EPD_match	2.0
reset	check_end_R_R_S	2.0
reset	check_end_R_R_R	2.0
reset	check_end_R_R_S_cnt	2.0
reset	rx_frame_cnt	2.0
reset	check_end_T_R_K28_5_cnt	2.0
reset	check_end_T_R_R	2.0
reset	soft_reset	2.0
reset	D16_2_match	2.0
reset	rx_config_lo	2.0
reset	sync_status_d3	2.0
reset	sync_status_d2	2.0
reset	sync_status_d1	2.0
reset	D5_6_match	2.0
reset	acknowledge_match	1.0
S_PCS_RX_RECEIVE	pcs_rx_next	7.0
sync_status_d3	pcs_rx_next	2.0
sync_status_d2	sync_status_d3	1.0
sync_status_d1	sync_status_d2	1.0
S_PCS_RX_TRI_RRI	pcs_rx_next	3.0
idle_match	idle_cnt_m_inc	1.0
receiving_m_set	receiving	2.0
check_end_R_R_K28_5_cnt	check_end_R_R_K28_5_cnt	1.0
xmit	xmit_nDATA	1.0
xmit	xmit_DATA	1.0
xmit	rudi_INVALID_m_set	1.0
xmit_DATA_CD	receiving_m_set	1.0
xmit_DATA_CD	gmii_rxd_false_carrier_m_set	2.0
xmit_DATA_CD	xmit_DATA_CD_nSPD	1.0
xmit_DATA_CD	receiving_m_clr	1.0
xmit_DATA_CD	xmit_DATA_CD_SPD	1.0
K28_5_match	receiving_m_set	1.0
K28_5_match	gmii_rxd_false_carrier_m_set	2.0
K28_5_match	pcs_rx_next	16.0
K28_5_match	xmit_DATA_CD_nSPD_nK28_5	1.0
mr_main_reset	soft_reset	1.0
ability_matched	ability_match	1.0
ability_matched	ability_matched_reg	1.0
early_end_cnt	early_end_cnt	1.0
rx_config_tmp	rx_config	1.0
rx_config_tmp	rx_config_set	1.0
check_end_T_R_K28_5_cnt	check_end_T_R_K28_5_cnt	1.0
rx_config_d2	acknowledge_match	1.0
rx_config_d2	ability_d2	1.0
rx_config_d2	rx_config_match2	1.0
rx_config_d1	rx_config_d2	1.0
rx_config_d1	rx_config_match1	1.0
rx_config_d1	ability_d1	1.0
gmii_rx_er_m_set	gmii_rx_er	2.0
ebi_K	early_end_idle	1.0
ebi_K	check_end_R_R_K28_5	1.0
ebi_K	early_end_config	1.0
ebi_K	check_end_R_R_R	1.0
ebi_K	check_end_R_R_S	1.0
ebi_K	check_end_T_R_R	1.0
ebi_K	check_end_T_R_K28_5	1.0
ebi_K	ebi_K_d1	1.0
S_PCS_RX_LINK_FAILED	pcs_rx_next	3.0
gmii_rxd_false_carrier_m_set	gmii_rxd	1.0
S_PCS_RX_WAIT_K	pcs_rx_next	5.0
ge_x_pcs_rx_stats_inc	rx_frame_cnt	1.0
ge_x_pcs_rx_stats_inc	check_end_R_R_K28_5_cnt	5.0
ge_x_pcs_rx_stats_inc	check_end_R_R_R_cnt	7.0
ge_x_pcs_rx_stats_inc	check_end_T_R_K28_5_cnt	4.0
ge_x_pcs_rx_stats_inc	check_end_T_R_R_cnt	6.0
ge_x_pcs_rx_stats_inc	early_end_cnt	3.0
ge_x_pcs_rx_stats_inc	rx_frame_pulse	1.0
ge_x_pcs_rx_stats_inc	rx_data_cnt	2.0
ge_x_pcs_rx_stats_inc	check_end_R_R_S_cnt	8.0
xmit_DATA_CD_nSPD	pcs_rx_next	1.0
xmit_DATA_CD_nSPD	xmit_DATA_CD_nSPD_nK28_5	1.0
rx_config_cnt_done	ability_matched	1.0
rx_config_cnt_done	rx_config_cnt_m_inc	1.0
S_PCS_RX_K	pcs_rx_next	10.0
S_PCS_RX_EPD2_CHECK_END	pcs_rx_next	5.0
idle_cnt_m_clr	idle_cnt	2.0