1684766223 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/RTL/alu.v
1684766223 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/RTL/alu_control.v
1684766223 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/RTL/branch_unit.v
1684766223 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/RTL/control_unit.v
1684768467 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/RTL/cpu.v
1684766223 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/RTL/immediate_extend_unit.v
1684766223 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/RTL/mux_2.v
1684768366 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/RTL/pc.v
1684766223 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/RTL/reg_arstn.v
1684766223 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/RTL/reg_arstn_en.v
1684766223 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/RTL/register_file.v
1684766223 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/RTL/sram.v
1684766224 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/cpu_tb.v
1684766224 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/sky130_sram_2rw.v
1684766223 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/RTL/forwarding_unit.v
1684766223 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/RTL/hazard_detection_unit.v
1684766223 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/RTL/mux_3.v
1684766223 /users/students/r0800906/CA_Exercise/CA_Exercises/Verilog/RTL/reg_arstn_flush.v
