# Digital Circuit Analysis üîå‚ö°

[![Python](https://img.shields.io/badge/Python-3.8%2B-blue.svg)](https://www.python.org/)
[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](LICENSE)
[![NetworkX](https://img.shields.io/badge/NetworkX-2.8%2B-orange.svg)](https://networkx.org/)

A powerful Python-based tool for analyzing digital circuits to identify critical paths and calculate timing delays. This project helps determine the maximum operating frequency of both combinational and sequential circuits through graph-based analysis and visualization.

## üìã Table of Contents

- [Features](#-features)
- [Project Structure](#-project-structure)
- [Installation](#-installation)
- [Usage](#-usage)
- [Circuit File Format](#-circuit-file-format)
- [Examples](#-examples)
- [How It Works](#-how-it-works)
- [Contributing](#-contributing)
- [License](#-license)
- [Acknowledgments](#-acknowledgments)

## ‚ú® Features

- **Critical Path Analysis**: Automatically identifies the longest path through a circuit
- **Delay Calculation**: Computes total propagation delays with component-level granularity
- **Graph Visualization**: Generates visual representations of circuits with highlighted critical paths
- **Multiple Gate Support**: Supports ADD, MUL, REG, and MUX components
- **Sequential Circuit Analysis**: Handles both combinational and sequential circuits
- **Flexible Input Format**: Simple text-based circuit description language
- **Detailed Reporting**: Provides comprehensive analysis output with component breakdowns

## üìÅ Project Structure

```
digital-circuit-analysis/
‚îú‚îÄ‚îÄ src/                          # Source code
‚îÇ   ‚îú‚îÄ‚îÄ main.py                   # Main application entry point
‚îÇ   ‚îî‚îÄ‚îÄ circuit_analyzer.py       # Core circuit analysis logic
‚îú‚îÄ‚îÄ examples/                     # Example circuit files
‚îÇ   ‚îú‚îÄ‚îÄ cir1.txt                  # Example circuit 1
‚îÇ   ‚îú‚îÄ‚îÄ cir2.txt                  # Example circuit 2
‚îÇ   ‚îú‚îÄ‚îÄ cir3.txt                  # Example circuit 3
‚îÇ   ‚îú‚îÄ‚îÄ cir4.txt                  # Example circuit 4
‚îÇ   ‚îî‚îÄ‚îÄ cir5.txt                  # Example circuit 5
‚îú‚îÄ‚îÄ docs/                         # Documentation files
‚îÇ   ‚îî‚îÄ‚îÄ Assignment 3.pdf          # Project specification
‚îú‚îÄ‚îÄ output/                       # Generated circuit visualizations (gitignored)
‚îú‚îÄ‚îÄ requirements.txt              # Python dependencies
‚îú‚îÄ‚îÄ README.md                     # This file
‚îú‚îÄ‚îÄ CONTRIBUTING.md               # Contribution guidelines
‚îú‚îÄ‚îÄ LICENSE                       # MIT License
‚îî‚îÄ‚îÄ .gitignore                    # Git ignore rules
```

## üöÄ Installation

### Prerequisites

- Python 3.8 or higher
- pip (Python package manager)

### Steps

1. **Clone the repository**:
   ```bash
   git clone https://github.com/muzammil5539/digital-circuit-analysis.git
   cd digital-circuit-analysis
   ```

2. **Create a virtual environment** (recommended):
   ```bash
   python -m venv venv
   
   # On Linux/macOS:
   source venv/bin/activate
   
   # On Windows:
   venv\Scripts\activate
   ```

3. **Install dependencies**:
   ```bash
   pip install -r requirements.txt
   ```

## üíª Usage

### Basic Usage

Run the analyzer on all example circuits:

```bash
python src/main.py
```

### Custom Circuit Analysis

To analyze a specific circuit file:

```python
from src.circuit_analyzer import CircuitAnalyzer

# Analyze a circuit
analyzer = CircuitAnalyzer('path/to/your/circuit.txt')
critical_path, total_delay = analyzer.find_critical_path()

print(f"Critical Path: {' -> '.join(critical_path)}")
print(f"Total Delay: {total_delay:.2f} time units")

# Generate visualization
analyzer.visualize_circuit(critical_path)
```

### Output

The program generates:
1. **Console Output**: Detailed component analysis and critical path information
2. **Visualizations**: PNG images in the `output/` directory showing circuit graphs with highlighted critical paths

## üìù Circuit File Format

Circuit files use a simple text-based format:

```
# Comments start with #
INPUT <input_node_id>

<GATE_TYPE> <node_id> <input1> <input2> ...

OUTPUT <output_node_id> <final_node>
```

### Supported Gate Types

| Gate Type | Delay (time units) | Description |
|-----------|-------------------|-------------|
| ADD       | 1.0              | Addition gate |
| MUL       | 1.0              | Multiplication gate |
| REG       | 0.2              | Register (sequential element) |
| MUX       | 1.0              | Multiplexer |

### Example Circuit File

```
# Simple adder circuit
INPUT x[n]

ADD add1 x[n]
MUL mul1 add1
REG reg1 mul1
ADD add2 reg1

OUTPUT y[n] add2
```

## üìä Examples

### Circuit 1: Sequential Adder-Multiplier

**Circuit Description**: A sequential circuit with feedback through a register

**Critical Path**: `x[n] -> add1 -> mul1 -> reg1 -> add2 -> mux1 -> y[n]`

**Total Delay**: 4.2 time units

![Circuit 1 Visualization](output/cir1.png)

### Circuit 2: Simple Combinational Circuit

**Circuit Description**: A basic combinational logic circuit

![Circuit 2 Visualization](output/cir2.png)

### More Examples

Additional circuit examples can be found in the `examples/` directory. Run the main program to analyze all examples and generate visualizations.

## üîß How It Works

### Algorithm Overview

1. **Circuit Parsing**: Reads and parses the circuit description file
2. **Graph Construction**: Builds a directed acyclic graph (DAG) representation
3. **Topological Sorting**: Orders nodes using depth-first search (DFS)
4. **Critical Path Computation**: Uses dynamic programming to find the longest path
5. **Visualization**: Generates graph visualization with NetworkX and Matplotlib

### Key Components

- **CircuitAnalyzer**: Main class that orchestrates the analysis
  - `parse_circuit()`: Parses circuit file into graph structure
  - `find_critical_path()`: Identifies the longest delay path
  - `visualize_circuit()`: Creates visual representation

### Design Decisions

- **Graph-based representation**: Enables efficient path analysis using graph algorithms
- **Component delay model**: Simplified but realistic delay values for common gates
- **Modular architecture**: Separates parsing, analysis, and visualization concerns

## ü§ù Contributing

We welcome contributions from the community! Please see [CONTRIBUTING.md](CONTRIBUTING.md) for detailed guidelines on:

- Reporting bugs
- Suggesting enhancements
- Submitting pull requests
- Coding standards
- Development setup

## üìÑ License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

## üôè Acknowledgments

- Built with [NetworkX](https://networkx.org/) for graph algorithms
- Visualization powered by [Matplotlib](https://matplotlib.org/)
- Numerical operations with [NumPy](https://numpy.org/)

---

**Note**: This project was developed as part of a digital circuit analysis assignment. For academic context, see `docs/Assignment 3.pdf`.

For questions or support, please open an issue on GitHub.

