{"sha": "7a430e3be4473ea4537933732c57c950a201da81", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6N2E0MzBlM2JlNDQ3M2VhNDUzNzkzMzczMmM1N2M5NTBhMjAxZGE4MQ==", "commit": {"author": {"name": "Steve Christiansen", "email": "smc@us.ibm.com", "date": "2002-04-26T00:24:41Z"}, "committer": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "2002-04-26T00:24:41Z"}, "message": "md.texi (Machine Constraints): Add IA-64 constraints.\n\n\t2002-04-25  Steve Christiansen  <smc@us.ibm.com>\n\t* doc/md.texi (Machine Constraints): Add IA-64 constraints.\n\nFrom-SVN: r52774", "tree": {"sha": "03eae678bf1205b28765b8465a97ae60a057b5c5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/03eae678bf1205b28765b8465a97ae60a057b5c5"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/7a430e3be4473ea4537933732c57c950a201da81", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7a430e3be4473ea4537933732c57c950a201da81", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7a430e3be4473ea4537933732c57c950a201da81", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7a430e3be4473ea4537933732c57c950a201da81/comments", "author": null, "committer": null, "parents": [{"sha": "45c42d7db5f185804a87a5ccef5a62a04773fc20", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/45c42d7db5f185804a87a5ccef5a62a04773fc20", "html_url": "https://github.com/Rust-GCC/gccrs/commit/45c42d7db5f185804a87a5ccef5a62a04773fc20"}], "stats": {"total": 67, "additions": 67, "deletions": 0}, "files": [{"sha": "6678795f7b70502fb906540fb08c2b2173719470", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7a430e3be4473ea4537933732c57c950a201da81/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7a430e3be4473ea4537933732c57c950a201da81/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=7a430e3be4473ea4537933732c57c950a201da81", "patch": "@@ -1,3 +1,7 @@\n+2002-04-25  Steve Christiansen  <smc@us.ibm.com>\n+\n+\t* doc/md.texi (Machine Constraints): Add IA-64 constraints.\n+\n 2002-04-25  Eric Botcazou  <ebotcazou@multimania.com>\n \n \t* c-decl.c (grokdeclarator): Remove outdated ??? note"}, {"sha": "a07163e1127b4ace8a94f37b3ee876259d9ec258", "filename": "gcc/doc/md.texi", "status": "modified", "additions": 63, "deletions": 0, "changes": 63, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7a430e3be4473ea4537933732c57c950a201da81/gcc%2Fdoc%2Fmd.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7a430e3be4473ea4537933732c57c950a201da81/gcc%2Fdoc%2Fmd.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Fmd.texi?ref=7a430e3be4473ea4537933732c57c950a201da81", "patch": "@@ -1679,6 +1679,69 @@ Floating point 0\n Floating point 1\n @end table\n \n+@item Intel IA-64---@file{ia64.h}\n+@table @code\n+@item a\n+General register @code{r0} to @code{r3} for @code{addl} instruction\n+\n+@item b\n+Branch register\n+\n+@item c\n+Predicate register (@samp{c} as in ``conditional'')\n+\n+@item d\n+Application register residing in M-unit\n+\n+@item e\n+Application register residing in I-unit\n+\n+@item f\n+Floating-point register\n+\n+@item m\n+Memory operand.\n+Remember that @samp{m} allows postincrement and postdecrement which\n+require printing with @samp{%Pn} on IA-64.\n+Use @samp{S} to disallow postincrement and postdecrement.\n+\n+@item G\n+Floating-point constant 0.0 or 1.0\n+\n+@item I\n+14-bit signed integer constant\n+\n+@item J\n+22-bit signed integer constant\n+\n+@item K\n+8-bit signed integer constant for logical instructions\n+\n+@item L\n+8-bit adjusted signed integer constant for compare pseudo-ops\n+\n+@item M\n+6-bit unsigned integer constant for shift counts\n+\n+@item N\n+9-bit signed integer constant for load and store postincrements\n+\n+@item O\n+The constant zero\n+\n+@item P\n+0 or -1 for @code{dep} instruction\n+\n+@item Q\n+Non-volatile memory for floating-point loads and stores\n+\n+@item R\n+Integer constant in the range 1 to 4 for @code{shladd} instruction\n+\n+@item S\n+Memory operand except postincrement and postdecrement\n+@end table\n+\n @item MIPS---@file{mips.h}\n @table @code\n @item d"}]}