Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 13:48:08 2025
| Host         : zacy-2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |              26 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+-------------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                              | reset_cond/M_reset_cond_in    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                              | reset_cond/D_stage_q_reg[3]_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                              |                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | colourCtr/driver/D_bit_ctr_d | colourCtr/reset_cond/rst      |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG |                              | colourCtr/reset_cond/rst      |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | colourCtr/driver/D_ctr_d     | colourCtr/reset_cond/rst      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | colourCtr/driver/D_rst_ctr_d | colourCtr/reset_cond/rst      |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG |                              | seg/ctr/D_ctr_q[0]_i_1__0_n_0 |                5 |             19 |         3.80 |
+----------------+------------------------------+-------------------------------+------------------+----------------+--------------+


