module i_can_fifo(
  input           overrun_info[0:63],
input     [5:0] rd_info_pointer,
input         rst,
input     [5:0] wr_pointer,
input         wr,
input         release_buffer,
input           latch_overrun,
input [`CAN_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i,       // bist chain shift control
input    [3:0] length_info,
input           wr_q,
input          fifo_full,
input     [3:0] len_cnt,
input   [7:0] data_in,
input     [5:0] read_address,
  input     [7:0] fifo [0:63],
input          mbist_s_0,
input          info_full,
input        overrun,
input     [6:0] fifo_cnt,
input        info_empty,
input         reset_mode,
input           initialize_memories,
input         clk,
input          write_length_info,
input         fifo_selected,
input        mbist_so_o,
  input     [3:0] length_fifo[0:63],
input   [5:0] addr,
input     [5:0] rd_pointer,
input         mbist_si_i,
input     [6:0] info_cnt,
input  [7:0] data_out,
input          fifo_empty,
input     [5:0] wr_info_pointer,
input         extended_mode
);

assert property(@(posedge clk) ((info_cnt == 0)) |-> (info_cnt == 0));
assert property(@(posedge clk) (info_empty) |-> info_empty);
assert property(@(posedge clk) (info_empty) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 0) && (fifo_cnt <= 1)) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1)) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) (fifo_empty) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt == 0)) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt == 0)) |-> (fifo_cnt == 0));
assert property(@(posedge clk) (fifo_empty) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 0)) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (fifo_empty) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (fifo_empty ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt == 0) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((len_cnt == 0)) |-> (len_cnt == 0));
assert property(@(posedge clk) (!wr_q) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 42)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_out == 0)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_out == 0)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((data_out == 0)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((length_info == 0)) |-> (length_info == 0));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((length_info == 0)) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) (reset_mode) |-> reset_mode);
assert property(@(posedge clk) (extended_mode) |-> extended_mode);
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) (reset_mode ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) (wr) |-> wr);
assert property(@(posedge clk) (release_buffer) |-> release_buffer);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58)) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55)) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) (reset_mode ##1 1) |-> fifo_empty);
assert property(@(posedge clk) (reset_mode ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##4 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##4 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##4 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (!wr ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (fifo_selected) |-> fifo_selected);
assert property(@(posedge clk) (reset_mode ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (reset_mode ##2 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (reset_mode ##1 1) |-> info_empty);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29)) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) (reset_mode ##2 1) |-> info_empty);
assert property(@(posedge clk) (reset_mode ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (reset_mode ##2 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63)) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) (release_buffer ##1 1) |-> info_empty);
assert property(@(posedge clk) (release_buffer ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 9) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 9) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 41)) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 8) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 8) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 8) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 8)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 8)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 8) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63)) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 20)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 41)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63)) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((length_info == 1)) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 19)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 8) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 8) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 8)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 8) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 8) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 8) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 8)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 63)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((data_in >= 80) && (data_in <= 165)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((length_info == 1)) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 17) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 6)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 6) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 6) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 6)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 6) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 18) && (wr_pointer <= 38)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((rd_info_pointer >= 14) && (rd_info_pointer <= 31)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 16) ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 38)) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63)) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 39)) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 15) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 15) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 15) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 38)) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 63)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 63)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 6)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 6) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 6) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 6) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 6)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 14)) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 14)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 13) && (addr <= 29)) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 14) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 14) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((read_address >= 47) && (read_address <= 63)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 59)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45)) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 30)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 30)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 45)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 45)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 15) && (read_address <= 30)) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((read_address >= 15) && (read_address <= 30)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) (wr_q) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) (wr_q) |-> wr_q);
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 4)) |-> wr_q);
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 4)) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29)) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 13) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 13) ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 13) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 13)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 13)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 13)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 188)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 188)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 60) && (data_in <= 123)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 32)) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((rd_info_pointer >= 48) && (rd_info_pointer <= 63)) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 62) && (data_in <= 123)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 2)) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 47)) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 4) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 4)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 4) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 4) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 4) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 4)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 4)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 4) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 4) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 4) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 4)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58)) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 13)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 45)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 45)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 8) && (wr_info_pointer <= 20)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55)) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55)) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55)) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 7) && (wr_pointer <= 17)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##4 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##4 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 40) && (wr_pointer <= 58)) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 40) && (wr_pointer <= 58)) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((read_address >= 33) && (read_address <= 46)) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 40) && (wr_pointer <= 58) ##1 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 40) && (wr_pointer <= 58) ##1 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##4 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 40) && (wr_pointer <= 58) ##2 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##4 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##4 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 40) && (wr_pointer <= 58) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##4 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 4) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 4)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 4)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 4) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 4) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 4) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 4)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 4) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 4)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 4) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((addr >= 51) && (addr <= 63)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 5) && (wr_info_pointer <= 16) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 29) && (addr <= 41)) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 12)) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((rd_info_pointer >= 8) && (rd_info_pointer <= 19)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 8) && (rd_info_pointer <= 19)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 10)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 10)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 36) && (wr_info_pointer <= 48)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 10) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 7) && (wr_info_pointer <= 18) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35)) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##4 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((rd_pointer >= 7) && (rd_pointer <= 17)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 31)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((read_address >= 51) && (read_address <= 63)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 20)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((addr >= 52) && (addr <= 63)) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 7) && (rd_info_pointer <= 17) ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_pointer >= 3) && (rd_pointer <= 8) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 3) && (rd_pointer <= 8) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_info_pointer >= 51) && (wr_info_pointer <= 63)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 51) && (wr_info_pointer <= 63)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 18) && (read_address <= 30)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 255)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 51)) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 28) && (rd_info_pointer <= 39)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_info_pointer >= 8) && (rd_info_pointer <= 18) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 30)) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 30)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 26) && (rd_pointer <= 32)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((wr_info_pointer >= 30) && (wr_info_pointer <= 41)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 29)) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((wr_pointer >= 5) && (wr_pointer <= 10) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 5) && (wr_pointer <= 10)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 5) && (wr_pointer <= 10) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 5) && (wr_pointer <= 10)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 5) && (wr_pointer <= 10) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 5) && (wr_pointer <= 10) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 5) && (wr_pointer <= 10) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 5) && (wr_pointer <= 10)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 5) && (wr_pointer <= 10) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 5) && (wr_pointer <= 10) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_pointer >= 5) && (wr_pointer <= 10) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_pointer >= 5) && (wr_pointer <= 10)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((data_in >= 209) && (data_in <= 255)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 39) && (wr_info_pointer <= 49) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 39) && (wr_info_pointer <= 49) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 8) && (read_address <= 17)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 53) && (addr <= 63)) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((read_address >= 21) && (read_address <= 32)) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((rd_info_pointer >= 42) && (rd_info_pointer <= 52)) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 11) && (wr_info_pointer <= 22)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 208)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 42) && (rd_info_pointer <= 52) ##1 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 40)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 1)) |-> (len_cnt == 1));
assert property(@(posedge clk) ((len_cnt == 1)) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((len_cnt == 1)) |-> wr_q);
assert property(@(posedge clk) ((len_cnt == 1)) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_pointer >= 27) && (wr_pointer <= 33)) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((rd_info_pointer >= 41) && (rd_info_pointer <= 51) ##2 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 168) && (data_in <= 210)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 211) && (data_in <= 255)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 40) && (wr_info_pointer <= 50)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 40) && (wr_info_pointer <= 50) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 22) && (rd_info_pointer <= 31)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 18)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 18)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((data_in >= 79) && (data_in <= 123)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 52)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 50)) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 27) && (rd_pointer <= 32)) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 52)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 38)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 28)) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 38)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 41)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 41)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 52) && (rd_info_pointer <= 63)) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 5) && (rd_pointer <= 9) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 5) && (rd_pointer <= 9)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 5) && (rd_pointer <= 9) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 5) && (rd_pointer <= 9) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 5) && (rd_pointer <= 9) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 5) && (rd_pointer <= 9)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 5) && (rd_pointer <= 9) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 50)) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 5) && (rd_pointer <= 9) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 5) && (rd_pointer <= 9)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 5) && (rd_pointer <= 9) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 5) && (rd_pointer <= 9)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((rd_pointer >= 5) && (rd_pointer <= 9) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((rd_pointer >= 5) && (rd_pointer <= 9) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 1) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 1) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 1) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 1) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 1) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 1) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 1) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 9) && (wr_pointer <= 22)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 1) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 1) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_info_pointer >= 9) && (wr_info_pointer <= 18) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 80) && (data_in <= 121)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((wr_info_pointer >= 11) && (wr_info_pointer <= 21)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 39) && (data_in <= 79)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((rd_info_pointer >= 39) && (rd_info_pointer <= 49) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 39) && (rd_info_pointer <= 49) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 39) && (rd_info_pointer <= 49) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 38) && (rd_info_pointer <= 48) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 40) && (wr_info_pointer <= 49) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 9) && (rd_info_pointer <= 17) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 167)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 39) && (data_in <= 78)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 7) && (wr_info_pointer <= 15) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 7) && (wr_info_pointer <= 15) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 5) && (rd_info_pointer <= 12)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 50)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 5) && (rd_info_pointer <= 12) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 5) && (rd_info_pointer <= 12) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 122) && (data_in <= 165)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 8)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 8)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((wr_info_pointer >= 5) && (wr_info_pointer <= 12) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 5) && (wr_info_pointer <= 12) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 5) && (wr_info_pointer <= 12) ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 5) && (wr_info_pointer <= 12) ##4 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 5) && (wr_info_pointer <= 12) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 5) && (wr_info_pointer <= 12) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 5) && (wr_info_pointer <= 12)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 54) && (addr <= 63)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 5) && (wr_info_pointer <= 12) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 8) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 8) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 8) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 8) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 41) && (rd_info_pointer <= 50) ##3 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 49) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 6) && (rd_info_pointer <= 13) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 53) && (rd_info_pointer <= 63)) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 50)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 6) && (rd_info_pointer <= 13) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_info_pointer >= 6) && (rd_info_pointer <= 13) ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_info_pointer >= 6) && (rd_info_pointer <= 13)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 163)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 24) && (rd_info_pointer <= 31) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_info_pointer >= 11) && (wr_info_pointer <= 20) ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((wr_info_pointer >= 11) && (wr_info_pointer <= 20) ##4 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((wr_info_pointer >= 4) && (wr_info_pointer <= 11)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 6) && (wr_info_pointer <= 13)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((addr >= 37) && (addr <= 45)) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((read_address >= 54) && (read_address <= 63)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 30) && (rd_info_pointer <= 39)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 51)) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 6) && (wr_info_pointer <= 13)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 8) && (addr <= 18)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 1)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 1) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 1) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((read_address >= 54) && (read_address <= 63)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 1) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 1)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 1) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 1) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 1) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 1) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 1) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((rd_pointer >= 9) && (rd_pointer <= 21)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((addr >= 8) && (addr <= 18)) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((read_address >= 22) && (read_address <= 30)) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 30)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 129) && (data_in <= 165)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 50)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 22) && (read_address <= 30)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 165) && (data_in <= 197)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 50) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 39)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 7)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 18)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 7)) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((addr >= 45) && (addr <= 53)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 55) ##1 1) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 39)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 55)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 54) && (wr_info_pointer <= 63)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 7) && (read_address <= 14)) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 5) && (wr_info_pointer <= 11) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 5) && (wr_info_pointer <= 11) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 5) && (wr_info_pointer <= 11) ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 5) && (rd_info_pointer <= 11) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 5) && (rd_info_pointer <= 11) ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 5) && (wr_info_pointer <= 11) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 41)) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 54)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 7) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 7)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 5) && (wr_info_pointer <= 11) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 7)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 22) && (addr <= 29)) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((rd_info_pointer >= 22) && (rd_info_pointer <= 29) ##4 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((addr >= 56) && (addr <= 63)) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 7) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 25) && (rd_info_pointer <= 31) ##1 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 29)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 48) && (wr_info_pointer <= 55)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 7) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 7)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((data_in >= 220) && (data_in <= 255)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 220) && (data_in <= 255)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 22)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((data_in >= 29) && (data_in <= 59)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 7)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 3) && (rd_pointer <= 6) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 3) && (rd_pointer <= 6) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 3) && (rd_pointer <= 6) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 12) && (wr_info_pointer <= 20) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 3) && (rd_pointer <= 6) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 3) && (rd_pointer <= 6) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 3) && (rd_pointer <= 6) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 3) && (rd_pointer <= 6) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 3) && (rd_pointer <= 6) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((rd_pointer >= 3) && (rd_pointer <= 6) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_info_pointer >= 4) && (wr_info_pointer <= 10)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address >= 34) && (read_address <= 41)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 39) && (wr_info_pointer <= 46)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 55) && (read_address <= 63)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 55) && (read_address <= 63)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 30) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 30) ##3 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((read_address >= 55) && (read_address <= 63)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 22) && (wr_info_pointer <= 30)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 37)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((read_address >= 47) && (read_address <= 54)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 219)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 55) && (rd_info_pointer <= 63)) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 89) && (data_in <= 123)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 6)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 53)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 190) && (data_in <= 219)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 45) && (rd_info_pointer <= 52) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 13) && (wr_info_pointer <= 21)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 36) && (rd_info_pointer <= 44) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 33) && (wr_info_pointer <= 40) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((addr >= 48) && (addr <= 55)) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 2) && (wr_pointer <= 6)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 2) && (wr_pointer <= 6) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 2) && (wr_pointer <= 6) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 2) && (wr_pointer <= 6)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 2) && (wr_pointer <= 6) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 2) && (wr_pointer <= 6) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 2) && (wr_pointer <= 6) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 2) && (wr_pointer <= 6) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_info_pointer >= 13) && (wr_info_pointer <= 21) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((wr_pointer >= 2) && (wr_pointer <= 6) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_pointer >= 2) && (wr_pointer <= 6) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 54) ##3 1) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 1)) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((data_in >= 157) && (data_in <= 188)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((wr_info_pointer >= 39) && (wr_info_pointer <= 45)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 38)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 6)) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((read_address >= 38) && (read_address <= 46)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 6) && (read_address <= 12)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 91) && (data_in <= 123)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 55) && (wr_info_pointer <= 63)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 38)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 6)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4)) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 28)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 27)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 29) && (data_in <= 57)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((rd_info_pointer >= 6) && (rd_info_pointer <= 11) ##4 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 28)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((read_address >= 33) && (read_address <= 39)) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 29) ##3 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((read_address >= 56) && (read_address <= 63)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 58) && (data_in <= 88)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 60) && (data_in <= 90)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 156)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((wr_info_pointer >= 28) && (wr_info_pointer <= 34)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_pointer >= 7) && (wr_pointer <= 11) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 7) && (wr_pointer <= 11) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((rd_info_pointer >= 14) && (rd_info_pointer <= 21) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_info_pointer >= 14) && (rd_info_pointer <= 21) ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_info_pointer >= 14) && (rd_info_pointer <= 21)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((read_address >= 7) && (read_address <= 13)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((read_address >= 14) && (read_address <= 21)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 53) ##4 1) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 46) && (rd_info_pointer <= 53) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 47) && (rd_info_pointer <= 54)) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 15) && (wr_info_pointer <= 22) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 6) && (wr_info_pointer <= 11) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 26) && (data_in <= 51)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 6) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 6) ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 6) ##4 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 6) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_pointer >= 7) && (wr_pointer <= 10)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 7) && (wr_pointer <= 10) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 7) && (wr_pointer <= 10) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 12) && (wr_info_pointer <= 19) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 7) && (wr_pointer <= 10) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 7) && (wr_pointer <= 10)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 7) && (wr_pointer <= 10) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 7) && (wr_pointer <= 10) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 7) && (wr_pointer <= 10) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 7) && (wr_pointer <= 10) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_pointer >= 7) && (wr_pointer <= 10) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((read_address >= 26) && (read_address <= 33)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 46) && (wr_pointer <= 51) ##4 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 46) && (wr_pointer <= 51) ##3 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 46) && (wr_pointer <= 51) ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 46) && (wr_pointer <= 51) ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 46) && (wr_pointer <= 51) ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 46) && (wr_pointer <= 51) ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((addr >= 51) && (addr <= 57)) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 6) ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((data_in >= 180) && (data_in <= 207)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 24) && (rd_info_pointer <= 29)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_info_pointer >= 56) && (wr_info_pointer <= 63)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 8) && (wr_info_pointer <= 13)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 47) && (read_address <= 53)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 26) && (data_in <= 49)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 21)) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((wr_pointer >= 11) && (wr_pointer <= 22)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 12) && (rd_pointer <= 21)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 53) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (write_length_info) |-> write_length_info);
assert property(@(posedge clk) ((read_address >= 38) && (read_address <= 45)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) (write_length_info) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) (write_length_info) |-> wr_q);
assert property(@(posedge clk) ((read_address >= 24) && (read_address <= 30)) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 50) && (wr_info_pointer <= 56) ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 226) && (data_in <= 255)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 56) && (wr_info_pointer <= 63)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 29) && (wr_info_pointer <= 35)) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 48)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 37)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 50) && (wr_info_pointer <= 56) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 138) && (data_in <= 165)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 25)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_in >= 208) && (data_in <= 233)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 50) && (wr_info_pointer <= 56) ##3 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 52) && (read_address <= 58)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 153)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 47) && (rd_info_pointer <= 53) ##1 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 46) && (rd_info_pointer <= 52) ##1 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 24) && (read_address <= 30)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 37)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 25)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((read_address >= 14) && (read_address <= 20)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 52)) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 208) && (data_in <= 233)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 47) && (rd_info_pointer <= 53) ##2 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 20)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 36)) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 14)) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((addr >= 5) && (addr <= 11)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 20)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 46)) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 48) && (wr_info_pointer <= 53) ##4 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 46) && (rd_info_pointer <= 52) ##4 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 10) && (wr_info_pointer <= 16) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 38) && (addr <= 44)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 13) && (rd_info_pointer <= 19)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 47) && (rd_info_pointer <= 53) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 25)) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 6) && (wr_info_pointer <= 10)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address >= 15) && (read_address <= 21)) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 6) && (rd_info_pointer <= 10) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 6) && (rd_info_pointer <= 10) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 27) && (rd_info_pointer <= 32)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 52) && (data_in <= 79)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 25)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 210) && (data_in <= 234)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 12) && (rd_pointer <= 17)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((read_address >= 5) && (read_address <= 10)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 48)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 24) && (addr <= 29)) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((wr_info_pointer >= 25) && (wr_info_pointer <= 30)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 5)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer >= 46) && (rd_pointer <= 51) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 46) && (rd_pointer <= 51) ##1 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 46) && (rd_pointer <= 51) ##3 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 46) && (rd_pointer <= 51) ##4 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 46) && (rd_pointer <= 51) ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 46) && (rd_pointer <= 51) ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 46) && (rd_pointer <= 51)) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 46) && (rd_pointer <= 51) ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_info_pointer >= 51) && (wr_info_pointer <= 56)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 9) && (wr_info_pointer <= 14) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 100) && (data_in <= 128)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((rd_info_pointer >= 7) && (rd_info_pointer <= 11) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_pointer >= 47) && (wr_pointer <= 51) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 47) && (wr_pointer <= 51)) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 47) && (wr_pointer <= 51) ##1 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 47) && (wr_pointer <= 51)) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_info_pointer >= 51) && (wr_info_pointer <= 56) ##3 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 51) && (wr_info_pointer <= 56) ##2 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 51) && (wr_info_pointer <= 56) ##3 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 33) && (rd_info_pointer <= 39)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_info_pointer >= 2) && (rd_info_pointer <= 7) ##4 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 43) && (wr_info_pointer <= 48)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 5)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((read_address >= 43) && (read_address <= 49)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 27)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 35) && (wr_info_pointer <= 41)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_in >= 97) && (data_in <= 123)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 5)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 198) && (data_in <= 225)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 201)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 52) && (rd_info_pointer <= 58) ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 52) && (rd_info_pointer <= 58)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 11) && (wr_pointer <= 17)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 201)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 58) && (addr <= 63)) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 48) && (rd_info_pointer <= 53)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 185) && (data_in <= 207)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((read_address >= 13) && (read_address <= 18)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 201)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 34) && (addr <= 39)) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 54)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 12) && (rd_info_pointer <= 17) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 154) && (data_in <= 179)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 46)) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_in >= 99) && (data_in <= 123)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 5) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 5) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 5) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 18) && (read_address <= 24)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((length_info == 2)) |-> (length_info == 2));
assert property(@(posedge clk) ((length_info == 2)) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 35) && (rd_info_pointer <= 41) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((addr >= 40) && (addr <= 45)) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 41) && (wr_info_pointer <= 46)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 41) && (wr_info_pointer <= 46) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 25) && (read_address <= 30)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((read_address >= 13) && (read_address <= 18)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 165) && (data_in <= 188)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((wr_info_pointer >= 57) && (wr_info_pointer <= 63)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 35) && (data_in <= 54)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_in >= 55) && (data_in <= 79)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 189)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 5) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 5) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 5) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 47) && (rd_pointer <= 50)) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((addr >= 3) && (addr <= 7)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((wr_info_pointer >= 53) && (wr_info_pointer <= 58)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 214) && (data_out <= 255)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 27) && (rd_info_pointer <= 31) ##4 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_info_pointer >= 27) && (rd_info_pointer <= 31)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_pointer >= 7) && (rd_pointer <= 9) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 7) && (rd_pointer <= 9) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 7) && (rd_pointer <= 9) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 4) && (rd_info_pointer <= 8)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 4) && (rd_info_pointer <= 8) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 7) && (rd_pointer <= 9) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 7) && (rd_pointer <= 9) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 41) && (rd_info_pointer <= 46) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 7) && (rd_pointer <= 9) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 7) && (rd_pointer <= 9) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 7) && (rd_pointer <= 9) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((rd_pointer >= 7) && (rd_pointer <= 9) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_info_pointer >= 36) && (wr_info_pointer <= 41)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((addr >= 7) && (addr <= 13)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((addr >= 12) && (addr <= 18)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((wr_info_pointer >= 36) && (wr_info_pointer <= 41)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 5)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 5) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 5) ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((wr_info_pointer >= 30) && (wr_info_pointer <= 35)) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((read_address >= 33) && (read_address <= 37)) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_pointer >= 43) && (rd_pointer <= 47) ##3 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 43) && (rd_pointer <= 47) ##4 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 43) && (rd_pointer <= 47) ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 43) && (rd_pointer <= 47)) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 43) && (rd_pointer <= 47) ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 43) && (rd_pointer <= 47) ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 53)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 33) && (wr_info_pointer <= 38) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 30) && (wr_info_pointer <= 35)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 47)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 50) && (read_address <= 55)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 36)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 13)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 28)) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((wr_info_pointer >= 50) && (wr_info_pointer <= 55) ##4 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 52) && (wr_info_pointer <= 57) ##1 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 9) && (wr_info_pointer <= 13)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((wr_info_pointer >= 17) && (wr_info_pointer <= 22) ##2 1) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 13)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((wr_info_pointer >= 52) && (wr_info_pointer <= 57)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 52) && (wr_info_pointer <= 57) ##1 1) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 9) && (wr_info_pointer <= 13)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((read_address >= 37) && (read_address <= 42)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 36) && (wr_info_pointer <= 41) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 21) && (read_address <= 26)) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((read_address >= 27) && (read_address <= 32)) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((wr_info_pointer >= 41) && (wr_info_pointer <= 45)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 16) && (wr_info_pointer <= 21) ##3 1) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 4)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((rd_info_pointer >= 3) && (rd_info_pointer <= 7) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 3) && (rd_info_pointer <= 7) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 4) && (read_address <= 8)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((read_address >= 58) && (read_address <= 63)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 4) && (read_address <= 8)) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 209)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((read_address >= 4) && (read_address <= 8)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 36)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 155)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((wr_info_pointer >= 11) && (wr_info_pointer <= 16) ##4 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((data_in >= 39) && (data_in <= 59)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 51) && (rd_info_pointer <= 56) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 32) && (data_in <= 48)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_in >= 50) && (data_in <= 73)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 4) && (wr_info_pointer <= 8) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((wr_info_pointer >= 4) && (wr_info_pointer <= 8)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((wr_info_pointer >= 4) && (wr_info_pointer <= 8) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((wr_info_pointer >= 4) && (wr_info_pointer <= 8) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((data_in >= 19) && (data_in <= 38)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 50) && (rd_info_pointer <= 55) ##3 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 48) && (rd_info_pointer <= 52)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 46)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 4) && (wr_info_pointer <= 8) ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 4) && (wr_info_pointer <= 8) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 4) && (wr_info_pointer <= 8)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 8) && (wr_info_pointer <= 11) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 4) && (wr_info_pointer <= 8) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 48) && (read_address <= 52)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 47)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_info_pointer >= 7) && (wr_info_pointer <= 10)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_info_pointer >= 50) && (rd_info_pointer <= 55) ##4 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 13) && (read_address <= 17)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((read_address >= 4) && (read_address <= 8)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 58) && (wr_info_pointer <= 63)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 74) && (data_in <= 96)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 144) && (data_in <= 163)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((rd_info_pointer >= 36) && (rd_info_pointer <= 41) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 36) && (rd_info_pointer <= 41) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 18)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((read_address >= 50) && (read_address <= 54)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 9) && (rd_info_pointer <= 12) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 9) && (rd_info_pointer <= 12)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 4) && (wr_info_pointer <= 8) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 4)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((read_address >= 26) && (read_address <= 30)) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((wr_pointer >= 48) && (wr_pointer <= 51) ##3 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 48) && (wr_pointer <= 51) ##4 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 48) && (wr_pointer <= 51) ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 48) && (wr_pointer <= 51) ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 48) && (wr_pointer <= 51) ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 48) && (wr_pointer <= 51) ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 9) && (rd_pointer <= 13) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_info_pointer >= 48) && (rd_info_pointer <= 52) ##4 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 47) && (read_address <= 51)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 9) && (rd_pointer <= 13) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_info_pointer >= 36) && (wr_info_pointer <= 40) ##4 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((wr_pointer >= 43) && (wr_pointer <= 47) ##4 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 43) && (wr_pointer <= 47) ##3 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 43) && (wr_pointer <= 47) ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 43) && (wr_pointer <= 47) ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 43) && (wr_pointer <= 47) ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 43) && (wr_pointer <= 47) ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 35)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 36) && (wr_info_pointer <= 40)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((addr >= 3) && (addr <= 6)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((read_address >= 14) && (read_address <= 18)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 53)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 9) && (wr_info_pointer <= 12) ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 8) && (rd_info_pointer <= 11) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 47)) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 8) && (addr <= 13)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 23)) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((addr >= 8) && (addr <= 13)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((rd_info_pointer >= 30) && (rd_info_pointer <= 34) ##3 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_info_pointer >= 22) && (rd_info_pointer <= 26) ##4 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 4)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 4) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 4) ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 4) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 35) && (rd_info_pointer <= 40) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 96) && (data_in <= 114)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 51)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 4)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 147)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((wr_info_pointer >= 3) && (wr_info_pointer <= 7) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((wr_info_pointer >= 18) && (wr_info_pointer <= 23) ##1 1) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 51) ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 147)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 16)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 51) ##1 1) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 36) && (wr_info_pointer <= 40) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 36) && (wr_info_pointer <= 40)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 35)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 3) && (wr_info_pointer <= 7) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 37) && (read_address <= 41)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((read_address >= 21) && (read_address <= 25)) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((rd_pointer >= 48) && (rd_pointer <= 51) ##3 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 46)) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 48) && (rd_pointer <= 51) ##4 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 48) && (rd_pointer <= 51) ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 48) && (rd_pointer <= 51) ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 48) && (rd_pointer <= 51) ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 48) && (rd_pointer <= 51)) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 51) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 54) && (read_address <= 58)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 4) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 26) && (wr_info_pointer <= 29)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((read_address >= 54) && (read_address <= 58)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 16) && (wr_info_pointer <= 20) ##4 1) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 16) && (wr_info_pointer <= 20) ##3 1) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 19) && (wr_info_pointer <= 24)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 54) && (wr_info_pointer <= 58)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 80) && (data_in <= 99)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((wr_info_pointer >= 54) && (wr_info_pointer <= 58)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 18)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((data_in >= 79) && (data_in <= 98)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 23)) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 18)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 50)) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 26)) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 184)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 234) && (data_in <= 255)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 75)) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((read_address >= 5) && (read_address <= 8)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 57)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 12)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((rd_info_pointer >= 55) && (rd_info_pointer <= 59) ##2 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 52)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 60) && (data_in <= 78)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 4)) |-> wr_q);
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 4)) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 235) && (data_in <= 255)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 205)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 4) && (addr <= 7)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 46)) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 15)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((read_address >= 38) && (read_address <= 42)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_in >= 206) && (data_in <= 222)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 234) && (data_in <= 255)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 23)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 3)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_info_pointer >= 54) && (rd_info_pointer <= 58)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 54) && (rd_info_pointer <= 58) ##1 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 3)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer >= 54) && (rd_info_pointer <= 58)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 59) && (read_address <= 63)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 59) && (read_address <= 63)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 59) && (read_address <= 63)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 12) && (wr_info_pointer <= 16) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 3)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 12)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 46)) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((addr >= 36) && (addr <= 39)) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 14)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 115) && (data_in <= 137)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 3)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((wr_info_pointer >= 13) && (wr_info_pointer <= 17) ##4 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((wr_info_pointer >= 13) && (wr_info_pointer <= 17) ##2 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((wr_info_pointer >= 13) && (wr_info_pointer <= 17) ##1 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((wr_info_pointer >= 13) && (wr_info_pointer <= 17) ##3 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 3)) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 3)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((data_in >= 60) && (data_in <= 76)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 95) && (data_in <= 109)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 77) && (data_in <= 94)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 143)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((wr_info_pointer >= 50) && (wr_info_pointer <= 53)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 50) && (read_address <= 53)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 3)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((rd_info_pointer >= 35) && (rd_info_pointer <= 39)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_info_pointer >= 50) && (wr_info_pointer <= 53)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 18)) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((data_in >= 29) && (data_in <= 42)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 43) && (data_in <= 59)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 49) && (rd_info_pointer <= 52) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 50)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 131)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 18)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((data_in >= 17) && (data_in <= 33)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) (initialize_memories) |-> initialize_memories);
assert property(@(posedge clk) ((rd_info_pointer >= 52) && (rd_info_pointer <= 56) ##1 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 52) && (rd_info_pointer <= 56) ##4 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 172) && (data_in <= 188)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((wr_info_pointer >= 50) && (wr_info_pointer <= 53) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 52) && (rd_info_pointer <= 56) ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 3)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 50) && (wr_info_pointer <= 53) ##3 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 50) && (rd_info_pointer <= 53)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 174) && (data_out <= 210)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((read_address >= 1) && (read_address <= 4)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((read_address >= 60) && (read_address <= 63)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 15) && (read_address <= 18)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((read_address >= 22) && (read_address <= 25)) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 156) && (data_in <= 171)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((read_address >= 15) && (read_address <= 18)) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 174) && (data_out <= 201)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 176) && (data_out <= 201)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 176) && (data_out <= 201)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 3) && (addr <= 5)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((wr_info_pointer >= 59) && (wr_info_pointer <= 63)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 19) && (wr_info_pointer <= 23) ##4 1) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 33)) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 59) && (wr_info_pointer <= 63)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (initialize_memories ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (initialize_memories ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (initialize_memories) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (initialize_memories ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (initialize_memories ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_in >= 80) && (data_in <= 95)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((wr_info_pointer >= 59) && (wr_info_pointer <= 63)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 4) && (wr_info_pointer <= 7)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (initialize_memories) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) (initialize_memories ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) (initialize_memories ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) (initialize_memories ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) (initialize_memories ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) (initialize_memories ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) (initialize_memories ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) (initialize_memories ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) (initialize_memories ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) (initialize_memories) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) (initialize_memories ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) (initialize_memories ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) (initialize_memories) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) (initialize_memories ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) (initialize_memories ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 49)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 3) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 3) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 3) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in >= 98) && (data_in <= 110)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 140)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 3) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((wr_info_pointer >= 53) && (wr_info_pointer <= 56)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 52) && (wr_info_pointer <= 55) ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 52) && (wr_info_pointer <= 55) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 223) && (data_in <= 239)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 49)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 3)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 3) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((read_address >= 35) && (read_address <= 37)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((read_address >= 35) && (read_address <= 37)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 34) && (wr_info_pointer <= 37)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 53) && (rd_info_pointer <= 57) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 224) && (data_in <= 239)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 10) && (addr <= 14)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((data_in >= 49) && (data_in <= 65)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((rd_info_pointer >= 53) && (rd_info_pointer <= 57)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 53) && (rd_info_pointer <= 57) ##1 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 38) && (wr_info_pointer <= 41) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (initialize_memories) |-> (length_info == 0));
assert property(@(posedge clk) (initialize_memories ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) (initialize_memories ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) (initialize_memories ##1 1) |-> (length_info == 0));
assert property(@(posedge clk) (initialize_memories) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) (initialize_memories ##2 1) |-> (length_info == 0));
assert property(@(posedge clk) ((rd_pointer >= 12) && (rd_pointer <= 14) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 12) && (rd_pointer <= 14) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 12) && (rd_pointer <= 14) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((read_address >= 56) && (read_address <= 59)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 12) && (read_address <= 14)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((wr_info_pointer >= 19) && (wr_info_pointer <= 22)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 26)) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((wr_info_pointer >= 39) && (wr_info_pointer <= 42) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((wr_info_pointer >= 39) && (wr_info_pointer <= 42)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_info_pointer >= 2) && (rd_info_pointer <= 5) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer >= 41) && (rd_info_pointer <= 44) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 19) && (wr_info_pointer <= 22) ##3 1) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 25) ##3 1) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 12) && (rd_pointer <= 14) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 25)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 26)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 2) && (rd_info_pointer <= 5) ##4 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((read_address >= 44) && (read_address <= 47)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 231)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 231)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 57) && (rd_info_pointer <= 60)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 240) && (data_in <= 255)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 231)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 17) && (data_in <= 31)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((rd_pointer == 6) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 6) && (wr_info_pointer <= 8) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer == 6) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((read_address >= 4) && (read_address <= 6)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((read_address >= 38) && (read_address <= 41)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((read_address >= 38) && (read_address <= 41)) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_pointer >= 51) && (wr_pointer <= 58)) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 51) && (wr_pointer <= 58)) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((data_in >= 100) && (data_in <= 110)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 50) ##3 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer == 6) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer == 6) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((rd_info_pointer >= 24) && (rd_info_pointer <= 26)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 2)) |-> (len_cnt == 2));
assert property(@(posedge clk) ((wr_pointer >= 51) && (wr_pointer <= 58) ##1 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 51) && (wr_pointer <= 58) ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 2)) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((len_cnt == 2)) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((len_cnt == 2)) |-> wr_q);
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 49)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 211) && (data_in <= 223)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 18)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((wr_pointer >= 11) && (wr_pointer <= 14)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 11) && (wr_pointer <= 14) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 11) && (wr_pointer <= 14) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 11) && (wr_pointer <= 14)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 51) && (wr_pointer <= 58) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 51) && (wr_pointer <= 58) ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((data_in >= 141) && (data_in <= 155)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((data_in >= 28) && (data_in <= 39)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 211) && (data_in <= 222)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 199)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 11) && (wr_pointer <= 14) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 11) && (wr_pointer <= 14) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_pointer >= 11) && (wr_pointer <= 14) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_pointer >= 11) && (wr_pointer <= 14) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((read_address >= 50) && (read_address <= 52)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((read_address >= 29) && (read_address <= 32)) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((wr_pointer >= 51) && (wr_pointer <= 58) ##3 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 51) && (wr_pointer <= 58) ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((data_in >= 84) && (data_in <= 97)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 175) && (data_in <= 188)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((wr_info_pointer >= 60) && (wr_info_pointer <= 63)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 10) && (wr_info_pointer <= 12) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_pointer >= 51) && (wr_pointer <= 58) ##4 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 51) && (wr_pointer <= 58) ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 33)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_in >= 7) && (data_in <= 17)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 13) && (wr_info_pointer <= 16) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 2) && (wr_info_pointer <= 5)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((wr_info_pointer >= 27) && (wr_info_pointer <= 29)) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_in >= 16) && (data_in <= 28)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 40) && (data_in <= 49)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 29) && (data_in <= 39)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 53) && (rd_info_pointer <= 56) ##4 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 50) && (wr_info_pointer <= 52)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 23)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_info_pointer >= 27) && (wr_info_pointer <= 29)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 110)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 110)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((read_address >= 1) && (read_address <= 3)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 34)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 51) && (rd_pointer <= 55)) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 52) && (wr_pointer <= 58)) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 34)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((addr >= 10) && (addr <= 13)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((rd_pointer >= 51) && (rd_pointer <= 55)) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 52) && (wr_pointer <= 58)) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((data_in >= 152) && (data_in <= 163)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((data_in >= 15) && (data_in <= 27)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 66) && (data_in <= 79)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 11)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((rd_pointer >= 51) && (rd_pointer <= 55) ##1 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 52) && (wr_pointer <= 58) ##1 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 51) && (rd_pointer <= 55) ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 52) && (wr_pointer <= 58) ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 2)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((data_in >= 71) && (data_in <= 83)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 38) && (wr_info_pointer <= 40)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 38) && (wr_info_pointer <= 40) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 2) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 32)) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 2)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 2) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 2) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 26) && (read_address <= 28)) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((wr_info_pointer >= 4) && (wr_info_pointer <= 6) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((wr_info_pointer >= 4) && (wr_info_pointer <= 6) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((wr_info_pointer >= 4) && (wr_info_pointer <= 6) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 1)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((wr_pointer >= 52) && (wr_pointer <= 58) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 51) && (rd_pointer <= 55) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 51) && (rd_pointer <= 55) ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 52) && (wr_pointer <= 58) ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 49) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 49) ##3 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 33) && (rd_pointer <= 38)) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 49)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 12) && (rd_pointer <= 13) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 12) && (rd_pointer <= 13) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((rd_pointer >= 51) && (rd_pointer <= 55) ##3 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 52) && (wr_pointer <= 58) ##3 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 52) && (wr_pointer <= 58) ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 51) && (rd_pointer <= 55) ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 52) && (rd_pointer <= 55)) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((data_in >= 7) && (data_in <= 15)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 245) && (data_in <= 255)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 52) && (wr_pointer <= 58) ##4 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 51) && (rd_pointer <= 55) ##4 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 51) && (rd_pointer <= 55) ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 52) && (wr_pointer <= 58) ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 52) && (rd_pointer <= 55) ##1 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 52) && (rd_pointer <= 55) ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((data_in >= 35) && (data_in <= 42)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 223) && (data_in <= 234)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 139) && (data_out <= 172)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 36) && (wr_info_pointer <= 38)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer >= 52) && (rd_pointer <= 55) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 52) && (rd_pointer <= 55) ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_info_pointer >= 57) && (rd_info_pointer <= 59) ##1 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 60) && (data_in <= 70)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 36) && (wr_info_pointer <= 38)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_in >= 18) && (data_in <= 28)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 57) && (rd_info_pointer <= 59) ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 54) && (wr_info_pointer <= 56) ##3 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 54) && (wr_info_pointer <= 56) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 84)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((wr_info_pointer >= 11) && (wr_info_pointer <= 13)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((wr_info_pointer >= 16) && (wr_info_pointer <= 18)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 52) && (rd_pointer <= 55) ##3 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 52) && (rd_pointer <= 55) ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_info_pointer >= 16) && (wr_info_pointer <= 18) ##4 1) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 16) && (wr_info_pointer <= 18) ##3 1) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 34)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_info_pointer >= 3) && (wr_info_pointer <= 5) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 3)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 5) && (read_address <= 6)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((read_address >= 44) && (read_address <= 46)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_pointer >= 52) && (rd_pointer <= 55) ##4 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((addr >= 7) && (addr <= 9)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((rd_info_pointer >= 2) && (rd_info_pointer <= 4)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((addr >= 7) && (addr <= 9)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 110)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 110)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((read_address >= 12) && (read_address <= 13)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_in >= 110) && (data_in <= 123)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 88) && (data_in <= 99)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 33) && (addr <= 35)) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 13) && (wr_info_pointer <= 15) ##2 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((wr_info_pointer >= 13) && (wr_info_pointer <= 15)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 21)) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 141) && (data_in <= 151)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((data_in >= 165) && (data_in <= 174)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((wr_info_pointer >= 57) && (wr_info_pointer <= 59)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 55)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer == 55) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((read_address >= 43) && (read_address <= 45)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((fifo_cnt >= 0) && (fifo_cnt <= 2) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer >= 37) && (wr_pointer <= 45) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt >= 0) && (len_cnt <= 2) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer >= 38) && (wr_pointer <= 46) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (rd_info_pointer >= 0) && (rd_info_pointer <= 19) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 84) ##2 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 84) ##1 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 84) ##1 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 42)) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 221)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 221)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 54) && (rd_info_pointer <= 56)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 69) && (data_in <= 78)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_info_pointer >= 0) && (wr_info_pointer <= 18)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt >= 0) && (len_cnt <= 1) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((fifo_cnt >= 0) && (fifo_cnt <= 1) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_info_pointer >= 0) && (wr_info_pointer <= 18) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 18) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((info_cnt == 1)) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out >= 118) && (data_out <= 155)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((wr_info_pointer >= 5) && (wr_info_pointer <= 6)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 1) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 1) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 55) ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 1) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((wr_pointer >= 15) && (wr_pointer <= 17)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 1) ##4 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_info_pointer >= 0) && (wr_info_pointer <= 16) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_info_pointer >= 0) && (wr_info_pointer <= 16) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 19) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 118) && (data_out <= 147)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 1)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((data_out >= 235) && (data_out <= 255)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 235) && (data_out <= 255)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 79) && (data_in <= 87)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 111) && (data_in <= 123)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 39) && (wr_info_pointer <= 40)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_in >= 43) && (data_in <= 50)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 25) && (data_in <= 33)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 200) && (data_in <= 210)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 235) && (data_out <= 255)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 20) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (!write_length_info ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 19) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 75)) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 75)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 174)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 60) && (data_in <= 68)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 16) && (data_in <= 24)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 20) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 101) && (data_out <= 110)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 101) && (data_out <= 110)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 33)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 11) && (wr_info_pointer <= 12)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 174)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer == 55) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((fifo_cnt == 2)) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 2)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 2) && (wr_info_pointer <= 4)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 0) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (fifo_empty ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (fifo_empty ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (!wr_q ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 0) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((fifo_cnt == 0) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 0) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (!wr_q ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (!wr_q && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((fifo_cnt == 0) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && fifo_empty ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 0) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 15) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 15) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (!wr_q ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (fifo_empty ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (fifo_empty ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((fifo_cnt == 0) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((fifo_cnt == 0) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((len_cnt == 0) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((len_cnt == 0) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (!wr_q ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer == 55) ##4 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((read_address >= 2) && (read_address <= 3)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((read_address >= 1) && (read_address <= 2)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 25) ##3 1) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 50) && (data_in <= 59)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((read_address >= 7) && (read_address <= 8)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((read_address >= 48) && (read_address <= 49)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_out >= 240) && (data_out <= 255)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 240) && (data_out <= 255)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 54)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 6) && (addr <= 7)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((data_in >= 51) && (data_in <= 59)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 84)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 13) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 13) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 26) && (rd_pointer <= 27) ##4 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((rd_pointer >= 26) && (rd_pointer <= 27)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_pointer >= 26) && (rd_pointer <= 27) ##3 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4)) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 37)) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4)) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 34) && (wr_info_pointer <= 35)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (length_info >= 0) && (length_info <= 1)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 12) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 12) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (length_info >= 0) && (length_info <= 1)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 44) && (read_address <= 45)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 43)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_pointer >= 35) && (rd_pointer <= 37) ##3 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 235) && (data_in <= 244)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer == 26) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((wr_info_pointer == 26)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 6)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 22)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_info_pointer == 26) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 0) && (data_out <= 107)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 5) && (wr_info_pointer <= 31) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 5) && (wr_info_pointer <= 57) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 60)) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((data_out >= 118) && (data_out <= 131)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 118) && (data_out <= 131)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 60)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 96) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (length_info >= 1) && (length_info <= 2)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((length_info == 3)) |-> (length_info == 3));
assert property(@(posedge clk) ((length_info == 3)) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((length_info == 3)) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((data_out >= 229) && (data_out <= 238)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 229) && (data_out <= 238)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) (!wr ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 10) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 10) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (!wr ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 30) && (read_address <= 63)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer >= 37) && (wr_pointer <= 40) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (reset_mode ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (reset_mode ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (!wr ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (length_info >= 1) && (length_info <= 2) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (reset_mode ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 40) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!wr && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 40) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_pointer >= 38) && (wr_pointer <= 40) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 35) && (read_address <= 63) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer >= 38) && (wr_pointer <= 40) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer == 58)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer == 58) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer == 58)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!fifo_selected ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_info_pointer >= 0) && (wr_info_pointer <= 8) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (addr >= 23) && (addr <= 45)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (!fifo_selected ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_info_pointer >= 0) && (wr_info_pointer <= 8)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_info_pointer >= 0) && (wr_info_pointer <= 8) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_pointer >= 38) && (wr_pointer <= 40)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (read_address >= 36) && (read_address <= 63) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 !wr ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (rd_pointer >= 38) && (rd_pointer <= 40) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_info_pointer >= 0) && (wr_info_pointer <= 8) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_info_pointer >= 0) && (wr_info_pointer <= 8) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (!fifo_selected ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_in >= 1) && (data_in <= 121)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer == 58) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((read_address == 5)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((read_address == 6)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer == 26) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 42) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 99) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (addr >= 0) && (addr <= 29)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (rd_pointer >= 38) && (rd_pointer <= 40)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 7) && (rd_info_pointer <= 59) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (release_buffer ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 !fifo_selected ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 12) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 7) && (rd_info_pointer <= 32) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 7) && (rd_info_pointer <= 17) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 42) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_in >= 1) && (data_in <= 121) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (addr >= 0) && (addr <= 29) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 release_buffer) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 126) && (data_out <= 131)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((rd_info_pointer == 29) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((length_info == 1) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((length_info == 1) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 !fifo_selected) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_in >= 1) && (data_in <= 99) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && extended_mode ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 0) && (data_out <= 12) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 39) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 38) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((length_info == 1) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (rd_info_pointer >= 4) && (rd_info_pointer <= 11) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_in >= 1) && (data_in <= 99) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && extended_mode ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 !fifo_selected) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 59) && (data_out <= 60)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((read_address == 0)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((data_out >= 59) && (data_out <= 60)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_out >= 229) && (data_out <= 231)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 229) && (data_out <= 231)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 59) && (data_out <= 60)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((rd_pointer == 12) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 12) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 12) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_pointer == 12) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((data_out >= 59) && (data_out <= 60)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((read_address >= 41) && (read_address <= 63) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (!release_buffer ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (!release_buffer && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 !release_buffer) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 !extended_mode ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 0) && (data_out <= 12)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (!extended_mode ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 !extended_mode) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 !release_buffer ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (length_info == 1)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((length_info == 1) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer >= 37) && (wr_pointer <= 39) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out == 0) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 38) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (!extended_mode ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 41) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 !extended_mode ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (!extended_mode ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (!release_buffer && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 63) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (length_info == 1) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 !extended_mode) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (rd_pointer >= 43) && (rd_pointer <= 45)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 121) && (data_in <= 254) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 63) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 !release_buffer ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (length_info == 1)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (!extended_mode ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 fifo_selected ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (!release_buffer ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (!release_buffer ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((len_cnt >= 3) && (len_cnt <= 4)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_out >= 69) && (data_out <= 84)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((rd_info_pointer == 58) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((read_address == 8)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((data_out >= 235) && (data_out <= 243)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 249) && (data_out <= 255)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 249) && (data_out <= 255)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 235) && (data_out <= 243)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 32) && (rd_pointer <= 33) ##4 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 38) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((addr == 6)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt >= 3) && (len_cnt <= 4)) |-> wr_q);
assert property(@(posedge clk) ((len_cnt >= 3) && (len_cnt <= 4)) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_pointer == 38) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((wr_info_pointer == 40) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((wr_info_pointer == 33) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((read_address == 48)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((read_address == 48)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && fifo_selected ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_in >= 135) && (data_in <= 254)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 wr) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_pointer >= 38) && (wr_pointer <= 39) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 42) && (read_address <= 63) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (read_address >= 45) && (read_address <= 63) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer == 38) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (fifo_selected ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 18) && (addr <= 39) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 wr ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && fifo_selected ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (rd_pointer >= 43) && (rd_pointer <= 45) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer >= 38) && (wr_pointer <= 39) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_pointer >= 41) && (wr_pointer <= 46)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (addr >= 20) && (addr <= 40)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 wr) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address == 3)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((read_address == 1)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((read_address == 35)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((read_address == 14)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_out >= 12) && (data_out <= 14)) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((rd_pointer == 43) ##4 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((wr_info_pointer == 53)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer == 44) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((wr_info_pointer == 53) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer == 53)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 63) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_pointer >= 38) && (wr_pointer <= 39)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 42) && (read_address <= 63)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (rd_pointer == 38) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_pointer >= 18) && (wr_pointer <= 38) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((read_address == 35)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer == 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 9) && (rd_info_pointer <= 18) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && wr ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (rd_info_pointer >= 10) && (rd_info_pointer <= 19) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_pointer >= 41) && (wr_pointer <= 46) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 106) && (data_out <= 251)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 63) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 63) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_pointer >= 43) && (wr_pointer <= 46)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((len_cnt == 3)) |-> (len_cnt == 3));
assert property(@(posedge clk) ((len_cnt == 3)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address == 45)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_info_pointer == 11) ##4 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer == 32) ##4 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 32) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((wr_info_pointer == 26) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 3)) |-> wr_q);
assert property(@(posedge clk) ((len_cnt == 3)) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 29) && (rd_info_pointer <= 57) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((read_address == 45)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) (!reset_mode && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 !reset_mode) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (addr >= 0) && (addr <= 24) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_info_pointer >= 10) && (wr_info_pointer <= 18)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (rd_pointer == 38)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 !reset_mode ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_pointer >= 18) && (wr_pointer <= 38) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer >= 37) && (wr_pointer <= 38) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (wr ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (!reset_mode ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 43) && (rd_pointer <= 53) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 24) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (read_address >= 0) && (read_address <= 31) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer >= 41) && (wr_pointer <= 46) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (!reset_mode && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_info_pointer >= 10) && (wr_info_pointer <= 18) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_pointer >= 43) && (wr_pointer <= 46) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 !reset_mode ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_in >= 1) && (data_in <= 66)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 !reset_mode) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 0) && (read_address <= 28)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 47) && (read_address <= 63) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_pointer >= 18) && (wr_pointer <= 38) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 47) && (read_address <= 63) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out == 126)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((read_address == 2)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((data_out == 8)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((read_address == 34)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((read_address == 47)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_info_pointer == 58) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer >= 41) && (wr_pointer <= 45) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 66) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 17) && (read_address <= 38)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 17) && (read_address <= 38) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer == 38) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_in >= 1) && (data_in <= 66) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_pointer == 38) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 28) && (addr <= 45) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 66) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (read_address >= 17) && (read_address <= 38) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer >= 43) && (wr_pointer <= 46) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 0) && (read_address <= 28) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 17) && (read_address <= 38) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer == 38) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 17) && (read_address <= 38)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address == 4)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((data_out >= 251) && (data_out <= 255)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_info_pointer == 41) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer >= 43) && (wr_pointer <= 45) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (addr >= 32) && (addr <= 45)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_pointer == 38)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 49) && (read_address <= 63) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 40) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 41) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_pointer >= 43) && (wr_pointer <= 44) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address == 7)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((rd_info_pointer >= 9) && (rd_info_pointer <= 29) ##4 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((rd_info_pointer >= 9) && (rd_info_pointer <= 18) ##4 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer == 24) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_pointer == 24) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer >= 43) && (wr_pointer <= 44) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (read_address >= 22) && (read_address <= 42) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 20) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 161) && (data_out <= 251) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 80) && (data_in <= 165) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (addr >= 0) && (addr <= 20) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (addr >= 0) && (addr <= 20)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 81) && (data_in <= 160) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 80) && (data_in <= 165) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((read_address >= 20) && (read_address <= 41) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 161) && (data_out <= 251) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 20) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (addr >= 0) && (addr <= 20) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 161) && (data_out <= 251) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 139) && (data_out <= 155)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (rd_info_pointer >= 12) && (rd_info_pointer <= 20)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (addr >= 0) && (addr <= 20)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 31) && (addr <= 44) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 80) && (data_in <= 165) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 80) && (data_in <= 165) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 37) && (data_out <= 38)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_out == 59)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((wr_info_pointer == 16) ##4 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((data_out == 59)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_out >= 37) && (data_out <= 38)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 9) && (rd_info_pointer <= 12) ##4 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((data_out >= 251) && (data_out <= 253)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_pointer == 17)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer == 38) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_out == 59)) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 255) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_info_pointer >= 0) && (wr_info_pointer <= 5)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (addr >= 15) && (addr <= 29) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_in >= 81) && (data_in <= 160) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (addr >= 15) && (addr <= 29)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 13) && (addr <= 27) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 255) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_pointer == 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 139) && (data_out <= 147)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (rd_info_pointer >= 12) && (rd_info_pointer <= 19) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 173) && (data_in <= 254) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (addr >= 15) && (addr <= 29) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_info_pointer >= 0) && (wr_info_pointer <= 5) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 139) && (data_out <= 147)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (rd_info_pointer >= 13) && (rd_info_pointer <= 20)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (rd_info_pointer >= 7) && (rd_info_pointer <= 12)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (addr >= 15) && (addr <= 29)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (addr >= 0) && (addr <= 18)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_in >= 173) && (data_in <= 254)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_in >= 1) && (data_in <= 45)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out == 251)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out == 37)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_out == 37)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_out == 251)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_info_pointer == 35) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_out == 251)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer == 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 15) && (read_address <= 31) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 147) && (data_in <= 208) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_in >= 1) && (data_in <= 45) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_info_pointer >= 12) && (wr_info_pointer <= 18)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (length_info >= 2) && (length_info <= 3) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((read_address >= 25) && (read_address <= 43) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out == 251)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 17) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 69) && (data_out <= 75)) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((data_out >= 38) && (data_out <= 42)) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (read_address >= 15) && (read_address <= 31) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 7) && (rd_info_pointer <= 11) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 45) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 171) && (data_out <= 255) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 12) && (rd_info_pointer <= 18) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 69) && (data_out <= 75)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((data_out == 139)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 3) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_info_pointer >= 12) && (wr_info_pointer <= 18) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (rd_info_pointer >= 13) && (rd_info_pointer <= 19) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 183) && (data_in <= 254) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (length_info >= 2) && (length_info <= 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 176) && (data_out <= 251)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 24) && (read_address <= 38)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 10) && (wr_info_pointer <= 26) ##4 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((data_out == 243)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out == 176)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_out == 139)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((wr_info_pointer >= 10) && (wr_info_pointer <= 16) ##4 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((data_out == 139)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_out == 176)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_out == 251) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out == 243)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_out == 251) ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_info_pointer >= 33) && (wr_info_pointer <= 61) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 33) && (wr_info_pointer <= 44) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((wr_info_pointer == 53) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 58) && (data_in <= 120) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 58) && (data_in <= 120) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((read_address >= 15) && (read_address <= 30) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_info_pointer >= 13) && (wr_info_pointer <= 18)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 42) && (read_address <= 53)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 42) && (read_address <= 53) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((length_info == 0) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_in >= 191) && (data_in <= 254)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (length_info == 0) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer == 29) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 3)) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((fifo_cnt == 3)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 3)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 3)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((length_info == 0) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 15) && (read_address <= 30) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (rd_info_pointer >= 14) && (rd_info_pointer <= 19) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_info_pointer >= 13) && (wr_info_pointer <= 18) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 42) && (read_address <= 53) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_in >= 191) && (data_in <= 254) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((length_info == 0) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 58) && (data_in <= 120) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 58) && (data_in <= 120) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address == 55)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 221)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out == 221)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((rd_pointer == 21)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer == 21) ##3 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer == 21) ##1 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer == 21) ##2 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer == 21)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 13) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 121) && (data_in <= 186) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 13) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 121) && (data_in <= 186) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 13) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (read_address >= 15) && (read_address <= 28) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 187) && (data_in <= 255) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_info_pointer >= 0) && (wr_info_pointer <= 3) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 26) && (read_address <= 38) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_in >= 59) && (data_in <= 99) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (addr >= 0) && (addr <= 13) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_in >= 121) && (data_in <= 183)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 45) && (read_address <= 53)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_info_pointer >= 0) && (wr_info_pointer <= 3)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 81) && (data_in <= 137) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (addr >= 0) && (addr <= 13)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (length_info == 0)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 35) && (read_address <= 47) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_info_pointer >= 0) && (wr_info_pointer <= 3) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 45) && (read_address <= 53) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out == 84)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out == 84)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((addr >= 37) && (addr <= 44) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 8) && (rd_info_pointer <= 11) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_info_pointer >= 0) && (wr_info_pointer <= 3) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (read_address >= 26) && (read_address <= 38) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 13) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 13) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 187) && (data_in <= 255) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (read_address >= 35) && (read_address <= 47) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 45) && (read_address <= 53) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 52) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (addr >= 0) && (addr <= 13) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_info_pointer >= 0) && (wr_info_pointer <= 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 52) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (addr >= 42) && (addr <= 63)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_pointer >= 39) && (wr_pointer <= 41)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_in >= 59) && (data_in <= 99)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 75) && (data_out <= 171)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_in >= 121) && (data_in <= 183) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (length_info == 0)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (addr >= 0) && (addr <= 13)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 121) && (data_in <= 186) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 121) && (data_in <= 186) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer == 1) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 1) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 1) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 49) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 49) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 49) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_pointer == 1) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_pointer == 1) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_pointer == 49) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 24) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (read_address >= 30) && (read_address <= 42) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 19) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_in >= 121) && (data_in <= 173) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 28) && (read_address <= 38)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 15) && (read_address <= 26)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 13) && (wr_info_pointer <= 24) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 56) && (read_address <= 63) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 126) && (data_out <= 216) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 45) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 96)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 96)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((data_out == 75)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((read_address >= 33) && (read_address <= 46) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 45) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 33) && (read_address <= 46) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 30) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 12) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 45) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 28) && (read_address <= 38) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 121) && (data_in <= 173) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 15) && (read_address <= 26) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out == 160)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_out == 60)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (read_address >= 56) && (read_address <= 63) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_pointer >= 39) && (wr_pointer <= 40)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_in >= 81) && (data_in <= 137)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 216) && (data_out <= 251)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 0) && (read_address <= 15)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out == 60)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_out == 160)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((wr_pointer == 10) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 13) && (wr_info_pointer <= 24) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_pointer == 10) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 22) && (read_address <= 31)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 wr_q ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 31) && (read_address <= 42) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (len_cnt >= 1) && (len_cnt <= 3) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 57) && (read_address <= 63)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 216) && (data_out <= 251) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 60) && (data_out <= 107)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 wr_q) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 15) && (read_address <= 25) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (fifo_cnt >= 1) && (fifo_cnt <= 3) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 !fifo_empty) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 !fifo_empty ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out == 52)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((read_address >= 21) && (read_address <= 32) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (!fifo_empty && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (read_address >= 31) && (read_address <= 42) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 21) && (read_address <= 32) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((fifo_cnt >= 1) && (fifo_cnt <= 3) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 216) && (data_out <= 251) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (read_address >= 15) && (read_address <= 25) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 3) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && wr_q ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out == 52)) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 wr_q ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (rd_info_pointer >= 9) && (rd_info_pointer <= 12) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 60) && (data_out <= 107) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 !fifo_empty ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 216) && (data_out <= 251) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 22) && (read_address <= 31) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 0) && (read_address <= 15) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (rd_info_pointer >= 10) && (rd_info_pointer <= 13) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer == 12) ##4 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 60) && (data_out <= 107)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 57) && (read_address <= 63) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_in >= 173) && (data_in <= 215)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 !fifo_empty) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 wr_q) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 171) && (data_out <= 172)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_in == 23)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_pointer == 18)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((wr_pointer == 10) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_info_pointer == 53) ##4 (fifo_cnt == 0)) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer == 10) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 161) && (data_out <= 197) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 60) && (data_out <= 107) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((length_info == 3) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((length_info == 3) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((length_info == 3) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((read_address >= 12) && (read_address <= 23) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_pointer >= 40) && (wr_pointer <= 41) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 229) && (data_out <= 251) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 22) && (read_address <= 30) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 201) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 35) && (read_address <= 42)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (len_cnt >= 1) && (len_cnt <= 2) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 161) && (data_out <= 197) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 161) && (data_out <= 197)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 0) && (read_address <= 4)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (fifo_cnt >= 1) && (fifo_cnt <= 2) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (length_info == 3)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (length_info == 3) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 62) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 6)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 118) && (data_out <= 120)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((data_out >= 130) && (data_out <= 131)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 41) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_pointer >= 40) && (wr_pointer <= 41) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 161) && (data_out <= 197) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (read_address >= 0) && (read_address <= 15) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 2) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 229) && (data_out <= 251) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 60) && (data_out <= 107) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (read_address >= 22) && (read_address <= 30) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((fifo_cnt >= 1) && (fifo_cnt <= 2) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 161) && (data_out <= 197) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 41) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 35) && (read_address <= 42) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 0) && (read_address <= 4) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((length_info == 3) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_in >= 215) && (data_in <= 254)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (length_info == 2)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (length_info == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 13) && (read_address <= 22)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 161) && (data_out <= 197)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 0) && (read_address <= 4)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out == 171)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((rd_pointer == 40) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 40) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((length_info == 3) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((length_info == 3) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer == 40) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_pointer == 40) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((data_in == 130) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_pointer >= 52) && (rd_pointer <= 54) ##1 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_pointer >= 52) && (rd_pointer <= 54)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_pointer == 40) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 243) && (data_out <= 251) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_pointer == 40) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((fifo_cnt == 1) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 1) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 1) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (len_cnt == 1)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (length_info == 2) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 243) && (data_out <= 251) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_info_pointer >= 0) && (wr_info_pointer <= 1) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (fifo_cnt == 1) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (len_cnt == 1) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (fifo_cnt == 1)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((length_info == 4)) |-> (length_info == 4));
assert property(@(posedge clk) ((length_info == 4)) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((length_info == 4)) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 201)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((data_out == 238)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out == 29)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((length_info == 2) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 243) && (data_out <= 251) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (read_address >= 0) && (read_address <= 4) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_pointer == 40) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((len_cnt == 1) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((len_cnt == 1) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer == 40) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((fifo_cnt == 1) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_info_pointer >= 0) && (wr_info_pointer <= 1) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 10) && (wr_info_pointer <= 11) ##4 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (length_info == 2) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (fifo_cnt == 1) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (len_cnt == 1) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (data_in >= 72) && (data_in <= 221)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 wr) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (read_address >= 27) && (read_address <= 60)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 extended_mode) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (wr_pointer >= 46) && (wr_pointer <= 47) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (fifo_cnt >= 0) && (fifo_cnt <= 1) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 !reset_mode ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (rd_info_pointer == 48) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (addr >= 6) && (addr <= 30) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_in >= 43) && (data_in <= 202) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) && (read_address >= 14) && (read_address <= 56) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (read_address >= 36) && (read_address <= 60) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (wr_pointer >= 46) && (wr_pointer <= 48) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (length_info == 1) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (len_cnt >= 0) && (len_cnt <= 2) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (len_cnt >= 0) && (len_cnt <= 1) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_in >= 229) && (data_in <= 254)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 84) && (data_out <= 107)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 243) && (data_out <= 251)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_pointer >= 44) && (wr_pointer <= 46)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (len_cnt == 1)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (fifo_cnt == 1)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out == 29)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_out == 238)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 41) && (rd_info_pointer <= 57) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 41) && (rd_info_pointer <= 49) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##3 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##1 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 6) ##4 1) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 3) && (rd_info_pointer >= 31) && (rd_info_pointer <= 44) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (rd_info_pointer >= 31) && (rd_info_pointer <= 45) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##3 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 2) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((length_info == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##1 1) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##3 1) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 155) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((length_info == 2) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 161) && (data_out <= 176) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (write_length_info ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (write_length_info ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 249) && (data_out <= 251) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 59) && (addr <= 63) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 229) && (data_in <= 254) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 161) && (data_out <= 176) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 15) && (read_address <= 19)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (addr >= 59) && (addr <= 63)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (addr >= 59) && (addr <= 63) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address >= 57) && (read_address <= 60)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 52) && (addr <= 62) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 15) && (read_address <= 19) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 96) && (data_out <= 107)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((fifo_cnt == 4)) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((rd_pointer == 53) ##2 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((fifo_cnt == 4)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_pointer == 53) ##2 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_pointer == 53) ##2 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 4)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 69) && (data_out <= 72)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((rd_info_pointer >= 16) && (rd_info_pointer <= 21) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out == 193)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((length_info == 2) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (write_length_info ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((length_info == 2) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 107) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 59) && (addr <= 63) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (read_address >= 15) && (read_address <= 19) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 161) && (data_out <= 176) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 14) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 fifo_selected) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (!fifo_selected ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 wr_q) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 !fifo_empty) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 !reset_mode) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (addr >= 6) && (addr <= 30)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (fifo_cnt == 0) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_in >= 43) && (data_in <= 102) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (!wr && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((fifo_cnt == 0) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (wr_pointer == 46) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (read_address >= 53) && (read_address <= 60) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 !fifo_selected ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (data_in >= 43) && (data_in <= 95) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((len_cnt == 0) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 fifo_empty ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (data_out == 0) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (addr >= 26) && (addr <= 30) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (length_info == 1) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) && fifo_empty ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (wr_pointer >= 46) && (wr_pointer <= 47) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (len_cnt == 0) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (!wr_q && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((wr_pointer == 46) ##3 (data_out == 0)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) && (wr_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (rd_info_pointer == 48) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 !wr_q ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (!wr ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) && (read_address >= 36) && (read_address <= 56) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (len_cnt >= 0) && (len_cnt <= 1) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (!release_buffer && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (addr >= 59) && (addr <= 63) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 9) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 57) && (read_address <= 60) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address >= 15) && (read_address <= 19) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 96) && (data_out <= 107) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 155) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 8) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_pointer >= 44) && (wr_pointer <= 45)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 161) && (data_out <= 176)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (addr >= 59) && (addr <= 63)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((length_info == 4)) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((length_info == 4) ##1 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((data_out == 193)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((length_info == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##4 1) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in == 206) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_out == 251) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out == 240)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_in == 206) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in == 206)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out == 251) ##4 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((data_out == 240)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 253) && (data_out <= 255)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 240)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 240) ##4 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 1) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in == 206)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out == 251) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 10) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 171) && (data_out <= 176) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 193) && (data_out <= 216) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && write_length_info ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 60) && (data_out <= 84) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer == 39) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 96) && (data_out <= 107) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((len_cnt == 4)) |-> (len_cnt == 4));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##1 (fifo_cnt == 3) ##3 (data_out == 0)) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##1 (fifo_cnt == 3) ##3 (data_out == 0)) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 !fifo_empty) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##1 (fifo_cnt == 3) ##3 (data_out == 0)) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_pointer == 54) ##3 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((len_cnt == 4)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((len_cnt == 4)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_pointer == 54) ##3 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_pointer == 54) ##3 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((len_cnt == 4)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_pointer == 39)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 193) && (data_out <= 216) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 60) && (data_out <= 84)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((fifo_cnt == 4)) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 write_length_info ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_pointer == 39) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 write_length_info) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (read_address == 63)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 84) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##1 (fifo_cnt == 3) ##3 (data_out == 0)) |-> initialize_memories);
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##1 (fifo_cnt == 3) ##3 (data_out == 0)) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 !fifo_empty) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> initialize_memories);
assert property(@(posedge clk) ((data_in == 57) ##3 (data_out == 0)) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##1 (fifo_cnt == 3) ##3 (data_out == 0)) |-> initialize_memories);
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_info_pointer >= 61) && (wr_info_pointer <= 63) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 16) && (wr_info_pointer <= 20) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 16) && (wr_info_pointer <= 30) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out == 40)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer == 58)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out == 214)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out == 9)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 45) && (fifo_cnt == 3) ##4 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (wr_info_pointer >= 12) && (wr_info_pointer <= 18) ##3 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (read_address >= 2) && (read_address <= 15) ##3 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (rd_info_pointer >= 12) && (rd_info_pointer <= 20) ##2 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (rd_info_pointer >= 12) && (rd_info_pointer <= 19) ##3 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) && (rd_info_pointer >= 12) && (rd_info_pointer <= 18) ##4 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 84) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 18) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) (extended_mode ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((wr_pointer == 58) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer == 58) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 4) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (release_buffer ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (wr_q ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((length_info == 0) ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) && extended_mode ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (data_in >= 28) && (data_in <= 42)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) && wr_q ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((len_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 2) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt >= 1) && (len_cnt <= 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 63) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_in >= 201) && (data_in <= 206) && (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((read_address >= 47) && (read_address <= 63) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 55) && (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (addr >= 23) && (addr <= 28)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 extended_mode) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 !release_buffer) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) (!reset_mode && (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 63) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (data_in >= 72) && (data_in <= 95)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (length_info == 1)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (read_address >= 23) && (read_address <= 44) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !fifo_empty ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr >= 39) && (addr <= 58) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (data_in >= 178) && (data_in <= 221)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (addr >= 26) && (addr <= 30)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (data_out >= 161) && (data_out <= 243)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (fifo_cnt >= 4) && (fifo_cnt <= 5) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (read_address >= 57) && (read_address <= 60)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in >= 75) && (data_in <= 130) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (fifo_cnt == 1)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (read_address >= 27) && (read_address <= 36)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (!fifo_empty ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !fifo_selected ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_out >= 96) && (data_out <= 107) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer == 39) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 193) && (data_out <= 216) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && write_length_info ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 18) && (addr <= 39) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (wr_pointer == 46) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (fifo_cnt == 0) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 33) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (data_out >= 161) && (data_out <= 243) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) && (wr_info_pointer >= 45) && (wr_info_pointer <= 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (data_in >= 72) && (data_in <= 95) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 !fifo_selected ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 33) ##4 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 fifo_empty ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_in >= 43) && (data_in <= 72) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (!extended_mode && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (fifo_cnt == 1) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 84) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((addr >= 26) && (addr <= 27) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 !wr_q ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (addr >= 26) && (addr <= 27) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (read_address >= 53) && (read_address <= 56) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) && (read_address >= 53) && (read_address <= 56) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 !wr ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (len_cnt == 0) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (data_in >= 43) && (data_in <= 72) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) && reset_mode ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (read_address >= 27) && (read_address <= 36) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (!extended_mode ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 30) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_in >= 79) && (data_in <= 165) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (reset_mode ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (wr ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) (!release_buffer ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 60) && (data_out <= 84) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 8) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 write_length_info ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_pointer == 39) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 45) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (!write_length_info ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_pointer == 39)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (read_address == 63) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 216) && (data_out <= 229)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 write_length_info) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((len_cnt == 4)) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_pointer == 58) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out == 214)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_out == 255)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_out == 9)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_out == 40)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_in == 206) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer == 58) ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((data_in == 206)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 1) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (fifo_cnt == 0)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4)) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> wr_q);
assert property(@(posedge clk) ((len_cnt == 4)) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (wr_pointer >= 48) && (wr_pointer <= 55) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_pointer == 48) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_pointer >= 48) && (wr_pointer <= 58) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((wr_pointer >= 48) && (wr_pointer <= 49) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (read_address >= 16) && (read_address <= 17) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (data_out >= 191) && (data_out <= 240) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (addr >= 3) && (addr <= 4) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (rd_info_pointer >= 31) && (rd_info_pointer <= 36) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (rd_info_pointer >= 31) && (rd_info_pointer <= 36) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) && (rd_info_pointer >= 31) && (rd_info_pointer <= 35) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##1 1) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_pointer == 58) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer == 58)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out == 72)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4)) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 !release_buffer) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer >= 58) && (wr_info_pointer <= 60) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 info_empty ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (addr >= 28) && (addr <= 53) ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && (info_cnt == 1) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr >= 23) && (addr <= 39) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((data_in >= 75) && (data_in <= 201) && (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (length_info == 0)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt >= 0) && (len_cnt <= 1) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (data_in >= 42) && (data_in <= 108) ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (info_cnt == 0) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer >= 5) && (wr_pointer <= 6) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 extended_mode) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) (!write_length_info && (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 extended_mode ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer >= 54) && (wr_info_pointer <= 59) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address >= 28) && (read_address <= 44) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 !fifo_selected ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (read_address >= 13) && (read_address <= 23) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##4 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 wr ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) (extended_mode ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) (!release_buffer ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##1 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_pointer == 58) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##2 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((data_out == 255)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 72)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer == 58) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##1 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((wr_info_pointer >= 16) && (wr_info_pointer <= 30) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in == 0) && (rd_info_pointer == 0)) |-> rst);
assert property(@(posedge clk) ((data_in == 0) && (wr_info_pointer == 0)) |-> rst);
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 3) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((addr >= 18) && (addr <= 39) && (length_info >= 0) && (length_info <= 1) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) (rst) |-> rst);
assert property(@(posedge clk) ((addr >= 18) && (addr <= 39) ##1 (data_in == 57) ##3 (data_out == 0)) |-> (fifo_cnt == 5));
assert property(@(posedge clk) (!release_buffer && !reset_mode && (data_in == 0)) |-> rst);
assert property(@(posedge clk) ((data_in == 0) && initialize_memories) |-> rst);
assert property(@(posedge clk) ((addr == 0) && (data_in == 0)) |-> rst);
assert property(@(posedge clk) ((data_in == 0) && (wr_pointer == 0)) |-> rst);
assert property(@(posedge clk) (!info_empty && (data_in == 0)) |-> rst);
assert property(@(posedge clk) ((read_address >= 10) && (read_address <= 24) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 0) && (read_address == 0)) |-> rst);
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((len_cnt == 2) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((addr >= 18) && (addr <= 39) ##1 (data_in == 57) ##2 (data_out == 0) ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 0) && (rd_pointer == 0)) |-> rst);
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (fifo_cnt == 6));
assert property(@(posedge clk) (!fifo_selected ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) (!reset_mode && !wr && (data_in == 0)) |-> rst);
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 4) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 16) && (read_address <= 30) ##3 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 30) && (wr_info_pointer <= 63) ##1 (data_in == 57) ##3 (data_out == 0)) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##1 (data_in == 57) ##3 (data_out == 0)) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##1 (fifo_cnt == 3) ##2 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((wr_info_pointer >= 30) && (wr_info_pointer <= 63) ##1 (data_in == 57) ##2 (data_out == 0) ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##1 (data_in == 57) ##3 (data_out == 0)) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##1 (data_in == 57) ##2 (data_out == 0) ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##1 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 21) && (addr <= 28) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 17) && (addr <= 28) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr == 28) && (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##4 reset_mode) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((length_info == 1) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 15) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 57) ##1 (rd_info_pointer == 29) ##2 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##2 fifo_selected ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##3 wr ##1 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address == 12) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 57) ##3 (rd_info_pointer == 30)) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in == 57) ##3 (data_in == 130) ##1 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) && (len_cnt == 3) ##4 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 47) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##1 (data_in == 57) ##3 (data_out == 0)) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##2 (wr_pointer == 4) ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in >= 58) && (data_in <= 120) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##1 (wr_info_pointer == 58) ##2 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((read_address >= 1) && (read_address <= 12) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (data_in == 57) ##3 (data_out == 0)) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##3 (addr == 39)) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 33) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##1 !info_empty ##2 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((rd_info_pointer >= 19) && (rd_info_pointer <= 40) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) && fifo_selected ##3 !write_length_info ##1 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##1 (info_cnt == 1) ##2 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 19) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##3 wr) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) && (length_info >= 0) && (length_info <= 1) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##4 !release_buffer) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) ##1 (data_in == 57) ##1 !reset_mode ##2 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##1 wr ##2 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##3 !fifo_empty ##1 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((length_info == 1) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 20) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) (fifo_selected ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 255) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 57) && (wr_info_pointer == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##2 !info_empty ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) (!release_buffer && (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##2 (wr_info_pointer == 59) ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##3 (wr_info_pointer == 60)) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((length_info == 1) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (data_in == 57) ##2 (data_out == 0) ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##1 (data_in == 57) ##2 (data_out == 0) ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 17) ##2 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##1 (data_in == 57) ##2 (data_out == 0) ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 4) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##1 !fifo_empty ##2 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((addr == 28) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 57) ##3 !fifo_empty) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) && (wr_info_pointer >= 30) && (wr_info_pointer <= 63) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((fifo_cnt == 2) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((fifo_cnt >= 1) && (fifo_cnt <= 6) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((fifo_cnt >= 1) && (fifo_cnt <= 2) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 2) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) && (length_info >= 0) && (length_info <= 1) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) ##1 !wr && (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) ##1 (data_in == 57) ##3 !fifo_selected) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) ##1 (data_in == 57) ##2 extended_mode ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##2 (data_in == 201) ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) ##1 (data_in == 57) ##3 !write_length_info) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) ##1 !reset_mode && (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##3 (len_cnt == 2)) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##1 (addr == 12) ##2 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) (!wr && (data_in == 57) && fifo_selected ##4 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##2 wr_q ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) (!fifo_empty ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##1 !fifo_selected ##3 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##2 !fifo_empty ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##2 (len_cnt == 1) ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 52) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 63) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in == 57) && (rd_info_pointer == 29) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) (wr_q ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) (!release_buffer ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in == 57) && (wr_pointer == 3) ##4 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##2 (rd_info_pointer == 29) ##2 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##4 (data_in == 42)) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) && (read_address == 12) ##4 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) && (wr_info_pointer == 57) ##4 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##2 (data_in == 201) ##2 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##2 (info_cnt == 1) ##2 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##2 (read_address == 28) ##2 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##2 (wr_info_pointer == 59) ##2 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##1 (read_address == 60) ##2 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((read_address >= 41) && (read_address <= 51) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in == 57) && (len_cnt == 3) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##2 (addr == 44) ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##2 (read_address == 28) ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##1 (wr_pointer == 3) ##2 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) && (read_address >= 0) && (read_address <= 30) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) (!release_buffer ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in == 57) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((read_address >= 15) && (read_address <= 30) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) && (read_address == 12) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##3 (len_cnt == 2) ##1 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##3 (read_address == 23)) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in == 57) ##1 !fifo_selected ##2 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##2 (info_cnt == 1) ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in >= 60) && (data_in <= 123) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##3 (data_in == 130)) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) && write_length_info ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) && (wr_pointer == 3) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) (!reset_mode && (data_in == 57) && fifo_selected ##4 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##3 (wr_pointer == 5)) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) && (read_address >= 0) && (read_address <= 18) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##2 !fifo_empty ##2 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##1 !fifo_empty ##3 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##4 wr_q) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##2 wr_q ##2 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) && write_length_info ##4 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) && (rd_info_pointer == 29) ##4 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##2 fifo_selected ##2 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) (!release_buffer && (data_in == 57) ##4 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##1 wr ##3 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##2 !info_empty ##2 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##2 (addr == 44) ##2 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) && fifo_selected ##1 !reset_mode ##3 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) && fifo_selected ##3 !fifo_selected ##1 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) && (fifo_cnt == 3) ##4 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##3 (wr_info_pointer == 60) ##1 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##3 (rd_info_pointer == 30) ##1 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##3 (wr_pointer == 5) ##1 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##3 (read_address == 23) ##1 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##2 (fifo_cnt == 4) ##2 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##3 (addr == 39) ##1 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##2 (len_cnt == 1) ##2 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 17) ##3 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##4 !fifo_empty) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##2 (wr_pointer == 4) ##2 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##4 (wr_pointer == 6)) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((addr == 28) && (data_in == 57) ##4 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##4 (addr == 28)) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##4 (len_cnt == 3)) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##4 (rd_info_pointer == 31)) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##4 (read_address == 12)) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##1 (fifo_cnt == 3) ##3 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##4 (wr_info_pointer == 61)) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##1 (wr_info_pointer == 58) ##3 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) && (fifo_cnt == 3) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) && fifo_selected ##2 extended_mode ##2 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##1 !info_empty ##3 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##2 (rd_info_pointer == 29) ##1 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 57) ##1 (read_address == 60) ##3 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##1 (rd_info_pointer == 29) ##3 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##1 (wr_pointer == 3) ##3 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##1 (addr == 12) ##3 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_in == 57) ##1 (info_cnt == 1) ##3 1) |-> (fifo_cnt == 6));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 84) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_pointer == 57) ##1 (rd_info_pointer == 29)) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 34) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##1 (fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_pointer == 0) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##1 (fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr == 44) && (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_pointer == 57) ##1 fifo_selected) |-> (len_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 initialize_memories) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (fifo_cnt == 3) ##1 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_pointer == 57) ##1 (wr_info_pointer == 26)) |-> (len_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 release_buffer) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!extended_mode ##3 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (length_info == 0)) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_pointer == 57) ##1 (fifo_cnt == 3)) |-> (len_cnt == 4));
assert property(@(posedge clk) ((addr >= 31) && (addr <= 63) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 4) && fifo_selected ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr == 17) && (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_pointer == 57) ##1 (length_info == 1)) |-> (len_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_pointer == 0)) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 41) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((read_address >= 15) && (read_address <= 30) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in >= 59) && (data_in <= 120) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 40) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_info_pointer >= 14) && (rd_info_pointer <= 29) ##1 (data_in == 57) ##3 1) |-> (fifo_cnt == 5));
assert property(@(posedge clk) ((data_in == 17) ##2 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 17) ##3 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer == 59) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_pointer == 0) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((len_cnt == 2) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_info_pointer >= 14) && (rd_info_pointer <= 29) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 1) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 48) && (read_address <= 63) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 31) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((read_address == 51) && (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_pointer == 57) ##1 !write_length_info) |-> (len_cnt == 4));
assert property(@(posedge clk) (!wr_q ##1 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_pointer >= 4) && (wr_pointer <= 18) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer == 26) && (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((len_cnt == 1) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 2) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 wr_q) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 58) && (data_in <= 121) ##3 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 75) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in >= 113) && (data_in <= 162) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 63) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in >= 80) && (data_in <= 165) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_out == 240) && (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_pointer == 57) ##1 !fifo_empty) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (read_address == 23)) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 8) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 3) && (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address == 28) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer == 60)) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 28) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 wr) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 4) && wr ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer == 57) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((len_cnt == 0) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 0) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) (initialize_memories ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 12) && (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) (!fifo_empty ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_info_pointer == 30)) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 34) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((len_cnt == 3) && (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_pointer == 57) ##1 wr) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 59) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((read_address >= 47) && (read_address <= 63) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 188) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_pointer == 57) ##1 !release_buffer) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 4) && initialize_memories ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 13) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) (!fifo_empty && (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!fifo_empty ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 191) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) (wr_q ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) (!fifo_selected ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((rd_pointer == 54) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in >= 82) && (data_in <= 167) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in >= 59) && (data_in <= 121) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 14) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_pointer == 57) ##1 (data_out == 251)) |-> (len_cnt == 4));
assert property(@(posedge clk) (!wr_q ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 4) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_pointer == 57) && fifo_selected ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 4) && release_buffer ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 35) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 1) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((len_cnt == 1) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((addr >= 25) && (addr <= 43) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 42) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer == 5)) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) (initialize_memories ##3 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in == 130)) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !reset_mode) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_pointer == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) (initialize_memories ##1 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_info_pointer == 29) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!fifo_empty ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) (write_length_info ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 12) && (data_in <= 57) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_pointer == 57) ##1 (addr == 60)) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in == 201) && (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 31) && (addr <= 46) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_pointer == 57) ##1 (read_address == 35)) |-> (len_cnt == 4));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 30) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 155) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((len_cnt == 0) ##1 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr == 39)) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) (!wr ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_pointer == 57) ##1 (data_in == 23)) |-> (len_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer == 28) && (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (len_cnt == 2)) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 57) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 50) && (data_in <= 57) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##2 (len_cnt == 4)) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) && (rd_pointer == 6) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##2 (rd_pointer == 6)) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##1 (read_address == 46) ##1 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) && (rd_info_pointer == 57) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) (!reset_mode ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) && wr ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) (!extended_mode ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_pointer == 3) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 3) && extended_mode ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 !write_length_info ##1 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) (!fifo_empty && (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##2 wr_q) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##2 (addr == 55)) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) && (wr_info_pointer == 53) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((info_cnt == 1) ##1 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 198) && wr_q ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##1 !reset_mode ##1 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##2 write_length_info) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##1 (rd_info_pointer == 57) ##1 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) (!write_length_info ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in >= 165) && (data_in <= 255) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) (!fifo_selected && (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) && (read_address == 52) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 47) && (rd_info_pointer <= 63) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 21) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##1 (fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) (extended_mode ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 !reset_mode && (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##3 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 198) ##2 !release_buffer) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##1 (wr_pointer == 9) ##1 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##1 (len_cnt == 3) ##1 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (fifo_cnt == 4) && extended_mode ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 198) ##1 (addr == 60) ##1 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##2 !fifo_empty) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##2 (rd_info_pointer == 58)) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((addr == 62) && (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 41) && (rd_info_pointer <= 63) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((read_address >= 47) && (read_address <= 63) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 63) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) (!release_buffer && (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in >= 12) && (data_in <= 215) && (fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!fifo_empty ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 57) && (wr_info_pointer <= 58) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##3 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 198) ##1 (rd_pointer == 6) ##1 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##2 (data_in == 206)) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 31) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in == 17) ##1 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##3 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 198) ##1 (wr_info_pointer == 53) ##1 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 8) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) (!extended_mode ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) (!release_buffer && (fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 wr ##1 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 14) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 20) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##2 (read_address == 45)) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 4) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 16) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 19) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (length_info == 0) ##1 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_pointer >= 3) && (wr_pointer <= 10) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt >= 1) && (fifo_cnt <= 2) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) (wr_q ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) && (fifo_cnt == 2) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 24) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) (!release_buffer ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) && (wr_pointer == 8) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 18) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 !fifo_selected) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) (fifo_selected ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##2 (wr_pointer == 10)) |-> (fifo_cnt == 4));
assert property(@(posedge clk) (!info_empty ##1 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 198) ##1 (fifo_cnt == 3) ##1 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##1 (data_in == 220) ##1 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (fifo_cnt == 4) && wr_q ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 25) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((fifo_cnt >= 1) && (fifo_cnt <= 6) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 40) && (wr_info_pointer <= 63) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##2 (wr_info_pointer == 53)) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in >= 188) && (data_in <= 255) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##1 !fifo_empty ##1 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 16) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 30) && (wr_info_pointer <= 63) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) ##1 wr_q ##1 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 31) && (rd_info_pointer <= 63) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 198) && (len_cnt == 2) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 84) ##3 (wr_pointer == 10) ##1 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##4 (rd_info_pointer == 53)) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##1 !fifo_selected ##1 fifo_selected ##2 1) |-> (length_info == 4));
assert property(@(posedge clk) (!reset_mode ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) (!extended_mode ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in == 84) ##3 (rd_pointer == 9) ##1 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##2 (read_address == 23) ##2 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) && (data_out >= 37) && (data_out <= 229) ##1 !fifo_selected ##3 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##2 (wr_info_pointer == 52) ##2 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##1 (rd_pointer == 9) ##3 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##1 (data_in == 39) ##3 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##1 (addr == 59) ##3 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) && (rd_pointer >= 9) && (rd_pointer <= 26) ##1 !fifo_selected ##3 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##2 release_buffer ##2 1) |-> (length_info == 4));
assert property(@(posedge clk) ((wr_pointer >= 3) && (wr_pointer <= 4) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 84) ##1 !fifo_selected ##2 (data_in == 231) ##1 1) |-> (length_info == 4));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 84) && (wr_info_pointer >= 26) && (wr_info_pointer <= 52) ##1 !fifo_selected ##3 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##4 (rd_pointer == 9)) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##2 (addr == 30) ##2 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##2 (rd_info_pointer == 52) ##2 1) |-> (length_info == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 27) && (rd_info_pointer <= 29) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 84) ##2 (wr_pointer == 10) ##2 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##4 (read_address == 48)) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) && (wr_info_pointer == 52) ##4 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##1 (read_address == 48) ##3 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) && (read_address >= 1) && (read_address <= 11) ##1 !fifo_selected ##3 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##4 (wr_pointer == 9)) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##1 (data_out == 0) ##3 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##4 (data_in == 171)) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) && (rd_info_pointer == 52) ##4 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) && (data_out == 229) ##4 1) |-> (length_info == 4));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 2) ##2 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in == 84) && (wr_pointer >= 9) && (wr_pointer <= 26) ##1 !fifo_selected ##3 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##4 (addr == 59)) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##3 (length_info == 4) ##1 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) && (wr_pointer == 9) ##4 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##1 (wr_pointer == 9) ##3 1) |-> (length_info == 4));
assert property(@(posedge clk) (!fifo_selected ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 84) && (read_address == 1) ##4 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##3 (rd_info_pointer == 53) ##1 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##3 fifo_selected ##1 1) |-> (length_info == 4));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 63) ##1 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) ((data_in == 84) && fifo_selected ##4 1) |-> (length_info == 4));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 20) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 84) && (rd_info_pointer >= 26) && (rd_info_pointer <= 52) ##1 !fifo_selected ##3 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##1 (rd_info_pointer == 52) ##3 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##1 !extended_mode ##3 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##2 (rd_pointer == 9) ##2 1) |-> (length_info == 4));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 24) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 84) && (rd_pointer == 9) ##4 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##3 (info_cnt == 0) ##1 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##1 (wr_info_pointer == 52) ##3 1) |-> (length_info == 4));
assert property(@(posedge clk) ((rd_info_pointer == 29) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##3 (wr_pointer == 57) ##1 1) |-> (len_cnt == 4));
assert property(@(posedge clk) (!reset_mode && (data_in == 84) ##1 !fifo_selected ##3 1) |-> (length_info == 4));
assert property(@(posedge clk) ((addr == 8) && (data_in == 84) ##4 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##3 (wr_info_pointer == 53) ##1 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##1 !fifo_selected ##3 fifo_selected) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##4 (wr_info_pointer == 53)) |-> (length_info == 4));
assert property(@(posedge clk) ((rd_info_pointer >= 9) && (rd_info_pointer <= 29) ##2 (fifo_cnt == 4) ##1 1) |-> (fifo_cnt >= 5) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 84) ##2 (data_in == 135) ##2 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##3 !extended_mode ##1 1) |-> (length_info == 4));
assert property(@(posedge clk) ((addr >= 5) && (addr <= 8) && (data_in == 84) ##1 !fifo_selected ##3 1) |-> (length_info == 4));
assert property(@(posedge clk) (wr ##1 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 8) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) ((data_in == 84) ##3 info_empty ##1 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##3 (addr == 53) ##1 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##3 !release_buffer ##1 1) |-> (length_info == 4));
assert property(@(posedge clk) ((data_in == 84) ##3 (read_address == 42) ##1 1) |-> (length_info == 4));
assert property(@(posedge clk) (wr ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) (!write_length_info ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) (reset_mode ##1 (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((length_info == 0) ##2 (data_in == 198) ##2 1) |-> (fifo_cnt == 4));
assert property(@(posedge clk) (!fifo_empty ##3 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##3 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_pointer == 54) ##1 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 4) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 17)) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 3) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((rd_pointer == 54)) |-> (fifo_cnt == 3));
assert property(@(posedge clk) (!extended_mode && (wr_pointer == 44) ##4 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) (!wr && (wr_pointer == 44) ##4 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) && write_length_info ##4 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##3 !reset_mode ##1 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##4 wr_q) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##1 !fifo_selected ##3 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) && fifo_empty ##4 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##1 fifo_empty ##3 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##3 !fifo_empty ##1 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##4 !fifo_empty) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##4 wr) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##3 wr_q ##1 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 3) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!fifo_selected && (wr_pointer == 44) ##4 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((data_in == 208) && (wr_pointer == 44) ##4 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##4 !fifo_selected) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##1 (read_address == 50) ##3 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((read_address == 63) && (wr_pointer == 44) ##4 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) && release_buffer ##4 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_info_pointer == 15) && (wr_pointer == 44) ##4 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((addr == 40) && (wr_pointer == 44) ##4 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((rd_info_pointer == 16) && (wr_pointer == 44) ##4 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##3 (len_cnt == 2) ##1 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##3 (data_in == 36) ##1 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##1 (data_in == 147) ##3 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##4 (wr_info_pointer == 16)) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##4 (addr == 42)) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##1 (wr_pointer == 43) ##3 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##4 (data_in == 215)) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##3 (wr_info_pointer == 16) ##1 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##4 (rd_info_pointer == 18)) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((wr_pointer == 44) ##4 !extended_mode) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_pointer == 44) ##1 !release_buffer ##3 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((rd_pointer == 52) ##4 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((len_cnt == 0) ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((rd_pointer == 52) ##3 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((fifo_cnt == 0) && (wr_pointer == 44) ##4 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##1 (data_out == 0) ##3 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##4 (rd_pointer == 43)) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##4 (len_cnt == 3)) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##1 (addr == 23) ##3 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##4 (wr_pointer == 46)) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##4 (read_address == 1)) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##3 (rd_pointer == 43) ##1 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##3 (length_info == 0) ##1 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##3 (rd_info_pointer == 17) ##1 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##3 (addr == 40) ##1 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##3 (wr_pointer == 45) ##1 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##1 (fifo_cnt == 0) ##3 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##1 (len_cnt == 0) ##3 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) (!wr_q ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((wr_pointer == 44) ##3 (fifo_cnt == 2) ##1 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##4 (data_out == 229)) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##3 (read_address == 3) ##1 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##1 !wr_q ##3 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##3 (data_out == 106) ##1 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##2 !release_buffer ##2 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##2 (length_info == 0) ##2 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##2 (data_out == 0) ##2 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##2 (addr == 26) ##2 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##2 (len_cnt == 1) ##2 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##2 (fifo_cnt == 1) ##2 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##2 (rd_info_pointer == 17) ##2 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##2 (wr_pointer == 44) ##2 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##2 (read_address == 53) ##2 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##2 (data_in == 229) ##2 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##2 extended_mode ##2 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_pointer >= 4) && (wr_pointer <= 18) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((info_cnt == 1) ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_pointer >= 3) && (wr_pointer <= 10) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (!wr ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_pointer == 44) ##2 fifo_selected ##2 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) ((wr_pointer == 44) ##2 !reset_mode ##2 1) |-> (fifo_cnt == 3));
assert property(@(posedge clk) (release_buffer ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 33) && (addr <= 63) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (!info_empty ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!fifo_selected ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (!wr_q ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 41) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (extended_mode ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((len_cnt == 1) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 17)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 17) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (!fifo_empty ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_pointer == 54)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((len_cnt == 0) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##3 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 46) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##3 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_pointer == 54) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 188) && (data_in <= 255) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 198) && (wr_info_pointer == 53) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 20) && (read_address <= 39) ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 198) && (read_address == 52) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 41) && (wr_info_pointer <= 63) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 30) && (wr_info_pointer <= 63) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 198) && (fifo_cnt == 2) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 59) && (read_address <= 63) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 40) ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 16) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 198) ##1 (read_address == 46)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 59) && (data_in <= 121) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!fifo_empty && (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (extended_mode ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 61) && (data_in <= 122) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_out >= 166) && (data_out <= 255) ##3 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 198) && (rd_info_pointer == 57) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 16) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 198) ##1 (rd_info_pointer == 57)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 19) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (!write_length_info ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 198) ##1 (wr_info_pointer == 53)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 57) && (data_in <= 120) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (wr_q ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 30) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 40) && (wr_info_pointer <= 63) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 20) && (read_address <= 41) ##3 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) (extended_mode ##2 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 40) && (wr_info_pointer <= 63) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 21) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 41) && (wr_info_pointer <= 63) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 48) && (rd_info_pointer <= 63) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 198) ##1 (wr_pointer == 9)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((addr == 62) && (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 198) ##1 (addr == 60)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (!release_buffer && (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (!fifo_empty ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 198) ##1 !fifo_empty) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 4) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 198) && (len_cnt == 2) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (!fifo_selected && (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 198) ##1 (rd_pointer == 6)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 198) && wr_q ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 53) && (rd_info_pointer <= 63) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 198) && wr ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 50) && (rd_info_pointer <= 63) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 198) ##1 (len_cnt == 3)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 198) && (wr_pointer == 8) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 198) ##1 wr_q) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_pointer == 52) ##4 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_pointer == 52) ##3 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (!wr ##3 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 198) ##1 (data_in == 220)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 30) && (rd_info_pointer <= 63) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 198) && (rd_pointer == 6) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 198) ##1 !reset_mode) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (!fifo_selected ##2 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!extended_mode ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 3) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!wr_q ##2 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 14) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((len_cnt == 2) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 18) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 15) && (read_address <= 30) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((len_cnt == 0) ##2 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 173) && (data_in <= 255) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 126) && (data_in <= 255) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 50) && (wr_info_pointer == 26)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 126) ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 20) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (write_length_info ##3 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 50) && (rd_info_pointer == 27)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) (wr ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 50) && (wr_pointer == 56)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 167) && (data_in <= 255) ##1 (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 50) && (rd_pointer == 53)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 14) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 31) && (addr <= 44) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 50) && wr) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((len_cnt == 1) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) (wr ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 163) && (data_in <= 207) ##1 (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) (!extended_mode ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 50) && (len_cnt == 2)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 170) && (data_in <= 255) ##1 (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) (!fifo_selected && (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 16) && (read_address <= 31) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 8) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 50) && wr_q) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_pointer == 54) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 50) && release_buffer) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 50) && (data_out == 126)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 50) && (read_address == 54)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!fifo_selected ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 55) && (data_in <= 111) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (!fifo_empty && (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 17)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_pointer == 54)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr == 21) && (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 84) ##2 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 147) && (data_out <= 201) ##3 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 8) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 25) && (addr <= 43) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_pointer == 52) ##3 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 29) && (addr <= 45) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 188) ##2 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 80) && (data_in <= 165) ##2 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((len_cnt >= 0) && (len_cnt <= 3) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 23) && (addr <= 37) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 3) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((addr >= 29) && (addr <= 46) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 21) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 221) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 10) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (reset_mode ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_in >= 120) && (data_in <= 183) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (!release_buffer ##1 (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) (fifo_selected ##1 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##3 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 15) && (read_address <= 30) ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 2) ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) (!release_buffer ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 24) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 34) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 8) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 188) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 20) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 122) && (data_in <= 185) ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 25) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_in == 77) ##2 (rd_info_pointer == 11) ##1 1) |-> (len_cnt == 3));
assert property(@(posedge clk) (!release_buffer && (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##3 wr_q) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##1 (fifo_cnt == 1) ##2 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!release_buffer ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((length_info == 0) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 77) ##1 (len_cnt == 1) ##2 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 80) && (data_in <= 165) ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 60) && (data_in <= 123) ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 77) ##1 wr_q ##2 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##3 !fifo_empty) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_out == 250) ##1 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in >= 80) && (data_in <= 165) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 77) ##2 !reset_mode ##1 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((addr >= 17) && (addr <= 32) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in == 77) && (rd_pointer == 6) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##3 reset_mode) |-> (len_cnt == 3));
assert property(@(posedge clk) (!fifo_selected && (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 77) ##3 (addr == 45)) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##3 (read_address == 35)) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##2 (data_in == 59) ##1 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##1 (read_address == 34) ##2 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##3 (rd_pointer == 6)) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in >= 88) && (data_in <= 172) ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 77) ##1 (wr_pointer == 7) ##2 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##1 !release_buffer ##2 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##2 (rd_pointer == 6) ##1 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((rd_pointer == 52) ##4 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##2 (len_cnt == 2) ##1 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##2 release_buffer ##1 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((length_info == 0) ##2 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in == 77) ##3 (wr_info_pointer == 11)) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in >= 122) && (data_in <= 186) ##1 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in == 77) ##2 (fifo_cnt == 2) ##1 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##1 !reset_mode ##2 1) |-> (len_cnt == 3));
assert property(@(posedge clk) (!release_buffer ##2 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##1 (rd_info_pointer == 11) ##2 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##2 (addr == 58) ##1 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##3 (data_in == 118)) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) && (wr_info_pointer == 11) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##1 (data_in == 218) ##2 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 59) ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 77) ##1 (addr == 48) ##2 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) && (rd_info_pointer == 11) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##3 (wr_pointer == 9)) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) && (wr_pointer == 6) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) (!extended_mode && (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##2 !fifo_empty ##1 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##3 (rd_info_pointer == 12)) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in >= 80) && (data_in <= 163) ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in == 77) ##2 (read_address == 44) ##1 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##2 wr ##1 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##3 fifo_selected) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##1 !fifo_empty ##2 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) && (read_address == 27) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##2 !extended_mode ##1 1) |-> (len_cnt == 3));
assert property(@(posedge clk) (!reset_mode && (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##1 (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##1 (rd_pointer == 6) ##2 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 17) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) (wr ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_in == 77) ##2 (wr_pointer == 8) ##1 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((addr == 41) && (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((rd_info_pointer >= 11) && (rd_info_pointer <= 22) ##1 (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_out == 210) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##1 (wr_info_pointer == 11) ##2 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##2 wr_q ##1 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##3 (fifo_cnt == 3)) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##2 fifo_selected ##1 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_in == 77) ##2 (wr_info_pointer == 11) ##1 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 4) ##1 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 10) ##1 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 8) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 19) ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in == 116) && (wr_info_pointer == 0)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 82) && (data_in <= 166) ##1 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 19) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_pointer == 54) ##1 1) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 22) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in == 116) && (rd_info_pointer == 3)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in == 116) && write_length_info) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 19) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) (!fifo_selected && (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 12) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 20) ##1 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 77) && (data_in <= 162) ##3 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 10) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_in >= 56) && (data_in <= 114) ##4 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 2) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) (release_buffer ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 21) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((fifo_cnt == 2) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 116) && wr_q) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in == 116) && (rd_pointer == 6)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) (wr_q ##1 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 13) ##1 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 20) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((length_info == 0) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 13) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 45) && (read_address <= 63) ##1 (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in == 116) && (read_address == 62)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 20) ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) (!reset_mode ##1 (data_in == 198) ##1 1) |-> (fifo_cnt >= 3) && (fifo_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 10) ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 10) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 21) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) (!fifo_empty ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 116) && (wr_pointer == 9)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((addr == 12) && (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 13) ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 12) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in == 116) && reset_mode) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) (wr_q ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in == 116) && (data_out == 0)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 19) ##1 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 20) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 19) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 10) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 44) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 11) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 13) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((length_info == 0) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt >= 0) && (fifo_cnt <= 1) ##2 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 1) ##2 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 30) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##1 (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((data_out == 250) ##1 1) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) (!fifo_selected ##1 (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((read_address >= 43) && (read_address <= 63) ##1 (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((read_address >= 44) && (read_address <= 63) ##1 (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 9) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) (release_buffer ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_out == 210) ##3 1) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) (!extended_mode ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!reset_mode ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 20) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 3) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!extended_mode ##1 (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 21) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((fifo_cnt == 2) ##1 (data_in == 50)) |-> (fifo_cnt >= 3) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!extended_mode ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 3) ##1 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) (!fifo_selected ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 13) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 39) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 165) && (data_in <= 208) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 10) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 19) ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) (!extended_mode ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((len_cnt == 1) ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((read_address >= 18) && (read_address <= 24) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) (!wr ##4 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) (wr_q ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 21) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 20) ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 10) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 2) ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 12) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((read_address >= 14) && (read_address <= 21) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 4) ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((read_address >= 16) && (read_address <= 30) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 13) ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 15) && (read_address <= 30) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 19) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 10) ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) (!write_length_info ##1 (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) (wr ##1 (data_in == 77) ##3 1) |-> (len_cnt == 3));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 197) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_in >= 187) && (data_in <= 255) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out >= 139) && (data_out <= 197) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((read_address >= 18) && (read_address <= 30) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 31) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((read_address >= 45) && (read_address <= 63) ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 21) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_in >= 187) && (data_in <= 255) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) (!extended_mode ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 250) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 10) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) (!fifo_empty ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 13) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) (!reset_mode ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 176) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 20) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 255) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 250) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##1 (fifo_cnt == 0) ##1 1) |-> (length_info == 3));
assert property(@(posedge clk) ((len_cnt == 1) ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##1 fifo_empty ##1 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##1 (wr_info_pointer == 7) ##1 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) && (wr_pointer == 38) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((addr == 17) && (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) (write_length_info ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##1 (data_in == 99) ##1 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##1 (addr == 37) ##1 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##2 fifo_empty) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##2 (data_out == 161)) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) && reset_mode ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##1 (rd_pointer == 40) ##1 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##2 (wr_info_pointer == 7)) |-> (length_info == 3));
assert property(@(posedge clk) ((data_in == 85) && (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) && (rd_info_pointer == 7) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##2 (info_cnt == 0)) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##2 info_empty) |-> (length_info == 3));
assert property(@(posedge clk) (!wr && (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) (!wr ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##1 (rd_info_pointer == 7) ##1 1) |-> (length_info == 3));
assert property(@(posedge clk) (extended_mode ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##1 !extended_mode ##1 1) |-> (length_info == 3));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 19) ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) && (wr_info_pointer == 7) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##2 fifo_selected) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##2 (read_address == 4)) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##2 (wr_pointer == 40)) |-> (length_info == 3));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 38) ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##2 (fifo_cnt == 0)) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##1 (wr_pointer == 40) ##1 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##1 (data_out == 0) ##1 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##2 (rd_pointer == 40)) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##1 (len_cnt == 0) ##1 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##1 !wr_q ##1 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##1 !write_length_info ##1 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##2 (addr == 44)) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##1 (read_address == 57) ##1 1) |-> (length_info == 3));
assert property(@(posedge clk) (wr ##1 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_out == 9) ##2 (rd_info_pointer == 8)) |-> (length_info == 3));
assert property(@(posedge clk) (!extended_mode && (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) && (rd_pointer == 40) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) ##1 release_buffer ##1 1) |-> (length_info == 3));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 38) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out == 9) && fifo_selected ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) (!extended_mode ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) (!fifo_empty ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 10) ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 2) ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) && reset_mode ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) (wr_q ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) ##1 !fifo_selected && (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) && (length_info == 2) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 (len_cnt == 0)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 release_buffer) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 20) ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 4) ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 fifo_empty) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 4) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 48) && (addr <= 63) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((len_cnt == 0) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((read_address >= 14) && (read_address <= 21) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 13) ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 !wr_q) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) (wr_q ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((length_info == 2) ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((wr_pointer >= 18) && (wr_pointer <= 38) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((length_info == 2) ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 (fifo_cnt == 0)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) (!wr_q ##2 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 250) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) (release_buffer ##1 (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63) ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (read_address >= 1) && (read_address <= 50) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##1 (data_out == 9) ##2 1) |-> (length_info == 3));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 250) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (fifo_cnt >= 0) && (fifo_cnt <= 2) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 197) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 255) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out >= 139) && (data_out <= 197) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (wr_pointer >= 0) && (wr_pointer <= 55) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((read_address >= 16) && (read_address <= 30) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((read_address >= 18) && (read_address <= 24) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 3) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 15) && (read_address <= 30) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) (!fifo_empty ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 176) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((addr == 17) && (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##1 release_buffer ##1 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##1 (data_in == 99) ##1 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 38) ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##1 !wr_q ##1 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##2 (info_cnt == 0)) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##2 (fifo_cnt == 0)) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 2) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out == 9) ##1 (wr_pointer == 40) ##1 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##1 !extended_mode ##1 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##2 fifo_empty) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_in == 85) && (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##2 (addr == 44)) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##1 (wr_info_pointer == 7) ##1 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##1 (rd_pointer == 40) ##1 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) && (rd_pointer == 40) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##1 !write_length_info ##1 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 0) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 4) ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out == 9) ##2 (read_address == 4)) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##2 (wr_pointer == 40)) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((addr >= 48) && (addr <= 63) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##1 (rd_info_pointer == 7) ##1 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##1 (data_out == 0) ##1 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##2 (data_out == 161)) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((read_address >= 18) && (read_address <= 30) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) && (wr_info_pointer == 7) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) && (wr_pointer == 38) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 38) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) (!extended_mode && (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 31) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##2 info_empty) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) && reset_mode ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) (wr_q ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out == 9) ##2 (rd_pointer == 40)) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##2 (wr_info_pointer == 7)) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) (!wr && (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) && (rd_info_pointer == 7) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##1 (addr == 37) ##1 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##2 fifo_selected) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##1 (fifo_cnt == 0) ##1 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##2 (rd_info_pointer == 8)) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) && fifo_selected ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##1 (len_cnt == 0) ##1 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) (!wr_q ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##1 (read_address == 57) ##1 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 9) ##1 fifo_empty ##1 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) (!reset_mode ##3 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 3) ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((length_info == 2) ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) (extended_mode ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) (write_length_info ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) (!reset_mode ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 41) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) (!reset_mode ##1 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((length_info == 2) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) (!reset_mode ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) (!wr ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((wr_pointer >= 18) && (wr_pointer <= 38) ##2 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63) ##1 (data_out == 9) ##2 1) |-> (length_info >= 3) && (length_info <= 4));
assert property(@(posedge clk) ((data_in == 96) && (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 14) ##1 (data_in == 21)) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 14) ##1 (data_out == 191)) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 14) ##1 (len_cnt == 2)) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((info_cnt == 1) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 14) && (wr_info_pointer == 25) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 14) && (rd_info_pointer == 25) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((addr == 52) && (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 14) && (rd_pointer == 51) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 14) ##1 write_length_info) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((wr_pointer == 53) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 14) ##1 (wr_info_pointer == 25)) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 14) ##1 (read_address == 21)) |-> (fifo_cnt == 2));
assert property(@(posedge clk) (!info_empty && (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 14) && (len_cnt == 1) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) (!info_empty ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 14) ##1 (wr_pointer == 54)) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 14) && (fifo_cnt == 2) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 14) && (info_cnt == 1) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 14) ##1 (addr == 53)) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 14) && wr_q ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 13) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 220) ##2 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 250) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((len_cnt == 2) ##1 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) (release_buffer ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((len_cnt == 1) ##2 (data_in == 116)) |-> (len_cnt >= 3) && (len_cnt <= 4));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 4) ##1 (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 155) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) (wr_q ##1 (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) (extended_mode ##1 (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 42) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 24) ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) (!extended_mode ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 1) && (wr_pointer >= 41) && (wr_pointer <= 56) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) (write_length_info ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!wr && (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) && (rd_pointer >= 40) && (rd_pointer <= 55) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) && write_length_info ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 2) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 32) && (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) (fifo_selected ##1 (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 9) ##2 (wr_info_pointer == 25)) |-> (info_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 9) ##2 (fifo_cnt == 1)) |-> (info_cnt == 1));
assert property(@(posedge clk) (!extended_mode && (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((len_cnt == 2) ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##1 (rd_info_pointer == 25) ##1 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##1 !release_buffer ##1 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##2 (length_info == 1)) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) && (rd_info_pointer == 25) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 11) && (wr_info_pointer <= 22) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##1 (wr_info_pointer == 24) ##1 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) && (wr_pointer == 45) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 30) ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##2 (data_out == 238)) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##2 (data_in == 193)) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (read_address >= 1) && (read_address <= 12) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_in == 187) && (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##1 (data_in == 237) ##1 1) |-> (info_cnt == 1));
assert property(@(posedge clk) (!fifo_selected && (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##1 (read_address == 10) ##1 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##1 (rd_pointer == 45) ##1 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##2 !fifo_selected) |-> (info_cnt == 1));
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 43) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) && wr ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##2 !fifo_empty) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##2 (rd_pointer == 45)) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##1 !fifo_empty ##1 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 195) ##3 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) && (wr_info_pointer == 24) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##2 (rd_info_pointer == 25)) |-> (info_cnt == 1));
assert property(@(posedge clk) ((read_address >= 48) && (read_address <= 63) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out == 9) ##1 (data_out == 139) ##1 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##2 (addr == 5)) |-> (info_cnt == 1));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 110) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) && extended_mode ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (read_address >= 1) && (read_address <= 17) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) (fifo_empty ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##1 wr_q ##1 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##1 (wr_pointer == 46) ##1 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((addr == 8) && (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (read_address >= 1) && (read_address <= 14) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out == 9) ##2 (read_address == 34)) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##2 (wr_pointer == 46)) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##1 (addr == 45) ##1 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##1 (len_cnt == 1) ##1 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 30) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##1 write_length_info ##1 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##1 extended_mode ##1 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) && (rd_pointer == 45) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((addr >= 17) && (addr <= 39) && (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 0) ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 22) && (wr_info_pointer <= 41) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out == 9) ##1 (fifo_cnt == 1) ##1 1) |-> (info_cnt == 1));
assert property(@(posedge clk) (!reset_mode && (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) (fifo_empty ##2 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) (extended_mode ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 0) ##2 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63) ##3 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 49) && (addr <= 63) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 31) ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 2) ##1 (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((addr >= 35) && (addr <= 48) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((read_address >= 47) && (read_address <= 63) ##3 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((read_address >= 7) && (read_address <= 13) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_in >= 187) && (data_in <= 255) && (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) && (wr_info_pointer >= 0) && (wr_info_pointer <= 29) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) (release_buffer ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 40) && (addr <= 63) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 8) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 28) && (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 1) && (rd_info_pointer >= 0) && (rd_info_pointer <= 29) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((addr >= 45) && (addr <= 63) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 59) && (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((read_address >= 6) && (read_address <= 12) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) && (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 63) ##3 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 135) && (data_in <= 255) && (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 176) && (data_in <= 255) && (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((read_address >= 43) && (read_address <= 63) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 63) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((length_info == 0) ##1 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((len_cnt == 2) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 250) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 16) && (read_address <= 30) ##3 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 33) && (data_out <= 84) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 59) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 63) ##1 (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) (!wr && (wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out >= 166) && (data_out <= 255) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 250) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((read_address >= 32) && (read_address <= 63) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 171) && (data_out <= 255) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 6) && (data_in <= 120) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 122) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 15) && (read_address <= 30) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 6) && (data_in <= 52) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 14) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 !extended_mode && (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 75) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 1) ##2 (data_out == 14) ##1 (rd_info_pointer == 26)) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##2 !fifo_selected && (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##2 !reset_mode && (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((read_address >= 20) && (read_address <= 33) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 1) ##2 (data_out == 14) ##1 !reset_mode) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 110) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 147) && (data_out <= 201) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 3) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 1) ##2 (data_out == 14) ##1 release_buffer) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 2) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 1) ##2 (data_out == 14) ##1 !fifo_empty) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##2 (data_out == 14) && wr ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##2 (data_out == 14) && release_buffer ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##2 (data_out == 14) && (length_info == 1) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out >= 139) && (data_out <= 201) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!extended_mode && (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 194) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((length_info == 1) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 6) && (data_in <= 78) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 1) ##2 (data_out == 14) ##1 (length_info == 1)) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##2 (data_out == 14) ##1 wr_q) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 1) ##2 (data_out == 14) ##1 !extended_mode) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (data_in >= 0) && (data_in <= 248) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((length_info == 0) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((length_info == 1) ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 16) && (wr_info_pointer <= 29) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 8) && (read_address <= 17) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 41) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 30) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 33) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) (wr_q ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (data_in >= 0) && (data_in <= 119) ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 188) && (data_out <= 194) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 4) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 3) ##2 (data_out == 9) ##2 1) |-> (info_cnt == 1));
assert property(@(posedge clk) ((read_address >= 18) && (read_address <= 30) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_info_pointer >= 16) && (rd_info_pointer <= 31) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (data_in >= 0) && (data_in <= 57) ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((length_info == 1) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 214) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (data_in >= 0) && (data_in <= 61) ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (data_in >= 0) && (data_in <= 81) ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) (wr_q ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr == 17) && (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 29) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 191) && (data_out <= 194) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 29) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 wr ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out == 191) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out == 240) && wr_q) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 16) && (wr_info_pointer <= 30) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!fifo_empty && (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_info_pointer >= 22) && (rd_info_pointer <= 32) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out == 240) && (len_cnt == 3)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_pointer == 54)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out == 240) && (rd_info_pointer == 28)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out == 240) && (wr_pointer == 57)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!fifo_empty ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out == 240) && (length_info == 1)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in == 12) && (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out == 240) && (wr_info_pointer == 26)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out == 240) && wr) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((length_info == 1) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 134) && (data_in <= 197) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 231) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!fifo_selected && (wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 250) ##1 1) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 52) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) (wr ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 18) && (read_address <= 24) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 30) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 24) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 21) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!reset_mode && (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 18) && (read_address <= 21) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 30) ##4 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) (!extended_mode ##2 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 126) && (data_in <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##1 (data_out >= 95) && (data_out <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 110) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((addr >= 9) && (addr <= 19) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out == 171) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 9) && (data_out <= 12) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 75) && (data_out <= 84) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 193) && (data_out <= 197) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_pointer == 44) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 106) && (data_out <= 107) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in >= 118) && (data_in <= 183) ##1 (data_out == 29) ##1 (data_out == 0) ##2 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 128) && (data_in <= 187) ##1 (data_out == 29) ##1 (data_out == 0) ##2 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (wr_pointer >= 26) && (wr_pointer <= 55) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 42) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_in >= 168) && (data_in <= 255) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((len_cnt == 1) ##1 (fifo_cnt == 1) ##2 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (data_in >= 128) && (data_in <= 248) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (rd_info_pointer >= 1) && (rd_info_pointer <= 31) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out >= 69) && (data_out <= 161) ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 !write_length_info ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (addr >= 34) && (addr <= 63) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((length_info == 0) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 wr ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && fifo_selected ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 !extended_mode ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##1 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 !release_buffer ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 !fifo_selected ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 30) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (data_in >= 128) && (data_in <= 181) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 63) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (read_address >= 0) && (read_address <= 15) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (data_in >= 162) && (data_in <= 248) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((read_address >= 33) && (read_address <= 46) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (read_address >= 0) && (read_address <= 16) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((read_address >= 43) && (read_address <= 63) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (len_cnt == 2));
assert property(@(posedge clk) (extended_mode ##1 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out == 29) ##3 (length_info == 0)) |-> (len_cnt == 2));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 38) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##1 wr ##2 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out >= 101) && (data_out <= 110) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((read_address >= 32) && (read_address <= 46) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##2 (rd_pointer == 45) ##1 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##2 (read_address == 5) ##1 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##2 !fifo_selected ##1 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##2 !reset_mode ##1 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((wr_info_pointer >= 36) && (wr_info_pointer <= 40) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##3 (addr == 50)) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##2 (rd_info_pointer == 39) ##1 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##3 extended_mode) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##3 (data_in == 64)) |-> (len_cnt == 2));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##2 (addr == 44) ##1 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##1 (wr_pointer == 45) ##2 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##3 wr_q) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##2 wr_q ##1 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 43) ##1 (data_out == 29) ##1 (data_out == 0) ##2 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##3 (rd_info_pointer == 40)) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##1 !reset_mode ##2 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((addr == 16) && (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (rd_info_pointer >= 15) && (rd_info_pointer <= 29) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##1 (length_info == 1) ##2 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##2 (wr_info_pointer == 38) ##1 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##3 (rd_pointer == 45)) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##1 (rd_pointer == 45) ##2 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##2 (data_out == 8) ##1 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 39) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) && (rd_pointer == 45) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##1 (rd_info_pointer == 38) ##2 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##2 (wr_pointer == 46) ##1 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 17) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((wr_info_pointer >= 36) && (wr_info_pointer <= 48) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##1 !extended_mode ##2 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##3 (read_address == 15)) |-> (len_cnt == 2));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##3 fifo_selected) |-> (len_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out == 29) && (wr_info_pointer == 37) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 45) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 43) && (wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##3 !reset_mode) |-> (len_cnt == 2));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##2 (length_info == 1) ##1 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##1 release_buffer ##2 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) && (wr_pointer == 45) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##2 release_buffer ##1 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 !extended_mode && (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##1 (addr == 17) ##2 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((data_out == 29) ##3 (data_out == 176)) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##3 (wr_info_pointer == 38)) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) && (rd_info_pointer == 38) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##2 (len_cnt == 1) ##1 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) && (length_info == 1) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((wr_info_pointer >= 30) && (wr_info_pointer <= 45) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_in == 180) && (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##1 (wr_info_pointer == 38) ##2 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) && wr ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) && (wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##2 (data_in == 222) ##1 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out == 29) ##1 (data_in == 153) ##2 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (rd_info_pointer >= 15) && (rd_info_pointer <= 28) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((read_address >= 47) && (read_address <= 63) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (data_out >= 106) && (data_out <= 249) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((length_info >= 0) && (length_info <= 1) ##1 (data_out == 29) ##1 (data_out == 0) ##2 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (rd_info_pointer >= 24) && (rd_info_pointer <= 32) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 20) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((read_address >= 20) && (read_address <= 39) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((len_cnt == 1) ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 7) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 12) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 63) ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 10) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && extended_mode ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 19) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((read_address >= 1) && (read_address <= 5) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((read_address >= 21) && (read_address <= 41) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 45) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (wr_pointer >= 39) && (wr_pointer <= 55) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) (wr ##2 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) && (wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (length_info == 0) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (rd_pointer >= 40) && (rd_pointer <= 55) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_in >= 118) && (data_in <= 183) && (wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) (!reset_mode ##3 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 41) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_in >= 128) && (data_in <= 187) && (wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (len_cnt >= 0) && (len_cnt <= 1) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((length_info == 0) ##1 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 62) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 32) && (wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) (initialize_memories ##3 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (len_cnt == 0) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_out >= 118) && (data_out <= 255) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##3 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##3 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((rd_pointer == 0) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##1 (data_out == 29) ##1 (data_out == 0) ##2 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 62) && (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) && (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 !wr_q ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##3 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 1) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) (initialize_memories ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) (initialize_memories ##1 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 32) ##1 (data_out == 29) ##1 (data_out == 0) ##2 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((read_address >= 16) && (read_address <= 30) ##3 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((len_cnt == 0) ##1 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) (!wr_q ##1 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((data_in >= 12) && (data_in <= 57) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##1 (fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) (!wr ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 wr ##1 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 1) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 20) ##1 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_in >= 12) && (data_in <= 215) && (fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) && wr ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((data_out == 101) ##4 1) |-> initialize_memories);
assert property(@(posedge clk) ((addr >= 11) && (addr <= 28) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_pointer == 0)) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer == 59) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((read_address == 12) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address == 28) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 !fifo_selected) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (fifo_cnt == 4) && extended_mode ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((wr_pointer == 3) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 20) ##2 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 release_buffer) |-> initialize_memories);
assert property(@(posedge clk) ((data_in == 201) && (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 !reset_mode && (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (fifo_cnt == 4) && wr_q ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) && initialize_memories ##1 1) |-> initialize_memories);
assert property(@(posedge clk) (fifo_selected ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) && fifo_selected ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_pointer == 0) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (length_info == 0)) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_info_pointer == 30)) |-> initialize_memories);
assert property(@(posedge clk) ((info_cnt == 1) ##1 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 wr_q) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_info_pointer == 29) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((data_in >= 50) && (data_in <= 57) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (len_cnt == 2)) |-> initialize_memories);
assert property(@(posedge clk) (!release_buffer && (fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) (rst ##3 1) |-> initialize_memories);
assert property(@(posedge clk) ((rd_info_pointer == 29) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 !write_length_info ##1 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((read_address >= 1) && (read_address <= 12) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((data_out == 101) ##2 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (fifo_cnt == 3) ##1 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) (rst) |-> initialize_memories);
assert property(@(posedge clk) ((data_out == 101)) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (length_info == 0) ##1 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##1 (fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##1 (fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((wr_info_pointer >= 57) && (wr_info_pointer <= 58) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 3) && extended_mode ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((data_out == 101) ##3 1) |-> initialize_memories);
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##1 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((wr_pointer >= 3) && (wr_pointer <= 4) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_pointer == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((addr >= 17) && (addr <= 28) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer == 5)) |-> initialize_memories);
assert property(@(posedge clk) ((data_in >= 58) && (data_in <= 121) ##3 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in == 130)) |-> initialize_memories);
assert property(@(posedge clk) (write_length_info ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) && release_buffer ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> initialize_memories);
assert property(@(posedge clk) ((rd_info_pointer >= 9) && (rd_info_pointer <= 29) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((addr >= 21) && (addr <= 28) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 19) ##2 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out == 101) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 wr) |-> initialize_memories);
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((addr == 44) && (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((rd_info_pointer >= 27) && (rd_info_pointer <= 29) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) (!info_empty ##1 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer == 60)) |-> initialize_memories);
assert property(@(posedge clk) ((data_in == 57) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((addr == 28) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) (!extended_mode ##3 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 15) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (fifo_cnt >= 0) && (fifo_cnt <= 1) ##1 (data_out == 14) ##1 1) |-> (fifo_cnt == 2));
assert property(@(posedge clk) (rst ##4 1) |-> initialize_memories);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 0) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) (rst ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> initialize_memories);
assert property(@(posedge clk) ((wr_info_pointer == 57) ##2 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 19) ##2 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (read_address == 23)) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr == 39)) |-> initialize_memories);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (fifo_cnt == 4) ##1 1) |-> initialize_memories);
assert property(@(posedge clk) (rst ##2 1) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> initialize_memories);
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !reset_mode) |-> initialize_memories);
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((length_info == 0) ##2 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (wr_info_pointer >= 0) && (wr_info_pointer <= 22) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (rd_info_pointer >= 0) && (rd_info_pointer <= 21) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (rd_info_pointer >= 0) && (rd_info_pointer <= 20) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (wr_info_pointer >= 0) && (wr_info_pointer <= 20) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 19) ##1 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##1 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (wr_pointer >= 35) && (wr_pointer <= 55) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (wr_info_pointer >= 0) && (wr_info_pointer <= 18) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 43) ##2 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 17) ##2 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (wr_pointer >= 39) && (wr_pointer <= 55) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) (!reset_mode ##1 (data_out == 240)) |-> (fifo_cnt >= 2) && (fifo_cnt <= 6));
assert property(@(posedge clk) ((read_address >= 45) && (read_address <= 63) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (wr_pointer >= 43) && (wr_pointer <= 55) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) (!reset_mode && (wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 29) ##3 1) |-> (len_cnt == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 55) ##2 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##3 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 29) ##1 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##4 reset_mode) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##4 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (length_info == 2)) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_pointer == 55)) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##3 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 36) ##1 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 73) ##1 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 30) ##1 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##4 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##3 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##3 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58) ##4 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41) ##2 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !extended_mode) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((rd_info_pointer >= 9) && (rd_info_pointer <= 22) ##2 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29) ##2 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##4 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192) ##2 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 55) ##2 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##3 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !wr) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_pointer == 55)) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 61) ##1 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_in == 251)) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##3 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_info_pointer == 31)) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55) ##3 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##3 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (addr == 11)) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (wr_info_pointer >= 8) && (wr_info_pointer <= 20) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##4 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##4 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 30)) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 75) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##4 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16) ##2 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##4 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected ##2 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (read_address == 46)) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 50) ##3 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (rd_info_pointer >= 8) && (rd_info_pointer <= 19) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer ##2 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 0) ##1 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##3 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##4 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##3 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##4 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##4 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !fifo_selected) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##3 extended_mode ##1 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##4 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##3 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 243) ##1 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55) ##3 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 55) ##1 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188) ##2 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##3 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29) ##2 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 55) ##1 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (wr_info_pointer >= 8) && (wr_info_pointer <= 19) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##4 1) |-> (data_out >= 29) && (data_out <= 75));
assert property(@(posedge clk) ((wr_info_pointer >= 11) && (wr_info_pointer <= 22) ##1 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (rd_info_pointer >= 11) && (rd_info_pointer <= 20) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((wr_info_pointer >= 11) && (wr_info_pointer <= 22) ##2 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((wr_info_pointer >= 11) && (wr_info_pointer <= 24) ##2 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((read_address >= 45) && (read_address <= 63) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (rd_info_pointer >= 8) && (rd_info_pointer <= 18) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 31) ##2 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((addr >= 25) && (addr <= 43) && (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 1) ##1 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 43) && (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 174) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 131) && (fifo_cnt == 2) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (wr_pointer == 43)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (addr == 37)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out == 155)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (wr_info_pointer == 18)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (rd_info_pointer == 19)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((rd_info_pointer >= 13) && (rd_info_pointer <= 21) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (rd_pointer == 45)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (data_in == 253)) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out == 229) && (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((addr == 42) && (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((rd_pointer >= 43) && (rd_pointer <= 51) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 3) && (rd_pointer == 43) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_in == 215) && (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 3) && (wr_pointer == 46) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 3) && (rd_info_pointer == 18) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 3) && (read_address == 1) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 3) && (wr_info_pointer == 16) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 63) ##1 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_pointer >= 45) && (wr_pointer <= 46) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 4)) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 75) && (data_out <= 84) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (len_cnt >= 2) && (len_cnt <= 3)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 4)) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (fifo_cnt >= 2) && (fifo_cnt <= 3)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 216) && (data_out <= 229) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 4) ##2 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 60) && (data_out <= 75) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out >= 193) && (data_out <= 197) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 1) |-> (length_info == 1));
assert property(@(posedge clk) ((read_address >= 41) && (read_address <= 63) ##1 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 240) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##1 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 0) ##2 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 extended_mode ##1 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !extended_mode) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !fifo_selected) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 50) ##3 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##3 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer ##2 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !wr) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##4 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 0) ##1 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58) ##4 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##4 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##3 1) |-> (length_info == 2));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##4 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55) ##3 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##3 1) |-> (length_info == 2));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##4 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 73) ##1 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##4 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 61) ##1 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188) ##2 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_pointer == 55)) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55) ##3 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (addr == 11)) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##4 reset_mode) |-> (length_info == 2));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##4 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16) ##2 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41) ##2 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_info_pointer == 31)) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 55) ##2 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 29) ##1 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_out == 72)) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##4 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##3 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##4 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##4 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29) ##2 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29) ##2 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192) ##2 1) |-> (length_info == 2));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##4 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 36) ##1 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_pointer == 55)) |-> (length_info == 2));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##4 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 30)) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 55) ##1 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 30) ##1 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 55) ##1 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##3 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##4 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##3 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (read_address == 46)) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##3 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##3 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 55) ##2 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected ##2 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_in == 251)) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##3 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##3 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 243) ##1 1) |-> (length_info == 2));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##3 1) |-> (length_info == 2));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##1 (fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (data_out >= 52) && (data_out <= 131) ##1 (fifo_cnt == 3) ##1 1) |-> (data_out >= 84) && (data_out <= 155));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 25) && (addr <= 43) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 24) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 30) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 41) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((read_address >= 20) && (read_address <= 33) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) (extended_mode ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) (release_buffer ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((length_info == 0) ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((addr >= 33) && (addr <= 63) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((length_info == 0) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58)) |-> write_length_info);
assert property(@(posedge clk) (!wr && (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10)) |-> write_length_info);
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6)) |-> write_length_info);
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45)) |-> write_length_info);
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53)) |-> write_length_info);
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((addr >= 32) && (addr <= 45) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_info_pointer >= 62) && (wr_info_pointer <= 63) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 62) && (rd_info_pointer <= 63) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 75) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) (!fifo_selected ##3 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((read_address >= 35) && (read_address <= 63) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_in >= 60) && (data_in <= 123) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) (!extended_mode ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_out == 147)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##3 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 61) ##1 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 55) ##1 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 55) ##1 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##3 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##4 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_info_pointer == 31)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected ##2 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !wr) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !extended_mode) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_in == 251)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 50) ##3 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##4 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##3 extended_mode ##1 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##3 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55) ##3 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_pointer == 55)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55) ##3 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 30)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58) ##4 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##3 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##3 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##4 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 36) ##1 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 30) ##1 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (length_info == 2)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 29) ##1 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##4 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##3 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 55) ##2 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 243) ##1 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##4 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !fifo_selected) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29) ##2 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##4 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (addr == 11)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##4 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188) ##2 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_pointer == 55)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192) ##2 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 73) ##1 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##3 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29) ##2 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##4 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 55) ##2 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16) ##2 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41) ##2 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##4 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##4 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##4 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##3 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##3 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##3 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer ##2 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 0) ##1 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##4 reset_mode) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##4 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##3 1) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (read_address == 46)) |-> (data_out >= 52) && (data_out <= 147));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 35) && (read_address <= 63) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !fifo_selected) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##4 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55) ##3 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 36) ##1 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##4 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##4 reset_mode) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##4 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##4 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188) ##2 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 73) ##1 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55) ##3 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 55) ##2 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41) ##2 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !extended_mode) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29) ##2 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !wr) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##3 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##4 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##3 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected ##2 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 55) ##1 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##3 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_info_pointer == 31)) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##4 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 243) ##1 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer ##2 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 30) ##1 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 61) ##1 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 30)) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 29) ##1 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##4 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##4 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##3 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_in == 251)) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##3 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_pointer == 55)) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58) ##4 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##3 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##4 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (read_address == 46)) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 50) ##3 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 0) ##1 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##4 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##3 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##4 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##3 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 55) ##1 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16) ##2 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_out == 72)) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192) ##2 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 55) ##2 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##3 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##4 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_pointer == 55)) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##3 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (addr == 11)) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##3 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29) ##2 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##3 extended_mode ##1 1) |-> (length_info >= 2) && (length_info <= 4));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 fifo_empty ##3 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr == 23) ##3 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (addr == 53) ##2 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (addr == 3)) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && reset_mode ##4 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer == 54) ##4 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##4 (data_out == 0)) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##1 (info_cnt == 0) ##3 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (read_address == 39) ##2 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (wr_pointer == 7)) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##2 wr ##2 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 release_buffer ##2 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (data_in == 108) ##2 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) (!extended_mode && (fifo_cnt == 4) ##4 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 write_length_info) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer == 6) ##3 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in == 28) ##3 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 0) ##4 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (data_in == 251)) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (data_in == 187) ##1 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 wr_q) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##3 (length_info == 0) ##1 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) (!write_length_info && (fifo_cnt == 4) && (length_info == 1) ##4 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 fifo_selected ##3 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 !fifo_empty) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##3 extended_mode ##1 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 4) && (length_info == 1) ##4 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##2 !fifo_selected ##2 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##4 !wr) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##3 !release_buffer ##1 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 fifo_selected ##1 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (length_info == 0) && (wr_info_pointer == 58) ##1 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (wr_info_pointer == 58) ##1 (data_out == 0)) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 15) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (read_address == 5) ##1 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (data_out == 8) ##1 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 !extended_mode) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 !initialize_memories && (data_out == 0)) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 !reset_mode ##1 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##4 release_buffer) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (addr == 15) ##1 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##1 extended_mode ##3 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (fifo_cnt == 0) ##3 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##1 info_empty ##3 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (info_cnt == 0) ##2 (wr_info_pointer == 58) ##1 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address == 44) ##4 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((data_in == 75) && (fifo_cnt == 4) ##4 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 255) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (read_address == 53)) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((addr == 58) && (fifo_cnt == 4) ##4 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 70) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer == 58) ##3 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (read_address == 13) ##3 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (len_cnt == 1)) |-> (fifo_cnt == 1));
assert property(@(posedge clk) (!wr_q && (fifo_cnt == 4) ##4 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (rd_info_pointer == 59) ##1 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 !extended_mode ##2 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (info_cnt == 1) && (length_info == 1) ##4 1) |-> (fifo_cnt == 1));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 250) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) (!extended_mode ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 62) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 41) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((fifo_cnt == 0) ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) (fifo_empty ##4 (len_cnt == 4)) |-> write_length_info);
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) (rst) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 23) ##2 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 58)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 53) ##1 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (length_info == 0)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_info_pointer == 59)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##4 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 28) ##2 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 58) ##2 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##4 extended_mode) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##4 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 6) ##2 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 39) ##1 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##4 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 0) ##2 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_pointer == 6)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (addr == 15)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 58) ##1 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##4 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !reset_mode) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 6) ##1 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 6) ##2 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 13) ##2 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##3 !extended_mode ##1 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 58) ##1 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##2 fifo_selected ##2 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##4 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 108) ##1 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 6) ##1 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##4 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4) ##4 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##4 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 58) ##2 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_in == 187)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 0) ##1 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##4 wr) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##4 fifo_selected) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##4 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 1) ##1 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##4 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_pointer == 6)) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##4 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##4 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !release_buffer ##2 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4) ##4 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58) ##3 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected ##3 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0) ##3 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty ##3 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 4) ##3 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10) ##3 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode ##3 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44) ##3 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6) ##3 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty ##3 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58) ##3 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54) ##3 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1) ##3 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75) ##3 1) |-> (read_address >= 0) && (read_address <= 8));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 30) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 extended_mode ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) (write_length_info ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) (write_length_info ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_out == 147)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out == 174)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 40) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 !fifo_empty) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 4) && (length_info == 1) ##4 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) (!wr_q && (fifo_cnt == 4) ##4 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 !reset_mode ##1 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 !extended_mode) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((data_in == 75) && (fifo_cnt == 4) ##4 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 fifo_selected ##1 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 release_buffer ##2 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (data_in == 251)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##1 extended_mode ##3 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##2 !fifo_selected ##2 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##3 !release_buffer ##1 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##2 wr ##2 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##1 info_empty ##3 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 0) ##4 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) (rst ##3 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 fifo_empty ##3 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##4 (data_out == 0)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr == 23) ##3 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (addr == 15) ##1 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer == 54) ##4 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (data_out == 8) ##1 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address == 44) ##4 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((addr == 58) && (fifo_cnt == 4) ##4 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (read_address == 39) ##2 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (read_address == 5) ##1 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (addr == 53) ##2 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (addr == 3)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##1 (info_cnt == 0) ##3 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (info_cnt == 0) ##2 (wr_info_pointer == 58) ##1 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 wr_q) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer == 6) ##3 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (wr_info_pointer == 58) ##1 (data_out == 0)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (len_cnt == 1)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (fifo_cnt == 0) ##3 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in == 28) ##3 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (rd_info_pointer == 59) ##1 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer == 58) ##3 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (data_in == 187) ##1 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 write_length_info) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (length_info == 0) && (wr_info_pointer == 58) ##1 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (read_address == 13) ##3 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##3 (length_info == 0) ##1 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##3 extended_mode ##1 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 43) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 fifo_selected ##3 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (wr_pointer == 7)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 !extended_mode ##2 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (info_cnt == 1) && (length_info == 1) ##4 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) (!extended_mode && (fifo_cnt == 4) ##4 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) (write_length_info ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##4 !wr) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) (!write_length_info && (fifo_cnt == 4) && (length_info == 1) ##4 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 !initialize_memories && (data_out == 0)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (fifo_cnt == 1)) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && reset_mode ##4 1) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##4 release_buffer) |-> (read_address >= 53) && (read_address <= 63));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 0) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) (fifo_empty ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 21) && (rd_info_pointer <= 41) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 250) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 34) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) (release_buffer ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 25) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 17) && (rd_info_pointer <= 38) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out == 131)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 2) ##1 (rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((length_info == 0) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 60) && (data_in <= 123) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && wr) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out == 118)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 56) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out == 69)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out == 218)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##1 (rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 25) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 9) && (addr <= 18) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 255) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((addr >= 33) && (addr <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 56) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_info_pointer >= 15) && (rd_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) (!fifo_selected ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 35) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) (release_buffer ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) (extended_mode ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((length_info == 0) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) (!wr ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) (!wr && (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_out == 126) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 3) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out == 250)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) (rst ##1 1) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_out == 38)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 231) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) (rst ##2 1) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 36) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out == 155)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 126) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_out == 172)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 45) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 188) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address == 44) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((addr == 58) && (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 fifo_selected) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer == 58)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (fifo_cnt == 0)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) (!extended_mode && (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && reset_mode ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 0) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer == 6)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((addr >= 25) && (addr <= 43) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 fifo_empty) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in == 28)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer == 54) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 123) && (data_in <= 186) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr == 23)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_in == 75) && (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) (!wr_q && (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 3) && (rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) && (rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (fifo_cnt == 4) && (info_cnt == 1) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((length_info == 1) ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 !write_length_info && (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 3) ##1 (rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (fifo_cnt == 4) ##1 (info_cnt == 0)) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 4) ##1 (rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 75) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 !info_empty && (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (fifo_cnt == 4) ##1 info_empty) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 15) && (rd_info_pointer <= 31) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (fifo_cnt == 4) ##1 extended_mode) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 1) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((len_cnt == 3) && (rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 wr_q) |-> (len_cnt == 1));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in == 28) ##3 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 13) ##3 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 !initialize_memories && (data_out == 0)) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 write_length_info) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 !fifo_empty) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (data_in == 108) ##2 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (read_address == 39) ##2 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (fifo_cnt == 0) ##3 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (read_address == 13) ##3 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 !reset_mode ##1 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (wr_info_pointer == 58) ##1 (data_out == 0)) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (info_cnt == 0) ##2 (wr_info_pointer == 58) ##1 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer == 58) ##3 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (wr_pointer == 7)) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (addr == 3)) |-> (len_cnt == 1));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (read_address == 5) ##1 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 release_buffer ##2 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 fifo_selected ##1 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (data_in == 187) ##1 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr == 23) ##3 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 10) ##3 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (data_out == 8) ##1 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 19) ##3 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (fifo_cnt == 1)) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (addr == 15) ##1 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (rd_info_pointer == 59) ##1 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (read_address == 53)) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 !extended_mode) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer == 6) ##3 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((len_cnt == 2) ##1 (rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (data_in == 251)) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 fifo_empty ##3 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 fifo_selected ##3 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (length_info == 0) && (wr_info_pointer == 58) ##1 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((addr >= 12) && (addr <= 26) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (addr == 53) ##2 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 20) ##3 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 !extended_mode ##2 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##1 (info_cnt == 0) ##3 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (info_cnt == 1) && (length_info == 1) ##4 1) |-> (len_cnt == 1));
assert property(@(posedge clk) (!extended_mode && (fifo_cnt == 4) ##4 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##2 !fifo_selected ##2 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) (!write_length_info && (fifo_cnt == 4) && (length_info == 1) ##4 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && reset_mode ##4 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##1 info_empty ##3 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 75) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 4) && (length_info == 1) ##4 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((length_info == 1) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##1 extended_mode ##3 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((addr == 58) && (fifo_cnt == 4) ##4 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 250) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##3 extended_mode ##1 1) |-> (len_cnt == 1));
assert property(@(posedge clk) (!wr_q && (fifo_cnt == 4) ##4 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##4 !wr) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##2 wr ##2 1) |-> (len_cnt == 1));
assert property(@(posedge clk) (!fifo_empty ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##3 (length_info == 0) ##1 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##4 (data_out == 0)) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer == 54) ##4 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((data_in == 75) && (fifo_cnt == 4) ##4 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##3 !release_buffer ##1 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((len_cnt >= 3) && (len_cnt <= 4) && (rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 0) ##4 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##4 release_buffer) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address == 44) ##4 1) |-> (len_cnt == 1));
assert property(@(posedge clk) ((fifo_cnt == 3) ##4 (addr == 42)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (fifo_cnt == 0) ##2 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) && (rd_info_pointer == 18) ##4 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((data_in == 118) && (fifo_cnt == 3) ##4 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) (!release_buffer && (fifo_cnt == 3) ##4 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (addr == 7) ##2 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) && (wr_pointer == 46) ##4 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 info_empty ##2 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (wr_pointer == 45) ##2 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (addr == 25) ##3 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##4 !release_buffer && (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##4 (length_info == 0) && (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((data_in >= 12) && (data_in <= 215) && (fifo_cnt == 3) ##4 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (wr_info_pointer == 18) ##3 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##4 (data_in == 194)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) && fifo_selected ##4 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((data_out == 229) && (fifo_cnt == 3) ##4 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (addr == 48) ##2 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (read_address >= 53) && (read_address <= 60) ##1 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (length_info == 0) ##2 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##4 (rd_info_pointer == 22)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (wr_pointer >= 5) && (wr_pointer <= 6) ##2 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (info_cnt == 0) ##2 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (data_in == 18) ##2 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (read_address >= 36) && (read_address <= 60) ##1 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (rd_pointer == 45) ##1 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (addr == 63) ##1 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((addr == 45) && (fifo_cnt == 3) ##4 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (read_address >= 0) && (read_address <= 15) ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (read_address == 61) ##2 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 reset_mode ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) && extended_mode ##4 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 !reset_mode ##2 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##4 !reset_mode && (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (data_in >= 130) && (data_in <= 215) ##2 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (data_in == 253) ##3 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((data_in == 118) ##4 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (data_in >= 42) && (data_in <= 252) ##1 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (addr >= 39) && (addr <= 63) ##1 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (data_in >= 130) && (data_in <= 201) ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (data_in >= 179) && (data_in <= 201) ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (read_address >= 0) && (read_address <= 28) ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (data_in >= 192) && (data_in <= 252) ##1 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##4 !wr && (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (rd_info_pointer == 12) ##2 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) && (read_address == 1) ##4 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((data_in >= 118) && (data_in <= 215) && (fifo_cnt == 3) ##4 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 wr ##1 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (read_address == 2) ##3 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (data_out == 107) ##3 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (wr_pointer >= 4) && (wr_pointer <= 6) ##2 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (wr_pointer == 6) ##2 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 extended_mode ##2 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (rd_info_pointer == 19) ##3 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (addr >= 60) && (addr <= 63) ##1 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (length_info == 0) ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (wr_info_pointer >= 9) && (wr_info_pointer <= 29) ##1 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (wr_info_pointer >= 9) && (wr_info_pointer <= 20) ##1 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (wr_info_pointer >= 9) && (wr_info_pointer <= 12) ##1 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##4 (data_out == 197)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (read_address == 15) ##3 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 !wr_q ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (len_cnt >= 0) && (len_cnt <= 1) ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (length_info == 2) ##2 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (data_in == 252) ##1 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (addr >= 7) && (addr <= 30) ##2 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((data_in == 215) && (fifo_cnt == 3) ##4 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 wr ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (fifo_cnt >= 0) && (fifo_cnt <= 3) ##2 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##4 (wr_pointer == 45)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (data_in == 179) ##3 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (data_in == 215) ##2 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##4 (read_address == 24)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (data_in >= 184) && (data_in <= 215) ##2 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 fifo_selected ##2 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (read_address == 53) ##1 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (rd_pointer == 45) ##2 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (rd_pointer == 45) ##3 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (fifo_cnt == 0) ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (addr >= 25) && (addr <= 30) ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##4 (addr == 63)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (wr_pointer >= 4) && (wr_pointer <= 6) ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (read_address == 25) ##1 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (addr >= 12) && (addr <= 37) ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##4 (rd_pointer == 45)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (wr_pointer >= 1) && (wr_pointer <= 6) ##2 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (data_out == 221) ##2 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 !write_length_info ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 3) && (rd_info_pointer == 12) ##4 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (rd_info_pointer == 20) ##2 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (wr_pointer >= 1) && (wr_pointer <= 6) ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 fifo_empty ##2 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (data_in == 54) ##1 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 !fifo_selected ##1 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##4 (data_in == 252)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (rd_info_pointer == 12) ##3 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (data_out == 75) ##1 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (len_cnt == 0) ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (wr_pointer == 6) ##3 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (addr >= 25) && (addr <= 37) ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (addr == 37) ##3 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) && reset_mode ##4 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((addr == 42) && (fifo_cnt == 3) ##4 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (length_info == 0) ##1 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 fifo_empty ##3 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##4 (rd_pointer == 6) && extended_mode) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (read_address == 13) ##2 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (addr == 60) ##1 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 (rd_info_pointer == 21) ##1 1) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 initialize_memories ##2 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) && fifo_selected ##4 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 62) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (read_address == 52) ##1 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 0) ##4 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (len_cnt == 2) ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_info_pointer == 29) ##4 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer == 5) ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 84) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) && (info_cnt == 1) ##1 !fifo_selected ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (wr_info_pointer == 62) ##1 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (rd_info_pointer == 31) ##2 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 wr_q ##2 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_pointer == 0) ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (rd_pointer == 0) ##1 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 !fifo_empty ##2 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 1) ##4 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt >= 0) && (len_cnt <= 1) ##1 !fifo_selected ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) && release_buffer ##4 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (wr_info_pointer == 61) ##2 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) (!write_length_info && (fifo_cnt == 4) ##1 !fifo_selected ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (length_info == 0) ##2 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !fifo_selected ##1 !fifo_selected ##2 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !fifo_selected ##1 wr ##2 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !fifo_selected ##2 !release_buffer ##1 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (wr_pointer == 0)) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 wr ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 reset_mode) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (read_address == 12) ##2 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (rd_info_pointer == 31)) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in == 130) ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((data_in == 201) && (fifo_cnt == 4) ##4 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (data_in == 18) ##1 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer == 60) ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) && wr ##4 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 initialize_memories) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !reset_mode ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 !fifo_selected) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 4) ##1 !fifo_selected ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (len_cnt == 3) ##2 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (length_info == 0) ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 initialize_memories ##1 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) && initialize_memories ##4 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !fifo_selected ##2 extended_mode ##1 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer == 59) ##4 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !fifo_selected ##3 !wr) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((addr == 44) && (fifo_cnt == 4) ##4 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (wr_info_pointer == 63)) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !fifo_selected && extended_mode ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 42) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !fifo_selected ##2 (length_info == 0) ##1 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !fifo_selected ##3 release_buffer) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address == 28) ##4 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_pointer == 0) ##4 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !fifo_selected && (info_cnt == 0) ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (rd_info_pointer == 31) ##1 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (rd_pointer == 0) ##2 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_pointer == 4) ##4 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (rd_pointer == 0)) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (data_in == 166)) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((read_address == 35) ##4 (rd_pointer == 6)) |-> (wr_info_pointer >= 11) && (wr_info_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (addr == 46)) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 release_buffer ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (addr == 28) ##2 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (data_in == 42) ##2 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !fifo_selected ##3 (data_out == 0)) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_info_pointer == 30) ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (addr == 4) ##1 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer >= 54) && (wr_info_pointer <= 59) ##1 !fifo_selected ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 wr_q ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr == 39) ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (read_address == 23) ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address >= 28) && (read_address <= 44) ##1 !fifo_selected ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (wr_pointer == 0) ##1 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !fifo_selected && info_empty ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((data_in >= 75) && (data_in <= 201) && (fifo_cnt == 4) ##1 !fifo_selected ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 initialize_memories ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 181) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((wr_info_pointer >= 8) && (wr_info_pointer <= 22) ##3 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) (rst ##4 1) |-> (read_address >= 21) && (read_address <= 32));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_in >= 82) && (data_in <= 166) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 209) && (data_in <= 255) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 84) && (data_in <= 169) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##1 (fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 3) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 250) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 !release_buffer ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##3 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##3 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##3 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) (!wr ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) (extended_mode ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_in >= 50) && (data_in <= 57) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) (!extended_mode ##3 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 58) && (data_in <= 121) ##3 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 2) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 13) ##2 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 10) ##2 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 20) ##2 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!extended_mode ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) (release_buffer ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((wr_pointer == 3) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt >= 1) && (fifo_cnt <= 2) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((wr_pointer >= 3) && (wr_pointer <= 4) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 58) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) (!release_buffer ##1 (rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##3 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 19) ##3 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((addr == 44) && (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer == 59) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 release_buffer) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 0) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address == 28) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 1) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) && initialize_memories ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_pointer == 0)) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer == 60)) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !reset_mode) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 8) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_info_pointer >= 9) && (rd_info_pointer <= 29) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) && fifo_selected ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr == 39)) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_in == 201) && (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 1) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_pointer == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 wr) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 wr_q) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_info_pointer == 30)) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (len_cnt == 2)) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer == 5)) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer == 0) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) && release_buffer ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) && wr ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_pointer == 0) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 initialize_memories) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in == 130)) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer == 29) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (length_info == 0)) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_info_pointer == 29) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_in == 57) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) (initialize_memories ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) (rst ##4 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 27) && (rd_info_pointer <= 29) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer == 57) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 !fifo_selected) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 wr ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) (initialize_memories ##3 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) (initialize_memories ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 12) && (data_in <= 215) && (fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 3) && extended_mode ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (fifo_cnt == 3) ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 !fifo_empty) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (fifo_cnt == 4) && wr_q ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 !reset_mode && (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (fifo_cnt == 4) && extended_mode ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 !write_length_info ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (length_info == 0) ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) (!release_buffer && (fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##3 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_out >= 231) && (data_out <= 240) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 57) && (wr_info_pointer <= 58) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 6) ##3 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) (write_length_info ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) (!info_empty ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) (write_length_info ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((info_cnt == 1) ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##1 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 55)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##1 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##1 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 19) && (wr_info_pointer <= 40) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 22) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 40) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##1 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##1 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##1 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 55)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55) ##1 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) (fifo_selected ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41)) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55) ##1 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##1 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##1 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##1 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##1 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##1 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16) ##1 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29) ##1 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192) ##1 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##3 extended_mode) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 73)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 55) ##1 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_out == 240) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55) ##2 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##2 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##2 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##2 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 29)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188) ##1 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 3) ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 30)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29) ##1 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 0)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 36)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55) ##2 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((addr == 28) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##2 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##2 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 61)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer ##1 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected ##1 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##2 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41) ##1 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##2 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##2 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 55)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 55)) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##2 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 8) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##2 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 55) ##1 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 126) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##2 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 0) ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) (!wr ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 18) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 29) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 16) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!wr_q ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 13) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 10) ##1 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 20) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in >= 12) && (data_in <= 57) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 59) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 58) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 19) ##2 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((addr >= 17) && (addr <= 28) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((len_cnt == 2) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 75) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 40) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) (fifo_selected ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 10) && (wr_info_pointer <= 23) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address == 12) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) (fifo_selected ##3 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 58) ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 21) && (addr <= 28) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 51) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_in >= 57) && (data_in <= 112) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_out == 172)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_in >= 163) && (data_in <= 211) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_out == 250)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_out == 155)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_out == 38)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((addr >= 9) && (addr <= 18) ##3 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63) ##3 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 0) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((addr >= 33) && (addr <= 63) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer == 53) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) && release_buffer ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer == 59) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) && fifo_selected ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) && wr ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_info_pointer == 29) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_in == 201) && (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((addr == 55) && (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) && initialize_memories ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) (fifo_selected ##2 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt == 4) && (info_cnt == 0) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) (initialize_memories ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) && info_empty ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) (initialize_memories ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address == 45) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_pointer == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_out == 126) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_pointer == 0) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) && write_length_info ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 52) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 59) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((addr == 44) && (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_in >= 50) && (data_in <= 93) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_in == 206) && (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((read_address >= 57) && (read_address <= 63) ##3 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in >= 165) && (data_in <= 209) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address == 28) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 1) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 55) ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 wr_q ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (rd_info_pointer == 31)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (data_in == 28)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (data_in == 42)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !extended_mode ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55)) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (length_info == 0)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (read_address == 23) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (wr_info_pointer == 61)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 release_buffer ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer == 54) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer == 5) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !reset_mode ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr == 39) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (addr == 28)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 wr_q) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (info_cnt == 1) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 fifo_selected) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 13) ##1 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 initialize_memories) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (rd_pointer == 0)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in == 130) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer == 60) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_info_pointer == 30) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 126) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 initialize_memories ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 !wr) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (len_cnt == 2) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 24) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !info_empty ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 wr ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229)) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0)) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 17) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30)) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((read_address >= 50) && (read_address <= 63) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1)) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0)) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55)) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer == 10) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (length_info == 0) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (read_address == 44) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((len_cnt == 1) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29)) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in == 75) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 15) ##1 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) (write_length_info ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (addr == 23)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr == 58) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (len_cnt == 3)) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 !fifo_empty) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_pointer == 0) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((addr >= 40) && (addr <= 63) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((wr_pointer == 58)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 75) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (data_out == 161)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 63) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!info_empty ##1 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address >= 45) && (read_address <= 63) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((info_cnt == 1) ##1 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (read_address == 36)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (data_in == 95)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (data_in == 178)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (wr ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address >= 44) && (read_address <= 63) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 30) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 release_buffer) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (data_out == 243)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (len_cnt == 2)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) (write_length_info ##2 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (len_cnt == 1)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (addr == 6)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (read_address == 60)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (data_in == 221)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (addr == 60)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (len_cnt == 3)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (addr == 26)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (wr_pointer == 46)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (wr_pointer == 48)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (addr == 30)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (data_in == 72)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_in >= 122) && (data_in <= 186) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (read_address == 27)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (read_address == 57)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((rd_pointer == 46) ##3 (wr_pointer == 49)) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((addr == 27) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 reset_mode ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (!info_empty ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 release_buffer ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((read_address >= 15) && (read_address <= 30) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 13) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (data_out == 243) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (data_in == 221) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((addr == 52) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (data_out == 243) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 18) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_out == 243) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) && fifo_selected ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((addr >= 47) && (addr <= 63) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (data_in == 102) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((length_info == 0) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) && (read_address == 56) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (!initialize_memories ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 58) ##3 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (wr_pointer == 48) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_in == 202) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (data_in == 95) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_in >= 58) && (data_in <= 120) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (len_cnt == 1) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((len_cnt == 2) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_out == 59) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (read_address == 56) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (!write_length_info ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 30) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((info_cnt == 1) ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (addr == 26) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) && (wr_info_pointer == 45) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (!initialize_memories ##3 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 46) && (read_address == 53) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (data_in == 72) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_in >= 58) && (data_in <= 121) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (wr_info_pointer == 46) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (read_address == 36) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (len_cnt == 1) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (addr == 30) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (read_address == 27) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (addr == 27) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 release_buffer ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (read_address == 60) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((addr == 6) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((len_cnt == 2) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (read_address == 53) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 !wr ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (read_address == 36) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (addr == 6) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (read_address == 60) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (data_in == 72) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 19) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 46) && write_length_info ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (data_out == 161) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (wr_pointer == 47) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_in == 43) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (wr_pointer == 47) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((addr == 26) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (data_in == 221) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_info_pointer == 47) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) && (wr_info_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((len_cnt == 0) ##1 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (read_address == 56) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_in == 102) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (addr == 30) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((len_cnt >= 0) && (len_cnt <= 1) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 !extended_mode ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##1 (addr == 6) ##2 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 16) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt >= 1) && (fifo_cnt <= 2) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_pointer == 46) && (read_address == 14) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (len_cnt == 2) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) ##2 (addr == 60) ##1 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((rd_pointer == 46) && (read_address == 36) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((read_address >= 35) && (read_address <= 63) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!initialize_memories ##2 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in == 72) && (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (!wr_q ##1 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 14) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 3) && reset_mode ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 3) ##1 !fifo_selected) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 3) ##1 !wr_q) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 3) ##1 !initialize_memories) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!extended_mode && !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (rd_info_pointer == 10)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 3) ##1 !wr) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((addr == 11) && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (addr == 13)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address >= 21) && (read_address <= 32) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (wr_pointer == 1)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 3) && (read_address == 56) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 3) && (rd_info_pointer == 9) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((fifo_cnt == 3) && (wr_info_pointer == 10) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 3) ##1 fifo_empty) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in >= 187) && (data_in <= 255) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((fifo_cnt == 3) && (wr_pointer == 4) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (data_in == 130)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in == 203) && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 3) ##1 (len_cnt == 0)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 6) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 3) ##1 info_empty) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 3) ##1 (info_cnt == 0)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 1) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 3) ##1 (fifo_cnt == 0)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (rd_pointer == 3)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (rst) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 3) && wr_q ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address >= 56) && (read_address <= 58) ##3 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (rst ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) (rst ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 3) && (length_info == 2) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 3) && release_buffer ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (rst ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (data_out == 216)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 2) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 (read_address == 0)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (rst ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((length_info == 2) ##1 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!wr ##2 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 20) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_in == 102) ##3 !fifo_selected) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 18) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 39) ##2 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 28) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) (!info_empty && !initialize_memories && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) (!wr_q ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_in >= 79) && (data_in <= 163) ##1 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address >= 43) && (read_address <= 53) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address >= 39) && (read_address <= 50) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((read_address >= 44) && (read_address <= 54) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in >= 78) && (data_in <= 163) ##1 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((len_cnt == 0) ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 82) && (data_in <= 166) ##1 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in >= 209) && (data_in <= 255) ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 62) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 70) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 122) && (data_in <= 186) ##2 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in >= 113) && (data_in <= 163) ##1 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in >= 82) && (data_in <= 166) ##2 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((length_info == 0) ##1 (rd_pointer == 46) ##3 1) |-> (wr_info_pointer >= 36) && (wr_info_pointer <= 48));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((read_address >= 39) && (read_address <= 51) ##1 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) (extended_mode ##3 !info_empty && (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##1 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 10));
assert property(@(posedge clk) ((read_address >= 20) && (read_address <= 33) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((data_out >= 193) && (data_out <= 197) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_pointer == 44) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 75) && (data_out <= 84) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 60) && (data_out <= 75) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 216) && (data_out <= 229) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer >= 45) && (wr_pointer <= 46) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 134) && (data_in <= 200) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) (!fifo_selected ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 0) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 56) ##1 (len_cnt == 4) ##3 1) |-> (data_out >= 155) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 30) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 58) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((length_info == 0) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 33) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((read_address >= 45) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (len_cnt >= 2) && (len_cnt <= 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (fifo_cnt >= 2) && (fifo_cnt <= 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_pointer >= 45) && (wr_pointer <= 46) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0)) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54)) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 4)) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10)) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1)) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58)) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_info_pointer >= 42) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58)) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) (!extended_mode ##1 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 33) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75)) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6)) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_info_pointer >= 48) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((read_address >= 44) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) (!fifo_selected ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 30) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 58) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((addr >= 12) && (addr <= 26) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 41) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 75) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 58) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 126) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_out >= 118) && (data_out <= 255) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192)) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##1 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 126) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 126) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 40) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 69) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##1 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##1 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##1 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 22) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 240) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 44) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((read_address >= 54) && (read_address <= 63) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out == 126) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 19) && (wr_info_pointer <= 40) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29)) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16)) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##1 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188)) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29)) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41)) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##1 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##1 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##1 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##1 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 181) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((read_address >= 45) && (read_address <= 63) ##3 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##1 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##1 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 126) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 50) && (data_in <= 93) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((read_address >= 54) && (read_address <= 63) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 4)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((read_address >= 43) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 34) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 3) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (rd_pointer == 45)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_pointer == 45)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (len_cnt >= 2) && (len_cnt <= 3)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_info_pointer >= 62) && (wr_info_pointer <= 63) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 193) && (data_out <= 197)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (fifo_cnt >= 2) && (fifo_cnt <= 3)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (data_out >= 60) && (data_out <= 75)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out == 131)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) (rst ##1 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((fifo_cnt == 0) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_out == 253)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) (rst ##2 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) (release_buffer ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 42) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) (rst) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_out == 69)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) (fifo_empty ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##2 1) |-> (rd_pointer >= 40) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out == 218)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_out == 118)) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) (rst ##3 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29) ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !extended_mode) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_info_pointer == 31)) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16) ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (read_address == 46)) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (addr == 11)) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 0) ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 243) ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188) ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (length_info == 2)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29) ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 reset_mode) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 73) ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (length_info == 2)) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 30)) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 36) ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_pointer == 55)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##4 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 61) ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_in == 251)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 50) ##3 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 29) ##1 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##4 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##3 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55) ##3 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 29) ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192) ##2 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##3 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 55) ##2 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 30) ##1 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41) ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_out == 72)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 30) ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 0) ##1 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_in == 251)) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##4 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192) ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##3 extended_mode ##1 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##4 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 36) ##1 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 61) ##1 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##4 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((wr_info_pointer >= 44) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29) ##2 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##3 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##3 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##4 reset_mode) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_pointer == 55)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_info_pointer == 31)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (read_address == 46)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected ##2 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##4 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##3 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !fifo_selected) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 55) ##1 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##4 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !wr) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##4 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer ##2 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !fifo_selected) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer ##2 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188) ##2 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !extended_mode) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##3 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 30)) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##3 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##4 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##4 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29) ##2 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##3 extended_mode ##1 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((rd_info_pointer >= 48) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##3 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##4 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 55) ##1 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58) ##4 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 55) ##2 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41) ##2 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##3 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##4 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##3 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !wr) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##3 1) |-> (wr_pointer >= 39) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 243) ##1 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 73) ##1 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##3 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55) ##3 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16) ##2 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##4 1) |-> (addr >= 0) && (addr <= 13));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 30) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_out >= 69) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((read_address >= 20) && (read_address <= 33) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 45) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 21) && (rd_info_pointer <= 41) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 41) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 35) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((addr >= 33) && (addr <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 15) && (rd_info_pointer <= 31) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((length_info == 0) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 23) && (wr_info_pointer <= 35));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!fifo_selected ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) (release_buffer ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 0) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 41) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 25) && (addr <= 43) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 43) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) (!wr && (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 12) && (data_in <= 75) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) (!extended_mode ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 12) && (data_in <= 75) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (extended_mode ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##3 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (addr == 53) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (length_info == 0) && (wr_info_pointer == 58) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 !extended_mode) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (data_in == 251)) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 !fifo_empty) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((rd_info_pointer >= 17) && (rd_info_pointer <= 38) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (addr == 3)) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 24) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 wr_q) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (data_in == 108) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (data_in == 187) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (addr == 15) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 !reset_mode ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (info_cnt == 0) ##2 (wr_info_pointer == 58) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 !initialize_memories && (data_out == 0)) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (wr_info_pointer == 58) ##1 (data_out == 0)) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (fifo_cnt == 1)) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (rd_info_pointer == 59) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) (wr ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (read_address == 5) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (data_out == 8) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (read_address == 53)) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 write_length_info) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 release_buffer ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 !extended_mode ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 (wr_pointer == 7)) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (read_address == 39) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 fifo_selected ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 fifo_empty ##3 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##4 !wr) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address == 44) ##4 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##4 release_buffer) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##4 (data_out == 0)) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in == 28) ##3 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) (!write_length_info && (fifo_cnt == 4) && (length_info == 1) ##4 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 36) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (fifo_cnt == 0) ##3 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##3 (length_info == 0) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##1 info_empty ##3 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer == 6) ##3 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 fifo_selected ##3 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 0) ##4 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (read_address == 13) ##3 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) (!info_empty && (fifo_cnt == 4) && (length_info == 1) ##4 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##2 wr ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##3 !release_buffer ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##2 !fifo_selected ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!extended_mode && (fifo_cnt == 4) ##4 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer == 58) ##3 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 41) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer == 54) ##4 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((addr == 58) && (fifo_cnt == 4) ##4 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##1 extended_mode ##3 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr == 23) ##3 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##1 (info_cnt == 0) ##3 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) && (info_cnt == 1) && (length_info == 1) ##4 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) (!wr_q && (fifo_cnt == 4) ##4 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##3 extended_mode ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 41) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_in == 75) && (fifo_cnt == 4) ##4 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 60) && (data_in <= 123) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 4) && reset_mode ##4 1) |-> (len_cnt >= 1) && (len_cnt <= 2));
assert property(@(posedge clk) (extended_mode ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (extended_mode ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 15) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!fifo_selected ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 25) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) (release_buffer ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (data_out >= 160) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 12) && (data_in <= 57) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) (fifo_selected ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) (fifo_selected ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((data_in >= 12) && (data_in <= 57) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 40) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) (extended_mode ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##4 1) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 49) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((length_info == 0) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##1 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##1 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((read_address >= 1) && (read_address <= 12) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 48) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 84) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (release_buffer ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (fifo_cnt == 4) && extended_mode ##2 1) |-> wr_q);
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (fifo_cnt == 4) && wr_q ##2 1) |-> wr_q);
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (fifo_cnt == 4) ##2 !release_buffer) |-> wr_q);
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (fifo_cnt == 4) ##1 !fifo_selected ##1 1) |-> wr_q);
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 33) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (fifo_cnt == 4) ##1 !fifo_selected ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (fifo_cnt == 4) ##1 !fifo_empty ##1 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (fifo_cnt == 4) ##2 extended_mode) |-> wr_q);
assert property(@(posedge clk) (extended_mode ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (fifo_cnt == 4) && wr_q ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (fifo_cnt == 4) ##2 !release_buffer) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##1 (fifo_cnt == 3) ##2 (data_out == 0) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (fifo_cnt == 4) ##2 extended_mode) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 !reset_mode && (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 !reset_mode && (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (fifo_cnt == 4) && extended_mode ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##1 (fifo_cnt == 3) ##2 (data_out == 0) ##1 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (fifo_cnt == 4) ##1 !fifo_empty ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##1 (fifo_cnt == 3) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 50) && (data_in <= 75) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##1 !write_length_info ##1 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##1 wr ##1 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 12) && (data_in <= 215) && (fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 12) && (data_in <= 215) && (fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 50) && (data_in <= 75) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##1 (fifo_cnt == 3) ##1 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##1 (fifo_cnt == 3) ##1 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##1 !write_length_info ##1 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##1 wr ##1 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 75) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 42) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##1 (length_info == 0) ##1 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 63) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 15) && (rd_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((read_address >= 7) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 33) && (read_address <= 46));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##1 (length_info == 0) ##1 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 4)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) (rst ##2 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((read_address == 12) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6)) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((read_address == 12) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58) ##3 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 6) ##2 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54) ##3 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_info_pointer == 59)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1) ##3 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 39) ##1 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58) ##3 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##4 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##4 wr) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 53) ##1 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##4 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 58)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_pointer == 6)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##4 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6) ##3 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((addr == 28) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 6) ##1 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4) ##4 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##3 !extended_mode ##1 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) (!release_buffer && (fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer >= 28) && (rd_info_pointer <= 29) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 0) ##2 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##2 fifo_selected ##2 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4) ##4 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 1) ##1 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((addr == 28) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##4 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 4) ##3 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) && extended_mode ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##4 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_out == 8)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44) ##3 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 58) ##1 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 58) ##2 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (rst ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) (rst ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) (rst ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 58) ##1 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !release_buffer ##2 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty ##3 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 6) ##2 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((rd_info_pointer >= 28) && (rd_info_pointer <= 29) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((len_cnt == 4) ##4 (addr == 15)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##4 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 58) ##2 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 23) ##2 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##4 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (read_address == 5)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((addr >= 17) && (addr <= 28) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 28) ##2 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10) ##3 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((addr >= 17) && (addr <= 28) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 0) ##1 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##4 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##4 fifo_selected) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected ##3 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) && extended_mode ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 13) ##2 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##4 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) (!release_buffer && (fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_pointer == 6)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 6) ##1 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) (rst) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0) ##3 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75) ##3 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (length_info == 0)) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##4 extended_mode) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode ##3 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !reset_mode) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty ##3 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) (rst ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##4 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##4 1) |-> (data_in >= 125) && (data_in <= 188));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##1 (addr == 28) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##4 (addr == 41)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##3 (len_cnt == 0) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 !fifo_empty) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer == 60) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (read_address == 23) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 initialize_memories ##1 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (read_address == 12)) |-> wr_q);
assert property(@(posedge clk) ((data_in == 57) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr == 39) ##1 1) |-> wr_q);
assert property(@(posedge clk) ((rd_info_pointer == 30) ##3 initialize_memories ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (length_info == 0)) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address == 23) ##3 (read_address == 30) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##2 (wr_pointer == 0) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##3 (wr_info_pointer == 63) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in == 130) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##4 (wr_pointer == 0)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##4 (data_in == 197)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##1 (rd_pointer == 0) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##1 (wr_info_pointer == 61) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((len_cnt == 2) && (rd_info_pointer == 30) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (rd_pointer == 0)) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##2 (len_cnt == 0) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##3 (wr_pointer == 0) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (len_cnt == 2) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##1 (wr_pointer == 6) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##1 (read_address == 12) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr == 39) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##1 (data_out == 0) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (wr_info_pointer == 61)) |-> wr_q);
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##3 (fifo_cnt == 0) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (data_in == 42)) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in == 130) ##1 1) |-> wr_q);
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##4 fifo_selected) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer == 5) ##1 1) |-> wr_q);
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##1 extended_mode ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##4 (rd_pointer == 0)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##1 !release_buffer ##2 (addr == 46) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) && extended_mode ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##3 !wr_q ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##1 initialize_memories ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##4 (read_address == 21)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (wr_pointer == 5) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##2 reset_mode ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##3 fifo_empty ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##2 (fifo_cnt == 0) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 initialize_memories) |-> wr_q);
assert property(@(posedge clk) ((rd_info_pointer == 30) ##1 (data_in == 42) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##3 (data_in == 166) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((read_address == 23) ##4 (rd_info_pointer == 32)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##1 (len_cnt == 3) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##3 (addr == 46) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##2 fifo_empty ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 wr_q ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (read_address == 12)) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (rd_info_pointer == 31)) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_info_pointer == 30) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##2 (addr == 4) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##2 (data_in == 18) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##2 (read_address == 52) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 wr ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (rd_info_pointer == 31)) |-> wr_q);
assert property(@(posedge clk) ((rd_info_pointer == 30) && (rd_pointer == 0) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (len_cnt == 2) ##1 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (addr == 28)) |-> wr_q);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 initialize_memories) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 release_buffer ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_info_pointer == 30) ##1 1) |-> wr_q);
assert property(@(posedge clk) ((rd_info_pointer == 30) && (wr_info_pointer == 60) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer == 60) ##1 1) |-> wr_q);
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##4 !extended_mode) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer == 5) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##2 initialize_memories ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (rd_pointer == 0)) |-> wr_q);
assert property(@(posedge clk) ((rd_info_pointer == 30) ##3 (rd_pointer == 0) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (length_info == 0) ##1 1) |-> wr_q);
assert property(@(posedge clk) (!fifo_empty && (rd_info_pointer == 30) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (read_address == 23) ##1 1) |-> wr_q);
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) && wr_q ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) && initialize_memories ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##1 wr_q ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 wr ##1 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_pointer == 0) ##1 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 !fifo_empty) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 initialize_memories ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (data_in == 42)) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer == 29) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) && wr ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##2 !wr_q ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !reset_mode ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##2 (wr_info_pointer == 62) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##2 (rd_pointer == 0) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) ##3 (addr == 46) ##1 release_buffer) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##3 !fifo_selected ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 wr_q ##1 1) |-> wr_q);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((read_address >= 1) && (read_address <= 12) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_pointer == 0) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 1) && (read_address <= 12) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##1 reset_mode ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 30) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer == 29) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##2 !fifo_selected ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) (wr ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !reset_mode ##1 1) |-> wr_q);
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 2) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (length_info == 0) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address == 23) ##2 !release_buffer ##1 (addr == 46) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##3 !write_length_info ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((data_in == 57) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 release_buffer ##1 1) |-> wr_q);
assert property(@(posedge clk) ((read_address >= 7) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (addr == 28)) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##2 extended_mode ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (length_info == 0)) |-> wr_q);
assert property(@(posedge clk) ((rd_info_pointer == 30) ##1 !fifo_empty ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 126) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer == 30) && (read_address == 23) ##3 release_buffer ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 13));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (wr_info_pointer == 61)) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) (initialize_memories ##1 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) (initialize_memories ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_info_pointer == 29) ##2 1) |-> wr_q);
assert property(@(posedge clk) (initialize_memories ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) && initialize_memories ##2 1) |-> wr_q);
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 1) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 4) && fifo_selected ##2 1) |-> wr_q);
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_pointer == 0) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((wr_info_pointer == 57) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) && fifo_selected ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer == 59) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) && release_buffer ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer == 59) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_pointer == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_info_pointer == 29) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address == 28) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_pointer == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) && initialize_memories ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((addr == 44) && (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in == 201) && (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) && release_buffer ##2 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 0) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 1) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer == 57) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((data_in >= 50) && (data_in <= 57) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((wr_info_pointer >= 44) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 123) && (data_in <= 186) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 50) && (data_in <= 57) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) (!fifo_empty ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 0) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 28) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) && wr ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_pointer == 0) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 1) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> wr_q);
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 28) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((addr == 44) && (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address == 28) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((data_in == 201) && (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((fifo_cnt == 4) && wr ##2 1) |-> wr_q);
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) (initialize_memories ##1 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 1) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 6) ##2 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty ##3 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_pointer == 6)) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_info_pointer == 59)) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((read_address >= 43) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer == 0) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 6) ##1 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (read_address == 5)) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10) ##3 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_in == 187)) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 52));
assert property(@(posedge clk) ((read_address >= 7) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 31) && (read_address <= 45));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !release_buffer ##2 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##2 fifo_selected ##2 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 2) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1) ##3 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##4 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((rd_pointer == 0) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44) ##3 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58) ##3 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 0) ##2 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 6) ##1 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0) ##3 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 58) ##2 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##4 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##4 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 58) ##1 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_out == 8)) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 108) ##1 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 58) ##2 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 6) ##2 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 23) ##2 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##4 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 59) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54) ##3 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !reset_mode) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty ##3 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((wr_pointer >= 22) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 2) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##4 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##4 fifo_selected) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 0) ##1 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 58) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 58) ##1 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (length_info == 0)) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 39) ##1 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((read_address >= 48) && (read_address <= 63) ##2 (fifo_cnt == 4) ##2 1) |-> (read_address >= 9) && (read_address <= 20));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_pointer == 6)) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 28) ##2 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) (extended_mode ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58) ##3 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 1) ##1 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##4 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##4 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##4 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6) ##3 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##4 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 13) ##2 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4) ##4 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode ##3 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##4 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##4 extended_mode) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4) ##4 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75) ##3 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##3 !extended_mode ##1 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 58)) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##4 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 53) ##1 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected ##3 1) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 188) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##4 wr) |-> (addr >= 14) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (read_address >= 23) && (read_address <= 28) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_in == 233) && (len_cnt == 3) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((addr == 36) && (len_cnt == 3) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55) ##1 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 3) && (rd_pointer == 45) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((len_cnt == 3) ##1 (addr == 57) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (addr == 29) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (fifo_cnt == 1) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##4 (data_out == 251)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##4 (data_out == 216)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) && (read_address == 34) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##4 (rd_pointer == 8)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) && (rd_pointer == 8) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (read_address == 28) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (read_address == 5) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (read_address == 17) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (read_address == 51) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (read_address == 40) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##1 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (read_address >= 5) && (read_address <= 38) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (data_in == 69) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (wr_pointer == 8) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (data_out >= 0) && (data_out <= 60) ##1 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (data_in >= 31) && (data_in <= 90) ##1 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) && (rd_pointer >= 45) && (rd_pointer <= 47) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) && (rd_pointer >= 45) && (rd_pointer <= 55) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (addr >= 1) && (addr <= 12) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (wr_pointer >= 47) && (wr_pointer <= 55) ##1 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (addr >= 1) && (addr <= 25) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((addr >= 36) && (addr <= 37) && (len_cnt == 3) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) && (rd_info_pointer >= 28) && (rd_info_pointer <= 57) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (data_in >= 153) && (data_in <= 238) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (data_in >= 206) && (data_in <= 238) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 50) ##1 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (wr_pointer == 49) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (addr == 56) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##3 !release_buffer && (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (addr == 48) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##4 (addr == 3)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) && (rd_pointer == 55) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (rd_pointer == 8) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (rd_pointer == 8) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##4 (read_address == 25)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (data_out == 191) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 15) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (wr_pointer == 11) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (data_in == 129) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (data_out == 96) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (data_out == 216) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 15) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((len_cnt == 3) ##4 (addr == 60)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##1 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##2 write_length_info ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##1 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (rd_pointer == 8) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (data_in == 217) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (data_in == 31) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) && fifo_selected ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((len_cnt == 3) ##2 wr_q ##1 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 57) && (wr_info_pointer <= 59) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((len_cnt == 3) ##3 (data_out == 240) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((length_info == 1) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 3) ##3 !wr && (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##4 (wr_pointer == 0)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_in == 204) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (data_in == 57) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (data_in == 25) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##4 (data_in == 216)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##4 (data_in == 99)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##4 (data_in == 35)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) && (wr_pointer == 11) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) && (wr_pointer == 58) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (wr_pointer == 48) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((addr == 59) && (len_cnt == 3) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_in == 204) && (len_cnt == 3) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_out == 238) && (len_cnt == 3) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (addr == 52) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (data_out == 8) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (read_address == 0) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 27) && (rd_info_pointer <= 29) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##1 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 3) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((fifo_cnt >= 0) && (fifo_cnt <= 2) && (len_cnt == 3) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (read_address == 16) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 15) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 55)) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##4 (read_address == 55)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((fifo_cnt == 0) && (len_cnt == 3) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 50) && (data_in <= 93) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29)) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 27) && (rd_info_pointer <= 29) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((data_in == 170) && (len_cnt == 3) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##1 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 40) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) && (wr_pointer == 48) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (addr == 34) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (addr >= 3) && (addr <= 30) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 9) && (rd_info_pointer <= 29) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((len_cnt == 3) ##3 (wr_pointer == 9) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 !fifo_selected ##1 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 9) && (rd_info_pointer <= 29) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41)) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (addr == 16) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (length_info == 0) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((addr == 13) && (len_cnt == 3) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (addr == 3) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (data_in == 222) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) (rst ##4 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 55)) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 57) && (wr_info_pointer <= 59) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 3) ##4 (read_address == 0)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188)) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) (!release_buffer && (len_cnt == 3) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##1 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##1 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##1 !extended_mode ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55) ##1 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (data_in == 37) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (wr_pointer == 45) ##1 !reset_mode) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##1 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (wr_pointer >= 47) && (wr_pointer <= 48) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29)) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (wr_pointer == 45) ##1 wr) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (wr_pointer == 45) ##1 release_buffer) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) && write_length_info ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (info_cnt == 1) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 !reset_mode ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (data_in >= 37) && (data_in <= 217) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (length_info == 0) && (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (read_address >= 23) && (read_address <= 61) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (data_in >= 87) && (data_in <= 217) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (wr_pointer >= 47) && (wr_pointer <= 49) ##1 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) && fifo_empty ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (data_in >= 206) && (data_in <= 217) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) && extended_mode ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (wr_pointer >= 47) && (wr_pointer <= 58) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (len_cnt == 1) ##1 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (data_out >= 0) && (data_out <= 96) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (data_in >= 137) && (data_in <= 238) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (addr >= 52) && (addr <= 58) ##1 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (rd_info_pointer >= 29) && (rd_info_pointer <= 58) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (read_address >= 5) && (read_address <= 62) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (read_address >= 16) && (read_address <= 30) ##1 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (data_in >= 31) && (data_in <= 225) ##1 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (data_in >= 17) && (data_in <= 238) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##1 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (data_out == 60) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) (!wr && (len_cnt == 3) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 3) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192)) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (wr_pointer == 55) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##4 (data_in == 67)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##1 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 84) && (data_in <= 169) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt == 1) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##1 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (data_in >= 169) && (data_in <= 217) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) && (length_info >= 0) && (length_info <= 1) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) && (length_info == 0) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_in >= 194) && (data_in <= 204) && (len_cnt == 3) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((addr == 36) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) && (wr_info_pointer >= 26) && (wr_info_pointer <= 44) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((addr >= 2) && (addr <= 36) && (len_cnt == 3) ##3 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##1 !info_empty ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (read_address >= 23) && (read_address <= 30) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (read_address >= 5) && (read_address <= 30) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (read_address >= 23) && (read_address <= 35) ##2 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 42) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (rd_info_pointer == 31) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in == 42) && (len_cnt == 3) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (data_in == 197) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (wr_pointer == 0) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((data_out >= 69) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 240) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (wr_info_pointer == 62) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (wr_pointer == 0) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) && (wr_info_pointer == 61) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 75) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (rd_info_pointer == 31) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((wr_pointer == 3) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((len_cnt == 3) ##1 (addr == 4) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##3 (wr_info_pointer == 0) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) && (rd_info_pointer == 31) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (read_address == 52) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (read_address == 30) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (data_in == 166) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (data_in == 18) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (wr_pointer == 0) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((len_cnt == 3) ##2 (wr_info_pointer == 63) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_in >= 82) && (data_in <= 166) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 3) && (wr_pointer == 6) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 45));
assert property(@(posedge clk) ((read_address >= 45) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer == 3) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 44) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 19) && (wr_info_pointer <= 40) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 56) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 62) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 15) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 42) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((length_info == 1) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 4) && wr) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 56) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 41) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt == 1) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 22) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_out == 126) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 181) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 30) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 255) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 75) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 250) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 84) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 34) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 126) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) (fifo_empty ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((info_cnt == 1) ##1 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((fifo_cnt == 0) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 58) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((info_cnt == 1) ##1 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 250) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 30) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) (!info_empty ##1 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##3 (fifo_cnt == 4) ##1 1) |-> (read_address >= 9) && (read_address <= 18));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((addr >= 33) && (addr <= 63) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) (!info_empty ##1 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##2 (fifo_cnt == 4) ##1 1) |-> (read_address >= 19) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 56) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55) ##1 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29)) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 6) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##1 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29)) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 55)) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((length_info == 2) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 58) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##1 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 50) ##1 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##1 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##1 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16)) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 3) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##1 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 188) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##1 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##1 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 21) && (rd_info_pointer <= 41) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 8) ##3 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##1 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 58) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 35) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##1 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 36) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 55)) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 40) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188)) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55) ##1 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) (!fifo_empty ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 25) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192)) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##1 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##1 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && wr) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 123) && (data_in <= 186) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out == 126) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) (rst ##1 1) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) (rst) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out == 126) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_in >= 113) && (data_in <= 163) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((length_info == 2) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 126) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 50) && (data_in <= 93) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) (!reset_mode ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 19) && (wr_info_pointer <= 40) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 3) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) (!wr ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 43) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 56) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) (!wr ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 126) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 15) && (rd_info_pointer <= 31) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((read_address >= 20) && (read_address <= 33) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out >= 118) && (data_out <= 255) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (release_buffer ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 75) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 45) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) (!wr_q ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((len_cnt >= 0) && (len_cnt <= 1) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 0) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 126) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 126) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out == 126) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((length_info == 1) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((read_address >= 45) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 40) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 126) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((read_address >= 44) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 40) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 58) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) (fifo_selected ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 122) && (data_in <= 187) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((addr >= 33) && (addr <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 75) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_pointer >= 21) && (wr_pointer <= 56) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((wr_pointer >= 38) && (wr_pointer <= 56) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!fifo_selected ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((length_info == 0) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 30) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 3) && (wr_pointer <= 4) ##2 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((addr >= 25) && (addr <= 43) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 3) && (wr_pointer <= 4) ##2 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((rd_info_pointer >= 15) && (rd_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((addr >= 12) && (addr <= 26) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 126) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 43) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((read_address >= 47) && (read_address <= 53) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 3) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 13)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 6)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out == 95) && (length_info == 1)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((rd_pointer >= 36) && (rd_pointer <= 55) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_out == 181)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!wr && (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 fifo_selected) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr == 21) && (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_out == 95) && write_length_info) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 95) && (rd_info_pointer == 51)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((data_in == 209) && (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) (!extended_mode && (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75) ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58) ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10) ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 6)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!extended_mode ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1) ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 82) && (data_in <= 166) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out == 95) && (rd_pointer == 47)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 174)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 23)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 95) && wr_q) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44) ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0) ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out == 95) && (len_cnt == 1)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_out == 95) && (wr_pointer == 48)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 127) && (data_in <= 255) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !release_buffer) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out == 231)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 43) && (wr_pointer <= 56) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 147)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 95) && fifo_selected) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 189) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6) ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty ##1 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 0)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out == 95) && (wr_info_pointer == 49)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 28)) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 17) && (rd_info_pointer <= 38) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_pointer >= 36) && (wr_pointer <= 56) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) (rst ##1 1) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (rst ##2 1) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (rst ##3 1) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 2) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 255) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 181) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 106) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 84) && (data_in <= 169) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 154) && (data_in <= 204) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) (rst) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 185) && (data_in <= 255) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 9) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 25) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((length_info == 0) ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 21) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out == 126) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0)) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) (extended_mode ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0)) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 42) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 50)) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29)) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29)) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 14) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 250) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 40) && (wr_info_pointer <= 63) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##2 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) (!wr && (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55)) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55)) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229)) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30)) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 126) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) (rst ##4 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((fifo_cnt >= 1) && (fifo_cnt <= 2) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (reset_mode ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) (release_buffer ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) (rst ##3 1) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((data_out >= 69) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 3) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) (!extended_mode ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((length_info == 2) ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 24) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) (!fifo_empty ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 15) && (rd_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 0) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) (extended_mode ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 56) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (reset_mode ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 41) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##2 1) |-> (wr_info_pointer >= 46) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 1) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (!wr_q ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((read_address >= 54) && (read_address <= 63) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 56) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 6) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 250) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && wr) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) (extended_mode ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) (fifo_empty ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 0) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((length_info == 2) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((length_info == 2) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 15) && (rd_info_pointer <= 31) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) (fifo_empty ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 58) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 0) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 33) && (addr <= 63) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 34) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 36) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) (!release_buffer ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 14));
assert property(@(posedge clk) (!reset_mode ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 21) && (wr_pointer <= 56) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 40) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 38) && (wr_pointer <= 56) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (fifo_selected ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 43) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt >= 0) && (len_cnt <= 1) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (!fifo_selected ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_pointer >= 43) && (wr_pointer <= 56) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 17) && (rd_info_pointer <= 38) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 35) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 95) && (rd_info_pointer == 51)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 36) && (wr_pointer <= 56) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 95) && (wr_info_pointer == 49)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 231)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 95) && write_length_info) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((addr == 21) && (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (!extended_mode ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (!fifo_selected ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (!extended_mode && (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_in == 209) && (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 36) && (rd_pointer <= 55) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 147)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((length_info == 2) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 95) && (wr_pointer == 48)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 174)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 95) && (rd_pointer == 47)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 181)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 95) && (len_cnt == 1)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out == 95) && wr_q) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 113) && (data_in <= 163) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 95) && fifo_selected) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 95) && (length_info == 1)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (!wr && (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 75) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 75) ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (rst ##1 1) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (rst ##2 1) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 62) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (!wr ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) (rst ##3 1) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) (!wr_q ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (!fifo_selected ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 0) ##2 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 21) && (rd_info_pointer <= 41) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) (fifo_selected ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) (reset_mode ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (extended_mode ##3 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 59) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 8) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 40) && (wr_info_pointer <= 63) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 122) && (data_in <= 187) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 84) ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((rd_info_pointer >= 42) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((length_info == 2) ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 189) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) (release_buffer ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 33) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 44) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) (reset_mode ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (extended_mode ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 240) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) (!wr_q ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 0) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58)) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44)) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6)) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((info_cnt == 1) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54)) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75)) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0)) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 4)) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) (!info_empty ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1)) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10)) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) (!wr_q ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) (!release_buffer ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 0) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 48) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((read_address >= 54) && (read_address <= 63) ##2 (len_cnt == 4) ##2 1) |-> (read_address >= 15) && (read_address <= 30));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 18) && (wr_pointer <= 38) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 30) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) (initialize_memories ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) (rst) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) (rst ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) (rst ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) (rst ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 118) && (data_out <= 255) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) (rst ##4 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && fifo_selected ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) (extended_mode ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (addr == 28) ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer == 54) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (len_cnt == 3) ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((data_in == 75) && (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (rd_pointer == 0) ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer == 58) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr == 23) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 !extended_mode ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in == 130) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((addr == 44) && (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (addr == 53) ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 wr ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (length_info == 0) ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 fifo_empty ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (len_cnt == 2) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 release_buffer ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer == 5) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (read_address == 12) ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_pointer == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (read_address == 39) ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((data_in == 201) && (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && initialize_memories ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address == 44) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 initialize_memories ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && wr ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 release_buffer ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && reset_mode ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 1) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_info_pointer == 29) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) (!extended_mode && (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_pointer == 0) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 initialize_memories ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (length_info == 0) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && release_buffer ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !reset_mode ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (data_in == 42) ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((addr == 58) && (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_info_pointer == 30) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 wr_q ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr == 39) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer == 60) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (rd_info_pointer == 31) ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 0) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 (wr_info_pointer == 61) ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 !fifo_empty ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 0) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) (!wr_q && (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (read_address == 23) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 wr_q ##1 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 30) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address == 28) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_pointer == 0) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in == 28) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (read_address == 13) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer == 6) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (fifo_cnt == 0) ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 fifo_selected ##2 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer == 59) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (rd_info_pointer == 31)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 initialize_memories) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (read_address == 52)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (wr_pointer == 0)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (data_out == 8)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (wr_info_pointer == 62)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (data_in == 18)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 !reset_mode) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (rd_pointer == 0)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 fifo_selected) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (read_address == 5)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (data_in == 187)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 (rd_info_pointer == 59)) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((read_address == 45) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 39) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_in >= 165) && (data_in <= 209) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 41) ##3 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 63) ##2 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##3 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) (!release_buffer ##3 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 15) && (read_address <= 30) ##3 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 41) ##3 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 75) ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##3 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63) ##2 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##3 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) (!wr ##3 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 39) ##3 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 16) && (read_address <= 30) ##3 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) (write_length_info ##3 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 31) ##3 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 30) ##3 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##1 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) && (wr_info_pointer == 52) ##1 (length_info == 0)) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) && (read_address == 47) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) (fifo_selected ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) (!extended_mode && (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) && (wr_info_pointer == 52) ##1 extended_mode) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) ##1 (read_address == 62)) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 2) ##1 (data_out >= 0) && (data_out <= 60) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 123) && (data_in <= 188) ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((len_cnt == 1) ##3 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 47) && (read_address <= 63) ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 63) ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((addr >= 47) && (addr <= 63) ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) (!release_buffer ##1 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##1 (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_out == 0) && (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) ##1 (addr == 57)) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) && (wr_info_pointer == 52) ##1 (wr_info_pointer == 53)) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) && (wr_info_pointer == 52) ##1 (rd_info_pointer == 54)) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) (!fifo_empty && (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) && (wr_info_pointer == 52) ##1 fifo_empty) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) (extended_mode ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) ##1 !reset_mode) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 194) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((len_cnt == 1) && (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) ##1 (data_in == 60)) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 126) && (data_in <= 255) ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) (reset_mode ##2 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) && wr_q ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 188) ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_in == 194) && (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 147) && (data_out <= 201) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr == 50) && (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 8) ##1 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 20) ##1 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 56) && (data_in <= 112) ##3 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 139) && (data_out <= 201) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) (!info_empty ##2 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) && (wr_info_pointer == 52) && reset_mode ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) (!reset_mode ##1 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) (fifo_selected ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 62) && (data_in <= 123) ##3 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 42) && (read_address <= 63) ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 42) ##3 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) && (wr_pointer == 18) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) && (wr_info_pointer == 52) ##1 (len_cnt == 0)) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 35) && (read_address <= 63) ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 255) ##1 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) && (wr_info_pointer == 52) ##1 !wr_q) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) ##1 (wr_pointer == 17)) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 16) ##1 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((len_cnt == 0) ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((wr_pointer >= 18) && (wr_pointer <= 38) ##3 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) (!wr_q ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((fifo_cnt == 1) && (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 2) ##3 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 21) && (read_address <= 32) ##3 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 190) && (data_in <= 255) ##1 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) (release_buffer ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 197) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 45) && (read_address <= 63) ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) && (wr_info_pointer == 52) ##1 (fifo_cnt == 0)) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((info_cnt == 1) ##2 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 13) ##1 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((len_cnt >= 1) && (len_cnt <= 4) ##3 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##1 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##1 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) && (wr_info_pointer == 52) ##1 !fifo_selected) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) (info_empty ##1 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) (wr_q ##3 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((info_cnt == 0) ##1 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 14) ##1 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) (!extended_mode && (addr >= 0) && (addr <= 14) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((length_info == 1) ##1 (data_out >= 0) && (data_out <= 60) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) (wr ##1 (length_info == 4) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 16) && (read_address <= 30) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 20) ##1 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 120) && (data_in <= 255) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((length_info == 4) ##1 (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##1 (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 31) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##1 (data_out >= 0) && (data_out <= 60) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 82) && (data_in <= 166) ##3 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 126) && (data_in <= 255) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) (!write_length_info ##2 (length_info == 4) && (wr_info_pointer == 52) ##1 1) |-> (rd_pointer >= 21) && (rd_pointer <= 38));
assert property(@(posedge clk) (!fifo_selected && (addr >= 0) && (addr <= 14) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_in == 194) && (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 190) && (data_in <= 255) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) (release_buffer ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 84) ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 58) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) (reset_mode ##2 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) (!wr ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((length_info == 1) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((length_info == 4) && (read_address == 47)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((len_cnt == 1) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 40) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) (wr ##1 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((length_info == 4) && wr_q) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((len_cnt == 1) && (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr == 50) && (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) (write_length_info ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##3 (read_address >= 0) && (read_address <= 31) ##1 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##2 (wr_pointer >= 18) && (wr_pointer <= 36) ##2 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 12) && (rd_pointer <= 17) ##1 (data_out >= 0) && (data_out <= 60) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (addr >= 0) && (addr <= 28) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 187) && (data_in <= 255) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) (release_buffer ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) (wr_q ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_out == 161) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((rd_pointer >= 17) && (rd_pointer <= 36) ##1 (data_out >= 0) && (data_out <= 60) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 161) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((info_cnt == 1) ##2 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 178) && (data_in <= 255) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##2 !write_length_info ##2 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) (!info_empty ##2 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 172) && (data_in <= 255) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) && (rd_pointer >= 17) && (rd_pointer <= 36) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 16) ##1 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (rd_pointer >= 17) && (rd_pointer <= 36) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##3 extended_mode ##1 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##2 (read_address >= 39) && (read_address <= 63) ##2 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##3 (addr >= 0) && (addr <= 31) ##1 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) && (length_info == 1) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##4 (length_info == 4) && wr) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##2 (fifo_cnt == 0) ##2 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##3 !reset_mode ##1 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##2 (len_cnt == 0) ##2 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##3 fifo_empty ##1 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##2 fifo_empty ##2 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((wr_pointer >= 13) && (wr_pointer <= 19) ##1 (data_out >= 0) && (data_out <= 60) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##2 (read_address >= 45) && (read_address <= 63) ##2 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##4 (length_info == 4) && (wr_info_pointer == 52)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##3 (fifo_cnt == 0) ##1 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##2 !wr_q ##2 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##2 (length_info == 1) ##2 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((wr_pointer >= 11) && (wr_pointer <= 19) ##1 (data_out >= 0) && (data_out <= 60) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((wr_pointer >= 11) && (wr_pointer <= 21) ##1 (data_out >= 0) && (data_out <= 60) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##4 !fifo_empty && (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##4 (fifo_cnt == 1) && (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##4 (length_info == 4) && (rd_pointer == 17)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (data_in >= 61) && (data_in <= 116) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##3 (rd_pointer >= 17) && (rd_pointer <= 36) ##1 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) && (length_info >= 1) && (length_info <= 4) ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##2 (read_address >= 30) && (read_address <= 63) ##2 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (read_address >= 0) && (read_address <= 30) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) (write_length_info ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##2 (rd_pointer >= 17) && (rd_pointer <= 36) ##2 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((read_address >= 7) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (wr_pointer >= 17) && (wr_pointer <= 36) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 (length_info == 1) ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##1 !wr ##3 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##2 (addr >= 46) && (addr <= 63) ##2 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((length_info == 0) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) && wr ##4 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##2 (addr >= 39) && (addr <= 63) ##2 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##2 (addr >= 31) && (addr <= 63) ##2 (length_info == 4)) |-> (wr_pointer >= 18) && (wr_pointer <= 38));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 18) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 19) && (wr_info_pointer <= 40) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) (extended_mode ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) (!wr ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 75) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 42) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 58) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 75) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 126) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (fifo_cnt == 4) ##3 1) |-> (addr >= 0) && (addr <= 18));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 41) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 123) && (data_in <= 186) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 12) && (addr <= 26) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_in >= 50) && (data_in <= 93) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 30) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 188) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##1 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 55)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##1 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55) ##1 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 55)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##1 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##1 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##1 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##1 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##1 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 84) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##1 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##1 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55) ##1 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 126) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 240) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 58) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##1 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 69) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_pointer >= 22) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_pointer == 58) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##2 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out == 126) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 118) && (data_out <= 255) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 126) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((read_address >= 54) && (read_address <= 63) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 44) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63) ##2 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) (!extended_mode ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 18) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((addr >= 52) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 49) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55)) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 40) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 47) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 18) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58) ##2 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44) ##2 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 21) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##3 !extended_mode) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((addr >= 33) && (addr <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 6)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 1)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54) ##2 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty ##2 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 58)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected ##2 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0) ##2 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 6)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##2 fifo_selected ##1 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 39)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 28) ##1 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode ##2 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 58)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 0)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 58) ##1 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 6) ##1 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 0) ##1 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6) ##2 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1) ##2 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 4) ##2 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58) ##2 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 13) ##1 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !release_buffer ##1 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 23) ##1 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty ##2 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10) ##2 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75) ##2 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 53)) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 58) ##1 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 56) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 6) ##1 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) (fifo_empty ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((fifo_cnt == 0) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((addr >= 12) && (addr <= 26) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((addr >= 28) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) (rst) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##2 1) |-> (rd_info_pointer >= 20) && (rd_info_pointer <= 39));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) (release_buffer ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 25) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 45) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##4 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##4 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_in == 187)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 0) ##1 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (addr == 15)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##4 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 108) ##1 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4) ##4 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##4 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_pointer == 6)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##4 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (length_info == 0)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##4 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_pointer == 6)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 1) ##1 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##4 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 53) ##1 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !reset_mode) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##4 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 58)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 6) ##1 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 58) ##1 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##4 wr) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4) ##4 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 58) ##1 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 72) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 39) ##1 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##4 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##4 extended_mode) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_info_pointer == 59)) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##4 fifo_selected) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 6) ##1 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##4 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##4 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 42) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##3 !extended_mode ##1 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty ##3 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44) ##3 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode ##3 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty ##3 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6) ##3 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##2 fifo_selected ##2 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 23) ##2 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) (!fifo_selected ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 6) ##2 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10) ##3 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 58) ##2 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 75) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0) ##3 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !release_buffer ##2 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected ##3 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 13) ##2 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54) ##3 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 0) ##2 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75) ##3 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 28) ##2 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((data_in >= 60) && (data_in <= 123) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 4) ##3 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1) ##3 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58) ##3 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 6) ##2 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 58) ##2 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58) ##3 1) |-> (read_address >= 0) && (read_address <= 18));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 174) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) (!wr && (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 253)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 181)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 231)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 60) && (data_in <= 123) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 147)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 33) && (addr <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 174)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 30)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 29)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 61)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 243)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) (rst ##1 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 55)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 55)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 0)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) (rst ##1 1) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##3 extended_mode) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) (rst ##2 1) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) (rst) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) (rst ##3 1) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((read_address >= 27) && (read_address <= 45) ##4 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 45) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) (rst ##2 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 36)) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55) ##2 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer ##1 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 8) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29) ##1 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) (!fifo_selected ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##2 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 55) ##1 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41) ##1 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##2 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##2 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192) ##1 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16) ##1 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##2 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected ##1 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 55) ##1 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188) ##1 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##2 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29) ##1 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##2 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55) ##2 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##2 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##2 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##2 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 40) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##2 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##2 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 44) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 59) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 56) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_out == 0) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_out >= 231) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 41) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 52) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 15) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 231) && (data_out <= 240) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((addr >= 9) && (addr <= 18) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 51) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 60) && (data_in <= 123) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 15) ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 30) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 20) && (read_address <= 33) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (extended_mode ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 0) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 42) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) (fifo_empty ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!wr && (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) (!fifo_selected ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) (extended_mode ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 25) && (addr <= 43) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 45) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 25) && (addr <= 43) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 44) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 33) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 84) && (data_in <= 169) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (release_buffer ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 82) && (data_in <= 166) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 41) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_out == 0) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((read_address >= 44) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 24) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 48) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((length_info == 0) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) (rst ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out == 9) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (rst) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (rst ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 108)) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10)) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 39)) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58)) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_out == 96) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out == 161) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out == 12) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 6)) |-> (length_info == 1));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1)) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75)) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) (rst ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44)) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6)) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_out == 216) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 21) && (wr_info_pointer <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 58)) |-> (length_info == 1));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0)) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((info_cnt == 1) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 2) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((info_cnt == 1) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 53)) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##3 !extended_mode) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 6)) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 0)) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 2) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (!info_empty && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out == 249) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((fifo_cnt == 2) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out == 197) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out == 193) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out == 176) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) (rst ##4 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out == 107) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_out == 60) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out == 75) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 58)) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54)) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_out == 84) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_pointer == 41) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out == 106) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer == 45) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out == 243) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (!info_empty ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58) ##2 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode ##2 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (len_cnt == 2)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty ##2 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 23) ##1 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (info_cnt == 1)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 53) && (wr_info_pointer <= 60) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (len_cnt == 3) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 0) ##1 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !release_buffer ##1 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (len_cnt == 2) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer == 37) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out == 229) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 21) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_pointer == 46) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 28) ##1 1) |-> (length_info == 1));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 13) ##1 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (info_cnt == 1) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 58) ##1 1) |-> (length_info == 1));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 72) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 !info_empty) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) (!info_empty ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (fifo_cnt == 2) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_out == 126) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_info_pointer == 63)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 6) ##1 1) |-> (length_info == 1));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_info_pointer >= 36) && (rd_info_pointer <= 61) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_info_pointer >= 43) && (rd_info_pointer <= 61) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 60) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 37) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((length_info == 0) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out == 216) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (len_cnt == 3)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 18) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1) ##2 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty ##2 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10) ##2 1) |-> (length_info == 1));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6) ##2 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75) ##2 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected ##2 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44) ##2 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 4) ##2 1) |-> (length_info == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0) ##2 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 6) ##1 1) |-> (length_info == 1));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 fifo_selected ##1 1) |-> (length_info == 1));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (fifo_cnt == 3) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_pointer == 45) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((info_cnt == 1) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54) ##2 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (data_out == 60) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (fifo_cnt == 2)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 58) ##1 1) |-> (length_info == 1));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_pointer == 46)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (fifo_cnt == 3)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58) ##2 1) |-> (length_info == 1));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 !info_empty ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 40) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (rd_info_pointer == 63) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 19));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 42) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) (!extended_mode ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) (rst ##4 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 159) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 56) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((length_info == 0) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 43) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_info_pointer >= 21) && (rd_info_pointer <= 41) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((read_address >= 43) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 79));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 40) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 34) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((data_in >= 187) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 40) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##1 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) (release_buffer ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((length_info == 0) ##4 (len_cnt == 4)) |-> (wr_info_pointer >= 42) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 52) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 47) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 30) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 42) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 49) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) (!extended_mode ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) (!info_empty ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((info_cnt == 1) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((read_address >= 27) && (read_address <= 45) ##4 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 28) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) (!info_empty ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 56) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && wr) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 35) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) (release_buffer ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 45) && (wr_pointer <= 55) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((info_cnt == 1) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out == 229) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (rst ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((len_cnt == 3) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) (rst) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer == 46) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (rst ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((info_cnt == 1) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) (rst ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out == 60) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 2) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 62) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (rst ##4 1) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) (rst ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) && (wr_pointer == 45) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (!info_empty && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((fifo_cnt == 2) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_pointer == 41) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 56) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((len_cnt == 2) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((fifo_cnt == 3) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out == 216) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_pointer == 45) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 15) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (len_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out == 106) ##1 (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) (fifo_empty ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (fifo_cnt == 2) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_pointer == 46) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((fifo_cnt == 0) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 !info_empty ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (len_cnt == 2) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 15) && (rd_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (info_cnt == 1) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 17) && (rd_info_pointer <= 38) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (rd_pointer == 45) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (fifo_cnt == 3) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer == 63) && (rd_pointer >= 38) && (rd_pointer <= 43) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((length_info == 0) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 159) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 28) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##1 (wr_info_pointer == 63) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 49) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 36) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 3) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 47) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (wr_pointer == 46)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (len_cnt == 2)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (len_cnt == 3)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (info_cnt == 1)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out == 0) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (fifo_cnt == 2)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 187) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 25) && (addr <= 43) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 15) ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 (fifo_cnt == 3)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((rd_pointer >= 38) && (rd_pointer <= 43) ##2 !info_empty) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 20));
assert property(@(posedge clk) ((addr >= 52) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75) ##2 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 28) ##1 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 72) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 4) ##2 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 6)) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode ##2 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 56) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6) ##2 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 13) ##1 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 0) ##1 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 fifo_selected ##1 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !release_buffer ##1 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44) ##2 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 108)) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 53)) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0) ##2 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 1)) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty ##2 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 6) ##1 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 20) && (read_address <= 33) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 15) && (rd_info_pointer <= 31) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((read_address >= 7) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 58)) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 188) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 0)) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected ##2 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54) ##2 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1) ##2 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 123) && (data_in <= 186) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty ##2 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 23) ##1 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 6)) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 6) ##1 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 39)) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 58) ##1 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58) ##2 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) (extended_mode ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10) ##2 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 !extended_mode) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 18) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (data_out >= 95) && (data_out <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 84) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 45) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 21) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 42) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 0) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) (!wr && (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) (rst ##4 1) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) (rst ##3 1) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4) ##3 1) |-> (rd_info_pointer >= 40) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 30) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) (extended_mode ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_out == 126) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 126) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((length_info == 1) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) (!fifo_selected ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 75) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((length_info == 0) ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) (!fifo_empty ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 25) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 24) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 1) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 84) && (data_in <= 169) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 2) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 250) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) (extended_mode ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_in >= 82) && (data_in <= 166) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 75) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 33) && (addr <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 181) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 18) ##1 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 62) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (data_in >= 60) && (data_in <= 123));
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 255) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 250) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 3) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55)) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29)) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0)) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55)) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229)) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29)) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1)) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0)) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 45));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 59));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 30) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 58) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##3 (data_out == 95)) |-> (read_address >= 47) && (read_address <= 63));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 6) ##3 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((read_address >= 20) && (read_address <= 33) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4)) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##1 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4) ##3 1) |-> (length_info == 1));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 24) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((data_in >= 187) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##4 (len_cnt == 4)) |-> (data_in >= 189) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_in >= 159) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_in == 23) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63) ##2 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 46) && (addr <= 63));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##3 (data_out == 95)) |-> (read_address >= 46) && (read_address <= 63));
assert property(@(posedge clk) ((data_in == 23)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 0) ##1 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((len_cnt == 0) ##1 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) (!wr_q ##1 (fifo_cnt == 4) ##2 1) |-> (len_cnt >= 1) && (len_cnt <= 4));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) (!wr_q ##1 (fifo_cnt == 4) ##2 1) |-> wr_q);
assert property(@(posedge clk) ((data_out >= 8) && (data_out <= 14)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (data_in >= 80) && (data_in <= 165));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 6) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_in == 206) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((length_info == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_in >= 60) && (data_in <= 123) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 41) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((read_address >= 45) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 6) ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##4 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 6)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 6) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((read_address >= 44) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((length_info == 4)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((read_address >= 43) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (read_address >= 19) && (read_address <= 41));
assert property(@(posedge clk) ((data_in >= 127) && (data_in <= 255) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((fifo_cnt >= 1) && (fifo_cnt <= 2) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_in == 206) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 4)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 1) ##1 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (addr == 15)) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 23) ##2 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 wr) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6) ##3 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode ##3 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 6) ##2 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 extended_mode) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 4) ##3 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 !extended_mode ##1 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected ##3 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_in == 187)) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0) ##3 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58) ##3 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54) ##3 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10) ##3 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75) ##3 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty ##3 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 58) ##2 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 6) ##2 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 108) ##1 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1) ##3 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 6) ##1 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty ##3 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 58)) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_out == 8)) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_pointer == 6)) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (read_address == 5)) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 fifo_selected ##2 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##4 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 6) ##1 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 39) ##1 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 28) ##2 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 13) ##2 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !release_buffer ##2 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44) ##3 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 fifo_selected) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 0) ##2 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_pointer == 6)) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (length_info == 0)) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 53) ##1 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !reset_mode) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 0) ##1 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 58) ##1 1) |-> (rd_info_pointer >= 32) && (rd_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##1 1) |-> release_buffer);
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((rd_info_pointer >= 41) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) (rst ##3 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) (rst ##1 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) (rst ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) (rst) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 21) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((data_in >= 154) && (data_in <= 204) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode ##1 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty ##1 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !release_buffer) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 58)) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 28)) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 13)) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 58)) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54) ##1 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected ##1 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58) ##1 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6) ##1 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 0)) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((data_in >= 185) && (data_in <= 255) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1) ##1 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 6)) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58) ##1 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75) ##1 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44) ##1 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10) ##1 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty ##1 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0) ##1 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 6)) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##2 fifo_selected) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 4) ##1 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((length_info == 4)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((length_info == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((wr_info_pointer >= 40) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((length_info == 4) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((length_info == 4)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((length_info == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((read_address >= 47) && (read_address <= 53) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 4)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_in == 206) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 2) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out == 240) ##4 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 6) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) (!fifo_empty ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 1) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((length_info == 1) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 35) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((addr >= 11) && (addr <= 25) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 34) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 3) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((addr >= 20) && (addr <= 42) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> wr);
assert property(@(posedge clk) ((wr_info_pointer >= 44) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 15) && (rd_info_pointer <= 30) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) (extended_mode ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 3) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 30) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((fifo_cnt == 1) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((data_in == 206) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 4)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_info_pointer >= 15) && (rd_info_pointer <= 31) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((addr >= 20) && (addr <= 30) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_info_pointer >= 17) && (rd_info_pointer <= 38) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_pointer == 58) ##4 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55)) |-> fifo_selected);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out == 126) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 181) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29)) |-> fifo_selected);
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 30) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 43) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35)) |-> fifo_selected);
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode) |-> fifo_selected);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((len_cnt == 4) && wr) |-> fifo_selected);
assert property(@(posedge clk) ((data_in == 206) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt == 4)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 56) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 126) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) (rst ##3 1) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 40) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) (rst ##4 1) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (addr >= 42) && (addr <= 63));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##1 1) |-> (addr >= 19) && (addr <= 41));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 36) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 56) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> fifo_selected);
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_in == 206)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 58) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 147) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 21) && (rd_info_pointer <= 41) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in == 206) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 1) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_pointer == 58) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 147) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 84) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 33) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 48) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) (!fifo_selected ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 40) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 44) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 42) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 84) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (extended_mode ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 147) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer == 58) ##4 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 8) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (extended_mode ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 59) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 75) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_in >= 84) && (data_in <= 169) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> wr);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (rst ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (rst ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (rst ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (rst ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 75) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (release_buffer ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((read_address >= 7) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (rst) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((length_info == 0) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0)) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> wr);
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 250) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_in >= 82) && (data_in <= 166) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 255) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((read_address >= 45) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_in >= 82) && (data_in <= 166) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((rd_info_pointer >= 42) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 48) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 33) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 106) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 41) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> release_buffer);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((read_address >= 44) && (read_address <= 63) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 70) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 250) ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 62) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((read_address >= 44) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 56) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 55) ##2 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188) ##2 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (length_info == 2)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 75) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer ##2 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt == 1) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41) ##2 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 34) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !extended_mode) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29) ##2 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_pointer == 55)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 30)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected ##2 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192) ##2 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (addr == 11)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_pointer == 55)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !fifo_selected) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) (!fifo_empty ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !wr) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_info_pointer == 31)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16) ##2 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 9) && (addr <= 18) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29) ##2 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 126) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 55) ##2 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_in == 251)) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##4 reset_mode) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> reset_mode);
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 43) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##4 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 243) ##1 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55) ##3 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 231) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##4 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 0) ##1 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 29) ##1 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##3 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 62) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##3 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##3 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##4 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##4 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 55) ##1 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##4 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##3 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##3 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 55) ##1 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##3 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 30) ##1 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##4 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##3 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##4 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##3 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 56) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##4 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 61) ##1 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##4 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55) ##3 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((len_cnt == 4) && wr ##4 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 73) ##1 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 35) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##3 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##3 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 50) ##3 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##3 extended_mode ##1 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##3 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 36) ##1 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##4 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((read_address >= 43) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 2) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##4 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 18) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 159) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 123) && (data_in <= 186) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 28) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (rst ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) (rst ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) (rst ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (rst) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 243)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((addr >= 12) && (addr <= 26) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 174) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 55) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##3 extended_mode) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 55) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 36)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((read_address >= 46) && (read_address <= 49) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 47) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 187) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 42) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_out == 0) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 42) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((rd_info_pointer >= 15) && (rd_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41) ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 61)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) (rst ##1 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 55)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) (rst ##2 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out == 240) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 36) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (rst ##3 1) |-> (read_address >= 31) && (read_address <= 63));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 25) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 72) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 255) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 40) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 231) && (data_out <= 240) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) (rst ##1 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 56) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 73)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 0)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 30)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 55)) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##2 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 75) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 21) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_in == 23) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((read_address >= 45) && (read_address <= 63) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 52) && (addr <= 63) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 28) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 3) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_in >= 50) && (data_in <= 93) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 58) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 0) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##2 fifo_selected ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 53)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 0)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) (rst ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 13) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) (rst) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##4 (len_cnt == 4)) |-> (read_address >= 42) && (read_address <= 63));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((read_address >= 43) && (read_address <= 63) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 39)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 3) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !release_buffer ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 58) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 23) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 51) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) (rst ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 126) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 8) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 52) ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##3 !extended_mode) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 1)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 126) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) (rst ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 30) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 58)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) (rst ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 58)) |-> (rd_pointer >= 0) && (rd_pointer <= 17));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##3 1) |-> (wr_info_pointer >= 0) && (wr_info_pointer <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##4 1) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (rst) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 56) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((length_info == 1) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && wr) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 56) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (rst ##1 1) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (rst ##2 1) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 25) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 181) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (release_buffer ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (!extended_mode ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 174) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41) ##1 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 231) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188) ##1 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##2 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##2 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192) ##1 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##2 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##2 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 250) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 188) ##4 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 30)) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##2 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 29)) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##2 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16) ##1 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected ##1 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 231) && (data_out <= 240) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((addr >= 9) && (addr <= 18) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##2 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29) ##1 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 51) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 73)) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##2 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##3 extended_mode) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 0)) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 36)) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##2 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_info_pointer >= 21) && (rd_info_pointer <= 41) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_info_pointer >= 17) && (rd_info_pointer <= 38) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 40) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##2 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((read_address >= 20) && (read_address <= 33) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 62) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 52) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##2 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 70) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29) ##1 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 61)) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer ##1 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##3 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##3 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##3 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##3 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41) ##2 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##4 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##3 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##4 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer ##2 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected ##2 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##3 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##4 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##4 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 73) ##1 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##4 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_pointer >= 22) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##4 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##4 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 29) ##1 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188) ##2 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !wr) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !fifo_selected) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##3 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29) ##2 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##4 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192) ##2 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (length_info == 2)) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##3 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_in == 251)) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !extended_mode) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##3 extended_mode ##1 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##3 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 36) ##1 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((wr_info_pointer >= 19) && (wr_info_pointer <= 40) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16) ##2 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 reset_mode) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29) ##2 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##3 1) |-> (rd_pointer >= 23) && (rd_pointer <= 55));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 61) ##1 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (read_address == 46)) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_info_pointer == 31)) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 30) ##1 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##3 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##4 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##4 (addr == 11)) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##3 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 0) ##1 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##4 1) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 30)) |-> (wr_pointer >= 23) && (wr_pointer <= 58));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected ##3 1) |-> wr);
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 58) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> wr);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> wr);
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10) ##3 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##4 (addr == 15)) |-> wr);
assert property(@(posedge clk) ((addr >= 20) && (addr <= 41) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_out == 8)) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 58) ##2 1) |-> wr);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty ##3 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54) ##3 1) |-> wr);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##4 (length_info == 0)) |-> wr);
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0) ##3 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##4 !reset_mode) |-> wr);
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75) ##3 1) |-> wr);
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 28) ##2 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##2 fifo_selected ##2 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##4 (read_address == 5)) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6) ##3 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1) ##3 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty ##3 1) |-> wr);
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##4 fifo_selected) |-> wr);
assert property(@(posedge clk) ((rd_info_pointer >= 15) && (rd_info_pointer <= 31) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58) ##3 1) |-> wr);
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode ##3 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##4 extended_mode) |-> wr);
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 0) ##2 1) |-> wr);
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##2 !release_buffer ##2 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 58) ##2 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44) ##3 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 13) ##2 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_pointer == 6)) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_in == 187)) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 23) ##2 1) |-> wr);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58) ##3 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_pointer == 6)) |-> wr);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_info_pointer == 59)) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 6) ##2 1) |-> wr);
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 6) ##2 1) |-> wr);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 58)) |-> wr);
assert property(@(posedge clk) (rst ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##1 1) |-> release_buffer);
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##4 1) |-> wr);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 30) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 55)) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 53) ##1 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29)) |-> release_buffer);
assert property(@(posedge clk) ((data_in >= 84) && (data_in <= 169) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 118) && (data_out <= 255) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 40) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##1 1) |-> release_buffer);
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58) ##2 1) |-> release_buffer);
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##4 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) && wr ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##4 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 1) ##1 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192)) |-> release_buffer);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 42) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) (rst ##1 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##1 1) |-> release_buffer);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 39) ##1 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16)) |-> release_buffer);
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##4 1) |-> wr);
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4) ##4 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##4 1) |-> wr);
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##4 1) |-> wr);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (rst ##4 1) |-> wr);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##1 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188)) |-> release_buffer);
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> release_buffer);
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##4 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 6) ##1 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 0) ##1 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##3 !extended_mode ##1 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41)) |-> release_buffer);
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4) ##4 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##1 1) |-> release_buffer);
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 40) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##1 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 55)) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 6) ##1 1) |-> wr);
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 58) ##1 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##1 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##4 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55) ##1 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##4 1) |-> wr);
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##4 1) |-> wr);
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##1 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55) ##1 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29)) |-> release_buffer);
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((addr >= 11) && (addr <= 25) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 58) ##1 1) |-> wr);
assert property(@(posedge clk) ((data_in >= 82) && (data_in <= 166) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) (rst ##3 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##1 1) |-> release_buffer);
assert property(@(posedge clk) (rst ##1 1) |-> wr);
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##4 1) |-> wr);
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##1 1) |-> release_buffer);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##1 1) |-> release_buffer);
assert property(@(posedge clk) ((wr_pointer == 58) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((fifo_cnt == 0) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 58) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) (fifo_empty ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 250) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 30) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 69) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4)) |-> extended_mode);
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> extended_mode);
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) (rst ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_info_pointer == 59)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 13) ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 58) ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##4 extended_mode) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) (rst) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 28) ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##2 fifo_selected ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 1) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) (rst ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 58)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !reset_mode) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) (rst ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) (rst ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 126) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 0) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !release_buffer ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 39) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((data_out == 126) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##4 wr) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 126) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 23) ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_in == 187)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 58) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 53) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0) ##3 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (addr == 15)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 0) ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (length_info == 0)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 58) ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 58) ##2 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_out == 8)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##4 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (read_address == 5)) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##4 fifo_selected) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##3 !extended_mode ##1 1) |-> (wr_pointer >= 0) && (wr_pointer <= 22));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 1) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 53) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 9) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !reset_mode) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) (rst) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 23) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) (rst ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 58) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 0) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 0) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (addr == 15)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) (rst ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) (rst ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##3 !extended_mode ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##4 wr) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 58) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 39) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 28) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_out == 8)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 58) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 58)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_in == 187)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !release_buffer ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (length_info == 0)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##2 fifo_selected ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 58) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##4 fifo_selected) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (read_address == 5)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##4 extended_mode) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 13) ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_info_pointer == 59)) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) (rst ##2 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54) ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##4 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty ##3 1) |-> (rd_pointer >= 0) && (rd_pointer <= 21));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) (!wr && (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_in >= 84) && (data_in <= 169) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((read_address >= 7) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 240) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 70) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((length_info == 0) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) (rst ##4 1) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 188) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) (rst ##3 1) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 174) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (write_length_info ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 59) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 123) && (data_in <= 186) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 58) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 0) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 2) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58)) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) (rst ##4 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) (rst) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((read_address >= 54) && (read_address <= 63) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 6) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 24) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) (release_buffer ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 62) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 40) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##2 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (!fifo_selected ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((data_out >= 231) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 50)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55)) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) (extended_mode ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 147) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 59) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) (!fifo_selected ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 243)) |-> extended_mode);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 36)) |-> extended_mode);
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 55)) |-> extended_mode);
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 61)) |-> extended_mode);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_in == 73)) |-> extended_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((data_out >= 231) && (data_out <= 240) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 30)) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 55)) |-> extended_mode);
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 29)) |-> extended_mode);
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 0)) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55) ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 255) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55) ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((wr_pointer == 58)) |-> reset_mode);
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 55) ##1 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188) ##1 1) |-> extended_mode);
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29) ##1 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 41) ##1 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 192) ##1 1) |-> extended_mode);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 55) ##1 1) |-> extended_mode);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 8) ##3 (len_cnt == 4) ##1 1) |-> (wr_info_pointer >= 31) && (wr_info_pointer <= 63));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> extended_mode);
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16) ##1 1) |-> extended_mode);
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected ##1 1) |-> extended_mode);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> extended_mode);
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29) ##1 1) |-> extended_mode);
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> extended_mode);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer ##1 1) |-> extended_mode);
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> reset_mode);
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> reset_mode);
assert property(@(posedge clk) ((len_cnt == 4) ##2 1) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (rst ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 56) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) (rst ##2 1) |-> extended_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) (rst ##1 1) |-> extended_mode);
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((length_info == 0) ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 52) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((data_out == 240) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4)) |-> fifo_selected);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((read_address >= 49) && (read_address <= 51) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 11) && (addr <= 25) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((addr >= 32) && (addr <= 45) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((length_info == 1) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 250) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) (extended_mode ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 20) && (addr <= 42) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 25) && (addr <= 43) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 56) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 9) && (addr <= 18) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 30) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 75) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_out >= 160) && (data_out <= 250) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 17) && (rd_info_pointer <= 38) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 56) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 62) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 3) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##1 (len_cnt == 4) ##3 1) |-> extended_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 11) && (addr <= 25) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26)) |-> reset_mode);
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected) |-> reset_mode);
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55)) |-> reset_mode);
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> reset_mode);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29)) |-> reset_mode);
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 15) && (rd_info_pointer <= 31) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((len_cnt == 4) && wr) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> reset_mode);
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35)) |-> reset_mode);
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 4)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 43) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) (rst ##1 1) |-> reset_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 35) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> reset_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 23) && (rd_info_pointer <= 36) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 14) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out == 126) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> reset_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##2 1) |-> release_buffer);
assert property(@(posedge clk) ((read_address >= 45) && (read_address <= 63) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 126) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 181) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 15) && (rd_info_pointer <= 30) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 30) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((fifo_cnt == 1) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 147) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 63) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 21) && (rd_info_pointer <= 41) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((read_address >= 44) && (read_address <= 63) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 3) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 33) && (addr <= 63) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 6) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 147) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 147) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 34) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 24) && (wr_info_pointer <= 40) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##1 1) |-> (read_address >= 0) && (read_address <= 30));
assert property(@(posedge clk) ((read_address >= 43) && (read_address <= 63) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 126) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) (extended_mode ##3 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 30) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 84) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 123) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 75) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) (!fifo_empty ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((len_cnt == 4)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 58) ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##1 1) |-> (length_info == 0));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##2 1) |-> (length_info == 0));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> (length_info == 0));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 19) && (wr_info_pointer <= 40) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((length_info >= 1) && (length_info <= 4) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !fifo_selected) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 55)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 57) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 29)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 29)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 21) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 55)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 16)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 release_buffer) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 57) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 22) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 188)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0) ##1 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30) ##1 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55) ##1 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode ##1 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty ##1 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229) ##1 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1) ##1 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29) ##1 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty ##1 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected ##1 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29) ##1 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0) ##1 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 50) ##1 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55) ##1 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##4 (len_cnt == 4)) |-> (data_in >= 166) && (data_in <= 255));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 40) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((wr_info_pointer >= 20) && (wr_info_pointer <= 39) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) (rst ##4 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) (rst ##1 1) |-> (length_info == 0));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (length_info == 0));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) (rst) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) (rst ##3 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) (rst ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) && reset_mode ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) (rst ##4 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((data_out == 126) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 58) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) (rst ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) (rst ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) (rst ##2 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (length_info == 0));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) (rst) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 58) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (length_info == 0));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229)) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) (rst ##2 1) |-> (length_info == 0));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (length_info == 0));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 42)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54) ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75) ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##2 fifo_selected ##2 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10) ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 58) ##2 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##4 fifo_selected) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 58)) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (addr == 15)) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !reset_mode) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1) ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_out == 8)) |-> (length_info == 0));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 6) ##2 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_pointer == 6)) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44) ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 13) ##2 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58) ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##4 extended_mode) |-> (length_info == 0));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 6) ##2 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_in == 187)) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##4 wr) |-> (length_info == 0));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4) ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6) ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58) ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !release_buffer ##2 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_pointer == 6)) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0) ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (read_address == 5)) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 4) ##3 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 0) ##2 1) |-> (length_info == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 23) ##2 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##4 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 58) ##2 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 58) ##1 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 6) ##1 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 58) ##1 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 0) ##1 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 53) ##1 1) |-> (length_info == 0));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 126) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((len_cnt == 4) ##3 !extended_mode ##1 1) |-> (length_info == 0));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 1) ##1 1) |-> (length_info == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 6) ##1 1) |-> (length_info == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 39) ##1 1) |-> (length_info == 0));
assert property(@(posedge clk) ((data_out >= 120) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##4 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_in >= 1) && (data_in <= 75) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((read_address >= 53) && (read_address <= 58) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4) ##1 1) |-> (rd_info_pointer >= 0) && (rd_info_pointer <= 31));
assert property(@(posedge clk) ((data_in >= 50) && (data_in <= 93) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 126) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 240) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 72) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 69) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((read_address >= 54) && (read_address <= 63) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 41) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 118) && (data_out <= 255) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4)) |-> reset_mode);
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 8) && (data_out <= 14)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 84) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 60) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((data_out >= 12) && (data_out <= 14)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_out >= 8) && (data_out <= 9)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((data_in >= 123) && (data_in <= 186) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 37)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_out == 8)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_out >= 0) && (data_out <= 14) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 84)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 188) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_out >= 33) && (data_out <= 37)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((data_out == 12)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((data_in >= 60) && (data_in <= 123) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 42)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((addr >= 20) && (addr <= 30) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((data_out == 14)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 6) ##2 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 6) ##3 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((length_info == 0) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((addr >= 11) && (addr <= 23) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##3 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##2 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_out >= 8) && (data_out <= 9)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((data_out >= 12) && (data_out <= 14)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((length_info == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 4)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) (!fifo_selected ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((rd_info_pointer >= 48) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_out == 9)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((rd_info_pointer >= 33) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 47) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_out == 8)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 44) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((rd_info_pointer >= 42) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) (rst ##3 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) (release_buffer ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) (rst ##2 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6)) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) (rst) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) (rst ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) (rst ##4 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) (extended_mode ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_out == 33)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_out >= 37) && (data_out <= 38)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((data_out == 12)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((data_out == 37)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((addr >= 12) && (addr <= 26) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) (!write_length_info ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_out >= 38) && (data_out <= 42)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((data_out >= 40) && (data_out <= 42)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt == 1)) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 60)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_out == 42)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_out == 14)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((addr >= 25) && (addr <= 43) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 6)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((data_out == 29)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((length_info == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((length_info >= 2) && (length_info <= 4) ##2 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt == 4)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((read_address >= 9) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##2 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((data_out == 40)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##1 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((data_out == 9)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((data_out >= 69) && (data_out <= 84)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_info_pointer == 58) ##1 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 6) ##1 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_info_pointer == 58)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 1) ##1 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) (rst ##2 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 39) ##1 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58) ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 58) ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (read_address == 5)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44) ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 0) ##2 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_pointer == 6)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) (rst) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) (rst ##1 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##4 fifo_selected) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) (rst ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##4 extended_mode) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##3 !extended_mode ##1 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##2 fifo_selected ##2 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##4 wr) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !reset_mode) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1) ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 6) ##2 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 6) ##1 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !release_buffer ##2 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (length_info == 0)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 6) ##2 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_in == 28) ##2 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) (rst ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_info_pointer == 58) ##2 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10) ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_pointer == 6)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((data_in == 206) && (len_cnt == 4) ##4 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6) ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (addr == 23) ##2 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 13) ##2 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (addr == 15)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_info_pointer == 59)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54) ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((data_out == 38)) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 53) ##1 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 0) ##1 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0) ##3 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_info_pointer == 58) ##2 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_info_pointer == 58) ##1 1) |-> (data_out >= 0) && (data_out <= 42));
assert property(@(posedge clk) ((wr_info_pointer == 53)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((read_address >= 7) && (read_address <= 14) ##3 (len_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 14));
assert property(@(posedge clk) ((addr >= 33) && (addr <= 63) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((len_cnt >= 0) && (len_cnt <= 1) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 45) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((length_info == 3) ##3 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 41) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_out >= 69) && (data_out <= 75)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((length_info == 0) ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((length_info == 0) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 0) && (addr <= 29));
assert property(@(posedge clk) ((read_address >= 20) && (read_address <= 33) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 79) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((read_address >= 19) && (read_address <= 30) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_out == 84)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 63) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (!fifo_selected ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 6) ##2 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 6)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (write_length_info) |-> info_empty);
assert property(@(posedge clk) (write_length_info) |-> (info_cnt == 0));
assert property(@(posedge clk) (!fifo_selected ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##2 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((length_info == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt >= 0) && (fifo_cnt <= 1) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt == 0) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (fifo_empty ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_in == 206)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (!extended_mode ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (!release_buffer ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_in >= 60) && (data_in <= 123) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((addr >= 14) && (addr <= 29) ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((length_info == 0) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##1 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_info_pointer >= 31) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (release_buffer ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_info_pointer >= 49) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_info_pointer >= 46) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((len_cnt == 4) ##4 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (rst ##3 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (rst ##2 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (rst ##1 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (!wr && (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 22) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (rst ##4 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (rst) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 21) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((rd_pointer >= 0) && (rd_pointer <= 17) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_pointer >= 0) && (wr_pointer <= 17) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((wr_info_pointer >= 42) && (wr_info_pointer <= 63) ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (!extended_mode ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((length_info == 0) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (initialize_memories ##2 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) (initialize_memories ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) (initialize_memories ##1 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) (initialize_memories ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) (initialize_memories) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (extended_mode ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_in >= 209) && (data_in <= 255) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (!fifo_selected ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) (extended_mode ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_in >= 190) && (data_in <= 255) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_in >= 191) && (data_in <= 255) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (!extended_mode ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 42) && (addr <= 63) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_in >= 189) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_in >= 165) && (data_in <= 255) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 44) && (addr <= 63) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_in >= 166) && (data_in <= 255) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_in == 75) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((read_address >= 11) && (read_address <= 24) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_in >= 125) && (data_in <= 255) ##4 (len_cnt == 4)) |-> (data_in >= 0) && (data_in <= 123));
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 48) && (rd_info_pointer <= 63) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (!initialize_memories ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 40) && (addr <= 63) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (release_buffer ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((length_info == 1) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_in == 206) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_in >= 167) && (data_in <= 255) ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (!initialize_memories ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (!initialize_memories ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((read_address >= 45) && (read_address <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (!fifo_selected && (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 55) && (addr <= 58) && (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) && (length_info == 1) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((rd_pointer >= 3) && (rd_pointer <= 9) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer >= 53) && (wr_info_pointer <= 54) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (fifo_cnt >= 0) && (fifo_cnt <= 4)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_pointer == 6)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer >= 54) && (wr_info_pointer <= 58)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_pointer == 10) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address >= 44) && (read_address <= 45) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 53) && (rd_info_pointer <= 63) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !initialize_memories) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (length_info == 1)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !wr) |-> (len_cnt == 0));
assert property(@(posedge clk) (!initialize_memories && (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (!release_buffer && (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer >= 6) && (wr_pointer <= 10)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((read_address >= 31) && (read_address <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_pointer == 6) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 reset_mode) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in >= 28) && (data_in <= 75)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (rd_info_pointer == 58)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 31) && (rd_info_pointer <= 63) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) && (rd_info_pointer == 58) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !release_buffer) |-> (len_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 47) && (rd_info_pointer <= 63) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((rd_pointer >= 4) && (rd_pointer <= 17) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 30) && (rd_info_pointer <= 63) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 46) && (rd_info_pointer <= 63) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##4 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 32) && (rd_info_pointer <= 63) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##2 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##2 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (rst ##4 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr == 58) && (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (!extended_mode && (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (!wr_q && (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address == 44) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (rst ##3 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer == 54) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (rst) |-> (len_cnt == 0));
assert property(@(posedge clk) (rst ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) && (len_cnt == 0) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (rst ##2 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) && (wr_info_pointer == 53) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) && info_empty ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (fifo_cnt == 4)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in == 28)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer == 54)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (info_cnt == 1)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr == 58)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (addr == 23)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (read_address == 44)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer == 10)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !info_empty) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_info_pointer == 58)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) && (read_address == 45) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 fifo_empty) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (fifo_cnt == 0)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (read_address == 13)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) && (info_cnt == 0) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 !extended_mode) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (wr_pointer == 6)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr == 55) && (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (data_in == 75)) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 fifo_selected) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 15) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((read_address >= 40) && (read_address <= 63) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 41) && (addr <= 63) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 32) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_in >= 167) && (data_in <= 255) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 40) && (rd_info_pointer <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##4 (len_cnt == 4)) |-> (data_in >= 125) && (data_in <= 255));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 16) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (info_empty ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((info_cnt == 0) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((data_in >= 165) && (data_in <= 255) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 33) && (addr <= 63) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 32) && (addr <= 63) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((length_info == 2) ##2 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((read_address >= 45) && (read_address <= 63) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_in >= 187) && (data_in <= 255) ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##3 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((data_in >= 165) && (data_in <= 208) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (wr ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 16) && (addr <= 32) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 46) && (addr <= 63) ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (extended_mode ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_in >= 185) && (data_in <= 255) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((wr_pointer >= 9) && (wr_pointer <= 21) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (release_buffer ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_in >= 187) && (data_in <= 255) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 27) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 3) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) (release_buffer ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##3 1) |-> fifo_empty);
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##3 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##4 1) |-> fifo_empty);
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##4 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 2) ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##3 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info == 3) ##4 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((length_info == 3) ##3 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((length_info == 3) ##3 1) |-> fifo_empty);
assert property(@(posedge clk) ((length_info == 3) ##4 1) |-> fifo_empty);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 29) ##2 (len_cnt == 4) ##2 1) |-> (addr >= 30) && (addr <= 63));
assert property(@(posedge clk) ((len_cnt == 2) ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 4) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 3) ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 75)) |-> info_empty);
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 4)) |-> info_empty);
assert property(@(posedge clk) ((data_out >= 29) && (data_out <= 75)) |-> (info_cnt == 0));
assert property(@(posedge clk) ((read_address >= 0) && (read_address <= 30) ##4 (len_cnt == 4)) |-> (data_out >= 0) && (data_out <= 84));
assert property(@(posedge clk) ((len_cnt >= 2) && (len_cnt <= 3)) |-> info_empty);
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt == 1) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> fifo_empty);
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> fifo_empty);
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> fifo_empty);
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 6) ##3 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 6) ##3 1) |-> fifo_empty);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##3 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##3 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((wr_pointer == 58) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((wr_pointer == 58) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##2 1) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##2 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##4 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##2 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##2 1) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##4 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> fifo_empty);
assert property(@(posedge clk) (rst ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) (rst ##2 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) (rst ##4 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) (rst ##4 1) |-> fifo_empty);
assert property(@(posedge clk) (rst) |-> fifo_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) (rst ##3 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) (rst) |-> (fifo_cnt == 0));
assert property(@(posedge clk) (rst ##3 1) |-> fifo_empty);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) (rst ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) (rst ##2 1) |-> fifo_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 50)) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> fifo_empty);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55)) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> fifo_empty);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0)) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1)) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 35) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29)) |-> fifo_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229)) |-> fifo_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) && wr ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_in == 23) && (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1)) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229)) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30)) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55)) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 50)) |-> fifo_empty);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 30)) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29)) |-> fifo_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29)) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> fifo_empty);
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_out == 251) && (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55)) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55)) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0)) |-> fifo_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29)) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 55) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt >= 1) && (fifo_cnt <= 2) ##2 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 2)) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 2)) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##1 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##1 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 3) ##1 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) (write_length_info ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) (!wr ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4) ##1 1) |-> fifo_empty);
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5) ##2 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt >= 4) && (fifo_cnt <= 5)) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((rd_pointer == 55) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_in == 206) ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 4)) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##1 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##2 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##2 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##1 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4)) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (read_address == 5)) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (addr == 15)) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (data_out == 8)) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##4 !reset_mode) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##4 wr) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##4 fifo_selected) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (rd_pointer == 6)) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##4 extended_mode) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##4 (wr_pointer == 6)) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) (rst ##1 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 58) ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 75) ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) (rst ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 53) ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 6) ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (data_out == 0) ##1 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) && write_length_info ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_pointer == 6) ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) (!wr && (len_cnt == 4) ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) (rst ##2 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) (rst ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_empty ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (rd_pointer == 6) ##1 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 44) ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 reset_mode ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) && (read_address == 45) ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) (!fifo_selected && (len_cnt == 4) ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##2 !release_buffer ##2 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (read_address == 13) ##2 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (addr == 53) ##1 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) (!reset_mode && (len_cnt == 4) ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 0) ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 10) ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 1) ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (length_info == 1) ##1 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (data_out == 0) ##2 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !info_empty ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((addr == 55) && (len_cnt == 4) ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (rd_pointer == 6) ##2 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (wr_pointer == 6) ##1 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##3 (read_address == 39) ##1 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) (rst) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 54) ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((data_out == 0) && (len_cnt == 4) ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##2 fifo_selected ##2 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##3 !extended_mode ##1 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_pointer == 10) ##4 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !fifo_selected ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##2 (wr_pointer == 6) ##2 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (addr == 58) ##3 1) |-> (length_info >= 0) && (length_info <= 1));
assert property(@(posedge clk) ((len_cnt == 1) ##3 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((rd_pointer == 55) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((rd_pointer == 55) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4)) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##2 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##3 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##4 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info == 3)) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info == 3) ##2 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info == 3) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info == 3) ##4 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info == 3) ##3 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##4 1) |-> info_empty);
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4)) |-> info_empty);
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##3 1) |-> info_empty);
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##2 1) |-> info_empty);
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##4 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4)) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##2 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info >= 3) && (length_info <= 4) ##3 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info == 3) ##2 1) |-> info_empty);
assert property(@(posedge clk) ((length_info == 3)) |-> info_empty);
assert property(@(posedge clk) ((length_info == 3) ##4 1) |-> info_empty);
assert property(@(posedge clk) ((length_info == 3) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((length_info == 3) ##3 1) |-> info_empty);
assert property(@(posedge clk) ((length_info == 3) ##4 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info == 3) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info == 3)) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info == 3) ##3 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info == 3) ##2 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((read_address == 35) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (!info_empty ##4 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (!info_empty ##4 1) |-> info_empty);
assert property(@(posedge clk) (!info_empty ##2 1) |-> info_empty);
assert property(@(posedge clk) (!info_empty ##2 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (!info_empty ##3 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (!info_empty ##3 1) |-> info_empty);
assert property(@(posedge clk) ((info_cnt == 1) ##3 1) |-> info_empty);
assert property(@(posedge clk) ((info_cnt == 1) ##4 1) |-> info_empty);
assert property(@(posedge clk) ((info_cnt == 1) ##2 1) |-> info_empty);
assert property(@(posedge clk) (wr_q ##1 (fifo_cnt == 4) ##1 1) |-> (len_cnt == 0));
assert property(@(posedge clk) ((info_cnt == 1) ##4 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((info_cnt == 1) ##3 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((info_cnt == 1) ##2 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt >= 3) && (len_cnt <= 4) ##3 1) |-> info_empty);
assert property(@(posedge clk) ((len_cnt >= 3) && (len_cnt <= 4) ##3 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt >= 3) && (len_cnt <= 4)) |-> (info_cnt == 0));
assert property(@(posedge clk) ((read_address == 35) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((read_address == 35) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 3)) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 3) ##3 1) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 3) ##3 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 3)) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_out == 251) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##3 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##4 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##3 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##4 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_out == 251) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_out == 251) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##3 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##4 1) |-> info_empty);
assert property(@(posedge clk) ((data_in == 23) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##3 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##4 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info == 4)) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt == 3) ##4 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 3) ##3 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 3) ##4 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_in == 23) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_pointer == 58) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_in == 23) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##2 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##2 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##4 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (rst ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (rst ##2 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (rst ##3 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (rst ##4 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (rst) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (read_address == 1)) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_in == 50)) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_pointer == 55)) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (info_cnt == 0)) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (data_out == 229)) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 info_empty) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((len_cnt == 4) && wr ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_pointer == 55)) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (!release_buffer ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29)) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29)) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> info_empty);
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> info_empty);
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> info_empty);
assert property(@(posedge clk) ((length_info == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((length_info == 4)) |-> info_empty);
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (fifo_selected ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info == 4)) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info == 4) ##2 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info == 4) ##4 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info == 4) ##3 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 61) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 3) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 82) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) (!extended_mode ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> info_empty);
assert property(@(posedge clk) ((wr_pointer == 58) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##2 1) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##4 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 4)) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##2 1) |-> info_empty);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 56) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 4) ##3 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##4 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 4) ##2 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6)) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##4 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##3 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##4 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##2 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##3 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 5) && (fifo_cnt <= 6) ##2 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((wr_pointer == 58) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4)) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode) |-> info_empty);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0)) |-> info_empty);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected) |-> info_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 4) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29)) |-> info_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29)) |-> info_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 123) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty) |-> info_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##1 1) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 4) && wr ##1 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> info_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 23) && (wr_info_pointer <= 35) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 14) && (wr_info_pointer <= 29) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (wr_info_pointer == 29)) |-> (info_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (rd_info_pointer == 29)) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 !reset_mode) |-> (info_cnt == 0));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((wr_pointer >= 23) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> info_empty);
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 (fifo_cnt == 0)) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_out >= 52) && (data_out <= 147) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_selected) |-> (info_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((rd_pointer >= 23) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (fifo_selected ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> info_empty);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 4) ##1 fifo_empty) |-> (info_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> info_empty);
assert property(@(posedge clk) ((rd_pointer >= 40) && (rd_pointer <= 55) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 81) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> info_empty);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((wr_pointer >= 39) && (wr_pointer <= 58) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 5)) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 4) && (wr_info_pointer == 26) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (rst ##4 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (rst ##2 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (!write_length_info && (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 171) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((addr == 60) && (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (rst ##4 1) |-> info_empty);
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 3) && (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 5) ##2 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_in >= 0) && (data_in <= 57) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 20) && (rd_info_pointer <= 39) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (rst) |-> (info_cnt == 0));
assert property(@(posedge clk) (rst ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 6)) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 3) && (fifo_cnt <= 6) ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt == 5) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (rst ##3 1) |-> info_empty);
assert property(@(posedge clk) (!extended_mode ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) && (rd_info_pointer == 29) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_out >= 172) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((rd_info_pointer >= 0) && (rd_info_pointer <= 31) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 5) ##3 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 6) ##2 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (rst ##2 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt == 6) ##4 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((len_cnt == 4) && wr ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (rst ##3 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 5) ##4 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 6) ##3 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (rst ##1 1) |-> info_empty);
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((addr >= 15) && (addr <= 29) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 21) && (wr_info_pointer <= 41) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((len_cnt == 4) && fifo_selected ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 6) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_out >= 84) && (data_out <= 139) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((wr_info_pointer >= 0) && (wr_info_pointer <= 30) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_out >= 210) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_out >= 155) && (data_out <= 255) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info == 1) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((addr >= 30) && (addr <= 45) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((addr >= 0) && (addr <= 31) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((data_out >= 95) && (data_out <= 255) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info == 1) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4) ##1 1) |-> info_empty);
assert property(@(posedge clk) ((addr >= 19) && (addr <= 40) ##2 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((addr >= 0) && (addr <= 18) ##1 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((length_info == 1) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4) ##1 1) |-> (info_cnt == 0));
assert property(@(posedge clk) (release_buffer ##2 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt == 2) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
assert property(@(posedge clk) ((fifo_cnt >= 2) && (fifo_cnt <= 6) ##3 (len_cnt == 4) ##1 1) |-> (fifo_cnt >= 0) && (fifo_cnt <= 1));
endmodule
