
jpeg:     file format elf32-zip


Disassembly of section .rocode:

02000000 <_boot_address>:
 2000000:	6a 00 00 c0 	LDI        0x03000000,SP  // 3000000 <_top_of_stack>
 2000004:	6a 40 00 00 
 2000008:	7b 47 c0 0f 	MOV        $60+PC,uPC
 200000c:	03 43 c0 02 	LJSR       @0x02000058    // 2000058 <_bootloader>
 2000010:	7c 87 c0 00 
 2000014:	02 00 00 58 

02000018 <_after_bootloader>:
 2000018:	6a 00 00 c0 	LDI        0x03000000,SP  // 3000000 <_top_of_stack>
 200001c:	6a 40 00 00 
 2000020:	70 c0 40 00 	OR         $16384,CC
 2000024:	0e 00 00 00 	CLR        R1
 2000028:	13 43 c0 09 	MOV        0x02000050,R2  // 2000050 <_argv>
 200002c:	1a 03 20 40 	LDI        0x0204f2a8,R3  // 204f2a8 <__env>
 2000030:	1a 40 f2 a8 
 2000034:	87 fa fc f8 	JSR        0x02000184     // 2000184 <main>
 2000038:	02 00 01 84 

0200003c <_graceful_kernel_exit>:
 200003c:	87 fa fc f8 	JSR        0x02000a3c     // 2000a3c <exit>
 2000040:	02 00 0a 3c 

02000044 <_hw_shutdown>:
 2000044:	7f c0 03 01 	NEXIT      R1

02000048 <_kernel_is_dead>:
 2000048:	70 c0 00 10 	HALT
 200004c:	78 83 ff f8 	BRA        @0x02000048    // 2000048 <_kernel_is_dead>

02000050 <_argv>:
	...

02000058 <_bootloader>:
 2000058:	0a 00 00 00 	LDI        0x00000004,R1  // 4 <_rom+0x4>
 200005c:	0a 40 00 04 
 2000060:	0c 00 00 04 	CMP        $4,R1
 2000064:	78 a8 00 3c 	BNZ        @0x020000a4    // 20000a4 <_bootloader+0x4c>
 2000068:	0a 03 20 40 	LDI        0x0204f264,R1  // 204f264 <__malloc_current_mallinfo>
 200006c:	0a 40 f2 64 
 2000070:	1a 03 20 40 	LDI        0x0204f2b0,R3  // 204f2b0 <_bss_image_end>
 2000074:	1a 40 f2 b0 
 2000078:	0c 04 c0 00 	CMP        R3,R1
 200007c:	78 b8 01 00 	BNC        @0x02000180    // 2000180 <_bootloader+0x128>
 2000080:	13 40 40 00 	MOV        R1,R2
 2000084:	11 03 ff ff 	XOR        $-1,R2
 2000088:	92 98 91 7c 	ADD        R3,R2          | AND        $-4,R2
 200008c:	92 04 9f 88 	ADD        $4,R2          | MOV        R1,R3
 2000090:	9a 90 97 98 	ADD        R2,R3          | MOV        R3,R2
 2000094:	a6 00 a5 88 	CLR        R4             | SW         R4,(R1)
 2000098:	8a 04 8b 90 	ADD        $4,R1          | CMP        R2,R1
 200009c:	78 ab ff f4 	BNZ        @0x02000094    // 2000094 <_bootloader+0x3c>
 20000a0:	7b 40 00 00 	RTN
 20000a4:	e8 0c ad 00 	SUB        $12,SP         | SW         R5,(SP)
 20000a8:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 20000ac:	22 00 00 40 	LDI        0x02000184,R4  // 2000184 <main>
 20000b0:	22 40 01 84 
 20000b4:	0a 00 00 40 	LDI        0x02000184,R1  // 2000184 <main>
 20000b8:	0a 40 01 84 
 20000bc:	24 04 40 00 	CMP        R1,R4
 20000c0:	78 88 00 14 	BZ         @0x020000d8    // 20000d8 <_bootloader+0x80>
 20000c4:	12 00 02 80 	LDI        0x01400000,R2  // 1400000 <_bkram>
 20000c8:	12 40 00 00 
 20000cc:	14 05 00 00 	CMP        R4,R2
 20000d0:	78 98 00 34 	BC         @0x02000108    // 2000108 <_bootloader+0xb0>
 20000d4:	78 80 00 04 	BRA        @0x020000dc    // 20000dc <_bootloader+0x84>
 20000d8:	0b 41 00 00 	MOV        R4,R1
 20000dc:	32 03 20 40 	LDI        0x0204f264,R6  // 204f264 <__malloc_current_mallinfo>
 20000e0:	32 40 f2 64 
 20000e4:	12 00 00 40 	LDI        0x02000000,R2  // 2000000 <_boot_address>
 20000e8:	12 40 00 00 
 20000ec:	af b0 a8 90 	MOV        R6,R5          | SUB        R2,R5
 20000f0:	29 c0 00 02 	ASR        $2,R5
 20000f4:	9e 00 a7 90 	CLR        R3             | MOV        R2,R4
 20000f8:	2c 00 00 01 	CMP        $1,R5
 20000fc:	78 b0 00 30 	BGE        @0x02000130    // 2000130 <_bootloader+0xd8>
 2000100:	0b 40 80 00 	MOV        R2,R1
 2000104:	78 80 00 40 	BRA        @0x02000148    // 2000148 <_bootloader+0xf0>
 2000108:	1b 40 80 00 	MOV        R2,R3
 200010c:	19 03 ff ff 	XOR        $-1,R3
 2000110:	9a a0 99 7c 	ADD        R4,R3          | AND        $-4,R3
 2000114:	9a 04 bf 88 	ADD        $4,R3          | MOV        R1,R7
 2000118:	ba 98 9f b8 	ADD        R3,R7          | MOV        R7,R3
 200011c:	92 04 a4 88 	ADD        $4,R2          | LW         (R1),R4
 2000120:	a5 94 8a 04 	SW         R4,$-4(R2)     | ADD        $4,R1
 2000124:	0c 04 c0 00 	CMP        R3,R1
 2000128:	78 ab ff f0 	BNZ        @0x0200011c    // 200011c <_bootloader+0xc4>
 200012c:	78 83 ff ac 	BRA        @0x020000dc    // 20000dc <_bootloader+0x84>
 2000130:	a2 04 bc 88 	ADD        $4,R4          | LW         (R1),R7
 2000134:	8a 04 bd a4 	ADD        $4,R1          | SW         R7,$-4(R4)
 2000138:	9a 01 9b a8 	ADD        $1,R3          | CMP        R5,R3
 200013c:	78 ab ff f0 	BNZ        @0x02000130    // 2000130 <_bootloader+0xd8>
 2000140:	19 80 00 02 	LSL        $2,R3
 2000144:	8f 90 8a 98 	MOV        R2,R1          | ADD        R3,R1
 2000148:	1a 03 20 40 	LDI        0x0204f2b0,R3  // 204f2b0 <_bss_image_end>
 200014c:	1a 40 f2 b0 
 2000150:	18 05 80 00 	SUB        R6,R3
 2000154:	19 c0 00 02 	ASR        $2,R3
 2000158:	1c 00 00 01 	CMP        $1,R3
 200015c:	78 90 00 14 	BLT        @0x02000174    // 2000174 <_bootloader+0x11c>
 2000160:	16 00 00 00 	CLR        R2
 2000164:	8a 04 a6 00 	ADD        $4,R1          | CLR        R4
 2000168:	a5 8c 92 01 	SW         R4,$-4(R1)     | ADD        $1,R2
 200016c:	14 04 c0 00 	CMP        R3,R2
 2000170:	78 ab ff f0 	BNZ        @0x02000164    // 2000164 <_bootloader+0x10c>
 2000174:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 2000178:	bc 08 ea 0c 	LW         8(SP),R7       | ADD        $12,SP
 200017c:	7b 40 00 00 	RTN
 2000180:	7b 40 00 00 	RTN

02000184 <main>:
 2000184:	e8 38 85 18 	SUB        $56,SP         | SW         R0,$24(SP)
 2000188:	ad 1c b5 20 	SW         R5,$28(SP)     | SW         R6,$32(SP)
 200018c:	bd 24 c5 28 	SW         R7,$36(SP)     | SW         R8,$40(SP)
 2000190:	cd 2c d5 30 	SW         R9,$44(SP)     | SW         R10,$48(SP)
 2000194:	5c c7 40 34 	SW         R11,$52(SP)
 2000198:	3a 03 00 40 	LDI        0x0200f240,R7  // 200f240 <ptrs>
 200019c:	3a 40 f2 40 
 20001a0:	0e 04 00 04 	LDI        $262148,R1
 20001a4:	c7 b8 c2 88 	MOV        R7,R8          | ADD        R1,R8
 20001a8:	06 00 01 00 	LDI        $256,R0
 20001ac:	04 c6 00 00 	SW         R0,(R8)
 20001b0:	0e 04 00 08 	LDI        $262152,R1
 20001b4:	cf b8 ca 88 	MOV        R7,R9          | ADD        R1,R9
 20001b8:	04 c6 40 00 	SW         R0,(R9)
 20001bc:	0e 04 00 1c 	LDI        $262172,R1
 20001c0:	d7 b8 d2 88 	MOV        R7,R10         | ADD        R1,R10
 20001c4:	02 00 02 80 	LDI        0x01401000,R0  // 1401000 <_bkram+0x1000>
 20001c8:	02 40 10 00 
 20001cc:	04 c6 80 00 	SW         R0,(R10)
 20001d0:	0e 04 00 20 	LDI        $262176,R1
 20001d4:	df b8 da 88 	MOV        R7,R11         | ADD        R1,R11
 20001d8:	02 40 10 04 	LDILO      $4100,R0
 20001dc:	04 c6 c0 00 	SW         R0,(R11)
 20001e0:	0e 08 00 00 	LDI        $524288,R1
 20001e4:	87 fa fc f8 	JSR        0x02000a78     // 2000a78 <malloc>
 20001e8:	02 00 0a 78 
 20001ec:	af 88 8e 04 	MOV        R1,R5          | LDI        $4,R1
 20001f0:	87 fa fc f8 	JSR        0x02000a78     // 2000a78 <malloc>
 20001f4:	02 00 0a 78 
 20001f8:	2c 00 00 00 	CMP        $0,R5
 20001fc:	78 88 02 04 	BZ         @0x02000404    // 2000404 <main+0x280>
 2000200:	b7 88 8b 00 	MOV        R1,R6          | CMP        $0,R1
 2000204:	78 88 02 04 	BZ         @0x0200040c    // 200040c <main+0x288>
 2000208:	ad 08 bd 04 	SW         R5,$8(SP)      | SW         R7,$4(SP)
 200020c:	02 03 00 40 	LDI        0x0200e320,R0  // 200e320 <__errno+0x2c>
 2000210:	02 40 e3 20 
 2000214:	04 c7 40 00 	SW         R0,(SP)
 2000218:	87 fa fc f8 	JSR        0x020018b4     // 20018b4 <printf>
 200021c:	02 00 18 b4 
 2000220:	34 c7 40 04 	SW         R6,$4(SP)
 2000224:	02 03 00 40 	LDI        0x0200e344,R0  // 200e344 <__errno+0x50>
 2000228:	02 40 e3 44 
 200022c:	04 c7 40 00 	SW         R0,(SP)
 2000230:	87 fa fc f8 	JSR        0x020018b4     // 20018b4 <printf>
 2000234:	02 00 18 b4 
 2000238:	9c c0 8c c8 	LW         (R8),R3        | LW         (R9),R1
 200023c:	1b 04 40 00 	MPY        R1,R3
 2000240:	9a 98 9b 01 	ADD        R3,R3          | CMP        $1,R3
 2000244:	78 b0 00 38 	BGE        @0x02000280    // 2000280 <main+0xfc>
 2000248:	8c d0 8c 88 	LW         (R10),R1       | LW         (R1),R1
 200024c:	16 04 00 00 	LDI        $262144,R2
 2000250:	ba 90 8d b8 	ADD        R2,R7          | SW         R1,(R7)
 2000254:	23 41 40 00 	MOV        R5,R4
 2000258:	1a 03 00 40 	LDI        0x0200f240,R3  // 200f240 <ptrs>
 200025c:	1a 40 f2 40 
 2000260:	16 00 ff ff 	LDI        $65535,R2
 2000264:	87 fa fc f8 	JSR        0x0200087c     // 200087c <split>
 2000268:	02 00 08 7c 
 200026c:	8c d8 8c 88 	LW         (R11),R1       | LW         (R1),R1
 2000270:	8d b0 8c b8 	SW         R1,(R6)        | LW         (R7),R1
 2000274:	0c 00 00 00 	CMP        $0,R1
 2000278:	78 a8 00 2c 	BNZ        @0x020002a8    // 20002a8 <main+0x124>
 200027c:	78 80 00 14 	BRA        @0x02000294    // 2000294 <main+0x110>
 2000280:	19 80 00 02 	LSL        $2,R3
 2000284:	96 00 8f a8 	CLR        R2             | MOV        R5,R1
 2000288:	87 fa fc f8 	JSR        0x02001640     // 2001640 <memset>
 200028c:	02 00 16 40 
 2000290:	78 83 ff b4 	BRA        @0x02000248    // 2000248 <main+0xc4>
 2000294:	0a 03 00 40 	LDI        0x0200e354,R1  // 200e354 <__errno+0x60>
 2000298:	0a 40 e3 54 
 200029c:	87 fa fc f8 	JSR        0x02001988     // 2001988 <puts>
 20002a0:	02 00 19 88 
 20002a4:	78 80 00 6c 	BRA        @0x02000314    // 2000314 <main+0x190>
 20002a8:	0c 00 00 01 	CMP        $1,R1
 20002ac:	78 a8 00 14 	BNZ        @0x020002c4    // 20002c4 <main+0x140>
 20002b0:	0a 03 00 40 	LDI        0x0200e36c,R1  // 200e36c <__errno+0x78>
 20002b4:	0a 40 e3 6c 
 20002b8:	87 fa fc f8 	JSR        0x02001988     // 2001988 <puts>
 20002bc:	02 00 19 88 
 20002c0:	78 80 00 50 	BRA        @0x02000314    // 2000314 <main+0x190>
 20002c4:	0c 00 00 02 	CMP        $2,R1
 20002c8:	78 a8 00 14 	BNZ        @0x020002e0    // 20002e0 <main+0x15c>
 20002cc:	0a 03 00 40 	LDI        0x0200e384,R1  // 200e384 <__errno+0x90>
 20002d0:	0a 40 e3 84 
 20002d4:	87 fa fc f8 	JSR        0x02001988     // 2001988 <puts>
 20002d8:	02 00 19 88 
 20002dc:	78 80 00 34 	BRA        @0x02000314    // 2000314 <main+0x190>
 20002e0:	0a 03 00 40 	LDI        0x0200e39c,R1  // 200e39c <__errno+0xa8>
 20002e4:	0a 40 e3 9c 
 20002e8:	87 fa fc f8 	JSR        0x02001988     // 2001988 <puts>
 20002ec:	02 00 19 88 
 20002f0:	0b 41 40 00 	MOV        R5,R1
 20002f4:	87 fa fc f8 	JSR        0x02000a98     // 2000a98 <free>
 20002f8:	02 00 0a 98 
 20002fc:	0b 41 80 00 	MOV        R6,R1
 2000300:	87 fa fc f8 	JSR        0x02000a98     // 2000a98 <free>
 2000304:	02 00 0a 98 
 2000308:	0e 00 00 01 	LDI        $1,R1
 200030c:	87 fa fc f8 	JSR        0x02000a3c     // 2000a3c <exit>
 2000310:	02 00 0a 3c 
 2000314:	8c b0 8b 00 	LW         (R6),R1        | CMP        $0,R1
 2000318:	78 a8 00 14 	BNZ        @0x02000330    // 2000330 <main+0x1ac>
 200031c:	0a 03 00 40 	LDI        0x0200e3c0,R1  // 200e3c0 <__errno+0xcc>
 2000320:	0a 40 e3 c0 
 2000324:	87 fa fc f8 	JSR        0x02001988     // 2001988 <puts>
 2000328:	02 00 19 88 
 200032c:	78 80 00 50 	BRA        @0x02000380    // 2000380 <main+0x1fc>
 2000330:	0c 00 00 01 	CMP        $1,R1
 2000334:	78 a8 00 14 	BNZ        @0x0200034c    // 200034c <main+0x1c8>
 2000338:	0a 03 00 40 	LDI        0x0200e3e4,R1  // 200e3e4 <__errno+0xf0>
 200033c:	0a 40 e3 e4 
 2000340:	87 fa fc f8 	JSR        0x02001988     // 2001988 <puts>
 2000344:	02 00 19 88 
 2000348:	78 80 00 34 	BRA        @0x02000380    // 2000380 <main+0x1fc>
 200034c:	0a 03 00 40 	LDI        0x0200e3fc,R1  // 200e3fc <__errno+0x108>
 2000350:	0a 40 e3 fc 
 2000354:	87 fa fc f8 	JSR        0x02001988     // 2001988 <puts>
 2000358:	02 00 19 88 
 200035c:	0b 41 40 00 	MOV        R5,R1
 2000360:	87 fa fc f8 	JSR        0x02000a98     // 2000a98 <free>
 2000364:	02 00 0a 98 
 2000368:	0b 41 80 00 	MOV        R6,R1
 200036c:	87 fa fc f8 	JSR        0x02000a98     // 2000a98 <free>
 2000370:	02 00 0a 98 
 2000374:	0e 00 00 02 	LDI        $2,R1
 2000378:	87 fa fc f8 	JSR        0x02000a3c     // 2000a3c <exit>
 200037c:	02 00 0a 3c 
 2000380:	94 c0 8c c8 	LW         (R8),R2        | LW         (R9),R1
 2000384:	03 40 80 00 	MOV        R2,R0
 2000388:	03 04 40 00 	MPY        R1,R0
 200038c:	0b 40 00 00 	MOV        R0,R1
 2000390:	09 80 00 02 	LSL        $2,R1
 2000394:	bf a8 ba 88 	MOV        R5,R7          | ADD        R1,R7
 2000398:	84 b0 85 14 	LW         (R6),R0        | SW         R0,$20(SP)
 200039c:	b5 10 bd 0c 	SW         R6,$16(SP)     | SW         R7,$12(SP)
 20003a0:	ad 08 95 04 	SW         R5,$8(SP)      | SW         R2,$4(SP)
 20003a4:	02 03 00 40 	LDI        0x0200e428,R0  // 200e428 <__errno+0x134>
 20003a8:	02 40 e4 28 
 20003ac:	04 c7 40 00 	SW         R0,(SP)
 20003b0:	87 fa fc f8 	JSR        0x020018b4     // 20018b4 <printf>
 20003b4:	02 00 18 b4 
 20003b8:	0a 03 00 40 	LDI        0x0200e474,R1  // 200e474 <__errno+0x180>
 20003bc:	0a 40 e4 74 
 20003c0:	87 fa fc f8 	JSR        0x02001988     // 2001988 <puts>
 20003c4:	02 00 19 88 
 20003c8:	a7 b0 9f b8 	MOV        R6,R4          | MOV        R7,R3
 20003cc:	97 a8 8c c0 	MOV        R5,R2          | LW         (R8),R1
 20003d0:	87 fa fc f8 	JSR        0x020006d0     // 20006d0 <lifting>
 20003d4:	02 00 06 d0 
 20003d8:	0a 03 00 40 	LDI        0x0200e488,R1  // 200e488 <__errno+0x194>
 20003dc:	0a 40 e4 88 
 20003e0:	87 fa fc f8 	JSR        0x02001988     // 2001988 <puts>
 20003e4:	02 00 19 88 
 20003e8:	1e 03 ff fc 	LDI        $262140,R3
 20003ec:	13 41 40 00 	MOV        R5,R2
 20003f0:	0a 03 00 40 	LDI        0x0200f240,R1  // 200f240 <ptrs>
 20003f4:	0a 40 f2 40 
 20003f8:	87 fa fc f8 	JSR        0x02001470     // 2001470 <memcpy>
 20003fc:	02 00 14 70 
 2000400:	78 83 ff fc 	BUSY
 2000404:	0e 00 00 02 	LDI        $2,R1
 2000408:	78 80 00 04 	BRA        @0x02000410    // 2000410 <main+0x28c>
 200040c:	0e 00 00 05 	LDI        $5,R1
 2000410:	84 18 ac 1c 	LW         24(SP),R0      | LW         28(SP),R5
 2000414:	b4 20 bc 24 	LW         32(SP),R6      | LW         36(SP),R7
 2000418:	c4 28 cc 2c 	LW         40(SP),R8      | LW         44(SP),R9
 200041c:	d4 30 dc 34 	LW         48(SP),R10     | LW         52(SP),R11
 2000420:	ea 38 ff 80 	ADD        $56,SP         | RTN

02000424 <singlelift>:
 2000424:	14 00 00 01 	CMP        $1,R2
 2000428:	78 90 01 38 	BLT        @0x02000564    // 2000564 <singlelift+0x140>
 200042c:	78 80 01 38 	BRA        @0x02000568    // 2000568 <singlelift+0x144>
 2000430:	e8 38 ad 18 	SUB        $56,SP         | SW         R5,$24(SP)
 2000434:	b5 1c bd 20 	SW         R6,$28(SP)     | SW         R7,$32(SP)
 2000438:	c5 24 cd 28 	SW         R8,$36(SP)     | SW         R9,$40(SP)
 200043c:	d5 2c dd 30 	SW         R10,$44(SP)    | SW         R11,$48(SP)
 2000440:	e5 34 b7 90 	SW         R12,$52(SP)    | MOV        R2,R6
 2000444:	33 04 40 00 	MPY        R1,R6
 2000448:	2b 41 80 00 	MOV        R6,R5
 200044c:	29 40 00 1f 	LSR        $31,R5
 2000450:	28 85 80 00 	ADD        R6,R5
 2000454:	29 c0 00 01 	ASR        $1,R5
 2000458:	29 80 00 02 	LSL        $2,R5
 200045c:	ad 14 cf 88 	SW         R5,$20(SP)     | MOV        R1,R9
 2000460:	49 80 00 02 	LSL        $2,R9
 2000464:	0b 40 80 00 	MOV        R2,R1
 2000468:	09 c0 00 01 	ASR        $1,R1
 200046c:	8d 0c e7 a0 	SW         R1,$12(SP)     | MOV        R4,R12
 2000470:	a2 a8 a5 04 	ADD        R5,R4          | SW         R4,$4(SP)
 2000474:	08 83 ff fe 	ADD        $-2,R1
 2000478:	0b 06 40 00 	MPY        R9,R1
 200047c:	df e0 da 88 	MOV        R12,R11        | ADD        R1,R11
 2000480:	dd 08 df 98 	SW         R11,$8(SP)     | MOV        R3,R11
 2000484:	58 80 00 10 	ADD        $16,R11
 2000488:	11 80 00 02 	LSL        $2,R2
 200048c:	8f e0 8a 90 	MOV        R12,R1         | ADD        R2,R1
 2000490:	8d 10 d4 0c 	SW         R1,$16(SP)     | LW         12(SP),R10
 2000494:	50 83 ff ff 	ADD        $-1,R10
 2000498:	af e0 a4 04 	MOV        R12,R5         | LW         4(SP),R4
 200049c:	14 86 ff f0 	LW         -16(R11),R2
 20004a0:	1c 86 ff f4 	LW         -12(R11),R3
 20004a4:	3c 86 ff f8 	LW         -8(R11),R7
 20004a8:	b4 dc 90 98 	LW         -4(R11),R6     | SUB        R3,R2
 20004ac:	8f 98 8a b0 	MOV        R3,R1          | ADD        R6,R1
 20004b0:	09 c0 00 01 	ASR        $1,R1
 20004b4:	b8 88 8f b8 	SUB        R1,R7          | MOV        R7,R1
 20004b8:	95 e0 92 b8 	SW         R2,(R12)       | ADD        R7,R2
 20004bc:	10 80 00 02 	ADD        $2,R2
 20004c0:	11 c0 00 02 	ASR        $2,R2
 20004c4:	92 98 95 a0 	ADD        R3,R2          | SW         R2,(R4)
 20004c8:	94 0c 93 03 	LW         12(SP),R2      | CMP        $3,R2
 20004cc:	78 90 00 50 	BLT        @0x02000520    // 2000520 <singlelift+0xfc>
 20004d0:	97 d8 c6 01 	MOV        R11,R2         | LDI        $1,R8
 20004d4:	5c c7 40 00 	SW         R11,(SP)
 20004d8:	aa c8 a2 c8 	ADD        R9,R5          | ADD        R9,R4
 20004dc:	3c 84 80 04 	LW         4(R2),R7
 20004e0:	9f b8 9a b0 	MOV        R7,R3          | ADD        R6,R3
 20004e4:	19 c0 00 01 	ASR        $1,R3
 20004e8:	dc 90 d8 98 	LW         (R2),R11       | SUB        R3,R11
 20004ec:	9f d8 8d a8 	MOV        R11,R3         | SW         R1,(R5)
 20004f0:	da 88 8f d8 	ADD        R1,R11         | MOV        R11,R1
 20004f4:	08 80 00 02 	ADD        $2,R1
 20004f8:	09 c0 00 02 	ASR        $2,R1
 20004fc:	8a b0 8d a0 	ADD        R6,R1          | SW         R1,(R4)
 2000500:	92 08 c2 01 	ADD        $8,R2          | ADD        $1,R8
 2000504:	8f 98 b7 b8 	MOV        R3,R1          | MOV        R7,R6
 2000508:	44 06 80 00 	CMP        R10,R8
 200050c:	78 ab ff c8 	BNZ        @0x020004d8    // 20004d8 <singlelift+0xb4>
 2000510:	dc 00 ac 08 	LW         (SP),R11       | LW         8(SP),R5
 2000514:	a7 a8 8c 14 	MOV        R5,R4          | LW         20(SP),R1
 2000518:	a2 88 94 04 	ADD        R1,R4          | LW         4(SP),R2
 200051c:	78 80 00 08 	BRA        @0x02000528    // 2000528 <singlelift+0x104>
 2000520:	bf b0 9f 88 	MOV        R6,R7          | MOV        R1,R3
 2000524:	13 41 00 00 	MOV        R4,R2
 2000528:	aa c8 9d a8 	ADD        R9,R5          | SW         R3,(R5)
 200052c:	a2 c8 9a 01 	ADD        R9,R4          | ADD        $1,R3
 2000530:	19 c0 00 03 	ASR        $3,R3
 2000534:	9a b8 9d a0 	ADD        R7,R3          | SW         R3,(R4)
 2000538:	e2 04 92 04 	ADD        $4,R12         | ADD        $4,R2
 200053c:	95 04 9c 08 	SW         R2,$4(SP)      | LW         8(SP),R3
 2000540:	9a 04 9d 08 	ADD        $4,R3          | SW         R3,$8(SP)
 2000544:	da c8 a4 10 	ADD        R9,R11         | LW         16(SP),R4
 2000548:	24 07 00 00 	CMP        R12,R4
 200054c:	78 ab ff 48 	BNZ        @0x02000498    // 2000498 <singlelift+0x74>
 2000550:	ac 18 b4 1c 	LW         24(SP),R5      | LW         28(SP),R6
 2000554:	bc 20 c4 24 	LW         32(SP),R7      | LW         36(SP),R8
 2000558:	cc 28 d4 2c 	LW         40(SP),R9      | LW         44(SP),R10
 200055c:	dc 30 e4 34 	LW         48(SP),R11     | LW         52(SP),R12
 2000560:	ea 38 ff 80 	ADD        $56,SP         | RTN
 2000564:	7b 40 00 00 	RTN
 2000568:	78 83 fe c4 	BRA        @0x02000430    // 2000430 <singlelift+0xc>

0200056c <ilift>:
 200056c:	14 00 00 01 	CMP        $1,R2
 2000570:	78 90 01 54 	BLT        @0x020006c8    // 20006c8 <ilift+0x15c>
 2000574:	78 80 01 54 	BRA        @0x020006cc    // 20006cc <ilift+0x160>
 2000578:	e8 3c ad 1c 	SUB        $60,SP         | SW         R5,$28(SP)
 200057c:	b5 20 bd 24 	SW         R6,$32(SP)     | SW         R7,$36(SP)
 2000580:	c5 28 cd 2c 	SW         R8,$40(SP)     | SW         R9,$44(SP)
 2000584:	d5 30 dd 34 	SW         R10,$48(SP)    | SW         R11,$52(SP)
 2000588:	e5 38 b7 90 	SW         R12,$56(SP)    | MOV        R2,R6
 200058c:	33 04 40 00 	MPY        R1,R6
 2000590:	2b 41 80 00 	MOV        R6,R5
 2000594:	29 40 00 1f 	LSR        $31,R5
 2000598:	28 85 80 00 	ADD        R6,R5
 200059c:	29 c0 00 01 	ASR        $1,R5
 20005a0:	29 80 00 02 	LSL        $2,R5
 20005a4:	53 40 40 00 	MOV        R1,R10
 20005a8:	51 80 00 02 	LSL        $2,R10
 20005ac:	0b 40 80 00 	MOV        R2,R1
 20005b0:	09 c0 00 01 	ASR        $1,R1
 20005b4:	8d 0c 9d 04 	SW         R1,$12(SP)     | SW         R3,$4(SP)
 20005b8:	cf 98 ca d0 	MOV        R3,R9          | ADD        R10,R9
 20005bc:	cd 00 8f 98 	SW         R9,(SP)        | MOV        R3,R1
 20005c0:	8a a8 8d 08 	ADD        R5,R1          | SW         R1,$8(SP)
 20005c4:	63 41 00 00 	MOV        R4,R12
 20005c8:	11 80 00 02 	LSL        $2,R2
 20005cc:	cf 98 ca 90 	MOV        R3,R9          | ADD        R2,R9
 20005d0:	cd 10 8c 0c 	SW         R9,$16(SP)     | LW         12(SP),R1
 20005d4:	09 80 00 03 	LSL        $3,R1
 20005d8:	0b 40 5f f0 	MOV        $-16+R1,R1
 20005dc:	8d 18 8c 0c 	SW         R1,$24(SP)     | LW         12(SP),R1
 20005e0:	08 83 ff fe 	ADD        $-2,R1
 20005e4:	0b 06 80 00 	MPY        R10,R1
 20005e8:	8a a8 88 d0 	ADD        R5,R1          | SUB        R10,R1
 20005ec:	8d 14 dc 0c 	SW         R1,$20(SP)     | LW         12(SP),R11
 20005f0:	58 83 ff ff 	ADD        $-1,R11
 20005f4:	9f e0 a4 08 	MOV        R12,R3         | LW         8(SP),R4
 20005f8:	8c 04 ac 88 	LW         4(SP),R1       | LW         (R1),R5
 20005fc:	bc 00 b4 b8 	LW         (SP),R7        | LW         (R7),R6
 2000600:	8f a8 8a b0 	MOV        R5,R1          | ADD        R6,R1
 2000604:	08 80 00 02 	ADD        $2,R1
 2000608:	09 c0 00 02 	ASR        $2,R1
 200060c:	94 a0 90 88 	LW         (R4),R2        | SUB        R1,R2
 2000610:	aa 90 ad e0 	ADD        R2,R5          | SW         R5,(R12)
 2000614:	14 c7 00 04 	SW         R2,$4(R12)
 2000618:	cc 0c af b0 	LW         12(SP),R9      | MOV        R6,R5
 200061c:	4c 00 00 03 	CMP        $3,R9
 2000620:	78 90 00 50 	BLT        @0x02000674    // 2000674 <ilift+0x108>
 2000624:	c7 90 ce 01 	MOV        R2,R8          | LDI        $1,R9
 2000628:	78 80 00 04 	BRA        @0x02000630    // 2000630 <ilift+0xc4>
 200062c:	43 40 80 00 	MOV        R2,R8
 2000630:	9a 08 ba d0 	ADD        $8,R3          | ADD        R10,R7
 2000634:	a2 d0 ac b8 	ADD        R10,R4         | LW         (R7),R5
 2000638:	8f a8 8a b0 	MOV        R5,R1          | ADD        R6,R1
 200063c:	08 80 00 02 	ADD        $2,R1
 2000640:	09 c0 00 02 	ASR        $2,R1
 2000644:	94 a0 90 88 	LW         (R4),R2        | SUB        R1,R2
 2000648:	8f 90 8a c0 	MOV        R2,R1          | ADD        R8,R1
 200064c:	09 c0 00 01 	ASR        $1,R1
 2000650:	8a b0 8d 98 	ADD        R6,R1          | SW         R1,(R3)
 2000654:	14 c4 c0 04 	SW         R2,$4(R3)
 2000658:	ca 01 b7 a8 	ADD        $1,R9          | MOV        R5,R6
 200065c:	4c 06 c0 00 	CMP        R11,R9
 2000660:	78 ab ff c8 	BNZ        @0x0200062c    // 200062c <ilift+0xc0>
 2000664:	9f e0 8c 18 	MOV        R12,R3         | LW         24(SP),R1
 2000668:	9a 88 a4 14 	ADD        R1,R3          | LW         20(SP),R4
 200066c:	94 00 a2 90 	LW         (SP),R2        | ADD        R2,R4
 2000670:	78 80 00 00 	BRA        @0x02000674    // 2000674 <ilift+0x108>
 2000674:	a2 d0 8f a8 	ADD        R10,R4         | MOV        R5,R1
 2000678:	08 80 00 01 	ADD        $1,R1
 200067c:	09 c0 00 03 	ASR        $3,R1
 2000680:	94 a0 90 88 	LW         (R4),R2        | SUB        R1,R2
 2000684:	8f 90 8a c0 	MOV        R2,R1          | ADD        R8,R1
 2000688:	09 c0 00 01 	ASR        $1,R1
 200068c:	08 85 40 00 	ADD        R5,R1
 2000690:	0c c4 c0 08 	SW         R1,$8(R3)
 2000694:	14 c4 c0 0c 	SW         R2,$12(R3)
 2000698:	cc 04 ca 04 	LW         4(SP),R9       | ADD        $4,R9
 200069c:	cd 04 8c 00 	SW         R9,$4(SP)      | LW         (SP),R1
 20006a0:	8a 04 8d 00 	ADD        $4,R1          | SW         R1,(SP)
 20006a4:	94 08 92 04 	LW         8(SP),R2       | ADD        $4,R2
 20006a8:	95 08 e2 d0 	SW         R2,$8(SP)      | ADD        R10,R12
 20006ac:	8c 10 8b c8 	LW         16(SP),R1      | CMP        R9,R1
 20006b0:	78 ab ff 40 	BNZ        @0x020005f4    // 20005f4 <ilift+0x88>
 20006b4:	ac 1c b4 20 	LW         28(SP),R5      | LW         32(SP),R6
 20006b8:	bc 24 c4 28 	LW         36(SP),R7      | LW         40(SP),R8
 20006bc:	cc 2c d4 30 	LW         44(SP),R9      | LW         48(SP),R10
 20006c0:	dc 34 e4 38 	LW         52(SP),R11     | LW         56(SP),R12
 20006c4:	ea 3c ff 80 	ADD        $60,SP         | RTN
 20006c8:	7b 40 00 00 	RTN
 20006cc:	78 83 fe a8 	BRA        @0x02000578    // 2000578 <ilift+0xc>

020006d0 <lifting>:
 20006d0:	e8 38 85 14 	SUB        $56,SP         | SW         R0,$20(SP)
 20006d4:	ad 18 b5 1c 	SW         R5,$24(SP)     | SW         R6,$28(SP)
 20006d8:	bd 20 c5 24 	SW         R7,$32(SP)     | SW         R8,$36(SP)
 20006dc:	cd 28 d5 2c 	SW         R9,$40(SP)     | SW         R10,$44(SP)
 20006e0:	dd 30 e5 34 	SW         R11,$48(SP)    | SW         R12,$52(SP)
 20006e4:	b7 88 95 00 	MOV        R1,R6          | SW         R2,(SP)
 20006e8:	e7 98 a5 04 	MOV        R3,R12         | SW         R4,$4(SP)
 20006ec:	df e8 da 08 	MOV        SP,R11         | ADD        $8,R11
 20006f0:	d7 d8 c7 98 	MOV        R11,R10        | MOV        R3,R8
 20006f4:	bf 90 af 88 	MOV        R2,R7          | MOV        R1,R5
 20006f8:	4e 00 00 01 	LDI        $1,R9
 20006fc:	78 80 00 10 	BRA        @0x02000710    // 2000710 <lifting+0x40>
 2000700:	29 c0 00 01 	ASR        $1,R5
 2000704:	09 80 00 02 	LSL        $2,R1
 2000708:	ba 88 c2 88 	ADD        R1,R7          | ADD        R1,R8
 200070c:	ca 01 d2 04 	ADD        $1,R9          | ADD        $4,R10
 2000710:	a7 c0 9f b8 	MOV        R8,R4          | MOV        R7,R3
 2000714:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 2000718:	87 fa fc f8 	JSR        0x02000424     // 2000424 <singlelift>
 200071c:	02 00 04 24 
 2000720:	a7 b8 9f c0 	MOV        R7,R4          | MOV        R8,R3
 2000724:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 2000728:	87 fa fc f8 	JSR        0x02000424     // 2000424 <singlelift>
 200072c:	02 00 04 24 
 2000730:	13 41 80 00 	MOV        R6,R2
 2000734:	13 05 40 00 	MPY        R5,R2
 2000738:	0b 40 80 00 	MOV        R2,R1
 200073c:	09 40 00 1f 	LSR        $31,R1
 2000740:	08 84 80 00 	ADD        R2,R1
 2000744:	09 c0 00 01 	ASR        $1,R1
 2000748:	13 41 40 00 	MOV        R5,R2
 200074c:	11 40 00 1f 	LSR        $31,R2
 2000750:	10 85 40 00 	ADD        R5,R2
 2000754:	11 c0 00 01 	ASR        $1,R2
 2000758:	8a 90 cb 01 	ADD        R2,R1          | CMP        $1,R9
 200075c:	78 88 00 5c 	BZ         @0x020007bc    // 20007bc <lifting+0xec>
 2000760:	94 d4 92 88 	LW         -4(R10),R2     | ADD        R1,R2
 2000764:	95 d0 cb 03 	SW         R2,(R10)       | CMP        $3,R9
 2000768:	78 ab ff 94 	BNZ        @0x02000700    // 2000700 <lifting+0x30>
 200076c:	94 04 8c 90 	LW         4(SP),R2       | LW         (R2),R1
 2000770:	0c 00 00 00 	CMP        $0,R1
 2000774:	78 88 00 80 	BZ         @0x020007f8    // 20007f8 <lifting+0x128>
 2000778:	78 80 00 88 	BRA        @0x02000804    // 2000804 <lifting+0x134>
 200077c:	0c 86 c0 04 	LW         4(R11),R1
 2000780:	09 80 00 02 	LSL        $2,R1
 2000784:	cf c0 ca 88 	MOV        R8,R9          | ADD        R1,R9
 2000788:	d7 e0 d2 88 	MOV        R12,R10        | ADD        R1,R10
 200078c:	a7 d0 9f c8 	MOV        R10,R4         | MOV        R9,R3
 2000790:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 2000794:	87 fa fc f8 	JSR        0x0200056c     // 200056c <ilift>
 2000798:	02 00 05 6c 
 200079c:	a7 c8 9f d0 	MOV        R9,R4          | MOV        R10,R3
 20007a0:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 20007a4:	87 fa fc f8 	JSR        0x0200056c     // 200056c <ilift>
 20007a8:	02 00 05 6c 
 20007ac:	aa a8 da 7c 	ADD        R5,R5          | ADD        $-4,R11
 20007b0:	3c 06 c0 00 	CMP        R11,R7
 20007b4:	78 ab ff c4 	BNZ        @0x0200077c    // 200077c <lifting+0xac>
 20007b8:	78 80 00 0c 	BRA        @0x020007c8    // 20007c8 <lifting+0xf8>
 20007bc:	0c c6 80 00 	SW         R1,(R10)
 20007c0:	29 c0 00 01 	ASR        $1,R5
 20007c4:	78 83 ff 3c 	BRA        @0x02000704    // 2000704 <lifting+0x34>
 20007c8:	a7 e0 9c 00 	MOV        R12,R4         | LW         (SP),R3
 20007cc:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 20007d0:	87 fa fc f8 	JSR        0x0200056c     // 200056c <ilift>
 20007d4:	02 00 05 6c 
 20007d8:	a4 00 9f e0 	LW         (SP),R4        | MOV        R12,R3
 20007dc:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 20007e0:	84 14 ac 18 	LW         20(SP),R0      | LW         24(SP),R5
 20007e4:	b4 1c bc 20 	LW         28(SP),R6      | LW         32(SP),R7
 20007e8:	c4 24 cc 28 	LW         36(SP),R8      | LW         40(SP),R9
 20007ec:	d4 2c dc 30 	LW         44(SP),R10     | LW         48(SP),R11
 20007f0:	e4 34 ea 38 	LW         52(SP),R12     | ADD        $56,SP
 20007f4:	78 83 fd 74 	BRA        @0x0200056c    // 200056c <ilift>
 20007f8:	a9 7e bf e8 	AND        $-2,R5         | MOV        SP,R7
 20007fc:	44 87 40 00 	LW         (SP),R8
 2000800:	78 83 ff 78 	BRA        @0x0200077c    // 200077c <lifting+0xac>
 2000804:	84 14 ac 18 	LW         20(SP),R0      | LW         24(SP),R5
 2000808:	b4 1c bc 20 	LW         28(SP),R6      | LW         32(SP),R7
 200080c:	c4 24 cc 28 	LW         36(SP),R8      | LW         40(SP),R9
 2000810:	d4 2c dc 30 	LW         44(SP),R10     | LW         48(SP),R11
 2000814:	e4 34 ea 38 	LW         52(SP),R12     | ADD        $56,SP
 2000818:	7b 40 00 00 	RTN

0200081c <clrram>:
 200081c:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2000820:	9f 88 8b 01 	MOV        R1,R3          | CMP        $1,R1
 2000824:	78 90 00 18 	BLT        @0x02000840    // 2000840 <clrram+0x24>
 2000828:	0b 40 80 00 	MOV        R2,R1
 200082c:	19 80 00 02 	LSL        $2,R3
 2000830:	96 00 84 00 	CLR        R2             | LW         (SP),R0
 2000834:	68 80 00 04 	ADD        $4,SP
 2000838:	7c 87 c0 00 	LJMP       @0x02001640    // 2001640 <memset>
 200083c:	02 00 16 40 
 2000840:	84 00 ea 04 	LW         (SP),R0        | ADD        $4,SP
 2000844:	7b 40 00 00 	RTN

02000848 <out2inpbuf>:
 2000848:	0c 00 00 01 	CMP        $1,R1
 200084c:	78 90 00 24 	BLT        @0x02000874    // 2000874 <out2inpbuf+0x2c>
 2000850:	78 80 00 24 	BRA        @0x02000878    // 2000878 <out2inpbuf+0x30>
 2000854:	e8 04 ad 00 	SUB        $4,SP          | SW         R5,(SP)
 2000858:	26 00 00 00 	CLR        R4
 200085c:	ac 90 ad 98 	LW         (R2),R5        | SW         R5,(R3)
 2000860:	9a 04 92 04 	ADD        $4,R3          | ADD        $4,R2
 2000864:	a2 01 8b a0 	ADD        $1,R4          | CMP        R4,R1
 2000868:	78 ab ff f0 	BNZ        @0x0200085c    // 200085c <out2inpbuf+0x14>
 200086c:	ac 00 ea 04 	LW         (SP),R5        | ADD        $4,SP
 2000870:	7b 40 00 00 	RTN
 2000874:	7b 40 00 00 	RTN
 2000878:	78 83 ff d8 	BRA        @0x02000854    // 2000854 <out2inpbuf+0xc>

0200087c <split>:
 200087c:	14 00 00 01 	CMP        $1,R2
 2000880:	78 90 01 b0 	BLT        @0x02000a34    // 2000a34 <split+0x1b8>
 2000884:	78 80 01 b0 	BRA        @0x02000a38    // 2000a38 <split+0x1bc>
 2000888:	e8 2c 85 10 	SUB        $44,SP         | SW         R0,$16(SP)
 200088c:	ad 14 b5 18 	SW         R5,$20(SP)     | SW         R6,$24(SP)
 2000890:	bd 1c c5 20 	SW         R7,$28(SP)     | SW         R8,$32(SP)
 2000894:	cd 24 d5 28 	SW         R9,$36(SP)     | SW         R10,$40(SP)
 2000898:	af 88 c7 90 	MOV        R1,R5          | MOV        R2,R8
 200089c:	b7 98 bf a0 	MOV        R3,R6          | MOV        R4,R7
 20008a0:	0c 00 00 00 	CMP        $0,R1
 20008a4:	78 88 01 20 	BZ         @0x020009c8    // 20009c8 <split+0x14c>
 20008a8:	0c 00 00 02 	CMP        $2,R1
 20008ac:	78 88 00 c0 	BZ         @0x02000970    // 2000970 <split+0xf4>
 20008b0:	0c 00 00 01 	CMP        $1,R1
 20008b4:	78 88 00 58 	BZ         @0x02000910    // 2000910 <split+0x94>
 20008b8:	2e 00 00 00 	CLR        R5
 20008bc:	4a 03 00 40 	LDI        0x0200e300,R9  // 200e300 <__errno+0xc>
 20008c0:	4a 40 e3 00 
 20008c4:	8c b0 96 00 	LW         (R6),R1        | CLR        R2
 20008c8:	95 b8 ab 04 	SW         R2,(R7)        | CMP        $4,R5
 20008cc:	78 90 00 1c 	BLT        @0x020008ec    // 20008ec <split+0x70>
 20008d0:	2c 00 ff fd 	CMP        $65533,R5
 20008d4:	78 90 00 28 	BLT        @0x02000900    // 2000900 <split+0x84>
 20008d8:	95 0c 95 08 	SW         R2,$12(SP)     | SW         R2,$8(SP)
 20008dc:	8d 04 cd 00 	SW         R1,$4(SP)      | SW         R9,(SP)
 20008e0:	87 fa fc f8 	JSR        0x020018b4     // 20018b4 <printf>
 20008e4:	02 00 18 b4 
 20008e8:	78 80 00 14 	BRA        @0x02000900    // 2000900 <split+0x84>
 20008ec:	95 0c 86 00 	SW         R2,$12(SP)     | CLR        R0
 20008f0:	85 08 8d 04 	SW         R0,$8(SP)      | SW         R1,$4(SP)
 20008f4:	4c c7 40 00 	SW         R9,(SP)
 20008f8:	87 fa fc f8 	JSR        0x020018b4     // 20018b4 <printf>
 20008fc:	02 00 18 b4 
 2000900:	b2 04 ba 04 	ADD        $4,R6          | ADD        $4,R7
 2000904:	aa 01 c3 a8 	ADD        $1,R5          | CMP        R5,R8
 2000908:	78 ab ff b8 	BNZ        @0x020008c4    // 20008c4 <split+0x48>
 200090c:	78 80 01 10 	BRA        @0x02000a20    // 2000a20 <split+0x1a4>
 2000910:	2e 00 00 00 	CLR        R5
 2000914:	56 07 fc 00 	LDI        $523264,R10
 2000918:	4a 03 00 40 	LDI        0x0200e300,R9  // 200e300 <__errno+0xc>
 200091c:	4a 40 e3 00 
 2000920:	8c b0 9f 88 	LW         (R6),R1        | MOV        R1,R3
 2000924:	99 d0 97 98 	AND        R10,R3         | MOV        R3,R2
 2000928:	11 c0 00 08 	ASR        $8,R2
 200092c:	95 b8 ab 04 	SW         R2,(R7)        | CMP        $4,R5
 2000930:	78 b0 00 14 	BGE        @0x02000948    // 2000948 <split+0xcc>
 2000934:	9d 0c 95 08 	SW         R3,$12(SP)     | SW         R2,$8(SP)
 2000938:	8d 04 cd 00 	SW         R1,$4(SP)      | SW         R9,(SP)
 200093c:	87 fa fc f8 	JSR        0x020018b4     // 20018b4 <printf>
 2000940:	02 00 18 b4 
 2000944:	78 80 00 18 	BRA        @0x02000960    // 2000960 <split+0xe4>
 2000948:	2c 00 ff fd 	CMP        $65533,R5
 200094c:	78 90 00 10 	BLT        @0x02000960    // 2000960 <split+0xe4>
 2000950:	9d 0c 95 08 	SW         R3,$12(SP)     | SW         R2,$8(SP)
 2000954:	8d 04 cd 00 	SW         R1,$4(SP)      | SW         R9,(SP)
 2000958:	87 fa fc f8 	JSR        0x020018b4     // 20018b4 <printf>
 200095c:	02 00 18 b4 
 2000960:	b2 04 ba 04 	ADD        $4,R6          | ADD        $4,R7
 2000964:	aa 01 c3 a8 	ADD        $1,R5          | CMP        R5,R8
 2000968:	78 ab ff b4 	BNZ        @0x02000920    // 2000920 <split+0xa4>
 200096c:	78 80 00 b0 	BRA        @0x02000a20    // 2000a20 <split+0x1a4>
 2000970:	2e 00 00 00 	CLR        R5
 2000974:	4a 03 00 40 	LDI        0x0200e300,R9  // 200e300 <__errno+0xc>
 2000978:	4a 40 e3 00 
 200097c:	94 b0 8f 90 	LW         (R6),R2        | MOV        R2,R1
 2000980:	08 40 01 ff 	AND        $511,R1
 2000984:	8d b8 ab 04 	SW         R1,(R7)        | CMP        $4,R5
 2000988:	78 b0 00 14 	BGE        @0x020009a0    // 20009a0 <split+0x124>
 200098c:	8d 0c 8d 08 	SW         R1,$12(SP)     | SW         R1,$8(SP)
 2000990:	95 04 cd 00 	SW         R2,$4(SP)      | SW         R9,(SP)
 2000994:	87 fa fc f8 	JSR        0x020018b4     // 20018b4 <printf>
 2000998:	02 00 18 b4 
 200099c:	78 80 00 18 	BRA        @0x020009b8    // 20009b8 <split+0x13c>
 20009a0:	2c 00 ff fd 	CMP        $65533,R5
 20009a4:	78 90 00 10 	BLT        @0x020009b8    // 20009b8 <split+0x13c>
 20009a8:	8d 0c 8d 08 	SW         R1,$12(SP)     | SW         R1,$8(SP)
 20009ac:	95 04 cd 00 	SW         R2,$4(SP)      | SW         R9,(SP)
 20009b0:	87 fa fc f8 	JSR        0x020018b4     // 20018b4 <printf>
 20009b4:	02 00 18 b4 
 20009b8:	b2 04 ba 04 	ADD        $4,R6          | ADD        $4,R7
 20009bc:	aa 01 c3 a8 	ADD        $1,R5          | CMP        R5,R8
 20009c0:	78 ab ff b8 	BNZ        @0x0200097c    // 200097c <split+0x100>
 20009c4:	78 80 00 58 	BRA        @0x02000a20    // 2000a20 <split+0x1a4>
 20009c8:	52 00 0f f8 	BREV       $4088,R10
 20009cc:	4a 03 00 40 	LDI        0x0200e300,R9  // 200e300 <__errno+0xc>
 20009d0:	4a 40 e3 00 
 20009d4:	8c b0 9f 88 	LW         (R6),R1        | MOV        R1,R3
 20009d8:	99 d0 97 98 	AND        R10,R3         | MOV        R3,R2
 20009dc:	11 c0 00 14 	ASR        $20,R2
 20009e0:	95 b8 ab 04 	SW         R2,(R7)        | CMP        $4,R5
 20009e4:	78 b0 00 14 	BGE        @0x020009fc    // 20009fc <split+0x180>
 20009e8:	9d 0c 95 08 	SW         R3,$12(SP)     | SW         R2,$8(SP)
 20009ec:	8d 04 cd 00 	SW         R1,$4(SP)      | SW         R9,(SP)
 20009f0:	87 fa fc f8 	JSR        0x020018b4     // 20018b4 <printf>
 20009f4:	02 00 18 b4 
 20009f8:	78 80 00 18 	BRA        @0x02000a14    // 2000a14 <split+0x198>
 20009fc:	2c 00 ff fd 	CMP        $65533,R5
 2000a00:	78 90 00 10 	BLT        @0x02000a14    // 2000a14 <split+0x198>
 2000a04:	9d 0c 95 08 	SW         R3,$12(SP)     | SW         R2,$8(SP)
 2000a08:	8d 04 cd 00 	SW         R1,$4(SP)      | SW         R9,(SP)
 2000a0c:	87 fa fc f8 	JSR        0x020018b4     // 20018b4 <printf>
 2000a10:	02 00 18 b4 
 2000a14:	b2 04 ba 04 	ADD        $4,R6          | ADD        $4,R7
 2000a18:	aa 01 c3 a8 	ADD        $1,R5          | CMP        R5,R8
 2000a1c:	78 ab ff b4 	BNZ        @0x020009d4    // 20009d4 <split+0x158>
 2000a20:	84 10 ac 14 	LW         16(SP),R0      | LW         20(SP),R5
 2000a24:	b4 18 bc 1c 	LW         24(SP),R6      | LW         28(SP),R7
 2000a28:	c4 20 cc 24 	LW         32(SP),R8      | LW         36(SP),R9
 2000a2c:	d4 28 ea 2c 	LW         40(SP),R10     | ADD        $44,SP
 2000a30:	7b 40 00 00 	RTN
 2000a34:	7b 40 00 00 	RTN
 2000a38:	78 83 fe 4c 	BRA        @0x02000888    // 2000888 <split+0xc>

02000a3c <exit>:
 2000a3c:	e8 08 85 00 	SUB        $8,SP          | SW         R0,(SP)
 2000a40:	ad 04 af 88 	SW         R5,$4(SP)      | MOV        R1,R5
 2000a44:	16 00 00 00 	CLR        R2
 2000a48:	87 fa fc f8 	JSR        0x02003e1c     // 2003e1c <__call_exitprocs>
 2000a4c:	02 00 3e 1c 
 2000a50:	0a 03 00 40 	LDI        0x0200e49c,R1  // 200e49c <_global_impure_ptr>
 2000a54:	0a 40 e4 9c 
 2000a58:	0c 84 40 00 	LW         (R1),R1
 2000a5c:	14 84 40 3c 	LW         60(R1),R2
 2000a60:	14 00 00 00 	CMP        $0,R2
 2000a64:	78 88 00 04 	BZ         @0x02000a6c    // 2000a6c <exit+0x30>
 2000a68:	87 f9 ff 90 	JSR        R2
 2000a6c:	0b 41 40 00 	MOV        R5,R1
 2000a70:	87 fa fc f8 	JSR        0x0200ca2c     // 200ca2c <_exit>
 2000a74:	02 00 ca 2c 

02000a78 <malloc>:
 2000a78:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2000a7c:	13 40 40 00 	MOV        R1,R2
 2000a80:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 2000a84:	0a 40 e8 84 
 2000a88:	8c 88 84 00 	LW         (R1),R1        | LW         (SP),R0
 2000a8c:	68 80 00 04 	ADD        $4,SP
 2000a90:	7c 87 c0 00 	LJMP       @0x02000ab8    // 2000ab8 <_malloc_r>
 2000a94:	02 00 0a b8 

02000a98 <free>:
 2000a98:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2000a9c:	13 40 40 00 	MOV        R1,R2
 2000aa0:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 2000aa4:	0a 40 e8 84 
 2000aa8:	8c 88 84 00 	LW         (R1),R1        | LW         (SP),R0
 2000aac:	68 80 00 04 	ADD        $4,SP
 2000ab0:	7c 87 c0 00 	LJMP       @0x020066a8    // 20066a8 <_free_r>
 2000ab4:	02 00 66 a8 

02000ab8 <_malloc_r>:
 2000ab8:	e8 3c 85 18 	SUB        $60,SP         | SW         R0,$24(SP)
 2000abc:	ad 1c b5 20 	SW         R5,$28(SP)     | SW         R6,$32(SP)
 2000ac0:	bd 24 c5 28 	SW         R7,$36(SP)     | SW         R8,$40(SP)
 2000ac4:	cd 2c d5 30 	SW         R9,$44(SP)     | SW         R10,$48(SP)
 2000ac8:	dd 34 e5 38 	SW         R11,$52(SP)    | SW         R12,$56(SP)
 2000acc:	e7 88 af 90 	MOV        R1,R12         | MOV        R2,R5
 2000ad0:	aa 0b ab 17 	ADD        $11,R5         | CMP        $23,R5
 2000ad4:	78 98 09 4c 	BC         @0x02001424    // 2001424 <_malloc_r+0x96c>
 2000ad8:	a9 78 9f a8 	AND        $-8,R5         | MOV        R5,R3
 2000adc:	19 40 00 1f 	LSR        $31,R3
 2000ae0:	ab 90 96 00 	CMP        R2,R5          | CLR        R2
 2000ae4:	12 58 00 01 	LDILO.C    $1,R2
 2000ae8:	10 c4 c0 00 	OR         R3,R2
 2000aec:	78 88 00 0c 	BZ         @0x02000afc    // 2000afc <_malloc_r+0x44>
 2000af0:	8e 0c 8d e0 	LDI        $12,R1         | SW         R1,(R12)
 2000af4:	0e 00 00 00 	CLR        R1
 2000af8:	78 80 09 5c 	BRA        @0x02001458    // 2001458 <_malloc_r+0x9a0>
 2000afc:	87 fa fc f8 	JSR        0x0200188c     // 200188c <__malloc_lock>
 2000b00:	02 00 18 8c 
 2000b04:	2c 00 01 f8 	CMP        $504,R5
 2000b08:	78 b8 00 70 	BNC        @0x02000b7c    // 2000b7c <_malloc_r+0xc4>
 2000b0c:	03 41 40 00 	MOV        R5,R0
 2000b10:	01 40 00 03 	LSR        $3,R0
 2000b14:	0b 41 40 08 	MOV        $8+R5,R1
 2000b18:	42 03 00 40 	LDI        0x0200ecc4,R8  // 200ecc4 <__malloc_av_>
 2000b1c:	42 40 ec c4 
 2000b20:	97 c0 92 88 	MOV        R8,R2          | ADD        R1,R2
 2000b24:	0b 40 80 00 	MOV        R2,R1
 2000b28:	4c 84 80 04 	LW         4(R2),R9
 2000b2c:	92 78 cb 90 	ADD        $-8,R2         | CMP        R2,R9
 2000b30:	78 a8 00 0c 	BNZ        @0x02000b40    // 2000b40 <_malloc_r+0x88>
 2000b34:	4c 84 40 0c 	LW         12(R1),R9
 2000b38:	82 02 8b c8 	ADD        $2,R0          | CMP        R9,R1
 2000b3c:	78 88 01 ac 	BZ         @0x02000cec    // 2000cec <_malloc_r+0x234>
 2000b40:	04 86 40 04 	LW         4(R9),R0
 2000b44:	00 43 ff fc 	AND        $-4,R0
 2000b48:	0c 86 40 0c 	LW         12(R9),R1
 2000b4c:	14 86 40 08 	LW         8(R9),R2
 2000b50:	0c c4 80 0c 	SW         R1,$12(R2)
 2000b54:	14 c4 40 08 	SW         R2,$8(R1)
 2000b58:	8f c8 8a 80 	MOV        R9,R1          | ADD        R0,R1
 2000b5c:	04 84 40 04 	LW         4(R1),R0
 2000b60:	00 c0 00 01 	OR         $1,R0
 2000b64:	04 c4 40 04 	SW         R0,$4(R1)
 2000b68:	0b 43 00 00 	MOV        R12,R1
 2000b6c:	87 fa fc f8 	JSR        0x02001890     // 2001890 <__malloc_unlock>
 2000b70:	02 00 18 90 
 2000b74:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2000b78:	78 80 08 dc 	BRA        @0x02001458    // 2001458 <_malloc_r+0x9a0>
 2000b7c:	03 41 40 00 	MOV        R5,R0
 2000b80:	01 40 00 09 	LSR        $9,R0
 2000b84:	78 88 00 b8 	BZ         @0x02000c40    // 2000c40 <_malloc_r+0x188>
 2000b88:	04 00 00 05 	CMP        $5,R0
 2000b8c:	78 b8 00 18 	BNC        @0x02000ba8    // 2000ba8 <_malloc_r+0xf0>
 2000b90:	03 41 40 00 	MOV        R5,R0
 2000b94:	01 40 00 06 	LSR        $6,R0
 2000b98:	9f 80 9a 38 	MOV        R0,R3          | ADD        $56,R3
 2000b9c:	82 39 8f 80 	ADD        $57,R0         | MOV        R0,R1
 2000ba0:	09 80 00 03 	LSL        $3,R1
 2000ba4:	78 80 00 ac 	BRA        @0x02000c54    // 2000c54 <_malloc_r+0x19c>
 2000ba8:	04 00 00 15 	CMP        $21,R0
 2000bac:	78 b8 00 18 	BNC        @0x02000bc8    // 2000bc8 <_malloc_r+0x110>
 2000bb0:	1b 40 00 00 	MOV        R0,R3
 2000bb4:	18 80 00 5b 	ADD        $91,R3
 2000bb8:	00 80 00 5c 	ADD        $92,R0
 2000bbc:	0b 40 00 00 	MOV        R0,R1
 2000bc0:	09 80 00 03 	LSL        $3,R1
 2000bc4:	78 80 00 8c 	BRA        @0x02000c54    // 2000c54 <_malloc_r+0x19c>
 2000bc8:	04 00 00 55 	CMP        $85,R0
 2000bcc:	78 b8 00 20 	BNC        @0x02000bf0    // 2000bf0 <_malloc_r+0x138>
 2000bd0:	03 41 40 00 	MOV        R5,R0
 2000bd4:	01 40 00 0c 	LSR        $12,R0
 2000bd8:	1b 40 00 00 	MOV        R0,R3
 2000bdc:	18 80 00 6e 	ADD        $110,R3
 2000be0:	00 80 00 6f 	ADD        $111,R0
 2000be4:	0b 40 00 00 	MOV        R0,R1
 2000be8:	09 80 00 03 	LSL        $3,R1
 2000bec:	78 80 00 64 	BRA        @0x02000c54    // 2000c54 <_malloc_r+0x19c>
 2000bf0:	04 00 01 55 	CMP        $341,R0
 2000bf4:	78 b8 00 20 	BNC        @0x02000c18    // 2000c18 <_malloc_r+0x160>
 2000bf8:	03 41 40 00 	MOV        R5,R0
 2000bfc:	01 40 00 0f 	LSR        $15,R0
 2000c00:	1b 40 00 00 	MOV        R0,R3
 2000c04:	18 80 00 77 	ADD        $119,R3
 2000c08:	00 80 00 78 	ADD        $120,R0
 2000c0c:	0b 40 00 00 	MOV        R0,R1
 2000c10:	09 80 00 03 	LSL        $3,R1
 2000c14:	78 80 00 3c 	BRA        @0x02000c54    // 2000c54 <_malloc_r+0x19c>
 2000c18:	04 00 05 55 	CMP        $1365,R0
 2000c1c:	78 b8 00 2c 	BNC        @0x02000c4c    // 2000c4c <_malloc_r+0x194>
 2000c20:	03 41 40 00 	MOV        R5,R0
 2000c24:	01 40 00 12 	LSR        $18,R0
 2000c28:	1b 40 00 00 	MOV        R0,R3
 2000c2c:	18 80 00 7c 	ADD        $124,R3
 2000c30:	00 80 00 7d 	ADD        $125,R0
 2000c34:	0b 40 00 00 	MOV        R0,R1
 2000c38:	09 80 00 03 	LSL        $3,R1
 2000c3c:	78 80 00 14 	BRA        @0x02000c54    // 2000c54 <_malloc_r+0x19c>
 2000c40:	0e 00 02 00 	LDI        $512,R1
 2000c44:	86 40 9e 3f 	LDI        $64,R0         | LDI        $63,R3
 2000c48:	78 80 00 08 	BRA        @0x02000c54    // 2000c54 <_malloc_r+0x19c>
 2000c4c:	0e 00 03 f8 	LDI        $1016,R1
 2000c50:	86 7f 9e 7e 	LDI        $127,R0        | LDI        $126,R3
 2000c54:	42 03 00 40 	LDI        0x0200ecc4,R8  // 200ecc4 <__malloc_av_>
 2000c58:	42 40 ec c4 
 2000c5c:	a7 c0 a2 88 	MOV        R8,R4          | ADD        R1,R4
 2000c60:	97 a0 92 78 	MOV        R4,R2          | ADD        $-8,R2
 2000c64:	4c 85 00 04 	LW         4(R4),R9
 2000c68:	14 06 40 00 	CMP        R9,R2
 2000c6c:	78 88 00 7c 	BZ         @0x02000cec    // 2000cec <_malloc_r+0x234>
 2000c70:	0c 86 40 04 	LW         4(R9),R1
 2000c74:	89 7c 8b a8 	AND        $-4,R1         | CMP        R5,R1
 2000c78:	78 b8 00 1c 	BNC        @0x02000c98    // 2000c98 <_malloc_r+0x1e0>
 2000c7c:	78 80 00 60 	BRA        @0x02000ce0    // 2000ce0 <_malloc_r+0x228>
 2000c80:	0c 86 40 04 	LW         4(R9),R1
 2000c84:	89 7c 8b a8 	AND        $-4,R1         | CMP        R5,R1
 2000c88:	78 b8 00 0c 	BNC        @0x02000c98    // 2000c98 <_malloc_r+0x1e0>
 2000c8c:	2c 04 40 00 	CMP        R1,R5
 2000c90:	78 a8 00 4c 	BNZ        @0x02000ce0    // 2000ce0 <_malloc_r+0x228>
 2000c94:	78 80 00 14 	BRA        @0x02000cac    // 2000cac <_malloc_r+0x1f4>
 2000c98:	87 88 80 a8 	MOV        R1,R0          | SUB        R5,R0
 2000c9c:	04 00 00 10 	CMP        $16,R0
 2000ca0:	78 98 00 08 	BC         @0x02000cac    // 2000cac <_malloc_r+0x1f4>
 2000ca4:	03 40 c0 00 	MOV        R3,R0
 2000ca8:	78 80 00 40 	BRA        @0x02000cec    // 2000cec <_malloc_r+0x234>
 2000cac:	04 86 40 0c 	LW         12(R9),R0
 2000cb0:	14 86 40 08 	LW         8(R9),R2
 2000cb4:	04 c4 80 0c 	SW         R0,$12(R2)
 2000cb8:	14 c4 00 08 	SW         R2,$8(R0)
 2000cbc:	b7 c8 b2 88 	MOV        R9,R6          | ADD        R1,R6
 2000cc0:	04 85 80 04 	LW         4(R6),R0
 2000cc4:	00 c0 00 01 	OR         $1,R0
 2000cc8:	04 c5 80 04 	SW         R0,$4(R6)
 2000ccc:	0b 43 00 00 	MOV        R12,R1
 2000cd0:	87 fa fc f8 	JSR        0x02001890     // 2001890 <__malloc_unlock>
 2000cd4:	02 00 18 90 
 2000cd8:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2000cdc:	78 80 07 78 	BRA        @0x02001458    // 2001458 <_malloc_r+0x9a0>
 2000ce0:	4c 86 40 0c 	LW         12(R9),R9
 2000ce4:	14 06 40 00 	CMP        R9,R2
 2000ce8:	78 ab ff 94 	BNZ        @0x02000c80    // 2000c80 <_malloc_r+0x1c8>
 2000cec:	4c 86 00 10 	LW         16(R8),R9
 2000cf0:	12 03 00 40 	LDI        0x0200eccc,R2  // 200eccc <__malloc_av_+0x8>
 2000cf4:	12 40 ec cc 
 2000cf8:	4c 04 80 00 	CMP        R2,R9
 2000cfc:	78 a8 00 08 	BNZ        @0x02000d08    // 2000d08 <_malloc_r+0x250>
 2000d00:	24 86 00 04 	LW         4(R8),R4
 2000d04:	78 80 01 f8 	BRA        @0x02000f00    // 2000f00 <_malloc_r+0x448>
 2000d08:	0c 86 40 04 	LW         4(R9),R1
 2000d0c:	89 7c 8b a8 	AND        $-4,R1         | CMP        R5,R1
 2000d10:	78 b8 00 14 	BNC        @0x02000d28    // 2000d28 <_malloc_r+0x270>
 2000d14:	14 c6 00 14 	SW         R2,$20(R8)
 2000d18:	14 c6 00 10 	SW         R2,$16(R8)
 2000d1c:	0c 00 02 00 	CMP        $512,R1
 2000d20:	78 b8 00 a8 	BNC        @0x02000dcc    // 2000dcc <_malloc_r+0x314>
 2000d24:	78 80 00 4c 	BRA        @0x02000d74    // 2000d74 <_malloc_r+0x2bc>
 2000d28:	87 88 80 a8 	MOV        R1,R0          | SUB        R5,R0
 2000d2c:	04 00 00 10 	CMP        $16,R0
 2000d30:	78 98 06 fc 	BC         @0x02001430    // 2001430 <_malloc_r+0x978>
 2000d34:	9f c8 9a a8 	MOV        R9,R3          | ADD        R5,R3
 2000d38:	28 c0 00 01 	OR         $1,R5
 2000d3c:	2c c6 40 04 	SW         R5,$4(R9)
 2000d40:	1c c6 00 14 	SW         R3,$20(R8)
 2000d44:	1c c6 00 10 	SW         R3,$16(R8)
 2000d48:	14 c4 c0 0c 	SW         R2,$12(R3)
 2000d4c:	14 c4 c0 08 	SW         R2,$8(R3)
 2000d50:	13 40 00 00 	MOV        R0,R2
 2000d54:	10 c0 00 01 	OR         $1,R2
 2000d58:	14 c4 c0 04 	SW         R2,$4(R3)
 2000d5c:	bf c8 ba 88 	MOV        R9,R7          | ADD        R1,R7
 2000d60:	85 b8 8f e0 	SW         R0,(R7)        | MOV        R12,R1
 2000d64:	87 fa fc f8 	JSR        0x02001890     // 2001890 <__malloc_unlock>
 2000d68:	02 00 18 90 
 2000d6c:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2000d70:	78 80 06 e4 	BRA        @0x02001458    // 2001458 <_malloc_r+0x9a0>
 2000d74:	09 40 00 03 	LSR        $3,R1
 2000d78:	1b 40 40 00 	MOV        R1,R3
 2000d7c:	19 c0 00 02 	ASR        $2,R3
 2000d80:	97 98 92 60 	MOV        R3,R2          | ADD        $-32,R2
 2000d84:	78 90 00 08 	BLT        @0x02000d90    // 2000d90 <_malloc_r+0x2d8>
 2000d88:	16 00 00 00 	CLR        R2
 2000d8c:	78 80 00 08 	BRA        @0x02000d98    // 2000d98 <_malloc_r+0x2e0>
 2000d90:	16 00 00 01 	LDI        $1,R2
 2000d94:	11 84 c0 00 	LSL        R3,R2
 2000d98:	24 86 00 04 	LW         4(R8),R4
 2000d9c:	20 c4 80 00 	OR         R2,R4
 2000da0:	24 c6 00 04 	SW         R4,$4(R8)
 2000da4:	08 80 00 01 	ADD        $1,R1
 2000da8:	09 80 00 03 	LSL        $3,R1
 2000dac:	97 c0 92 88 	MOV        R8,R2          | ADD        R1,R2
 2000db0:	8f 90 94 90 	MOV        R2,R1          | LW         (R2),R2
 2000db4:	9f 88 9a 78 	MOV        R1,R3          | ADD        $-8,R3
 2000db8:	1c c6 40 0c 	SW         R3,$12(R9)
 2000dbc:	14 c6 40 08 	SW         R2,$8(R9)
 2000dc0:	4c c4 40 00 	SW         R9,(R1)
 2000dc4:	4c c4 80 0c 	SW         R9,$12(R2)
 2000dc8:	78 80 01 34 	BRA        @0x02000f00    // 2000f00 <_malloc_r+0x448>
 2000dcc:	13 40 40 00 	MOV        R1,R2
 2000dd0:	11 40 00 09 	LSR        $9,R2
 2000dd4:	14 00 00 05 	CMP        $5,R2
 2000dd8:	78 b8 00 18 	BNC        @0x02000df4    // 2000df4 <_malloc_r+0x33c>
 2000ddc:	13 40 40 00 	MOV        R1,R2
 2000de0:	11 40 00 06 	LSR        $6,R2
 2000de4:	9f 90 9a 38 	MOV        R2,R3          | ADD        $56,R3
 2000de8:	10 80 00 39 	ADD        $57,R2
 2000dec:	11 80 00 03 	LSL        $3,R2
 2000df0:	78 80 00 90 	BRA        @0x02000e84    // 2000e84 <_malloc_r+0x3cc>
 2000df4:	14 00 00 15 	CMP        $21,R2
 2000df8:	78 b8 00 14 	BNC        @0x02000e10    // 2000e10 <_malloc_r+0x358>
 2000dfc:	1b 40 80 00 	MOV        R2,R3
 2000e00:	18 80 00 5b 	ADD        $91,R3
 2000e04:	10 80 00 5c 	ADD        $92,R2
 2000e08:	11 80 00 03 	LSL        $3,R2
 2000e0c:	78 80 00 74 	BRA        @0x02000e84    // 2000e84 <_malloc_r+0x3cc>
 2000e10:	14 00 00 55 	CMP        $85,R2
 2000e14:	78 b8 00 1c 	BNC        @0x02000e34    // 2000e34 <_malloc_r+0x37c>
 2000e18:	13 40 40 00 	MOV        R1,R2
 2000e1c:	11 40 00 0c 	LSR        $12,R2
 2000e20:	1b 40 80 00 	MOV        R2,R3
 2000e24:	18 80 00 6e 	ADD        $110,R3
 2000e28:	10 80 00 6f 	ADD        $111,R2
 2000e2c:	11 80 00 03 	LSL        $3,R2
 2000e30:	78 80 00 50 	BRA        @0x02000e84    // 2000e84 <_malloc_r+0x3cc>
 2000e34:	14 00 01 55 	CMP        $341,R2
 2000e38:	78 b8 00 1c 	BNC        @0x02000e58    // 2000e58 <_malloc_r+0x3a0>
 2000e3c:	13 40 40 00 	MOV        R1,R2
 2000e40:	11 40 00 0f 	LSR        $15,R2
 2000e44:	1b 40 80 00 	MOV        R2,R3
 2000e48:	18 80 00 77 	ADD        $119,R3
 2000e4c:	10 80 00 78 	ADD        $120,R2
 2000e50:	11 80 00 03 	LSL        $3,R2
 2000e54:	78 80 00 2c 	BRA        @0x02000e84    // 2000e84 <_malloc_r+0x3cc>
 2000e58:	14 00 05 55 	CMP        $1365,R2
 2000e5c:	78 b8 00 1c 	BNC        @0x02000e7c    // 2000e7c <_malloc_r+0x3c4>
 2000e60:	13 40 40 00 	MOV        R1,R2
 2000e64:	11 40 00 12 	LSR        $18,R2
 2000e68:	1b 40 80 00 	MOV        R2,R3
 2000e6c:	18 80 00 7c 	ADD        $124,R3
 2000e70:	10 80 00 7d 	ADD        $125,R2
 2000e74:	11 80 00 03 	LSL        $3,R2
 2000e78:	78 80 00 08 	BRA        @0x02000e84    // 2000e84 <_malloc_r+0x3cc>
 2000e7c:	16 00 03 f8 	LDI        $1016,R2
 2000e80:	1e 00 00 7e 	LDI        $126,R3
 2000e84:	a7 c0 a2 90 	MOV        R8,R4          | ADD        R2,R4
 2000e88:	b7 a0 b2 78 	MOV        R4,R6          | ADD        $-8,R6
 2000e8c:	94 a0 b3 90 	LW         (R4),R2        | CMP        R2,R6
 2000e90:	78 a8 00 40 	BNZ        @0x02000ed4    // 2000ed4 <_malloc_r+0x41c>
 2000e94:	19 c0 00 02 	ASR        $2,R3
 2000e98:	8f 98 8a 60 	MOV        R3,R1          | ADD        $-32,R1
 2000e9c:	78 90 00 08 	BLT        @0x02000ea8    // 2000ea8 <_malloc_r+0x3f0>
 2000ea0:	0e 00 00 00 	CLR        R1
 2000ea4:	78 80 00 08 	BRA        @0x02000eb0    // 2000eb0 <_malloc_r+0x3f8>
 2000ea8:	0e 00 00 01 	LDI        $1,R1
 2000eac:	09 84 c0 00 	LSL        R3,R1
 2000eb0:	24 86 00 04 	LW         4(R8),R4
 2000eb4:	20 c4 40 00 	OR         R1,R4
 2000eb8:	24 c6 00 04 	SW         R4,$4(R8)
 2000ebc:	8f b0 b7 90 	MOV        R6,R1          | MOV        R2,R6
 2000ec0:	78 80 00 2c 	BRA        @0x02000ef0    // 2000ef0 <_malloc_r+0x438>
 2000ec4:	14 84 80 08 	LW         8(R2),R2
 2000ec8:	34 04 80 00 	CMP        R2,R6
 2000ecc:	78 88 00 18 	BZ         @0x02000ee8    // 2000ee8 <_malloc_r+0x430>
 2000ed0:	78 80 00 00 	BRA        @0x02000ed4    // 2000ed4 <_malloc_r+0x41c>
 2000ed4:	1c 84 80 04 	LW         4(R2),R3
 2000ed8:	99 7c 8b 98 	AND        $-4,R3         | CMP        R3,R1
 2000edc:	78 9b ff e4 	BC         @0x02000ec4    // 2000ec4 <_malloc_r+0x40c>
 2000ee0:	33 40 80 00 	MOV        R2,R6
 2000ee4:	78 80 00 00 	BRA        @0x02000ee8    // 2000ee8 <_malloc_r+0x430>
 2000ee8:	0c 85 80 0c 	LW         12(R6),R1
 2000eec:	24 86 00 04 	LW         4(R8),R4
 2000ef0:	0c c6 40 0c 	SW         R1,$12(R9)
 2000ef4:	34 c6 40 08 	SW         R6,$8(R9)
 2000ef8:	4c c4 40 08 	SW         R9,$8(R1)
 2000efc:	4c c5 80 0c 	SW         R9,$12(R6)
 2000f00:	13 40 00 00 	MOV        R0,R2
 2000f04:	11 c0 00 02 	ASR        $2,R2
 2000f08:	8f 90 8a 60 	MOV        R2,R1          | ADD        $-32,R1
 2000f0c:	78 90 00 10 	BLT        @0x02000f20    // 2000f20 <_malloc_r+0x468>
 2000f10:	96 01 d6 01 	LDI        $1,R2          | LDI        $1,R10
 2000f14:	51 84 40 00 	LSL        R1,R10
 2000f18:	5e 00 00 00 	CLR        R11
 2000f1c:	78 80 00 0c 	BRA        @0x02000f2c    // 2000f2c <_malloc_r+0x474>
 2000f20:	d6 00 de 00 	CLR        R10            | CLR        R11
 2000f24:	8e 01 de 01 	LDI        $1,R1          | LDI        $1,R11
 2000f28:	59 84 80 00 	LSL        R2,R11
 2000f2c:	9f a0 96 00 	MOV        R4,R3          | CLR        R2
 2000f30:	14 06 80 00 	CMP        R10,R2
 2000f34:	1c 0e c0 00 	CMP.Z      R11,R3
 2000f38:	78 98 01 fc 	BC         @0x02001138    // 2001138 <_malloc_r+0x680>
 2000f3c:	b7 d0 bf d8 	MOV        R10,R6         | MOV        R11,R7
 2000f40:	b9 98 b1 90 	AND        R3,R7          | AND        R2,R6
 2000f44:	34 00 00 00 	CMP        $0,R6
 2000f48:	3c 08 00 00 	CMP.Z      $0,R7
 2000f4c:	78 a8 00 3c 	BNZ        @0x02000f8c    // 2000f8c <_malloc_r+0x4d4>
 2000f50:	81 7c 82 04 	AND        $-4,R0         | ADD        $4,R0
 2000f54:	58 86 c0 00 	ADD        R11,R11
 2000f58:	50 98 00 01 	ADD.C      $1,R10
 2000f5c:	d2 d0 b7 90 	ADD        R10,R10        | MOV        R2,R6
 2000f60:	bf 98 b9 d8 	MOV        R3,R7          | AND        R11,R7
 2000f64:	b1 d0 b3 00 	AND        R10,R6         | CMP        $0,R6
 2000f68:	3c 08 00 00 	CMP.Z      $0,R7
 2000f6c:	78 a8 00 1c 	BNZ        @0x02000f8c    // 2000f8c <_malloc_r+0x4d4>
 2000f70:	82 04 da d8 	ADD        $4,R0          | ADD        R11,R11
 2000f74:	50 98 00 01 	ADD.C      $1,R10
 2000f78:	d2 d0 b7 90 	ADD        R10,R10        | MOV        R2,R6
 2000f7c:	bf 98 b9 d8 	MOV        R3,R7          | AND        R11,R7
 2000f80:	b1 d0 b3 00 	AND        R10,R6         | CMP        $0,R6
 2000f84:	3c 08 00 00 	CMP.Z      $0,R7
 2000f88:	78 8b ff e4 	BZ         @0x02000f70    // 2000f70 <_malloc_r+0x4b8>
 2000f8c:	0b 40 00 00 	MOV        R0,R1
 2000f90:	09 80 00 03 	LSL        $3,R1
 2000f94:	bf c0 ba 88 	MOV        R8,R7          | ADD        R1,R7
 2000f98:	9f b8 97 80 	MOV        R7,R3          | MOV        R0,R2
 2000f9c:	4c 84 c0 0c 	LW         12(R3),R9
 2000fa0:	1c 06 40 00 	CMP        R9,R3
 2000fa4:	78 88 00 c8 	BZ         @0x02001070    // 2001070 <_malloc_r+0x5b8>
 2000fa8:	0c 86 40 04 	LW         4(R9),R1
 2000fac:	89 7c 8b a8 	AND        $-4,R1         | CMP        R5,R1
 2000fb0:	78 b8 00 14 	BNC        @0x02000fc8    // 2000fc8 <_malloc_r+0x510>
 2000fb4:	78 80 00 ac 	BRA        @0x02001064    // 2001064 <_malloc_r+0x5ac>
 2000fb8:	0c 86 40 04 	LW         4(R9),R1
 2000fbc:	89 7c 8b a8 	AND        $-4,R1         | CMP        R5,R1
 2000fc0:	78 98 00 a0 	BC         @0x02001064    // 2001064 <_malloc_r+0x5ac>
 2000fc4:	78 80 00 00 	BRA        @0x02000fc8    // 2000fc8 <_malloc_r+0x510>
 2000fc8:	87 88 80 a8 	MOV        R1,R0          | SUB        R5,R0
 2000fcc:	04 00 00 10 	CMP        $16,R0
 2000fd0:	78 98 00 58 	BC         @0x0200102c    // 200102c <_malloc_r+0x574>
 2000fd4:	97 c8 92 a8 	MOV        R9,R2          | ADD        R5,R2
 2000fd8:	28 c0 00 01 	OR         $1,R5
 2000fdc:	2c c6 40 04 	SW         R5,$4(R9)
 2000fe0:	1c 86 40 0c 	LW         12(R9),R3
 2000fe4:	24 86 40 08 	LW         8(R9),R4
 2000fe8:	1c c5 00 0c 	SW         R3,$12(R4)
 2000fec:	24 c4 c0 08 	SW         R4,$8(R3)
 2000ff0:	14 c6 00 14 	SW         R2,$20(R8)
 2000ff4:	14 c6 00 10 	SW         R2,$16(R8)
 2000ff8:	32 03 00 40 	LDI        0x0200eccc,R6  // 200eccc <__malloc_av_+0x8>
 2000ffc:	32 40 ec cc 
 2001000:	34 c4 80 0c 	SW         R6,$12(R2)
 2001004:	34 c4 80 08 	SW         R6,$8(R2)
 2001008:	1b 40 00 00 	MOV        R0,R3
 200100c:	18 c0 00 01 	OR         $1,R3
 2001010:	1c c4 80 04 	SW         R3,$4(R2)
 2001014:	bf c8 ba 88 	MOV        R9,R7          | ADD        R1,R7
 2001018:	85 b8 8f e0 	SW         R0,(R7)        | MOV        R12,R1
 200101c:	87 fa fc f8 	JSR        0x02001890     // 2001890 <__malloc_unlock>
 2001020:	02 00 18 90 
 2001024:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2001028:	78 80 04 2c 	BRA        @0x02001458    // 2001458 <_malloc_r+0x9a0>
 200102c:	87 c8 82 88 	MOV        R9,R0          | ADD        R1,R0
 2001030:	0b 40 00 00 	MOV        R0,R1
 2001034:	04 84 00 04 	LW         4(R0),R0
 2001038:	00 c0 00 01 	OR         $1,R0
 200103c:	04 c4 40 04 	SW         R0,$4(R1)
 2001040:	04 86 40 0c 	LW         12(R9),R0
 2001044:	0c 86 40 08 	LW         8(R9),R1
 2001048:	04 c4 40 0c 	SW         R0,$12(R1)
 200104c:	0c c4 00 08 	SW         R1,$8(R0)
 2001050:	0b 43 00 00 	MOV        R12,R1
 2001054:	87 fa fc f8 	JSR        0x02001890     // 2001890 <__malloc_unlock>
 2001058:	02 00 18 90 
 200105c:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2001060:	78 80 03 f4 	BRA        @0x02001458    // 2001458 <_malloc_r+0x9a0>
 2001064:	4c 86 40 0c 	LW         12(R9),R9
 2001068:	1c 06 40 00 	CMP        R9,R3
 200106c:	78 ab ff 48 	BNZ        @0x02000fb8    // 2000fb8 <_malloc_r+0x500>
 2001070:	9a 08 92 01 	ADD        $8,R3          | ADD        $1,R2
 2001074:	8f 90 89 03 	MOV        R2,R1          | AND        $3,R1
 2001078:	78 ab ff 20 	BNZ        @0x02000f9c    // 2000f9c <_malloc_r+0x4e4>
 200107c:	8f 80 89 03 	MOV        R0,R1          | AND        $3,R1
 2001080:	78 a8 00 14 	BNZ        @0x02001098    // 2001098 <_malloc_r+0x5e0>
 2001084:	03 42 c0 00 	MOV        R11,R0
 2001088:	01 03 ff ff 	XOR        $-1,R0
 200108c:	20 44 00 00 	AND        R0,R4
 2001090:	24 c6 00 04 	SW         R4,$4(R8)
 2001094:	78 80 00 0c 	BRA        @0x020010a4    // 20010a4 <_malloc_r+0x5ec>
 2001098:	82 7f 8c b8 	ADD        $-1,R0         | LW         (R7),R1
 200109c:	ba 78 bb 88 	ADD        $-8,R7         | CMP        R1,R7
 20010a0:	78 8b ff d8 	BZ         @0x0200107c    // 200107c <_malloc_r+0x5c4>
 20010a4:	b7 d0 bf d8 	MOV        R10,R6         | MOV        R11,R7
 20010a8:	38 86 c0 00 	ADD        R11,R7
 20010ac:	30 98 00 01 	ADD.C      $1,R6
 20010b0:	b2 d0 b5 00 	ADD        R10,R6         | SW         R6,(SP)
 20010b4:	bd 04 d7 b0 	SW         R7,$4(SP)      | MOV        R6,R10
 20010b8:	df b8 a5 14 	MOV        R7,R11         | SW         R4,$20(SP)
 20010bc:	be 00 bd 10 	CLR        R7             | SW         R7,$16(SP)
 20010c0:	1b 42 80 00 	MOV        R10,R3
 20010c4:	18 c6 c0 00 	OR         R11,R3
 20010c8:	9b b8 9e 00 	CMP        R7,R3          | CLR        R3
 20010cc:	1a 68 00 01 	LDILO.NZ   $1,R3
 20010d0:	be 01 84 10 	LDI        $1,R7          | LW         16(SP),R0
 20010d4:	8c 14 83 d0 	LW         20(SP),R1      | CMP        R10,R0
 20010d8:	78 98 00 08 	BC         @0x020010e4    // 20010e4 <_malloc_r+0x62c>
 20010dc:	0c 0e c0 00 	CMP.Z      R11,R1
 20010e0:	78 b8 00 04 	BNC        @0x020010e8    // 20010e8 <_malloc_r+0x630>
 20010e4:	3e 00 00 00 	CLR        R7
 20010e8:	18 45 c0 00 	AND        R7,R3
 20010ec:	18 40 00 ff 	AND        $255,R3
 20010f0:	78 88 00 44 	BZ         @0x02001138    // 2001138 <_malloc_r+0x680>
 20010f4:	b4 00 bc 04 	LW         (SP),R6        | LW         4(SP),R7
 20010f8:	84 10 8c 14 	LW         16(SP),R0      | LW         20(SP),R1
 20010fc:	b9 88 b1 80 	AND        R1,R7          | AND        R0,R6
 2001100:	87 90 b3 00 	MOV        R2,R0          | CMP        $0,R6
 2001104:	3c 08 00 00 	CMP.Z      $0,R7
 2001108:	78 ab fe 80 	BNZ        @0x02000f8c    // 2000f8c <_malloc_r+0x4d4>
 200110c:	87 90 8f c0 	MOV        R2,R0          | MOV        R8,R1
 2001110:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 2001114:	82 04 da d8 	ADD        $4,R0          | ADD        R11,R11
 2001118:	50 98 00 01 	ADD.C      $1,R10
 200111c:	d2 d0 97 c0 	ADD        R10,R10        | MOV        R8,R2
 2001120:	9f c8 99 d8 	MOV        R9,R3          | AND        R11,R3
 2001124:	91 d0 93 00 	AND        R10,R2         | CMP        $0,R2
 2001128:	1c 08 00 00 	CMP.Z      $0,R3
 200112c:	78 8b ff e4 	BZ         @0x02001114    // 2001114 <_malloc_r+0x65c>
 2001130:	43 40 40 00 	MOV        R1,R8
 2001134:	78 83 fe 54 	BRA        @0x02000f8c    // 2000f8c <_malloc_r+0x4d4>
 2001138:	4c 86 00 08 	LW         8(R8),R9
 200113c:	54 86 40 04 	LW         4(R9),R10
 2001140:	d1 7c bf d0 	AND        $-4,R10        | MOV        R10,R7
 2001144:	b8 a8 b6 00 	SUB        R5,R7          | CLR        R6
 2001148:	d3 a8 86 00 	CMP        R5,R10         | CLR        R0
 200114c:	02 58 00 01 	LDILO.C    $1,R0
 2001150:	8e 01 b3 00 	LDI        $1,R1          | CMP        $0,R6
 2001154:	78 90 00 10 	BLT        @0x02001168    // 2001168 <_malloc_r+0x6b0>
 2001158:	78 a8 00 08 	BNZ        @0x02001164    // 2001164 <_malloc_r+0x6ac>
 200115c:	3c 00 00 0e 	CMP        $14,R7
 2001160:	78 98 00 04 	BC         @0x02001168    // 2001168 <_malloc_r+0x6b0>
 2001164:	0e 00 00 00 	CLR        R1
 2001168:	00 c4 40 00 	OR         R1,R0
 200116c:	00 40 00 ff 	AND        $255,R0
 2001170:	78 88 02 68 	BZ         @0x020013dc    // 20013dc <_malloc_r+0x924>
 2001174:	02 03 20 40 	LDI        0x0204f29c,R0  // 204f29c <__malloc_top_pad>
 2001178:	02 40 f2 9c 
 200117c:	04 84 00 04 	LW         4(R0),R0
 2001180:	8f a8 8a 80 	MOV        R5,R1          | ADD        R0,R1
 2001184:	03 40 40 00 	MOV        R1,R0
 2001188:	22 03 00 40 	LDI        0x0200ecb8,R4  // 200ecb8 <__malloc_sbrk_base>
 200118c:	22 40 ec b8 
 2001190:	8c a0 8b 7f 	LW         (R4),R1        | CMP        $-1,R1
 2001194:	78 a8 00 0c 	BNZ        @0x020011a4    // 20011a4 <_malloc_r+0x6ec>
 2001198:	82 10 85 10 	ADD        $16,R0         | SW         R0,$16(SP)
 200119c:	13 40 00 00 	MOV        R0,R2
 20011a0:	78 80 00 0c 	BRA        @0x020011b0    // 20011b0 <_malloc_r+0x6f8>
 20011a4:	00 80 10 0f 	ADD        $4111,R0
 20011a8:	00 43 f0 00 	AND        $-4096,R0
 20011ac:	85 10 97 80 	SW         R0,$16(SP)     | MOV        R0,R2
 20011b0:	8f e0 a5 08 	MOV        R12,R1         | SW         R4,$8(SP)
 20011b4:	87 fa fc f8 	JSR        0x0200ca14     // 200ca14 <_sbrk_r>
 20011b8:	02 00 ca 14 
 20011bc:	df 88 8b 7f 	MOV        R1,R11         | CMP        $-1,R1
 20011c0:	24 87 40 08 	LW         8(SP),R4
 20011c4:	78 a8 00 10 	BNZ        @0x020011d8    // 20011d8 <_malloc_r+0x720>
 20011c8:	4c 86 00 08 	LW         8(R8),R9
 20011cc:	04 86 40 04 	LW         4(R9),R0
 20011d0:	00 43 ff fc 	AND        $-4,R0
 20011d4:	78 80 01 bc 	BRA        @0x02001394    // 2001394 <_malloc_r+0x8dc>
 20011d8:	8f c8 8a d0 	MOV        R9,R1          | ADD        R10,R1
 20011dc:	cb c0 86 00 	CMP        R8,R9          | CLR        R0
 20011e0:	02 68 00 01 	LDILO.NZ   $1,R0
 20011e4:	db 88 96 00 	CMP        R1,R11         | CLR        R2
 20011e8:	12 58 00 01 	LDILO.C    $1,R2
 20011ec:	00 44 80 00 	AND        R2,R0
 20011f0:	78 88 00 10 	BZ         @0x02001204    // 2001204 <_malloc_r+0x74c>
 20011f4:	4c 86 00 08 	LW         8(R8),R9
 20011f8:	04 86 40 04 	LW         4(R9),R0
 20011fc:	00 43 ff fc 	AND        $-4,R0
 2001200:	78 80 01 90 	BRA        @0x02001394    // 2001394 <_malloc_r+0x8dc>
 2001204:	1a 03 20 40 	LDI        0x0204f264,R3  // 204f264 <__malloc_current_mallinfo>
 2001208:	1a 40 f2 64 
 200120c:	84 98 94 10 	LW         (R3),R0        | LW         16(SP),R2
 2001210:	92 80 95 98 	ADD        R0,R2          | SW         R2,(R3)
 2001214:	0c 06 c0 00 	CMP        R11,R1
 2001218:	78 a8 00 24 	BNZ        @0x02001240    // 2001240 <_malloc_r+0x788>
 200121c:	03 40 40 00 	MOV        R1,R0
 2001220:	00 40 0f ff 	AND        $4095,R0
 2001224:	78 a8 00 18 	BNZ        @0x02001240    // 2001240 <_malloc_r+0x788>
 2001228:	0c 86 00 08 	LW         8(R8),R1
 200122c:	87 d0 9c 10 	MOV        R10,R0         | LW         16(SP),R3
 2001230:	00 84 c0 00 	ADD        R3,R0
 2001234:	00 c0 00 01 	OR         $1,R0
 2001238:	04 c4 40 04 	SW         R0,$4(R1)
 200123c:	78 80 00 e4 	BRA        @0x02001324    // 2001324 <_malloc_r+0x86c>
 2001240:	84 a0 83 7f 	LW         (R4),R0        | CMP        $-1,R0
 2001244:	78 a8 00 08 	BNZ        @0x02001250    // 2001250 <_malloc_r+0x798>
 2001248:	5c c5 00 00 	SW         R11,(R4)
 200124c:	78 80 00 08 	BRA        @0x02001258    // 2001258 <_malloc_r+0x7a0>
 2001250:	87 d8 80 88 	MOV        R11,R0         | SUB        R1,R0
 2001254:	82 90 85 98 	ADD        R2,R0          | SW         R0,(R3)
 2001258:	87 d8 81 07 	MOV        R11,R0         | AND        $7,R0
 200125c:	78 88 00 14 	BZ         @0x02001274    // 2001274 <_malloc_r+0x7bc>
 2001260:	58 04 00 00 	SUB        R0,R11
 2001264:	5b 42 c0 08 	MOV        $8+R11,R11
 2001268:	16 00 10 08 	LDI        $4104,R2
 200126c:	10 04 00 00 	SUB        R0,R2
 2001270:	78 80 00 04 	BRA        @0x02001278    // 2001278 <_malloc_r+0x7c0>
 2001274:	16 00 10 00 	LDI        $4096,R2
 2001278:	87 d8 a4 10 	MOV        R11,R0         | LW         16(SP),R4
 200127c:	00 85 00 00 	ADD        R4,R0
 2001280:	00 40 0f ff 	AND        $4095,R0
 2001284:	a7 90 a0 80 	MOV        R2,R4          | SUB        R0,R4
 2001288:	97 a0 8f e0 	MOV        R4,R2          | MOV        R12,R1
 200128c:	9d 0c a5 08 	SW         R3,$12(SP)     | SW         R4,$8(SP)
 2001290:	87 fa fc f8 	JSR        0x0200ca14     // 200ca14 <_sbrk_r>
 2001294:	02 00 ca 14 
 2001298:	8b 7f 9c 0c 	CMP        $-1,R1         | LW         12(SP),R3
 200129c:	24 87 40 08 	LW         8(SP),R4
 20012a0:	78 88 00 10 	BZ         @0x020012b4    // 20012b4 <_malloc_r+0x7fc>
 20012a4:	87 88 80 d8 	MOV        R1,R0          | SUB        R11,R0
 20012a8:	00 85 00 00 	ADD        R4,R0
 20012ac:	00 c0 00 01 	OR         $1,R0
 20012b0:	78 80 00 04 	BRA        @0x020012b8    // 20012b8 <_malloc_r+0x800>
 20012b4:	86 01 a6 00 	LDI        $1,R0          | CLR        R4
 20012b8:	8c 98 97 a0 	LW         (R3),R1        | MOV        R4,R2
 20012bc:	92 88 95 98 	ADD        R1,R2          | SW         R2,(R3)
 20012c0:	5c c6 00 08 	SW         R11,$8(R8)
 20012c4:	04 c6 c0 04 	SW         R0,$4(R11)
 20012c8:	4c 06 00 00 	CMP        R8,R9
 20012cc:	78 88 00 54 	BZ         @0x02001324    // 2001324 <_malloc_r+0x86c>
 20012d0:	54 00 00 10 	CMP        $16,R10
 20012d4:	78 b8 00 0c 	BNC        @0x020012e4    // 20012e4 <_malloc_r+0x82c>
 20012d8:	36 00 00 01 	LDI        $1,R6
 20012dc:	34 c6 c0 04 	SW         R6,$4(R11)
 20012e0:	78 80 00 e4 	BRA        @0x020013c8    // 20013c8 <_malloc_r+0x910>
 20012e4:	d2 74 d1 78 	ADD        $-12,R10       | AND        $-8,R10
 20012e8:	04 86 40 04 	LW         4(R9),R0
 20012ec:	00 40 00 01 	AND        $1,R0
 20012f0:	00 c6 80 00 	OR         R10,R0
 20012f4:	04 c6 40 04 	SW         R0,$4(R9)
 20012f8:	87 c8 82 d0 	MOV        R9,R0          | ADD        R10,R0
 20012fc:	0e 00 00 05 	LDI        $5,R1
 2001300:	0c c4 00 04 	SW         R1,$4(R0)
 2001304:	0c c4 00 08 	SW         R1,$8(R0)
 2001308:	54 00 00 10 	CMP        $16,R10
 200130c:	78 98 00 14 	BC         @0x02001324    // 2001324 <_malloc_r+0x86c>
 2001310:	97 c8 92 08 	MOV        R9,R2          | ADD        $8,R2
 2001314:	8f e0 9d 0c 	MOV        R12,R1         | SW         R3,$12(SP)
 2001318:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200131c:	02 00 66 a8 
 2001320:	9c 0c 94 98 	LW         12(SP),R3      | LW         (R3),R2
 2001324:	8f 90 87 90 	MOV        R2,R1          | MOV        R2,R0
 2001328:	01 c0 00 1f 	ASR        $31,R0
 200132c:	22 03 20 40 	LDI        0x0204f294,R4  // 204f294 <__malloc_max_sbrked_mem>
 2001330:	22 40 f2 94 
 2001334:	14 85 00 00 	LW         (R4),R2
 2001338:	1c 85 00 04 	LW         4(R4),R3
 200133c:	14 04 00 00 	CMP        R0,R2
 2001340:	78 98 00 08 	BC         @0x0200134c    // 200134c <_malloc_r+0x894>
 2001344:	1c 0c 40 00 	CMP.Z      R1,R3
 2001348:	78 b8 00 08 	BNC        @0x02001354    // 2001354 <_malloc_r+0x89c>
 200134c:	04 c5 00 00 	SW         R0,(R4)
 2001350:	0c c5 00 04 	SW         R1,$4(R4)
 2001354:	22 03 20 40 	LDI        0x0204f28c,R4  // 204f28c <__malloc_max_total_mem>
 2001358:	22 40 f2 8c 
 200135c:	14 85 00 00 	LW         (R4),R2
 2001360:	1c 85 00 04 	LW         4(R4),R3
 2001364:	14 04 00 00 	CMP        R0,R2
 2001368:	1c 0c 40 00 	CMP.Z      R1,R3
 200136c:	78 98 00 10 	BC         @0x02001380    // 2001380 <_malloc_r+0x8c8>
 2001370:	4c 86 00 08 	LW         8(R8),R9
 2001374:	04 86 40 04 	LW         4(R9),R0
 2001378:	00 43 ff fc 	AND        $-4,R0
 200137c:	78 80 00 14 	BRA        @0x02001394    // 2001394 <_malloc_r+0x8dc>
 2001380:	04 c5 00 00 	SW         R0,(R4)
 2001384:	0c c5 00 04 	SW         R1,$4(R4)
 2001388:	4c 86 00 08 	LW         8(R8),R9
 200138c:	04 86 40 04 	LW         4(R9),R0
 2001390:	00 43 ff fc 	AND        $-4,R0
 2001394:	bf 80 b8 a8 	MOV        R0,R7          | SUB        R5,R7
 2001398:	b6 00 8e 01 	CLR        R6             | LDI        $1,R1
 200139c:	34 00 00 00 	CMP        $0,R6
 20013a0:	78 90 00 10 	BLT        @0x020013b4    // 20013b4 <_malloc_r+0x8fc>
 20013a4:	78 a8 00 08 	BNZ        @0x020013b0    // 20013b0 <_malloc_r+0x8f8>
 20013a8:	3c 00 00 0e 	CMP        $14,R7
 20013ac:	78 98 00 04 	BC         @0x020013b4    // 20013b4 <_malloc_r+0x8fc>
 20013b0:	0e 00 00 00 	CLR        R1
 20013b4:	83 a8 86 00 	CMP        R5,R0          | CLR        R0
 20013b8:	02 58 00 01 	LDILO.C    $1,R0
 20013bc:	00 c4 40 00 	OR         R1,R0
 20013c0:	00 40 00 ff 	AND        $255,R0
 20013c4:	78 88 00 14 	BZ         @0x020013dc    // 20013dc <_malloc_r+0x924>
 20013c8:	0b 43 00 00 	MOV        R12,R1
 20013cc:	87 fa fc f8 	JSR        0x02001890     // 2001890 <__malloc_unlock>
 20013d0:	02 00 18 90 
 20013d4:	0e 00 00 00 	CLR        R1
 20013d8:	78 80 00 7c 	BRA        @0x02001458    // 2001458 <_malloc_r+0x9a0>
 20013dc:	03 41 40 00 	MOV        R5,R0
 20013e0:	00 c0 00 01 	OR         $1,R0
 20013e4:	04 c6 40 04 	SW         R0,$4(R9)
 20013e8:	87 c8 82 a8 	MOV        R9,R0          | ADD        R5,R0
 20013ec:	04 c6 00 08 	SW         R0,$8(R8)
 20013f0:	0b 41 c0 00 	MOV        R7,R1
 20013f4:	08 c0 00 01 	OR         $1,R1
 20013f8:	0c c4 00 04 	SW         R1,$4(R0)
 20013fc:	0b 43 00 00 	MOV        R12,R1
 2001400:	87 fa fc f8 	JSR        0x02001890     // 2001890 <__malloc_unlock>
 2001404:	02 00 18 90 
 2001408:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 200140c:	78 80 00 48 	BRA        @0x02001458    // 2001458 <_malloc_r+0x9a0>
 2001410:	87 fa fc f8 	JSR        0x0200188c     // 200188c <__malloc_lock>
 2001414:	02 00 18 8c 
 2001418:	8e 18 86 02 	LDI        $24,R1         | LDI        $2,R0
 200141c:	2e 00 00 10 	LDI        $16,R5
 2001420:	78 83 f6 f4 	BRA        @0x02000b18    // 2000b18 <_malloc_r+0x60>
 2001424:	14 00 00 11 	CMP        $17,R2
 2001428:	78 9b ff e4 	BC         @0x02001410    // 2001410 <_malloc_r+0x958>
 200142c:	78 83 f6 c0 	BRA        @0x02000af0    // 2000af0 <_malloc_r+0x38>
 2001430:	14 c6 00 14 	SW         R2,$20(R8)
 2001434:	14 c6 00 10 	SW         R2,$16(R8)
 2001438:	97 c8 92 88 	MOV        R9,R2          | ADD        R1,R2
 200143c:	04 84 80 04 	LW         4(R2),R0
 2001440:	00 c0 00 01 	OR         $1,R0
 2001444:	04 c4 80 04 	SW         R0,$4(R2)
 2001448:	0b 43 00 00 	MOV        R12,R1
 200144c:	87 fa fc f8 	JSR        0x02001890     // 2001890 <__malloc_unlock>
 2001450:	02 00 18 90 
 2001454:	8f c8 8a 08 	MOV        R9,R1          | ADD        $8,R1
 2001458:	84 18 ac 1c 	LW         24(SP),R0      | LW         28(SP),R5
 200145c:	b4 20 bc 24 	LW         32(SP),R6      | LW         36(SP),R7
 2001460:	c4 28 cc 2c 	LW         40(SP),R8      | LW         44(SP),R9
 2001464:	d4 30 dc 34 	LW         48(SP),R10     | LW         52(SP),R11
 2001468:	e4 38 ea 3c 	LW         56(SP),R12     | ADD        $60,SP
 200146c:	7b 40 00 00 	RTN

02001470 <memcpy>:
 2001470:	e8 18 ad 00 	SUB        $24,SP         | SW         R5,(SP)
 2001474:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 2001478:	c5 0c cd 10 	SW         R8,$12(SP)     | SW         R9,$16(SP)
 200147c:	d5 14 9b 20 	SW         R10,$20(SP)    | CMP        $32,R3
 2001480:	78 b8 00 10 	BNC        @0x02001494    // 2001494 <memcpy+0x24>
 2001484:	af 98 aa 7f 	MOV        R3,R5          | ADD        $-1,R5
 2001488:	1c 00 00 00 	CMP        $0,R3
 200148c:	78 a8 00 d4 	BNZ        @0x02001564    // 2001564 <memcpy+0xf4>
 2001490:	78 80 01 9c 	BRA        @0x02001630    // 2001630 <memcpy+0x1c0>
 2001494:	23 40 80 00 	MOV        R2,R4
 2001498:	20 c4 40 00 	OR         R1,R4
 200149c:	20 40 00 07 	AND        $7,R4
 20014a0:	78 a8 01 7c 	BNZ        @0x02001620    // 2001620 <memcpy+0x1b0>
 20014a4:	af 90 a7 88 	MOV        R2,R5          | MOV        R1,R4
 20014a8:	33 40 c0 00 	MOV        R3,R6
 20014ac:	3c 85 40 00 	LW         (R5),R7
 20014b0:	44 85 40 04 	LW         4(R5),R8
 20014b4:	3c c5 00 00 	SW         R7,(R4)
 20014b8:	44 c5 00 04 	SW         R8,$4(R4)
 20014bc:	3c 85 40 08 	LW         8(R5),R7
 20014c0:	44 85 40 0c 	LW         12(R5),R8
 20014c4:	3c c5 00 08 	SW         R7,$8(R4)
 20014c8:	44 c5 00 0c 	SW         R8,$12(R4)
 20014cc:	3c 85 40 10 	LW         16(R5),R7
 20014d0:	44 85 40 14 	LW         20(R5),R8
 20014d4:	3c c5 00 10 	SW         R7,$16(R4)
 20014d8:	44 c5 00 14 	SW         R8,$20(R4)
 20014dc:	a2 20 aa 20 	ADD        $32,R4         | ADD        $32,R5
 20014e0:	3c 85 7f f8 	LW         -8(R5),R7
 20014e4:	44 85 7f fc 	LW         -4(R5),R8
 20014e8:	3c c5 3f f8 	SW         R7,$-8(R4)
 20014ec:	c5 a4 b2 60 	SW         R8,$-4(R4)     | ADD        $-32,R6
 20014f0:	34 00 00 20 	CMP        $32,R6
 20014f4:	78 bb ff b4 	BNC        @0x020014ac    // 20014ac <memcpy+0x3c>
 20014f8:	af 98 aa 60 	MOV        R3,R5          | ADD        $-32,R5
 20014fc:	a9 60 aa 20 	AND        $-32,R5        | ADD        $32,R5
 2001500:	a7 88 a2 a8 	MOV        R1,R4          | ADD        R5,R4
 2001504:	92 a8 af 98 	ADD        R5,R2          | MOV        R3,R5
 2001508:	a9 1f ab 08 	AND        $31,R5         | CMP        $8,R5
 200150c:	78 98 01 18 	BC         @0x02001628    // 2001628 <memcpy+0x1b8>
 2001510:	34 84 80 00 	LW         (R2),R6
 2001514:	3c 84 80 04 	LW         4(R2),R7
 2001518:	34 c5 00 00 	SW         R6,(R4)
 200151c:	3c c5 00 04 	SW         R7,$4(R4)
 2001520:	b7 a8 b2 78 	MOV        R5,R6          | ADD        $-8,R6
 2001524:	34 00 00 08 	CMP        $8,R6
 2001528:	78 98 00 28 	BC         @0x02001554    // 2001554 <memcpy+0xe4>
 200152c:	3c 84 80 08 	LW         8(R2),R7
 2001530:	44 84 80 0c 	LW         12(R2),R8
 2001534:	3c c5 00 08 	SW         R7,$8(R4)
 2001538:	44 c5 00 0c 	SW         R8,$12(R4)
 200153c:	aa 70 ab 08 	ADD        $-16,R5        | CMP        $8,R5
 2001540:	78 98 00 10 	BC         @0x02001554    // 2001554 <memcpy+0xe4>
 2001544:	3c 84 80 10 	LW         16(R2),R7
 2001548:	44 84 80 14 	LW         20(R2),R8
 200154c:	3c c5 00 10 	SW         R7,$16(R4)
 2001550:	44 c5 00 14 	SW         R8,$20(R4)
 2001554:	b1 78 b2 08 	AND        $-8,R6         | ADD        $8,R6
 2001558:	af 98 a9 07 	MOV        R3,R5          | AND        $7,R5
 200155c:	92 b0 a2 b0 	ADD        R6,R2          | ADD        R6,R4
 2001560:	78 80 00 c4 	BRA        @0x02001628    // 2001628 <memcpy+0x1b8>
 2001564:	23 40 40 00 	MOV        R1,R4
 2001568:	20 c4 80 00 	OR         R2,R4
 200156c:	a1 03 a6 00 	AND        $3,R4          | CLR        R4
 2001570:	22 48 00 01 	LDILO.Z    $1,R4
 2001574:	9b 09 b6 00 	CMP        $9,R3          | CLR        R6
 2001578:	32 78 00 01 	LDILO.NC   $1,R6
 200157c:	20 45 80 00 	AND        R6,R4
 2001580:	78 88 00 7c 	BZ         @0x02001600    // 2001600 <memcpy+0x190>
 2001584:	a7 98 a2 7c 	MOV        R3,R4          | ADD        $-4,R4
 2001588:	21 40 00 02 	LSR        $2,R4
 200158c:	a2 01 cf a0 	ADD        $1,R4          | MOV        R4,R9
 2001590:	49 80 00 02 	LSL        $2,R9
 2001594:	2c 00 00 03 	CMP        $3,R5
 2001598:	78 98 00 3c 	BC         @0x020015d8    // 20015d8 <memcpy+0x168>
 200159c:	c7 90 bf 88 	MOV        R2,R8          | MOV        R1,R7
 20015a0:	36 00 00 00 	CLR        R6
 20015a4:	d4 c0 d5 b8 	LW         (R8),R10       | SW         R10,(R7)
 20015a8:	b2 01 c2 04 	ADD        $1,R6          | ADD        $4,R8
 20015ac:	ba 04 b3 a0 	ADD        $4,R7          | CMP        R4,R6
 20015b0:	78 9b ff f0 	BC         @0x020015a4    // 20015a4 <memcpy+0x134>
 20015b4:	78 80 00 0c 	BRA        @0x020015c4    // 20015c4 <memcpy+0x154>
 20015b8:	15 84 80 02 	LB         2(R2),R2
 20015bc:	15 c5 00 02 	SB         R2,$2(R4)
 20015c0:	78 80 00 6c 	BRA        @0x02001630    // 2001630 <memcpy+0x1c0>
 20015c4:	a7 88 a2 c8 	MOV        R1,R4          | ADD        R9,R4
 20015c8:	92 c8 a8 c8 	ADD        R9,R2          | SUB        R9,R5
 20015cc:	1c 06 40 00 	CMP        R9,R3
 20015d0:	78 a8 00 08 	BNZ        @0x020015dc    // 20015dc <memcpy+0x16c>
 20015d4:	78 80 00 58 	BRA        @0x02001630    // 2001630 <memcpy+0x1c0>
 20015d8:	23 40 40 00 	MOV        R1,R4
 20015dc:	1d 84 80 00 	LB         (R2),R3
 20015e0:	1d c5 00 00 	SB         R3,(R4)
 20015e4:	2c 00 00 00 	CMP        $0,R5
 20015e8:	78 88 00 44 	BZ         @0x02001630    // 2001630 <memcpy+0x1c0>
 20015ec:	35 84 80 01 	LB         1(R2),R6
 20015f0:	35 c5 00 01 	SB         R6,$1(R4)
 20015f4:	2c 00 00 01 	CMP        $1,R5
 20015f8:	78 ab ff bc 	BNZ        @0x020015b8    // 20015b8 <memcpy+0x148>
 20015fc:	78 80 00 30 	BRA        @0x02001630    // 2001630 <memcpy+0x1c0>
 2001600:	a7 88 af 98 	MOV        R1,R4          | MOV        R3,R5
 2001604:	9f a0 9a a8 	MOV        R4,R3          | ADD        R5,R3
 2001608:	a2 01 92 01 	ADD        $1,R4          | ADD        $1,R2
 200160c:	3d 84 bf ff 	LB         -1(R2),R7
 2001610:	3d c5 3f ff 	SB         R7,$-1(R4)
 2001614:	24 04 c0 00 	CMP        R3,R4
 2001618:	78 ab ff ec 	BNZ        @0x02001608    // 2001608 <memcpy+0x198>
 200161c:	78 80 00 10 	BRA        @0x02001630    // 2001630 <memcpy+0x1c0>
 2001620:	af 98 aa 7f 	MOV        R3,R5          | ADD        $-1,R5
 2001624:	78 83 ff 3c 	BRA        @0x02001564    // 2001564 <memcpy+0xf4>
 2001628:	2c 00 00 00 	CMP        $0,R5
 200162c:	78 ab ff d4 	BNZ        @0x02001604    // 2001604 <memcpy+0x194>
 2001630:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 2001634:	bc 08 c4 0c 	LW         8(SP),R7       | LW         12(SP),R8
 2001638:	cc 10 d4 14 	LW         16(SP),R9      | LW         20(SP),R10
 200163c:	ea 18 ff 80 	ADD        $24,SP         | RTN

02001640 <memset>:
 2001640:	e8 20 ad 00 	SUB        $32,SP         | SW         R5,(SP)
 2001644:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 2001648:	c5 0c cd 10 	SW         R8,$12(SP)     | SW         R9,$16(SP)
 200164c:	d5 14 dd 18 	SW         R10,$20(SP)    | SW         R11,$24(SP)
 2001650:	e5 1c a7 88 	SW         R12,$28(SP)    | MOV        R1,R4
 2001654:	20 40 00 07 	AND        $7,R4
 2001658:	78 88 00 38 	BZ         @0x02001694    // 2001694 <memset+0x54>
 200165c:	af 98 aa 7f 	MOV        R3,R5          | ADD        $-1,R5
 2001660:	1c 00 00 00 	CMP        $0,R3
 2001664:	78 88 02 10 	BZ         @0x02001878    // 2001878 <memset+0x238>
 2001668:	33 40 80 00 	MOV        R2,R6
 200166c:	30 40 00 ff 	AND        $255,R6
 2001670:	23 40 40 00 	MOV        R1,R4
 2001674:	78 80 00 08 	BRA        @0x02001680    // 2001680 <memset+0x40>
 2001678:	aa 7f ab 7f 	ADD        $-1,R5         | CMP        $-1,R5
 200167c:	78 88 01 f8 	BZ         @0x02001878    // 2001878 <memset+0x238>
 2001680:	20 80 00 01 	ADD        $1,R4
 2001684:	35 c5 3f ff 	SB         R6,$-1(R4)
 2001688:	9f a0 99 07 	MOV        R4,R3          | AND        $7,R3
 200168c:	78 ab ff e8 	BNZ        @0x02001678    // 2001678 <memset+0x38>
 2001690:	78 80 00 04 	BRA        @0x02001698    // 2001698 <memset+0x58>
 2001694:	a7 88 af 98 	MOV        R1,R4          | MOV        R3,R5
 2001698:	2c 00 00 08 	CMP        $8,R5
 200169c:	78 98 00 b4 	BC         @0x02001754    // 2001754 <memset+0x114>
 20016a0:	1b 40 80 00 	MOV        R2,R3
 20016a4:	18 40 00 ff 	AND        $255,R3
 20016a8:	33 40 c0 00 	MOV        R3,R6
 20016ac:	31 80 00 08 	LSL        $8,R6
 20016b0:	5b 41 80 00 	MOV        R6,R11
 20016b4:	58 c4 c0 00 	OR         R3,R11
 20016b8:	d6 00 c7 d8 	CLR        R10            | MOV        R11,R8
 20016bc:	41 40 00 10 	LSR        $16,R8
 20016c0:	4b 42 c0 00 	MOV        R11,R9
 20016c4:	49 80 00 10 	LSL        $16,R9
 20016c8:	48 c6 c0 00 	OR         R11,R9
 20016cc:	40 c6 80 00 	OR         R10,R8
 20016d0:	b7 c8 be 00 	MOV        R9,R6          | CLR        R7
 20016d4:	38 c6 40 00 	OR         R9,R7
 20016d8:	30 c6 00 00 	OR         R8,R6
 20016dc:	2c 00 00 20 	CMP        $32,R5
 20016e0:	78 98 00 48 	BC         @0x0200172c    // 200172c <memset+0xec>
 20016e4:	9f a0 c7 a8 	MOV        R4,R3          | MOV        R5,R8
 20016e8:	34 c4 c0 00 	SW         R6,(R3)
 20016ec:	3c c4 c0 04 	SW         R7,$4(R3)
 20016f0:	34 c4 c0 08 	SW         R6,$8(R3)
 20016f4:	3c c4 c0 0c 	SW         R7,$12(R3)
 20016f8:	34 c4 c0 10 	SW         R6,$16(R3)
 20016fc:	3c c4 c0 14 	SW         R7,$20(R3)
 2001700:	18 80 00 20 	ADD        $32,R3
 2001704:	34 c4 ff f8 	SW         R6,$-8(R3)
 2001708:	bd 9c c2 60 	SW         R7,$-4(R3)     | ADD        $-32,R8
 200170c:	44 00 00 20 	CMP        $32,R8
 2001710:	78 bb ff d4 	BNC        @0x020016e8    // 20016e8 <memset+0xa8>
 2001714:	9f a8 9a 60 	MOV        R5,R3          | ADD        $-32,R3
 2001718:	99 60 9a 20 	AND        $-32,R3        | ADD        $32,R3
 200171c:	a2 98 a9 1f 	ADD        R3,R4          | AND        $31,R5
 2001720:	2c 00 00 08 	CMP        $8,R5
 2001724:	78 b8 00 04 	BNC        @0x0200172c    // 200172c <memset+0xec>
 2001728:	78 80 00 28 	BRA        @0x02001754    // 2001754 <memset+0x114>
 200172c:	c7 a0 9f a8 	MOV        R4,R8          | MOV        R5,R3
 2001730:	40 80 00 08 	ADD        $8,R8
 2001734:	34 c6 3f f8 	SW         R6,$-8(R8)
 2001738:	bd c4 9a 78 	SW         R7,$-4(R8)     | ADD        $-8,R3
 200173c:	1c 00 00 08 	CMP        $8,R3
 2001740:	78 bb ff ec 	BNC        @0x02001730    // 2001730 <memset+0xf0>
 2001744:	9f a8 9a 78 	MOV        R5,R3          | ADD        $-8,R3
 2001748:	99 78 9a 08 	AND        $-8,R3         | ADD        $8,R3
 200174c:	a9 07 a2 98 	AND        $7,R5          | ADD        R3,R4
 2001750:	78 80 00 00 	BRA        @0x02001754    // 2001754 <memset+0x114>
 2001754:	cf a8 ca 7f 	MOV        R5,R9          | ADD        $-1,R9
 2001758:	2c 00 00 00 	CMP        $0,R5
 200175c:	78 88 01 18 	BZ         @0x02001878    // 2001878 <memset+0x238>
 2001760:	10 40 00 ff 	AND        $255,R2
 2001764:	1b 41 1f ff 	MOV        $-1+R4,R3
 2001768:	19 03 ff ff 	XOR        $-1,R3
 200176c:	99 03 ab 98 	AND        $3,R3          | CMP        R3,R5
 2001770:	1b 59 40 00 	MOV.C      R5,R3
 2001774:	2c 00 00 07 	CMP        $7,R5
 2001778:	78 a8 00 10 	BNZ        @0x0200178c    // 200178c <memset+0x14c>
 200177c:	bf c8 b7 a0 	MOV        R9,R7          | MOV        R4,R6
 2001780:	1c 00 00 00 	CMP        $0,R3
 2001784:	78 88 00 70 	BZ         @0x020017f8    // 20017f8 <memset+0x1b8>
 2001788:	78 80 00 04 	BRA        @0x02001790    // 2001790 <memset+0x150>
 200178c:	1b 41 40 00 	MOV        R5,R3
 2001790:	b7 a0 b2 01 	MOV        R4,R6          | ADD        $1,R6
 2001794:	15 c5 00 00 	SB         R2,(R4)
 2001798:	bf a8 ba 7e 	MOV        R5,R7          | ADD        $-2,R7
 200179c:	1c 00 00 01 	CMP        $1,R3
 20017a0:	78 88 00 48 	BZ         @0x020017ec    // 20017ec <memset+0x1ac>
 20017a4:	33 41 80 01 	MOV        $1+R6,R6
 20017a8:	15 c5 00 01 	SB         R2,$1(R4)
 20017ac:	bf bf 9b 02 	MOV        $-1+R7,R7      | CMP        $2,R3
 20017b0:	78 88 00 38 	BZ         @0x020017ec    // 20017ec <memset+0x1ac>
 20017b4:	33 41 80 01 	MOV        $1+R6,R6
 20017b8:	15 c5 00 02 	SB         R2,$2(R4)
 20017bc:	bf bf 9b 03 	MOV        $-1+R7,R7      | CMP        $3,R3
 20017c0:	78 88 00 28 	BZ         @0x020017ec    // 20017ec <memset+0x1ac>
 20017c4:	33 41 80 01 	MOV        $1+R6,R6
 20017c8:	15 c5 00 03 	SB         R2,$3(R4)
 20017cc:	bf bf 9b 04 	MOV        $-1+R7,R7      | CMP        $4,R3
 20017d0:	78 88 00 18 	BZ         @0x020017ec    // 20017ec <memset+0x1ac>
 20017d4:	33 41 80 01 	MOV        $1+R6,R6
 20017d8:	15 c5 00 04 	SB         R2,$4(R4)
 20017dc:	bf bf 9b 06 	MOV        $-1+R7,R7      | CMP        $6,R3
 20017e0:	30 88 00 01 	ADD.Z      $1,R6
 20017e4:	15 cd 00 05 	SB.Z       R2,$5(R4)
 20017e8:	38 8b ff ff 	ADD.Z      $-1,R7
 20017ec:	2c 04 c0 00 	CMP        R3,R5
 20017f0:	78 a8 00 04 	BNZ        @0x020017f8    // 20017f8 <memset+0x1b8>
 20017f4:	78 80 00 80 	BRA        @0x02001878    // 2001878 <memset+0x238>
 20017f8:	a8 98 c7 a8 	SUB        R3,R5          | MOV        R5,R8
 20017fc:	40 83 ff fc 	ADD        $-4,R8
 2001800:	41 40 00 02 	LSR        $2,R8
 2001804:	c2 01 d7 c0 	ADD        $1,R8          | MOV        R8,R10
 2001808:	51 80 00 02 	LSL        $2,R10
 200180c:	c8 98 cb 03 	SUB        R3,R9          | CMP        $3,R9
 2001810:	78 98 00 4c 	BC         @0x02001860    // 2001860 <memset+0x220>
 2001814:	63 40 80 00 	MOV        R2,R12
 2001818:	61 80 00 10 	LSL        $16,R12
 200181c:	4b 40 80 00 	MOV        R2,R9
 2001820:	49 80 00 18 	LSL        $24,R9
 2001824:	5b 40 80 00 	MOV        R2,R11
 2001828:	59 80 00 08 	LSL        $8,R11
 200182c:	48 c7 00 00 	OR         R12,R9
 2001830:	48 c6 c0 00 	OR         R11,R9
 2001834:	48 c4 80 00 	OR         R2,R9
 2001838:	a2 98 9e 00 	ADD        R3,R4          | CLR        R3
 200183c:	cd a0 9a 01 	SW         R9,(R4)        | ADD        $1,R3
 2001840:	a2 04 9b c0 	ADD        $4,R4          | CMP        R8,R3
 2001844:	78 9b ff f4 	BC         @0x0200183c    // 200183c <memset+0x1fc>
 2001848:	78 80 00 08 	BRA        @0x02001854    // 2001854 <memset+0x214>
 200184c:	15 c5 80 02 	SB         R2,$2(R6)
 2001850:	78 80 00 24 	BRA        @0x02001878    // 2001878 <memset+0x238>
 2001854:	b2 d0 b8 d0 	ADD        R10,R6         | SUB        R10,R7
 2001858:	2c 06 80 00 	CMP        R10,R5
 200185c:	78 88 00 18 	BZ         @0x02001878    // 2001878 <memset+0x238>
 2001860:	15 c5 80 00 	SB         R2,(R6)
 2001864:	3c 00 00 00 	CMP        $0,R7
 2001868:	78 88 00 0c 	BZ         @0x02001878    // 2001878 <memset+0x238>
 200186c:	15 c5 80 01 	SB         R2,$1(R6)
 2001870:	3c 00 00 01 	CMP        $1,R7
 2001874:	78 ab ff d4 	BNZ        @0x0200184c    // 200184c <memset+0x20c>
 2001878:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 200187c:	bc 08 c4 0c 	LW         8(SP),R7       | LW         12(SP),R8
 2001880:	cc 10 d4 14 	LW         16(SP),R9      | LW         20(SP),R10
 2001884:	dc 18 e4 1c 	LW         24(SP),R11     | LW         28(SP),R12
 2001888:	ea 20 ff 80 	ADD        $32,SP         | RTN

0200188c <__malloc_lock>:
 200188c:	7b 40 00 00 	RTN

02001890 <__malloc_unlock>:
 2001890:	7b 40 00 00 	RTN

02001894 <_printf_r>:
 2001894:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2001898:	23 43 40 08 	MOV        $8+SP,R4
 200189c:	1c 87 40 04 	LW         4(SP),R3
 20018a0:	14 84 40 08 	LW         8(R1),R2
 20018a4:	87 fa fc f8 	JSR        0x02001b4c     // 2001b4c <_vfprintf_r>
 20018a8:	02 00 1b 4c 
 20018ac:	84 00 ea 04 	LW         (SP),R0        | ADD        $4,SP
 20018b0:	7b 40 00 00 	RTN

020018b4 <printf>:
 20018b4:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 20018b8:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 20018bc:	0a 40 e8 84 
 20018c0:	0c 84 40 00 	LW         (R1),R1
 20018c4:	23 43 40 08 	MOV        $8+SP,R4
 20018c8:	1c 87 40 04 	LW         4(SP),R3
 20018cc:	14 84 40 08 	LW         8(R1),R2
 20018d0:	87 fa fc f8 	JSR        0x02001b4c     // 2001b4c <_vfprintf_r>
 20018d4:	02 00 1b 4c 
 20018d8:	84 00 ea 04 	LW         (SP),R0        | ADD        $4,SP
 20018dc:	7b 40 00 00 	RTN

020018e0 <_puts_r>:
 20018e0:	e8 28 85 1c 	SUB        $40,SP         | SW         R0,$28(SP)
 20018e4:	ad 20 b5 24 	SW         R5,$32(SP)     | SW         R6,$36(SP)
 20018e8:	b7 88 af 90 	MOV        R1,R6          | MOV        R2,R5
 20018ec:	0b 40 80 00 	MOV        R2,R1
 20018f0:	87 fa fc f8 	JSR        0x02001a38     // 2001a38 <strlen>
 20018f4:	02 00 1a 38 
 20018f8:	ad 0c 8d 10 	SW         R5,$12(SP)     | SW         R1,$16(SP)
 20018fc:	02 03 00 40 	LDI        0x0200e4a0,R0  // 200e4a0 <_global_impure_ptr+0x4>
 2001900:	02 40 e4 a0 
 2001904:	85 14 86 01 	SW         R0,$20(SP)     | LDI        $1,R0
 2001908:	85 18 8a 80 	SW         R0,$24(SP)     | ADD        R0,R1
 200190c:	8d 08 8f e8 	SW         R1,$8(SP)      | MOV        SP,R1
 2001910:	8a 0c 8d 00 	ADD        $12,R1         | SW         R1,(SP)
 2001914:	86 02 85 04 	LDI        $2,R0          | SW         R0,$4(SP)
 2001918:	2c 85 80 08 	LW         8(R6),R5
 200191c:	0c 85 80 38 	LW         56(R6),R1
 2001920:	0c 00 00 00 	CMP        $0,R1
 2001924:	78 a8 00 0c 	BNZ        @0x02001934    // 2001934 <_puts_r+0x54>
 2001928:	0b 41 80 00 	MOV        R6,R1
 200192c:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 2001930:	02 00 63 48 
 2001934:	0d 05 40 0c 	LH         12(R5),R1
 2001938:	13 40 40 00 	MOV        R1,R2
 200193c:	10 40 20 00 	AND        $8192,R2
 2001940:	78 a8 00 18 	BNZ        @0x0200195c    // 200195c <_puts_r+0x7c>
 2001944:	14 85 40 68 	LW         104(R5),R2
 2001948:	08 c0 20 00 	OR         $8192,R1
 200194c:	0d 45 40 0c 	SH         R1,$12(R5)
 2001950:	0b 40 80 00 	MOV        R2,R1
 2001954:	08 43 df ff 	AND        $-8193,R1
 2001958:	0c c5 40 68 	SW         R1,$104(R5)
 200195c:	9f e8 97 a8 	MOV        SP,R3          | MOV        R5,R2
 2001960:	0b 41 80 00 	MOV        R6,R1
 2001964:	87 fa fc f8 	JSR        0x02006a24     // 2006a24 <__sfvwrite_r>
 2001968:	02 00 6a 24 
 200196c:	0c 00 00 00 	CMP        $0,R1
 2001970:	0a 08 00 00 	LDI.Z      0x0000000a,R1  // a <_rom+0xa>
 2001974:	0a 48 00 0a 
 2001978:	0a 2b ff ff 	BREV.NZ    $-1,R1
 200197c:	84 1c ac 20 	LW         28(SP),R0      | LW         32(SP),R5
 2001980:	b4 24 ea 28 	LW         36(SP),R6      | ADD        $40,SP
 2001984:	7b 40 00 00 	RTN

02001988 <puts>:
 2001988:	e8 28 85 1c 	SUB        $40,SP         | SW         R0,$28(SP)
 200198c:	ad 20 b5 24 	SW         R5,$32(SP)     | SW         R6,$36(SP)
 2001990:	2b 40 40 00 	MOV        R1,R5
 2001994:	12 03 00 40 	LDI        0x0200e884,R2  // 200e884 <_impure_ptr>
 2001998:	12 40 e8 84 
 200199c:	34 84 80 00 	LW         (R2),R6
 20019a0:	87 fa fc f8 	JSR        0x02001a38     // 2001a38 <strlen>
 20019a4:	02 00 1a 38 
 20019a8:	ad 0c 8d 10 	SW         R5,$12(SP)     | SW         R1,$16(SP)
 20019ac:	02 03 00 40 	LDI        0x0200e4a0,R0  // 200e4a0 <_global_impure_ptr+0x4>
 20019b0:	02 40 e4 a0 
 20019b4:	85 14 86 01 	SW         R0,$20(SP)     | LDI        $1,R0
 20019b8:	85 18 8a 80 	SW         R0,$24(SP)     | ADD        R0,R1
 20019bc:	8d 08 8f e8 	SW         R1,$8(SP)      | MOV        SP,R1
 20019c0:	8a 0c 8d 00 	ADD        $12,R1         | SW         R1,(SP)
 20019c4:	86 02 85 04 	LDI        $2,R0          | SW         R0,$4(SP)
 20019c8:	2c 85 80 08 	LW         8(R6),R5
 20019cc:	0c 85 80 38 	LW         56(R6),R1
 20019d0:	0c 00 00 00 	CMP        $0,R1
 20019d4:	78 a8 00 0c 	BNZ        @0x020019e4    // 20019e4 <puts+0x5c>
 20019d8:	0b 41 80 00 	MOV        R6,R1
 20019dc:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 20019e0:	02 00 63 48 
 20019e4:	0d 05 40 0c 	LH         12(R5),R1
 20019e8:	13 40 40 00 	MOV        R1,R2
 20019ec:	10 40 20 00 	AND        $8192,R2
 20019f0:	78 a8 00 18 	BNZ        @0x02001a0c    // 2001a0c <puts+0x84>
 20019f4:	14 85 40 68 	LW         104(R5),R2
 20019f8:	08 c0 20 00 	OR         $8192,R1
 20019fc:	0d 45 40 0c 	SH         R1,$12(R5)
 2001a00:	0b 40 80 00 	MOV        R2,R1
 2001a04:	08 43 df ff 	AND        $-8193,R1
 2001a08:	0c c5 40 68 	SW         R1,$104(R5)
 2001a0c:	9f e8 97 a8 	MOV        SP,R3          | MOV        R5,R2
 2001a10:	0b 41 80 00 	MOV        R6,R1
 2001a14:	87 fa fc f8 	JSR        0x02006a24     // 2006a24 <__sfvwrite_r>
 2001a18:	02 00 6a 24 
 2001a1c:	0c 00 00 00 	CMP        $0,R1
 2001a20:	0a 08 00 00 	LDI.Z      0x0000000a,R1  // a <_rom+0xa>
 2001a24:	0a 48 00 0a 
 2001a28:	0a 2b ff ff 	BREV.NZ    $-1,R1
 2001a2c:	84 1c ac 20 	LW         28(SP),R0      | LW         32(SP),R5
 2001a30:	b4 24 ea 28 	LW         36(SP),R6      | ADD        $40,SP
 2001a34:	7b 40 00 00 	RTN

02001a38 <strlen>:
 2001a38:	e8 18 ad 00 	SUB        $24,SP         | SW         R5,(SP)
 2001a3c:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 2001a40:	c5 0c cd 10 	SW         R8,$12(SP)     | SW         R9,$16(SP)
 2001a44:	d5 14 97 88 	SW         R10,$20(SP)    | MOV        R1,R2
 2001a48:	10 40 00 07 	AND        $7,R2
 2001a4c:	78 88 00 44 	BZ         @0x02001a94    // 2001a94 <strlen+0x5c>
 2001a50:	15 84 40 00 	LB         (R1),R2
 2001a54:	14 00 00 00 	CMP        $0,R2
 2001a58:	78 88 00 1c 	BZ         @0x02001a78    // 2001a78 <strlen+0x40>
 2001a5c:	13 40 40 00 	MOV        R1,R2
 2001a60:	78 80 00 1c 	BRA        @0x02001a80    // 2001a80 <strlen+0x48>
 2001a64:	1d 84 80 00 	LB         (R2),R3
 2001a68:	1c 00 00 00 	CMP        $0,R3
 2001a6c:	78 a8 00 10 	BNZ        @0x02001a80    // 2001a80 <strlen+0x48>
 2001a70:	90 88 8f 90 	SUB        R1,R2          | MOV        R2,R1
 2001a74:	78 80 00 c4 	BRA        @0x02001b3c    // 2001b3c <strlen+0x104>
 2001a78:	0b 40 80 00 	MOV        R2,R1
 2001a7c:	78 80 00 bc 	BRA        @0x02001b3c    // 2001b3c <strlen+0x104>
 2001a80:	92 01 9f 90 	ADD        $1,R2          | MOV        R2,R3
 2001a84:	18 40 00 07 	AND        $7,R3
 2001a88:	78 ab ff d8 	BNZ        @0x02001a64    // 2001a64 <strlen+0x2c>
 2001a8c:	53 40 80 00 	MOV        R2,R10
 2001a90:	78 80 00 04 	BRA        @0x02001a98    // 2001a98 <strlen+0x60>
 2001a94:	53 40 40 00 	MOV        R1,R10
 2001a98:	24 86 80 00 	LW         (R10),R4
 2001a9c:	2c 86 80 04 	LW         4(R10),R5
 2001aa0:	42 01 7f 7f 	LDI        0xfefefefe,R8  // fefefefe <_top_of_stack+0xfbfefefe>
 2001aa4:	42 40 fe fe 
 2001aa8:	cf c1 97 a0 	MOV        $1+R8,R9       | MOV        R4,R2
 2001aac:	9f a8 9a c8 	MOV        R5,R3          | ADD        R9,R3
 2001ab0:	10 98 00 01 	ADD.C      $1,R2
 2001ab4:	10 86 00 00 	ADD        R8,R2
 2001ab8:	29 03 ff ff 	XOR        $-1,R5
 2001abc:	21 03 ff ff 	XOR        $-1,R4
 2001ac0:	99 a8 91 a0 	AND        R5,R3          | AND        R4,R2
 2001ac4:	32 01 01 01 	LDI        0x80808080,R6  // 80808080 <_top_of_stack+0x7d808080>
 2001ac8:	32 40 80 80 
 2001acc:	bf b0 99 b8 	MOV        R6,R7          | AND        R7,R3
 2001ad0:	91 b0 93 00 	AND        R6,R2          | CMP        $0,R2
 2001ad4:	1c 08 00 00 	CMP.Z      $0,R3
 2001ad8:	78 a8 00 3c 	BNZ        @0x02001b18    // 2001b18 <strlen+0xe0>
 2001adc:	d2 08 94 d0 	ADD        $8,R10         | LW         (R10),R2
 2001ae0:	1c 86 80 04 	LW         4(R10),R3
 2001ae4:	a7 90 af 98 	MOV        R2,R4          | MOV        R3,R5
 2001ae8:	28 86 40 00 	ADD        R9,R5
 2001aec:	20 98 00 01 	ADD.C      $1,R4
 2001af0:	20 86 00 00 	ADD        R8,R4
 2001af4:	19 03 ff ff 	XOR        $-1,R3
 2001af8:	11 03 ff ff 	XOR        $-1,R2
 2001afc:	99 a8 91 a0 	AND        R5,R3          | AND        R4,R2
 2001b00:	99 b8 91 b0 	AND        R7,R3          | AND        R6,R2
 2001b04:	14 00 00 00 	CMP        $0,R2
 2001b08:	1c 08 00 00 	CMP.Z      $0,R3
 2001b0c:	78 8b ff cc 	BZ         @0x02001adc    // 2001adc <strlen+0xa4>
 2001b10:	13 42 80 00 	MOV        R10,R2
 2001b14:	78 80 00 04 	BRA        @0x02001b1c    // 2001b1c <strlen+0xe4>
 2001b18:	13 42 80 00 	MOV        R10,R2
 2001b1c:	1d 86 80 00 	LB         (R10),R3
 2001b20:	1c 00 00 00 	CMP        $0,R3
 2001b24:	78 88 00 10 	BZ         @0x02001b38    // 2001b38 <strlen+0x100>
 2001b28:	10 80 00 01 	ADD        $1,R2
 2001b2c:	1d 84 80 00 	LB         (R2),R3
 2001b30:	1c 00 00 00 	CMP        $0,R3
 2001b34:	78 ab ff f0 	BNZ        @0x02001b28    // 2001b28 <strlen+0xf0>
 2001b38:	90 88 8f 90 	SUB        R1,R2          | MOV        R2,R1
 2001b3c:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 2001b40:	bc 08 c4 0c 	LW         8(SP),R7       | LW         12(SP),R8
 2001b44:	cc 10 d4 14 	LW         16(SP),R9      | LW         20(SP),R10
 2001b48:	ea 18 ff 80 	ADD        $24,SP         | RTN

02001b4c <_vfprintf_r>:
 2001b4c:	68 00 01 24 	SUB        $292,SP
 2001b50:	04 c7 41 00 	SW         R0,$256(SP)
 2001b54:	2c c7 41 04 	SW         R5,$260(SP)
 2001b58:	34 c7 41 08 	SW         R6,$264(SP)
 2001b5c:	3c c7 41 0c 	SW         R7,$268(SP)
 2001b60:	44 c7 41 10 	SW         R8,$272(SP)
 2001b64:	4c c7 41 14 	SW         R9,$276(SP)
 2001b68:	54 c7 41 18 	SW         R10,$280(SP)
 2001b6c:	5c c7 41 1c 	SW         R11,$284(SP)
 2001b70:	64 c7 41 20 	SW         R12,$288(SP)
 2001b74:	cf 88 e7 90 	MOV        R1,R9          | MOV        R2,R12
 2001b78:	d7 98 a5 28 	MOV        R3,R10         | SW         R4,$40(SP)
 2001b7c:	87 fa fc f8 	JSR        0x02006fd0     // 2006fd0 <_localeconv_r>
 2001b80:	02 00 6f d0 
 2001b84:	0c 84 40 00 	LW         (R1),R1
 2001b88:	0c c7 40 50 	SW         R1,$80(SP)
 2001b8c:	87 fa fc f8 	JSR        0x02001a38     // 2001a38 <strlen>
 2001b90:	02 00 1a 38 
 2001b94:	0c c7 40 5c 	SW         R1,$92(SP)
 2001b98:	4c 00 00 00 	CMP        $0,R9
 2001b9c:	78 88 00 18 	BZ         @0x02001bb8    // 2001bb8 <_vfprintf_r+0x6c>
 2001ba0:	0c 86 40 38 	LW         56(R9),R1
 2001ba4:	0c 00 00 00 	CMP        $0,R1
 2001ba8:	78 a8 00 0c 	BNZ        @0x02001bb8    // 2001bb8 <_vfprintf_r+0x6c>
 2001bac:	0b 42 40 00 	MOV        R9,R1
 2001bb0:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 2001bb4:	02 00 63 48 
 2001bb8:	15 07 00 0c 	LH         12(R12),R2
 2001bbc:	0b 40 80 00 	MOV        R2,R1
 2001bc0:	08 40 ff ff 	AND        $65535,R1
 2001bc4:	1b 40 40 00 	MOV        R1,R3
 2001bc8:	18 40 20 00 	AND        $8192,R3
 2001bcc:	78 a8 00 20 	BNZ        @0x02001bf0    // 2001bf0 <_vfprintf_r+0xa4>
 2001bd0:	1c 87 00 68 	LW         104(R12),R3
 2001bd4:	0b 40 80 00 	MOV        R2,R1
 2001bd8:	08 c0 20 00 	OR         $8192,R1
 2001bdc:	0d 47 00 0c 	SH         R1,$12(R12)
 2001be0:	13 40 c0 00 	MOV        R3,R2
 2001be4:	10 43 df ff 	AND        $-8193,R2
 2001be8:	14 c7 00 68 	SW         R2,$104(R12)
 2001bec:	08 40 ff ff 	AND        $65535,R1
 2001bf0:	97 88 91 08 	MOV        R1,R2          | AND        $8,R2
 2001bf4:	78 88 00 0c 	BZ         @0x02001c04    // 2001c04 <_vfprintf_r+0xb8>
 2001bf8:	14 87 00 10 	LW         16(R12),R2
 2001bfc:	14 00 00 00 	CMP        $0,R2
 2001c00:	78 a8 00 18 	BNZ        @0x02001c1c    // 2001c1c <_vfprintf_r+0xd0>
 2001c04:	97 e0 8f c8 	MOV        R12,R2         | MOV        R9,R1
 2001c08:	87 fa fc f8 	JSR        0x02003cb4     // 2003cb4 <__swsetup_r>
 2001c0c:	02 00 3c b4 
 2001c10:	0c 00 00 00 	CMP        $0,R1
 2001c14:	78 a8 1e 44 	BNZ        @0x02003a5c    // 2003a5c <_vfprintf_r+0x1f10>
 2001c18:	0d 07 00 0c 	LH         12(R12),R1
 2001c1c:	89 1a 8b 0a 	AND        $26,R1         | CMP        $10,R1
 2001c20:	78 a8 00 2c 	BNZ        @0x02001c50    // 2001c50 <_vfprintf_r+0x104>
 2001c24:	0d 07 00 0e 	LH         14(R12),R1
 2001c28:	09 80 00 10 	LSL        $16,R1
 2001c2c:	09 c0 00 10 	ASR        $16,R1
 2001c30:	0c 00 00 00 	CMP        $0,R1
 2001c34:	78 90 00 18 	BLT        @0x02001c50    // 2001c50 <_vfprintf_r+0x104>
 2001c38:	a4 28 9f d0 	LW         40(SP),R4      | MOV        R10,R3
 2001c3c:	97 e0 8f c8 	MOV        R12,R2         | MOV        R9,R1
 2001c40:	87 fa fc f8 	JSR        0x02003c00     // 2003c00 <__sbprintf>
 2001c44:	02 00 3c 00 
 2001c48:	0c c7 40 30 	SW         R1,$48(SP)
 2001c4c:	78 80 1f 60 	BRA        @0x02003bb0    // 2003bb0 <_vfprintf_r+0x2064>
 2001c50:	3b 43 40 00 	MOV        SP,R7
 2001c54:	38 80 00 c0 	ADD        $192,R7
 2001c58:	3c c7 40 18 	SW         R7,$24(SP)
 2001c5c:	3c c7 40 8c 	SW         R7,$140(SP)
 2001c60:	0e 00 00 00 	CLR        R1
 2001c64:	0c c7 40 94 	SW         R1,$148(SP)
 2001c68:	0c c7 40 90 	SW         R1,$144(SP)
 2001c6c:	0c c7 40 34 	SW         R1,$52(SP)
 2001c70:	0c c7 40 58 	SW         R1,$88(SP)
 2001c74:	0c c7 40 54 	SW         R1,$84(SP)
 2001c78:	5b 41 c0 00 	MOV        R7,R11
 2001c7c:	0c c7 40 64 	SW         R1,$100(SP)
 2001c80:	0c c7 40 60 	SW         R1,$96(SP)
 2001c84:	0c c7 40 30 	SW         R1,$48(SP)
 2001c88:	3b 41 df cc 	MOV        $-52+R7,R7
 2001c8c:	3c c7 40 14 	SW         R7,$20(SP)
 2001c90:	3b 41 df f1 	MOV        $-15+R7,R7
 2001c94:	3c c7 40 10 	SW         R7,$16(SP)
 2001c98:	3b 41 c0 0e 	MOV        $14+R7,R7
 2001c9c:	bd 0c c7 e0 	SW         R7,$12(SP)     | MOV        R12,R8
 2001ca0:	63 42 40 00 	MOV        R9,R12
 2001ca4:	15 86 80 00 	LB         (R10),R2
 2001ca8:	93 00 8e 00 	CMP        $0,R2          | CLR        R1
 2001cac:	0a 68 00 01 	LDILO.NZ   $1,R1
 2001cb0:	93 25 9e 00 	CMP        $37,R2         | CLR        R3
 2001cb4:	1a 68 00 01 	LDILO.NZ   $1,R3
 2001cb8:	08 44 c0 00 	AND        R3,R1
 2001cbc:	78 88 00 80 	BZ         @0x02001d40    // 2001d40 <_vfprintf_r+0x1f4>
 2001cc0:	2b 42 80 00 	MOV        R10,R5
 2001cc4:	28 80 00 01 	ADD        $1,R5
 2001cc8:	15 85 40 00 	LB         (R5),R2
 2001ccc:	93 00 8e 00 	CMP        $0,R2          | CLR        R1
 2001cd0:	0a 68 00 01 	LDILO.NZ   $1,R1
 2001cd4:	93 25 9e 00 	CMP        $37,R2         | CLR        R3
 2001cd8:	1a 68 00 01 	LDILO.NZ   $1,R3
 2001cdc:	08 44 c0 00 	AND        R3,R1
 2001ce0:	78 ab ff e0 	BNZ        @0x02001cc4    // 2001cc4 <_vfprintf_r+0x178>
 2001ce4:	b7 a8 b0 d0 	MOV        R5,R6          | SUB        R10,R6
 2001ce8:	78 88 00 58 	BZ         @0x02001d44    // 2001d44 <_vfprintf_r+0x1f8>
 2001cec:	54 c6 c0 00 	SW         R10,(R11)
 2001cf0:	34 c6 c0 04 	SW         R6,$4(R11)
 2001cf4:	0c 87 40 94 	LW         148(SP),R1
 2001cf8:	08 85 80 00 	ADD        R6,R1
 2001cfc:	0c c7 40 94 	SW         R1,$148(SP)
 2001d00:	0c 87 40 90 	LW         144(SP),R1
 2001d04:	08 80 00 01 	ADD        $1,R1
 2001d08:	0c c7 40 90 	SW         R1,$144(SP)
 2001d0c:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2001d10:	78 90 00 1c 	BLT        @0x02001d30    // 2001d30 <_vfprintf_r+0x1e4>
 2001d14:	1b 43 40 8c 	MOV        $140+SP,R3
 2001d18:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2001d1c:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2001d20:	02 00 9c b0 
 2001d24:	0c 00 00 00 	CMP        $0,R1
 2001d28:	78 a8 1c 10 	BNZ        @0x0200393c    // 200393c <_vfprintf_r+0x1df0>
 2001d2c:	5b 43 40 c0 	MOV        $192+SP,R11
 2001d30:	bc 30 ba b0 	LW         48(SP),R7      | ADD        R6,R7
 2001d34:	3c c7 40 30 	SW         R7,$48(SP)
 2001d38:	15 85 40 00 	LB         (R5),R2
 2001d3c:	78 80 00 04 	BRA        @0x02001d44    // 2001d44 <_vfprintf_r+0x1f8>
 2001d40:	2b 42 80 00 	MOV        R10,R5
 2001d44:	14 00 00 00 	CMP        $0,R2
 2001d48:	78 88 1b c8 	BZ         @0x02003914    // 2003914 <_vfprintf_r+0x1dc8>
 2001d4c:	97 a8 92 01 	MOV        R5,R2          | ADD        $1,R2
 2001d50:	0e 00 00 00 	CLR        R1
 2001d54:	0d c7 40 71 	SB         R1,$113(SP)
 2001d58:	8e 00 a6 00 	CLR        R1             | CLR        R4
 2001d5c:	b6 ff 8d 38 	LDI        $-1,R6         | SW         R1,$56(SP)
 2001d60:	ce 00 ae 00 	CLR        R9             | CLR        R5
 2001d64:	1e 00 00 01 	LDI        $1,R3
 2001d68:	78 80 00 18 	BRA        @0x02001d84    // 2001d84 <_vfprintf_r+0x238>
 2001d6c:	8f 98 a6 2b 	MOV        R3,R1          | LDI        $43,R4
 2001d70:	78 80 00 0c 	BRA        @0x02001d80    // 2001d80 <_vfprintf_r+0x234>
 2001d74:	8f 98 a6 20 	MOV        R3,R1          | LDI        $32,R4
 2001d78:	78 80 00 04 	BRA        @0x02001d80    // 2001d80 <_vfprintf_r+0x234>
 2001d7c:	14 c7 40 28 	SW         R2,$40(SP)
 2001d80:	13 42 80 00 	MOV        R10,R2
 2001d84:	d7 90 d2 01 	MOV        R2,R10         | ADD        $1,R10
 2001d88:	3d 84 80 00 	LB         (R2),R7
 2001d8c:	3c 00 00 55 	CMP        $85,R7
 2001d90:	78 88 0a 80 	BZ         @0x02002814    // 2002814 <_vfprintf_r+0xcc8>
 2001d94:	3c 00 00 56 	CMP        $86,R7
 2001d98:	78 b0 00 90 	BGE        @0x02001e2c    // 2001e2c <_vfprintf_r+0x2e0>
 2001d9c:	3c 00 00 30 	CMP        $48,R7
 2001da0:	78 88 01 fc 	BZ         @0x02001fa0    // 2001fa0 <_vfprintf_r+0x454>
 2001da4:	3c 00 00 31 	CMP        $49,R7
 2001da8:	78 b0 00 40 	BGE        @0x02001dec    // 2001dec <_vfprintf_r+0x2a0>
 2001dac:	3c 00 00 2a 	CMP        $42,R7
 2001db0:	78 88 01 4c 	BZ         @0x02001f00    // 2001f00 <_vfprintf_r+0x3b4>
 2001db4:	3c 00 00 2b 	CMP        $43,R7
 2001db8:	78 b0 00 14 	BGE        @0x02001dd0    // 2001dd0 <_vfprintf_r+0x284>
 2001dbc:	3c 00 00 20 	CMP        $32,R7
 2001dc0:	78 88 01 28 	BZ         @0x02001eec    // 2001eec <_vfprintf_r+0x3a0>
 2001dc4:	3c 00 00 23 	CMP        $35,R7
 2001dc8:	78 88 01 2c 	BZ         @0x02001ef8    // 2001ef8 <_vfprintf_r+0x3ac>
 2001dcc:	78 80 0d fc 	BRA        @0x02002bcc    // 2002bcc <_vfprintf_r+0x1080>
 2001dd0:	3c 00 00 2d 	CMP        $45,R7
 2001dd4:	78 88 01 48 	BZ         @0x02001f20    // 2001f20 <_vfprintf_r+0x3d4>
 2001dd8:	3c 00 00 2e 	CMP        $46,R7
 2001ddc:	78 88 01 48 	BZ         @0x02001f28    // 2001f28 <_vfprintf_r+0x3dc>
 2001de0:	3c 00 00 2b 	CMP        $43,R7
 2001de4:	78 a8 0d e4 	BNZ        @0x02002bcc    // 2002bcc <_vfprintf_r+0x1080>
 2001de8:	78 83 ff 80 	BRA        @0x02001d6c    // 2001d6c <_vfprintf_r+0x220>
 2001dec:	3c 00 00 45 	CMP        $69,R7
 2001df0:	78 88 03 38 	BZ         @0x0200212c    // 200212c <_vfprintf_r+0x5e0>
 2001df4:	3c 00 00 46 	CMP        $70,R7
 2001df8:	78 b0 00 14 	BGE        @0x02001e10    // 2001e10 <_vfprintf_r+0x2c4>
 2001dfc:	3c 00 00 3a 	CMP        $58,R7
 2001e00:	78 90 01 a4 	BLT        @0x02001fa8    // 2001fa8 <_vfprintf_r+0x45c>
 2001e04:	3c 00 00 44 	CMP        $68,R7
 2001e08:	78 88 02 2c 	BZ         @0x02002038    // 2002038 <_vfprintf_r+0x4ec>
 2001e0c:	78 80 0d bc 	BRA        @0x02002bcc    // 2002bcc <_vfprintf_r+0x1080>
 2001e10:	3c 00 00 4c 	CMP        $76,R7
 2001e14:	78 88 01 c8 	BZ         @0x02001fe0    // 2001fe0 <_vfprintf_r+0x494>
 2001e18:	3c 00 00 4f 	CMP        $79,R7
 2001e1c:	78 88 08 68 	BZ         @0x02002688    // 2002688 <_vfprintf_r+0xb3c>
 2001e20:	3c 00 00 47 	CMP        $71,R7
 2001e24:	78 a8 0d a4 	BNZ        @0x02002bcc    // 2002bcc <_vfprintf_r+0x1080>
 2001e28:	78 80 03 00 	BRA        @0x0200212c    // 200212c <_vfprintf_r+0x5e0>
 2001e2c:	3c 00 00 6c 	CMP        $108,R7
 2001e30:	78 88 01 bc 	BZ         @0x02001ff0    // 2001ff0 <_vfprintf_r+0x4a4>
 2001e34:	3c 00 00 6d 	CMP        $109,R7
 2001e38:	78 b0 00 3c 	BGE        @0x02001e78    // 2001e78 <_vfprintf_r+0x32c>
 2001e3c:	3c 00 00 68 	CMP        $104,R7
 2001e40:	78 b0 00 24 	BGE        @0x02001e68    // 2001e68 <_vfprintf_r+0x31c>
 2001e44:	3c 00 00 65 	CMP        $101,R7
 2001e48:	78 b0 02 e0 	BGE        @0x0200212c    // 200212c <_vfprintf_r+0x5e0>
 2001e4c:	3c 00 00 63 	CMP        $99,R7
 2001e50:	78 88 01 ac 	BZ         @0x02002000    // 2002000 <_vfprintf_r+0x4b4>
 2001e54:	3c 00 00 64 	CMP        $100,R7
 2001e58:	78 b0 00 64 	BGE        @0x02001ec0    // 2001ec0 <_vfprintf_r+0x374>
 2001e5c:	3c 00 00 58 	CMP        $88,R7
 2001e60:	78 88 00 6c 	BZ         @0x02001ed0    // 2001ed0 <_vfprintf_r+0x384>
 2001e64:	78 80 0d 64 	BRA        @0x02002bcc    // 2002bcc <_vfprintf_r+0x1080>
 2001e68:	78 88 01 7c 	BZ         @0x02001fe8    // 2001fe8 <_vfprintf_r+0x49c>
 2001e6c:	3c 00 00 69 	CMP        $105,R7
 2001e70:	78 88 00 4c 	BZ         @0x02001ec0    // 2001ec0 <_vfprintf_r+0x374>
 2001e74:	78 80 0d 54 	BRA        @0x02002bcc    // 2002bcc <_vfprintf_r+0x1080>
 2001e78:	3c 00 00 71 	CMP        $113,R7
 2001e7c:	78 88 01 78 	BZ         @0x02001ff8    // 2001ff8 <_vfprintf_r+0x4ac>
 2001e80:	3c 00 00 72 	CMP        $114,R7
 2001e84:	78 b0 00 1c 	BGE        @0x02001ea4    // 2001ea4 <_vfprintf_r+0x358>
 2001e88:	3c 00 00 6f 	CMP        $111,R7
 2001e8c:	78 88 07 fc 	BZ         @0x0200268c    // 200268c <_vfprintf_r+0xb40>
 2001e90:	3c 00 00 70 	CMP        $112,R7
 2001e94:	78 b0 08 60 	BGE        @0x020026f8    // 20026f8 <_vfprintf_r+0xbac>
 2001e98:	3c 00 00 6e 	CMP        $110,R7
 2001e9c:	78 88 07 8c 	BZ         @0x0200262c    // 200262c <_vfprintf_r+0xae0>
 2001ea0:	78 80 0d 28 	BRA        @0x02002bcc    // 2002bcc <_vfprintf_r+0x1080>
 2001ea4:	3c 00 00 75 	CMP        $117,R7
 2001ea8:	78 88 09 6c 	BZ         @0x02002818    // 2002818 <_vfprintf_r+0xccc>
 2001eac:	3c 00 00 78 	CMP        $120,R7
 2001eb0:	78 88 09 d0 	BZ         @0x02002884    // 2002884 <_vfprintf_r+0xd38>
 2001eb4:	3c 00 00 73 	CMP        $115,R7
 2001eb8:	78 a8 0d 10 	BNZ        @0x02002bcc    // 2002bcc <_vfprintf_r+0x1080>
 2001ebc:	78 80 08 7c 	BRA        @0x0200273c    // 200273c <_vfprintf_r+0xbf0>
 2001ec0:	0c 00 00 00 	CMP        $0,R1
 2001ec4:	78 88 01 7c 	BZ         @0x02002044    // 2002044 <_vfprintf_r+0x4f8>
 2001ec8:	25 c7 40 71 	SB         R4,$113(SP)
 2001ecc:	78 80 01 74 	BRA        @0x02002044    // 2002044 <_vfprintf_r+0x4f8>
 2001ed0:	0c 00 00 00 	CMP        $0,R1
 2001ed4:	25 ef 40 71 	SB.NZ      R4,$113(SP)
 2001ed8:	1e 00 00 58 	LDI        $88,R3
 2001edc:	12 03 00 40 	LDI        0x0200e4b4,R2  // 200e4b4 <_global_impure_ptr+0x18>
 2001ee0:	12 40 e4 b4 
 2001ee4:	14 c7 40 64 	SW         R2,$100(SP)
 2001ee8:	78 80 09 b0 	BRA        @0x0200289c    // 200289c <_vfprintf_r+0xd50>
 2001eec:	24 00 00 00 	CMP        $0,R4
 2001ef0:	78 8b fe 80 	BZ         @0x02001d74    // 2001d74 <_vfprintf_r+0x228>
 2001ef4:	78 83 fe 88 	BRA        @0x02001d80    // 2001d80 <_vfprintf_r+0x234>
 2001ef8:	48 c0 00 01 	OR         $1,R9
 2001efc:	78 83 fe 80 	BRA        @0x02001d80    // 2001d80 <_vfprintf_r+0x234>
 2001f00:	94 28 92 04 	LW         40(SP),R2      | ADD        $4,R2
 2001f04:	bc 28 bc b8 	LW         40(SP),R7      | LW         (R7),R7
 2001f08:	bd 38 bb 00 	SW         R7,$56(SP)     | CMP        $0,R7
 2001f0c:	78 b3 fe 6c 	BGE        @0x02001d7c    // 2001d7c <_vfprintf_r+0x230>
 2001f10:	3b 41 df ff 	MOV        $-1+R7,R7
 2001f14:	39 03 ff ff 	XOR        $-1,R7
 2001f18:	bd 38 95 28 	SW         R7,$56(SP)     | SW         R2,$40(SP)
 2001f1c:	78 80 00 00 	BRA        @0x02001f20    // 2001f20 <_vfprintf_r+0x3d4>
 2001f20:	48 c0 00 04 	OR         $4,R9
 2001f24:	78 83 fe 58 	BRA        @0x02001d80    // 2001d80 <_vfprintf_r+0x234>
 2001f28:	b7 d0 b2 01 	MOV        R10,R6         | ADD        $1,R6
 2001f2c:	3d 86 80 00 	LB         (R10),R7
 2001f30:	3c 00 00 2a 	CMP        $42,R7
 2001f34:	78 88 00 14 	BZ         @0x02001f4c    // 2001f4c <_vfprintf_r+0x400>
 2001f38:	97 b8 92 50 	MOV        R7,R2          | ADD        $-48,R2
 2001f3c:	14 00 00 0a 	CMP        $10,R2
 2001f40:	78 98 00 28 	BC         @0x02001f6c    // 2001f6c <_vfprintf_r+0x420>
 2001f44:	d7 b0 b7 a8 	MOV        R6,R10         | MOV        R5,R6
 2001f48:	78 83 fe 40 	BRA        @0x02001d8c    // 2001d8c <_vfprintf_r+0x240>
 2001f4c:	97 b0 bc 28 	MOV        R6,R2          | LW         40(SP),R7
 2001f50:	b4 b8 be ff 	LW         (R7),R6        | LDI        $-1,R7
 2001f54:	34 05 c0 00 	CMP        R7,R6
 2001f58:	33 51 c0 00 	MOV.LT     R7,R6
 2001f5c:	3c 87 40 28 	LW         40(SP),R7
 2001f60:	3b 41 c0 04 	MOV        $4+R7,R7
 2001f64:	bd 28 d7 90 	SW         R7,$40(SP)     | MOV        R2,R10
 2001f68:	78 83 fe 14 	BRA        @0x02001d80    // 2001d80 <_vfprintf_r+0x234>
 2001f6c:	d7 b0 bf a8 	MOV        R6,R10         | MOV        R5,R7
 2001f70:	33 41 c0 00 	MOV        R7,R6
 2001f74:	31 80 00 02 	LSL        $2,R6
 2001f78:	b2 b8 b2 b0 	ADD        R7,R6          | ADD        R6,R6
 2001f7c:	bf b0 ba 90 	MOV        R6,R7          | ADD        R2,R7
 2001f80:	50 80 00 01 	ADD        $1,R10
 2001f84:	35 86 bf ff 	LB         -1(R10),R6
 2001f88:	97 b0 92 50 	MOV        R6,R2          | ADD        $-48,R2
 2001f8c:	14 00 00 0a 	CMP        $10,R2
 2001f90:	78 9b ff dc 	BC         @0x02001f70    // 2001f70 <_vfprintf_r+0x424>
 2001f94:	97 b8 bf b0 	MOV        R7,R2          | MOV        R6,R7
 2001f98:	33 40 80 00 	MOV        R2,R6
 2001f9c:	78 83 fd ec 	BRA        @0x02001d8c    // 2001d8c <_vfprintf_r+0x240>
 2001fa0:	48 c0 00 80 	OR         $128,R9
 2001fa4:	78 83 fd d8 	BRA        @0x02001d80    // 2001d80 <_vfprintf_r+0x234>
 2001fa8:	96 00 95 38 	CLR        R2             | SW         R2,$56(SP)
 2001fac:	13 41 df d0 	MOV        $-48+R7,R2
 2001fb0:	cd 1c ce 00 	SW         R9,$28(SP)     | CLR        R9
 2001fb4:	3b 42 40 00 	MOV        R9,R7
 2001fb8:	39 80 00 02 	LSL        $2,R7
 2001fbc:	ba c8 ba b8 	ADD        R9,R7          | ADD        R7,R7
 2001fc0:	cf 90 ca b8 	MOV        R2,R9          | ADD        R7,R9
 2001fc4:	50 80 00 01 	ADD        $1,R10
 2001fc8:	3d 86 bf ff 	LB         -1(R10),R7
 2001fcc:	97 b8 92 50 	MOV        R7,R2          | ADD        $-48,R2
 2001fd0:	14 00 00 0a 	CMP        $10,R2
 2001fd4:	78 9b ff dc 	BC         @0x02001fb4    // 2001fb4 <_vfprintf_r+0x468>
 2001fd8:	cd 38 cc 1c 	SW         R9,$56(SP)     | LW         28(SP),R9
 2001fdc:	78 83 fd ac 	BRA        @0x02001d8c    // 2001d8c <_vfprintf_r+0x240>
 2001fe0:	48 c0 00 08 	OR         $8,R9
 2001fe4:	78 83 fd 98 	BRA        @0x02001d80    // 2001d80 <_vfprintf_r+0x234>
 2001fe8:	48 c0 00 40 	OR         $64,R9
 2001fec:	78 83 fd 90 	BRA        @0x02001d80    // 2001d80 <_vfprintf_r+0x234>
 2001ff0:	48 c0 00 10 	OR         $16,R9
 2001ff4:	78 83 fd 88 	BRA        @0x02001d80    // 2001d80 <_vfprintf_r+0x234>
 2001ff8:	48 c0 00 10 	OR         $16,R9
 2001ffc:	78 83 fd 80 	BRA        @0x02001d80    // 2001d80 <_vfprintf_r+0x234>
 2002000:	9c 28 8c 98 	LW         40(SP),R3      | LW         (R3),R1
 2002004:	0d c7 40 98 	SB         R1,$152(SP)
 2002008:	26 00 00 00 	CLR        R4
 200200c:	25 c7 40 71 	SB         R4,$113(SP)
 2002010:	1b 40 c0 04 	MOV        $4+R3,R3
 2002014:	9d 28 cd 20 	SW         R3,$40(SP)     | SW         R9,$32(SP)
 2002018:	ae 00 ad 2c 	CLR        R5             | SW         R5,$44(SP)
 200201c:	ae 01 ad 1c 	LDI        $1,R5          | SW         R5,$28(SP)
 2002020:	ad 24 b6 00 	SW         R5,$36(SP)     | CLR        R6
 2002024:	34 c7 40 4c 	SW         R6,$76(SP)
 2002028:	2b 43 40 00 	MOV        SP,R5
 200202c:	28 80 00 98 	ADD        $152,R5
 2002030:	2c c7 40 48 	SW         R5,$72(SP)
 2002034:	78 80 0b e4 	BRA        @0x02002c1c    // 2002c1c <_vfprintf_r+0x10d0>
 2002038:	0c 00 00 00 	CMP        $0,R1
 200203c:	25 ef 40 71 	SB.NZ      R4,$113(SP)
 2002040:	48 c0 00 10 	OR         $16,R9
 2002044:	8f c8 89 10 	MOV        R9,R1          | AND        $16,R1
 2002048:	78 88 00 28 	BZ         @0x02002074    // 2002074 <_vfprintf_r+0x528>
 200204c:	94 28 8c 90 	LW         40(SP),R2      | LW         (R2),R1
 2002050:	14 84 80 04 	LW         4(R2),R2
 2002054:	0c c7 40 68 	SW         R1,$104(SP)
 2002058:	14 c7 40 6c 	SW         R2,$108(SP)
 200205c:	0c c7 40 40 	SW         R1,$64(SP)
 2002060:	14 c7 40 44 	SW         R2,$68(SP)
 2002064:	1c 87 40 28 	LW         40(SP),R3
 2002068:	1b 40 c0 08 	MOV        $8+R3,R3
 200206c:	1c c7 40 28 	SW         R3,$40(SP)
 2002070:	78 80 00 70 	BRA        @0x020020e4    // 20020e4 <_vfprintf_r+0x598>
 2002074:	0b 42 40 00 	MOV        R9,R1
 2002078:	08 40 00 40 	AND        $64,R1
 200207c:	78 88 00 38 	BZ         @0x020020b8    // 20020b8 <_vfprintf_r+0x56c>
 2002080:	a4 28 8c a0 	LW         40(SP),R4      | LW         (R4),R1
 2002084:	09 80 00 10 	LSL        $16,R1
 2002088:	09 c0 00 10 	ASR        $16,R1
 200208c:	0c c7 40 44 	SW         R1,$68(SP)
 2002090:	13 40 40 00 	MOV        R1,R2
 2002094:	11 c0 00 1f 	ASR        $31,R2
 2002098:	14 c7 40 40 	SW         R2,$64(SP)
 200209c:	0c c7 40 6c 	SW         R1,$108(SP)
 20020a0:	14 c7 40 68 	SW         R2,$104(SP)
 20020a4:	23 41 00 04 	MOV        $4+R4,R4
 20020a8:	24 c7 40 28 	SW         R4,$40(SP)
 20020ac:	0c 87 40 68 	LW         104(SP),R1
 20020b0:	14 87 40 6c 	LW         108(SP),R2
 20020b4:	78 80 00 2c 	BRA        @0x020020e4    // 20020e4 <_vfprintf_r+0x598>
 20020b8:	ac 28 8c a8 	LW         40(SP),R5      | LW         (R5),R1
 20020bc:	0c c7 40 44 	SW         R1,$68(SP)
 20020c0:	13 40 40 00 	MOV        R1,R2
 20020c4:	11 c0 00 1f 	ASR        $31,R2
 20020c8:	14 c7 40 40 	SW         R2,$64(SP)
 20020cc:	0c c7 40 6c 	SW         R1,$108(SP)
 20020d0:	14 c7 40 68 	SW         R2,$104(SP)
 20020d4:	2b 41 40 04 	MOV        $4+R5,R5
 20020d8:	2c c7 40 28 	SW         R5,$40(SP)
 20020dc:	0c 87 40 68 	LW         104(SP),R1
 20020e0:	14 87 40 6c 	LW         108(SP),R2
 20020e4:	0c 00 00 00 	CMP        $0,R1
 20020e8:	78 90 00 0c 	BLT        @0x020020f8    // 20020f8 <_vfprintf_r+0x5ac>
 20020ec:	2d 87 40 71 	LB         113(SP),R5
 20020f0:	ad 2c 96 01 	SW         R5,$44(SP)     | LDI        $1,R2
 20020f4:	78 80 08 54 	BRA        @0x0200294c    // 200294c <_vfprintf_r+0xe00>
 20020f8:	0c 87 40 40 	LW         64(SP),R1
 20020fc:	14 87 40 44 	LW         68(SP),R2
 2002100:	11 03 ff ff 	XOR        $-1,R2
 2002104:	09 03 ff ff 	XOR        $-1,R1
 2002108:	10 80 00 01 	ADD        $1,R2
 200210c:	08 98 00 01 	ADD.C      $1,R1
 2002110:	0c c7 40 40 	SW         R1,$64(SP)
 2002114:	14 c7 40 44 	SW         R2,$68(SP)
 2002118:	16 00 00 2d 	LDI        $45,R2
 200211c:	15 c7 40 71 	SB         R2,$113(SP)
 2002120:	ae 2d ad 2c 	LDI        $45,R5         | SW         R5,$44(SP)
 2002124:	16 00 00 01 	LDI        $1,R2
 2002128:	78 80 08 20 	BRA        @0x0200294c    // 200294c <_vfprintf_r+0xe00>
 200212c:	0c 00 00 00 	CMP        $0,R1
 2002130:	25 ef 40 71 	SB.NZ      R4,$113(SP)
 2002134:	8f c8 89 08 	MOV        R9,R1          | AND        $8,R1
 2002138:	78 88 00 24 	BZ         @0x02002160    // 2002160 <_vfprintf_r+0x614>
 200213c:	84 28 94 80 	LW         40(SP),R0      | LW         (R0),R2
 2002140:	0c 84 00 04 	LW         4(R0),R1
 2002144:	03 40 00 08 	MOV        $8+R0,R0
 2002148:	04 c7 40 28 	SW         R0,$40(SP)
 200214c:	14 c7 40 58 	SW         R2,$88(SP)
 2002150:	0c c7 40 54 	SW         R1,$84(SP)
 2002154:	2b 40 80 00 	MOV        R2,R5
 2002158:	14 87 40 54 	LW         84(SP),R2
 200215c:	78 80 00 20 	BRA        @0x02002180    // 2002180 <_vfprintf_r+0x634>
 2002160:	8c 28 8c 88 	LW         40(SP),R1      | LW         (R1),R1
 2002164:	0c c7 40 58 	SW         R1,$88(SP)
 2002168:	14 87 40 28 	LW         40(SP),R2
 200216c:	14 84 80 04 	LW         4(R2),R2
 2002170:	14 c7 40 54 	SW         R2,$84(SP)
 2002174:	1c 87 40 28 	LW         40(SP),R3
 2002178:	1b 40 c0 08 	MOV        $8+R3,R3
 200217c:	9d 28 af 88 	SW         R3,$40(SP)     | MOV        R1,R5
 2002180:	0a 03 ff fe 	BREV       $-2,R1
 2002184:	28 44 40 00 	AND        R1,R5
 2002188:	1a 03 f7 fe 	BREV       $-2050,R3
 200218c:	a6 ff 8f a8 	LDI        $-1,R4         | MOV        R5,R1
 2002190:	87 fa fc f8 	JSR        0x0200da0c     // 200da0c <__unorddf2>
 2002194:	02 00 da 0c 
 2002198:	8d 1c 8b 00 	SW         R1,$28(SP)     | CMP        $0,R1
 200219c:	78 a8 18 c4 	BNZ        @0x02003a64    // 2003a64 <_vfprintf_r+0x1f18>
 20021a0:	1a 03 f7 fe 	BREV       $-2050,R3
 20021a4:	a6 ff 8f a8 	LDI        $-1,R4         | MOV        R5,R1
 20021a8:	14 87 40 54 	LW         84(SP),R2
 20021ac:	87 fa fc f8 	JSR        0x0200d9a8     // 200d9a8 <__ledf2>
 20021b0:	02 00 d9 a8 
 20021b4:	0c 00 00 01 	CMP        $1,R1
 20021b8:	78 90 18 a8 	BLT        @0x02003a64    // 2003a64 <_vfprintf_r+0x1f18>
 20021bc:	78 80 18 c4 	BRA        @0x02003a84    // 2003a84 <_vfprintf_r+0x1f38>
 20021c0:	26 00 00 2d 	LDI        $45,R4
 20021c4:	25 c7 40 71 	SB         R4,$113(SP)
 20021c8:	ae 2d ad 2c 	LDI        $45,R5         | SW         R5,$44(SP)
 20021cc:	3c 00 00 48 	CMP        $72,R7
 20021d0:	2a 13 00 40 	LDI.LT     0x0200e4a4,R5  // 200e4a4 <_global_impure_ptr+0x8>
 20021d4:	2a 50 e4 a4 
 20021d8:	2a 33 00 40 	LDI.GE     0x0200e4a8,R5  // 200e4a8 <_global_impure_ptr+0xc>
 20021dc:	2a 70 e4 a8 
 20021e0:	2c c7 40 48 	SW         R5,$72(SP)
 20021e4:	48 43 ff 7f 	AND        $-129,R9
 20021e8:	cd 20 ae 03 	SW         R9,$32(SP)     | LDI        $3,R5
 20021ec:	ad 1c ad 24 	SW         R5,$28(SP)     | SW         R5,$36(SP)
 20021f0:	36 00 00 00 	CLR        R6
 20021f4:	34 c7 40 4c 	SW         R6,$76(SP)
 20021f8:	2c 87 40 2c 	LW         44(SP),R5
 20021fc:	78 80 0a 0c 	BRA        @0x02002c0c    // 2002c0c <_vfprintf_r+0x10c0>
 2002200:	3c 00 00 48 	CMP        $72,R7
 2002204:	2a 13 00 40 	LDI.LT     0x0200e4ac,R5  // 200e4ac <_global_impure_ptr+0x10>
 2002208:	2a 50 e4 ac 
 200220c:	2a 33 00 40 	LDI.GE     0x0200e4b0,R5  // 200e4b0 <_global_impure_ptr+0x14>
 2002210:	2a 70 e4 b0 
 2002214:	2c c7 40 48 	SW         R5,$72(SP)
 2002218:	48 43 ff 7f 	AND        $-129,R9
 200221c:	4c c7 40 20 	SW         R9,$32(SP)
 2002220:	2d 87 40 71 	LB         113(SP),R5
 2002224:	ad 2c ae 03 	SW         R5,$44(SP)     | LDI        $3,R5
 2002228:	ad 1c ad 24 	SW         R5,$28(SP)     | SW         R5,$36(SP)
 200222c:	36 00 00 00 	CLR        R6
 2002230:	34 c7 40 4c 	SW         R6,$76(SP)
 2002234:	2c 87 40 2c 	LW         44(SP),R5
 2002238:	78 80 09 d0 	BRA        @0x02002c0c    // 2002c0c <_vfprintf_r+0x10c0>
 200223c:	34 03 ff ff 	CMP        $-1,R6
 2002240:	78 a8 00 0c 	BNZ        @0x02002250    // 2002250 <_vfprintf_r+0x704>
 2002244:	87 b8 81 5f 	MOV        R7,R0          | AND        $-33,R0
 2002248:	85 1c b6 06 	SW         R0,$28(SP)     | LDI        $6,R6
 200224c:	78 80 00 30 	BRA        @0x02002280    // 2002280 <_vfprintf_r+0x734>
 2002250:	97 b8 91 5f 	MOV        R7,R2          | AND        $-33,R2
 2002254:	14 c7 40 1c 	SW         R2,$28(SP)
 2002258:	14 00 00 47 	CMP        $71,R2
 200225c:	13 40 40 00 	MOV        R1,R2
 2002260:	12 08 00 00 	LDI.Z      0x00000001,R2  // 1 <_rom+0x1>
 2002264:	12 48 00 01 
 2002268:	b3 00 9f 88 	CMP        $0,R6          | MOV        R1,R3
 200226c:	1a 08 00 00 	LDI.Z      0x00000001,R3  // 1 <_rom+0x1>
 2002270:	1a 48 00 01 
 2002274:	10 44 c0 00 	AND        R3,R2
 2002278:	10 40 00 ff 	AND        $255,R2
 200227c:	78 a8 19 08 	BNZ        @0x02003b88    // 2003b88 <_vfprintf_r+0x203c>
 2002280:	1b 42 40 00 	MOV        R9,R3
 2002284:	18 c0 01 00 	OR         $256,R3
 2002288:	1c c7 40 20 	SW         R3,$32(SP)
 200228c:	24 87 40 58 	LW         88(SP),R4
 2002290:	87 a0 a3 00 	MOV        R4,R0          | CMP        $0,R4
 2002294:	78 90 00 0c 	BLT        @0x020022a4    // 20022a4 <_vfprintf_r+0x758>
 2002298:	78 80 00 1c 	BRA        @0x020022b8    // 20022b8 <_vfprintf_r+0x76c>
 200229c:	ae 47 ad 1c 	LDI        $71,R5         | SW         R5,$28(SP)
 20022a0:	b6 01 87 98 	LDI        $1,R6          | MOV        R3,R0
 20022a4:	0a 00 00 01 	BREV       $1,R1
 20022a8:	01 04 40 00 	XOR        R1,R0
 20022ac:	85 24 8e 2d 	SW         R0,$36(SP)     | LDI        $45,R1
 20022b0:	0c c7 40 3c 	SW         R1,$60(SP)
 20022b4:	78 80 00 08 	BRA        @0x020022c0    // 20022c0 <_vfprintf_r+0x774>
 20022b8:	a5 24 9e 00 	SW         R4,$36(SP)     | CLR        R3
 20022bc:	1c c7 40 3c 	SW         R3,$60(SP)
 20022c0:	24 87 40 1c 	LW         28(SP),R4
 20022c4:	24 00 00 46 	CMP        $70,R4
 20022c8:	78 88 18 34 	BZ         @0x02003b00    // 2003b00 <_vfprintf_r+0x1fb4>
 20022cc:	24 00 00 45 	CMP        $69,R4
 20022d0:	78 a8 17 ec 	BNZ        @0x02003ac0    // 2003ac0 <_vfprintf_r+0x1f74>
 20022d4:	af b0 aa 01 	MOV        R6,R5          | ADD        $1,R5
 20022d8:	ad 2c 8f e8 	SW         R5,$44(SP)     | MOV        SP,R1
 20022dc:	08 80 00 84 	ADD        $132,R1
 20022e0:	0c c7 40 08 	SW         R1,$8(SP)
 20022e4:	0b 40 5f f4 	MOV        $-12+R1,R1
 20022e8:	8d 04 8f 8c 	SW         R1,$4(SP)      | MOV        $-4+R1,R1
 20022ec:	8d 00 a6 02 	SW         R1,(SP)        | LDI        $2,R4
 20022f0:	14 87 40 24 	LW         36(SP),R2
 20022f4:	1c 87 40 54 	LW         84(SP),R3
 20022f8:	0b 43 00 00 	MOV        R12,R1
 20022fc:	87 fa fc f8 	JSR        0x02004214     // 2004214 <_dtoa_r>
 2002300:	02 00 42 14 
 2002304:	0c c7 40 48 	SW         R1,$72(SP)
 2002308:	af 88 84 2c 	MOV        R1,R5          | LW         44(SP),R0
 200230c:	78 80 17 a8 	BRA        @0x02003ab8    // 2003ab8 <_vfprintf_r+0x1f6c>
 2002310:	0c 87 40 84 	LW         132(SP),R1
 2002314:	78 80 00 68 	BRA        @0x02002380    // 2002380 <_vfprintf_r+0x834>
 2002318:	0c 87 40 74 	LW         116(SP),R1
 200231c:	78 80 00 08 	BRA        @0x02002328    // 2002328 <_vfprintf_r+0x7dc>
 2002320:	8e 01 88 b0 	LDI        $1,R1          | SUB        R6,R1
 2002324:	0c c7 40 74 	SW         R1,$116(SP)
 2002328:	08 85 80 00 	ADD        R6,R1
 200232c:	2c 87 40 48 	LW         72(SP),R5
 2002330:	28 84 40 00 	ADD        R1,R5
 2002334:	9e 00 a6 00 	CLR        R3             | CLR        R4
 2002338:	0c 87 40 24 	LW         36(SP),R1
 200233c:	14 87 40 54 	LW         84(SP),R2
 2002340:	87 fa fc f8 	JSR        0x0200d818     // 200d818 <__eqdf2>
 2002344:	02 00 d8 18 
 2002348:	0c 00 00 00 	CMP        $0,R1
 200234c:	78 88 00 2c 	BZ         @0x0200237c    // 200237c <_vfprintf_r+0x830>
 2002350:	0c 87 40 84 	LW         132(SP),R1
 2002354:	0c 05 40 00 	CMP        R5,R1
 2002358:	78 b8 00 24 	BNC        @0x02002380    // 2002380 <_vfprintf_r+0x834>
 200235c:	97 88 92 01 	MOV        R1,R2          | ADD        $1,R2
 2002360:	14 c7 40 84 	SW         R2,$132(SP)
 2002364:	16 00 00 30 	LDI        $48,R2
 2002368:	15 c4 40 00 	SB         R2,(R1)
 200236c:	0c 87 40 84 	LW         132(SP),R1
 2002370:	0c 05 40 00 	CMP        R5,R1
 2002374:	78 9b ff e4 	BC         @0x0200235c    // 200235c <_vfprintf_r+0x810>
 2002378:	78 80 00 04 	BRA        @0x02002380    // 2002380 <_vfprintf_r+0x834>
 200237c:	0b 41 40 00 	MOV        R5,R1
 2002380:	2c 87 40 48 	LW         72(SP),R5
 2002384:	88 a8 8d 34 	SUB        R5,R1          | SW         R1,$52(SP)
 2002388:	0c 87 40 1c 	LW         28(SP),R1
 200238c:	0c 00 00 47 	CMP        $71,R1
 2002390:	78 a8 00 28 	BNZ        @0x020023bc    // 20023bc <_vfprintf_r+0x870>
 2002394:	2c 87 40 74 	LW         116(SP),R5
 2002398:	2c c7 40 4c 	SW         R5,$76(SP)
 200239c:	ab 7d 8e 00 	CMP        $-3,R5         | CLR        R1
 20023a0:	0a 50 00 01 	LDILO.LT   $1,R1
 20023a4:	34 05 40 00 	CMP        R5,R6
 20023a8:	08 d0 00 01 	OR.LT      $1,R1
 20023ac:	0c 00 00 00 	CMP        $0,R1
 20023b0:	78 88 01 bc 	BZ         @0x02002570    // 2002570 <_vfprintf_r+0xa24>
 20023b4:	ba 7e 8f a8 	ADD        $-2,R7         | MOV        R5,R1
 20023b8:	78 80 00 14 	BRA        @0x020023d0    // 20023d0 <_vfprintf_r+0x884>
 20023bc:	3c 00 00 66 	CMP        $102,R7
 20023c0:	78 b0 01 28 	BGE        @0x020024ec    // 20024ec <_vfprintf_r+0x9a0>
 20023c4:	2c 87 40 74 	LW         116(SP),R5
 20023c8:	2c c7 40 4c 	SW         R5,$76(SP)
 20023cc:	0b 41 40 00 	MOV        R5,R1
 20023d0:	08 83 ff ff 	ADD        $-1,R1
 20023d4:	0c c7 40 74 	SW         R1,$116(SP)
 20023d8:	3d c7 40 7d 	SB         R7,$125(SP)
 20023dc:	0c 00 00 00 	CMP        $0,R1
 20023e0:	78 b0 00 14 	BGE        @0x020023f8    // 20023f8 <_vfprintf_r+0x8ac>
 20023e4:	0e 00 00 01 	LDI        $1,R1
 20023e8:	2c 87 40 4c 	LW         76(SP),R5
 20023ec:	88 a8 96 2d 	SUB        R5,R1          | LDI        $45,R2
 20023f0:	15 c7 40 7e 	SB         R2,$126(SP)
 20023f4:	78 80 00 08 	BRA        @0x02002400    // 2002400 <_vfprintf_r+0x8b4>
 20023f8:	1e 00 00 2b 	LDI        $43,R3
 20023fc:	1d c7 40 7e 	SB         R3,$126(SP)
 2002400:	13 43 40 8b 	MOV        $139+SP,R2
 2002404:	0c 00 00 0a 	CMP        $10,R1
 2002408:	78 b0 00 08 	BGE        @0x02002414    // 2002414 <_vfprintf_r+0x8c8>
 200240c:	78 80 00 64 	BRA        @0x02002474    // 2002474 <_vfprintf_r+0x928>
 2002410:	13 41 40 00 	MOV        R5,R2
 2002414:	af 90 aa 7f 	MOV        R2,R5          | ADD        $-1,R5
 2002418:	23 40 40 00 	MOV        R1,R4
 200241c:	23 c0 00 0a 	DIVS       $10,R4
 2002420:	1b 41 00 00 	MOV        R4,R3
 2002424:	19 80 00 02 	LSL        $2,R3
 2002428:	9a a0 9a 98 	ADD        R4,R3          | ADD        R3,R3
 200242c:	88 98 8a 30 	SUB        R3,R1          | ADD        $48,R1
 2002430:	0d c4 bf ff 	SB         R1,$-1(R2)
 2002434:	8f a0 a3 0a 	MOV        R4,R1          | CMP        $10,R4
 2002438:	78 b3 ff d4 	BGE        @0x02002410    // 2002410 <_vfprintf_r+0x8c4>
 200243c:	92 7e 8a 30 	ADD        $-2,R2         | ADD        $48,R1
 2002440:	0d c5 7f ff 	SB         R1,$-1(R5)
 2002444:	a4 0c 93 a0 	LW         12(SP),R4      | CMP        R4,R2
 2002448:	78 b8 00 44 	BNC        @0x02002490    // 2002490 <_vfprintf_r+0x944>
 200244c:	0b 43 40 7f 	MOV        $127+SP,R1
 2002450:	8a 01 92 01 	ADD        $1,R1          | ADD        $1,R2
 2002454:	1d 84 bf ff 	LB         -1(R2),R3
 2002458:	1d c4 7f ff 	SB         R3,$-1(R1)
 200245c:	14 05 00 00 	CMP        R4,R2
 2002460:	78 ab ff ec 	BNZ        @0x02002450    // 2002450 <_vfprintf_r+0x904>
 2002464:	8c 14 88 a8 	LW         20(SP),R1      | SUB        R5,R1
 2002468:	2b 43 40 7f 	MOV        $127+SP,R5
 200246c:	aa 88 8f a8 	ADD        R1,R5          | MOV        R5,R1
 2002470:	78 80 00 24 	BRA        @0x02002498    // 2002498 <_vfprintf_r+0x94c>
 2002474:	16 00 00 30 	LDI        $48,R2
 2002478:	15 c7 40 7f 	SB         R2,$127(SP)
 200247c:	08 80 00 30 	ADD        $48,R1
 2002480:	0d c7 40 80 	SB         R1,$128(SP)
 2002484:	0b 43 40 00 	MOV        SP,R1
 2002488:	08 80 00 81 	ADD        $129,R1
 200248c:	78 80 00 08 	BRA        @0x02002498    // 2002498 <_vfprintf_r+0x94c>
 2002490:	0b 43 40 00 	MOV        SP,R1
 2002494:	08 80 00 7f 	ADD        $127,R1
 2002498:	9c 10 88 98 	LW         16(SP),R3      | SUB        R3,R1
 200249c:	0c c7 40 60 	SW         R1,$96(SP)
 20024a0:	ac 34 aa 88 	LW         52(SP),R5      | ADD        R1,R5
 20024a4:	ad 24 ac 34 	SW         R5,$36(SP)     | LW         52(SP),R5
 20024a8:	2c 00 00 02 	CMP        $2,R5
 20024ac:	78 b0 00 1c 	BGE        @0x020024cc    // 20024cc <_vfprintf_r+0x980>
 20024b0:	48 40 00 01 	AND        $1,R9
 20024b4:	4c c7 40 4c 	SW         R9,$76(SP)
 20024b8:	78 a8 00 10 	BNZ        @0x020024cc    // 20024cc <_vfprintf_r+0x980>
 20024bc:	ac 24 ab c8 	LW         36(SP),R5      | CMP        R9,R5
 20024c0:	2b 52 40 00 	MOV.LT     R9,R5
 20024c4:	2c c7 40 1c 	SW         R5,$28(SP)
 20024c8:	78 80 01 38 	BRA        @0x02002604    // 2002604 <_vfprintf_r+0xab8>
 20024cc:	24 87 40 24 	LW         36(SP),R4
 20024d0:	2c 87 40 5c 	LW         92(SP),R5
 20024d4:	a2 a8 a5 24 	ADD        R5,R4          | SW         R4,$36(SP)
 20024d8:	8e 00 a3 88 	CLR        R1             | CMP        R1,R4
 20024dc:	23 50 40 00 	MOV.LT     R1,R4
 20024e0:	24 c7 40 1c 	SW         R4,$28(SP)
 20024e4:	0c c7 40 4c 	SW         R1,$76(SP)
 20024e8:	78 80 01 18 	BRA        @0x02002604    // 2002604 <_vfprintf_r+0xab8>
 20024ec:	78 88 00 0c 	BZ         @0x020024fc    // 20024fc <_vfprintf_r+0x9b0>
 20024f0:	3c 87 40 74 	LW         116(SP),R7
 20024f4:	3c c7 40 4c 	SW         R7,$76(SP)
 20024f8:	78 80 00 74 	BRA        @0x02002570    // 2002570 <_vfprintf_r+0xa24>
 20024fc:	2c 87 40 74 	LW         116(SP),R5
 2002500:	2c c7 40 4c 	SW         R5,$76(SP)
 2002504:	2c 00 00 01 	CMP        $1,R5
 2002508:	78 90 00 38 	BLT        @0x02002544    // 2002544 <_vfprintf_r+0x9f8>
 200250c:	34 00 00 00 	CMP        $0,R6
 2002510:	78 a8 00 10 	BNZ        @0x02002524    // 2002524 <_vfprintf_r+0x9d8>
 2002514:	8f c8 89 01 	MOV        R9,R1          | AND        $1,R1
 2002518:	78 a8 00 08 	BNZ        @0x02002524    // 2002524 <_vfprintf_r+0x9d8>
 200251c:	ad 1c ad 24 	SW         R5,$28(SP)     | SW         R5,$36(SP)
 2002520:	78 80 00 e0 	BRA        @0x02002604    // 2002604 <_vfprintf_r+0xab8>
 2002524:	0c 87 40 4c 	LW         76(SP),R1
 2002528:	14 87 40 5c 	LW         92(SP),R2
 200252c:	8a 90 8a b0 	ADD        R2,R1          | ADD        R6,R1
 2002530:	8d 24 8e 00 	SW         R1,$36(SP)     | CLR        R1
 2002534:	ac 24 ab 88 	LW         36(SP),R5      | CMP        R1,R5
 2002538:	2b 50 40 00 	MOV.LT     R1,R5
 200253c:	2c c7 40 1c 	SW         R5,$28(SP)
 2002540:	78 80 00 c0 	BRA        @0x02002604    // 2002604 <_vfprintf_r+0xab8>
 2002544:	34 00 00 00 	CMP        $0,R6
 2002548:	78 a8 00 08 	BNZ        @0x02002554    // 2002554 <_vfprintf_r+0xa08>
 200254c:	8f c8 89 01 	MOV        R9,R1          | AND        $1,R1
 2002550:	78 88 00 a8 	BZ         @0x020025fc    // 20025fc <_vfprintf_r+0xab0>
 2002554:	0c 87 40 5c 	LW         92(SP),R1
 2002558:	8a 01 8a b0 	ADD        $1,R1          | ADD        R6,R1
 200255c:	8d 24 8e 00 	SW         R1,$36(SP)     | CLR        R1
 2002560:	ac 24 ab 88 	LW         36(SP),R5      | CMP        R1,R5
 2002564:	2b 50 40 00 	MOV.LT     R1,R5
 2002568:	2c c7 40 1c 	SW         R5,$28(SP)
 200256c:	78 80 00 94 	BRA        @0x02002604    // 2002604 <_vfprintf_r+0xab8>
 2002570:	3c 87 40 4c 	LW         76(SP),R7
 2002574:	ac 34 bb a8 	LW         52(SP),R5      | CMP        R5,R7
 2002578:	78 90 00 3c 	BLT        @0x020025b8    // 20025b8 <_vfprintf_r+0xa6c>
 200257c:	8f c8 89 01 	MOV        R9,R1          | AND        $1,R1
 2002580:	78 a8 00 18 	BNZ        @0x0200259c    // 200259c <_vfprintf_r+0xa50>
 2002584:	3c 04 40 00 	CMP        R1,R7
 2002588:	3b 50 40 00 	MOV.LT     R1,R7
 200258c:	3c c7 40 1c 	SW         R7,$28(SP)
 2002590:	3c 87 40 4c 	LW         76(SP),R7
 2002594:	bd 24 be 67 	SW         R7,$36(SP)     | LDI        $103,R7
 2002598:	78 80 00 68 	BRA        @0x02002604    // 2002604 <_vfprintf_r+0xab8>
 200259c:	2b 41 c0 00 	MOV        R7,R5
 20025a0:	3c 87 40 5c 	LW         92(SP),R7
 20025a4:	aa b8 ad 24 	ADD        R7,R5          | SW         R5,$36(SP)
 20025a8:	8e 00 ab 88 	CLR        R1             | CMP        R1,R5
 20025ac:	2b 50 40 00 	MOV.LT     R1,R5
 20025b0:	ad 1c be 67 	SW         R5,$28(SP)     | LDI        $103,R7
 20025b4:	78 80 00 4c 	BRA        @0x02002604    // 2002604 <_vfprintf_r+0xab8>
 20025b8:	3c 87 40 5c 	LW         92(SP),R7
 20025bc:	aa b8 ad 24 	ADD        R7,R5          | SW         R5,$36(SP)
 20025c0:	2c 87 40 4c 	LW         76(SP),R5
 20025c4:	2c 00 00 01 	CMP        $1,R5
 20025c8:	78 90 00 14 	BLT        @0x020025e0    // 20025e0 <_vfprintf_r+0xa94>
 20025cc:	8e 00 bc 24 	CLR        R1             | LW         36(SP),R7
 20025d0:	3c 04 40 00 	CMP        R1,R7
 20025d4:	3b 50 40 00 	MOV.LT     R1,R7
 20025d8:	bd 1c be 67 	SW         R7,$28(SP)     | LDI        $103,R7
 20025dc:	78 80 00 24 	BRA        @0x02002604    // 2002604 <_vfprintf_r+0xab8>
 20025e0:	8c 24 88 a8 	LW         36(SP),R1      | SUB        R5,R1
 20025e4:	8f 89 8d 24 	MOV        $1+R1,R1       | SW         R1,$36(SP)
 20025e8:	8e 00 bc 24 	CLR        R1             | LW         36(SP),R7
 20025ec:	3c 04 40 00 	CMP        R1,R7
 20025f0:	3b 50 40 00 	MOV.LT     R1,R7
 20025f4:	bd 1c be 67 	SW         R7,$28(SP)     | LDI        $103,R7
 20025f8:	78 80 00 08 	BRA        @0x02002604    // 2002604 <_vfprintf_r+0xab8>
 20025fc:	ae 01 ad 1c 	LDI        $1,R5          | SW         R5,$28(SP)
 2002600:	2c c7 40 24 	SW         R5,$36(SP)
 2002604:	8c 3c 8b 00 	LW         60(SP),R1      | CMP        $0,R1
 2002608:	78 a8 00 0c 	BNZ        @0x02002618    // 2002618 <_vfprintf_r+0xacc>
 200260c:	2d 87 40 71 	LB         113(SP),R5
 2002610:	ad 2c b7 88 	SW         R5,$44(SP)     | MOV        R1,R6
 2002614:	78 80 05 f4 	BRA        @0x02002c0c    // 2002c0c <_vfprintf_r+0x10c0>
 2002618:	0e 00 00 2d 	LDI        $45,R1
 200261c:	0d c7 40 71 	SB         R1,$113(SP)
 2002620:	ae 2d ad 2c 	LDI        $45,R5         | SW         R5,$44(SP)
 2002624:	36 00 00 00 	CLR        R6
 2002628:	78 80 05 e8 	BRA        @0x02002c14    // 2002c14 <_vfprintf_r+0x10c8>
 200262c:	0c 00 00 00 	CMP        $0,R1
 2002630:	25 ef 40 71 	SB.NZ      R4,$113(SP)
 2002634:	8f c8 89 10 	MOV        R9,R1          | AND        $16,R1
 2002638:	78 88 00 24 	BZ         @0x02002660    // 2002660 <_vfprintf_r+0xb14>
 200263c:	bc 28 8c b8 	LW         40(SP),R7      | LW         (R7),R1
 2002640:	3c 87 40 30 	LW         48(SP),R7
 2002644:	3c c4 40 04 	SW         R7,$4(R1)
 2002648:	13 41 c0 00 	MOV        R7,R2
 200264c:	11 c0 00 1f 	ASR        $31,R2
 2002650:	95 88 bc 28 	SW         R2,(R1)        | LW         40(SP),R7
 2002654:	3b 41 c0 04 	MOV        $4+R7,R7
 2002658:	3c c7 40 28 	SW         R7,$40(SP)
 200265c:	78 83 f6 44 	BRA        @0x02001ca4    // 2001ca4 <_vfprintf_r+0x158>
 2002660:	0b 42 40 00 	MOV        R9,R1
 2002664:	08 40 00 40 	AND        $64,R1
 2002668:	bc 28 8c b8 	LW         40(SP),R7      | LW         (R7),R1
 200266c:	3c 87 40 30 	LW         48(SP),R7
 2002670:	3d 6c 40 00 	SH.NZ      R7,(R1)
 2002674:	3c cc 40 00 	SW.Z       R7,(R1)
 2002678:	3c 87 40 28 	LW         40(SP),R7
 200267c:	3b 41 c0 04 	MOV        $4+R7,R7
 2002680:	3c c7 40 28 	SW         R7,$40(SP)
 2002684:	78 83 f6 1c 	BRA        @0x02001ca4    // 2001ca4 <_vfprintf_r+0x158>
 2002688:	48 c0 00 10 	OR         $16,R9
 200268c:	8f c8 89 10 	MOV        R9,R1          | AND        $16,R1
 2002690:	78 88 00 20 	BZ         @0x020026b4    // 20026b4 <_vfprintf_r+0xb68>
 2002694:	94 28 8c 90 	LW         40(SP),R2      | LW         (R2),R1
 2002698:	14 84 80 04 	LW         4(R2),R2
 200269c:	0c c7 40 40 	SW         R1,$64(SP)
 20026a0:	14 c7 40 44 	SW         R2,$68(SP)
 20026a4:	1c 87 40 28 	LW         40(SP),R3
 20026a8:	1b 40 c0 08 	MOV        $8+R3,R3
 20026ac:	9d 28 96 00 	SW         R3,$40(SP)     | CLR        R2
 20026b0:	78 80 02 8c 	BRA        @0x02002940    // 2002940 <_vfprintf_r+0xdf4>
 20026b4:	13 42 40 00 	MOV        R9,R2
 20026b8:	10 40 00 40 	AND        $64,R2
 20026bc:	78 88 00 1c 	BZ         @0x020026dc    // 20026dc <_vfprintf_r+0xb90>
 20026c0:	a4 28 94 a0 	LW         40(SP),R4      | LW         (R4),R2
 20026c4:	10 40 ff ff 	AND        $65535,R2
 20026c8:	14 c7 40 44 	SW         R2,$68(SP)
 20026cc:	0c c7 40 40 	SW         R1,$64(SP)
 20026d0:	23 41 00 04 	MOV        $4+R4,R4
 20026d4:	a5 28 97 88 	SW         R4,$40(SP)     | MOV        R1,R2
 20026d8:	78 80 02 64 	BRA        @0x02002940    // 2002940 <_vfprintf_r+0xdf4>
 20026dc:	ac 28 ac a8 	LW         40(SP),R5      | LW         (R5),R5
 20026e0:	2c c7 40 44 	SW         R5,$68(SP)
 20026e4:	14 c7 40 40 	SW         R2,$64(SP)
 20026e8:	0c 87 40 28 	LW         40(SP),R1
 20026ec:	0b 40 40 04 	MOV        $4+R1,R1
 20026f0:	0c c7 40 28 	SW         R1,$40(SP)
 20026f4:	78 80 02 48 	BRA        @0x02002940    // 2002940 <_vfprintf_r+0xdf4>
 20026f8:	bc 28 bc b8 	LW         40(SP),R7      | LW         (R7),R7
 20026fc:	3c c7 40 44 	SW         R7,$68(SP)
 2002700:	0e 00 00 00 	CLR        R1
 2002704:	0c c7 40 40 	SW         R1,$64(SP)
 2002708:	48 c0 00 02 	OR         $2,R9
 200270c:	16 00 00 30 	LDI        $48,R2
 2002710:	15 c7 40 72 	SB         R2,$114(SP)
 2002714:	1e 00 00 78 	LDI        $120,R3
 2002718:	1d c7 40 73 	SB         R3,$115(SP)
 200271c:	3c 87 40 28 	LW         40(SP),R7
 2002720:	3b 41 c0 04 	MOV        $4+R7,R7
 2002724:	3c c7 40 28 	SW         R7,$40(SP)
 2002728:	3a 03 00 40 	LDI        0x0200e4c8,R7  // 200e4c8 <_global_impure_ptr+0x2c>
 200272c:	3a 40 e4 c8 
 2002730:	3c c7 40 64 	SW         R7,$100(SP)
 2002734:	96 02 be 78 	LDI        $2,R2          | LDI        $120,R7
 2002738:	78 80 02 04 	BRA        @0x02002940    // 2002940 <_vfprintf_r+0xdf4>
 200273c:	ac 28 aa 04 	LW         40(SP),R5      | ADD        $4,R5
 2002740:	8c 28 8c 88 	LW         40(SP),R1      | LW         (R1),R1
 2002744:	0c c7 40 48 	SW         R1,$72(SP)
 2002748:	16 00 00 00 	CLR        R2
 200274c:	15 c7 40 71 	SB         R2,$113(SP)
 2002750:	0c 00 00 00 	CMP        $0,R1
 2002754:	78 a8 00 28 	BNZ        @0x02002780    // 2002780 <_vfprintf_r+0xc34>
 2002758:	8e 06 8b b0 	LDI        $6,R1          | CMP        R6,R1
 200275c:	33 58 40 00 	MOV.C      R1,R6
 2002760:	b5 1c ad 28 	SW         R6,$28(SP)     | SW         R5,$40(SP)
 2002764:	b5 24 cd 20 	SW         R6,$36(SP)     | SW         R9,$32(SP)
 2002768:	b6 00 b5 2c 	CLR        R6             | SW         R6,$44(SP)
 200276c:	34 c7 40 4c 	SW         R6,$76(SP)
 2002770:	2a 03 00 40 	LDI        0x0200e4dc,R5  // 200e4dc <_global_impure_ptr+0x40>
 2002774:	2a 40 e4 dc 
 2002778:	2c c7 40 48 	SW         R5,$72(SP)
 200277c:	78 80 04 9c 	BRA        @0x02002c1c    // 2002c1c <_vfprintf_r+0x10d0>
 2002780:	34 03 ff ff 	CMP        $-1,R6
 2002784:	78 88 00 5c 	BZ         @0x020027e4    // 20027e4 <_vfprintf_r+0xc98>
 2002788:	9f b0 96 00 	MOV        R6,R3          | CLR        R2
 200278c:	87 fa fc f8 	JSR        0x02007470     // 2007470 <memchr>
 2002790:	02 00 74 70 
 2002794:	0c 00 00 00 	CMP        $0,R1
 2002798:	78 a8 00 1c 	BNZ        @0x020027b8    // 20027b8 <_vfprintf_r+0xc6c>
 200279c:	15 87 40 71 	LB         113(SP),R2
 20027a0:	95 2c b5 1c 	SW         R2,$44(SP)     | SW         R6,$28(SP)
 20027a4:	ad 28 b5 24 	SW         R5,$40(SP)     | SW         R6,$36(SP)
 20027a8:	cd 20 b7 88 	SW         R9,$32(SP)     | MOV        R1,R6
 20027ac:	0c c7 40 4c 	SW         R1,$76(SP)
 20027b0:	2b 40 80 00 	MOV        R2,R5
 20027b4:	78 80 04 54 	BRA        @0x02002c0c    // 2002c0c <_vfprintf_r+0x10c0>
 20027b8:	1c 87 40 48 	LW         72(SP),R3
 20027bc:	88 98 8d 24 	SUB        R3,R1          | SW         R1,$36(SP)
 20027c0:	b6 00 8b b0 	CLR        R6             | CMP        R6,R1
 20027c4:	0b 51 80 00 	MOV.LT     R6,R1
 20027c8:	0c c7 40 1c 	SW         R1,$28(SP)
 20027cc:	25 87 40 71 	LB         113(SP),R4
 20027d0:	a5 2c ad 28 	SW         R4,$44(SP)     | SW         R5,$40(SP)
 20027d4:	4c c7 40 20 	SW         R9,$32(SP)
 20027d8:	34 c7 40 4c 	SW         R6,$76(SP)
 20027dc:	2b 41 00 00 	MOV        R4,R5
 20027e0:	78 80 04 28 	BRA        @0x02002c0c    // 2002c0c <_vfprintf_r+0x10c0>
 20027e4:	87 fa fc f8 	JSR        0x02001a38     // 2001a38 <strlen>
 20027e8:	02 00 1a 38 
 20027ec:	8d 24 b6 00 	SW         R1,$36(SP)     | CLR        R6
 20027f0:	0c 05 80 00 	CMP        R6,R1
 20027f4:	0b 51 80 00 	MOV.LT     R6,R1
 20027f8:	0c c7 40 1c 	SW         R1,$28(SP)
 20027fc:	0d 87 40 71 	LB         113(SP),R1
 2002800:	8d 2c ad 28 	SW         R1,$44(SP)     | SW         R5,$40(SP)
 2002804:	4c c7 40 20 	SW         R9,$32(SP)
 2002808:	34 c7 40 4c 	SW         R6,$76(SP)
 200280c:	2b 40 40 00 	MOV        R1,R5
 2002810:	78 80 03 f8 	BRA        @0x02002c0c    // 2002c0c <_vfprintf_r+0x10c0>
 2002814:	48 c0 00 10 	OR         $16,R9
 2002818:	8f c8 89 10 	MOV        R9,R1          | AND        $16,R1
 200281c:	78 88 00 20 	BZ         @0x02002840    // 2002840 <_vfprintf_r+0xcf4>
 2002820:	9c 28 94 98 	LW         40(SP),R3      | LW         (R3),R2
 2002824:	1c 84 c0 04 	LW         4(R3),R3
 2002828:	14 c7 40 40 	SW         R2,$64(SP)
 200282c:	1c c7 40 44 	SW         R3,$68(SP)
 2002830:	24 87 40 28 	LW         40(SP),R4
 2002834:	23 41 00 08 	MOV        $8+R4,R4
 2002838:	a5 28 96 01 	SW         R4,$40(SP)     | LDI        $1,R2
 200283c:	78 80 01 00 	BRA        @0x02002940    // 2002940 <_vfprintf_r+0xdf4>
 2002840:	13 42 40 00 	MOV        R9,R2
 2002844:	10 40 00 40 	AND        $64,R2
 2002848:	78 88 00 1c 	BZ         @0x02002868    // 2002868 <_vfprintf_r+0xd1c>
 200284c:	ac 28 94 a8 	LW         40(SP),R5      | LW         (R5),R2
 2002850:	10 40 ff ff 	AND        $65535,R2
 2002854:	14 c7 40 44 	SW         R2,$68(SP)
 2002858:	0c c7 40 40 	SW         R1,$64(SP)
 200285c:	2b 41 40 04 	MOV        $4+R5,R5
 2002860:	ad 28 96 01 	SW         R5,$40(SP)     | LDI        $1,R2
 2002864:	78 80 00 d8 	BRA        @0x02002940    // 2002940 <_vfprintf_r+0xdf4>
 2002868:	8c 28 8c 88 	LW         40(SP),R1      | LW         (R1),R1
 200286c:	0c c7 40 44 	SW         R1,$68(SP)
 2002870:	14 c7 40 40 	SW         R2,$64(SP)
 2002874:	14 87 40 28 	LW         40(SP),R2
 2002878:	13 40 80 04 	MOV        $4+R2,R2
 200287c:	95 28 96 01 	SW         R2,$40(SP)     | LDI        $1,R2
 2002880:	78 80 00 bc 	BRA        @0x02002940    // 2002940 <_vfprintf_r+0xdf4>
 2002884:	0c 00 00 00 	CMP        $0,R1
 2002888:	25 ef 40 71 	SB.NZ      R4,$113(SP)
 200288c:	1e 00 00 78 	LDI        $120,R3
 2002890:	22 03 00 40 	LDI        0x0200e4c8,R4  // 200e4c8 <_global_impure_ptr+0x2c>
 2002894:	22 40 e4 c8 
 2002898:	24 c7 40 64 	SW         R4,$100(SP)
 200289c:	8f c8 89 10 	MOV        R9,R1          | AND        $16,R1
 20028a0:	78 88 00 20 	BZ         @0x020028c4    // 20028c4 <_vfprintf_r+0xd78>
 20028a4:	94 28 8c 90 	LW         40(SP),R2      | LW         (R2),R1
 20028a8:	14 84 80 04 	LW         4(R2),R2
 20028ac:	0c c7 40 40 	SW         R1,$64(SP)
 20028b0:	14 c7 40 44 	SW         R2,$68(SP)
 20028b4:	24 87 40 28 	LW         40(SP),R4
 20028b8:	23 41 00 08 	MOV        $8+R4,R4
 20028bc:	24 c7 40 28 	SW         R4,$40(SP)
 20028c0:	78 80 00 40 	BRA        @0x02002904    // 2002904 <_vfprintf_r+0xdb8>
 20028c4:	13 42 40 00 	MOV        R9,R2
 20028c8:	10 40 00 40 	AND        $64,R2
 20028cc:	78 88 00 1c 	BZ         @0x020028ec    // 20028ec <_vfprintf_r+0xda0>
 20028d0:	ac 28 94 a8 	LW         40(SP),R5      | LW         (R5),R2
 20028d4:	10 40 ff ff 	AND        $65535,R2
 20028d8:	14 c7 40 44 	SW         R2,$68(SP)
 20028dc:	0c c7 40 40 	SW         R1,$64(SP)
 20028e0:	2b 41 40 04 	MOV        $4+R5,R5
 20028e4:	2c c7 40 28 	SW         R5,$40(SP)
 20028e8:	78 80 00 18 	BRA        @0x02002904    // 2002904 <_vfprintf_r+0xdb8>
 20028ec:	8c 28 8c 88 	LW         40(SP),R1      | LW         (R1),R1
 20028f0:	0c c7 40 44 	SW         R1,$68(SP)
 20028f4:	14 c7 40 40 	SW         R2,$64(SP)
 20028f8:	14 87 40 28 	LW         40(SP),R2
 20028fc:	13 40 80 04 	MOV        $4+R2,R2
 2002900:	14 c7 40 28 	SW         R2,$40(SP)
 2002904:	8f c8 89 01 	MOV        R9,R1          | AND        $1,R1
 2002908:	78 88 00 2c 	BZ         @0x02002938    // 2002938 <_vfprintf_r+0xdec>
 200290c:	24 87 40 40 	LW         64(SP),R4
 2002910:	2c 87 40 44 	LW         68(SP),R5
 2002914:	96 02 a3 00 	LDI        $2,R2          | CMP        $0,R4
 2002918:	2c 08 00 00 	CMP.Z      $0,R5
 200291c:	78 88 00 20 	BZ         @0x02002940    // 2002940 <_vfprintf_r+0xdf4>
 2002920:	2e 00 00 30 	LDI        $48,R5
 2002924:	2d c7 40 72 	SB         R5,$114(SP)
 2002928:	1d c7 40 73 	SB         R3,$115(SP)
 200292c:	48 c0 00 02 	OR         $2,R9
 2002930:	16 00 00 02 	LDI        $2,R2
 2002934:	78 80 00 08 	BRA        @0x02002940    // 2002940 <_vfprintf_r+0xdf4>
 2002938:	16 00 00 02 	LDI        $2,R2
 200293c:	78 80 00 00 	BRA        @0x02002940    // 2002940 <_vfprintf_r+0xdf4>
 2002940:	0e 00 00 00 	CLR        R1
 2002944:	0d c7 40 71 	SB         R1,$113(SP)
 2002948:	ae 00 ad 2c 	CLR        R5             | SW         R5,$44(SP)
 200294c:	34 03 ff ff 	CMP        $-1,R6
 2002950:	78 88 00 34 	BZ         @0x02002988    // 2002988 <_vfprintf_r+0xe3c>
 2002954:	0b 42 40 00 	MOV        R9,R1
 2002958:	08 43 ff 7f 	AND        $-129,R1
 200295c:	0c c7 40 20 	SW         R1,$32(SP)
 2002960:	0c 87 40 40 	LW         64(SP),R1
 2002964:	1c 87 40 44 	LW         68(SP),R3
 2002968:	08 c4 c0 00 	OR         R3,R1
 200296c:	1e 00 00 00 	CLR        R3
 2002970:	1a 68 00 01 	LDILO.NZ   $1,R3
 2002974:	34 00 00 00 	CMP        $0,R6
 2002978:	18 e8 00 01 	OR.NZ      $1,R3
 200297c:	1c 00 00 00 	CMP        $0,R3
 2002980:	78 88 01 e4 	BZ         @0x02002b68    // 2002b68 <_vfprintf_r+0x101c>
 2002984:	4c 87 40 20 	LW         32(SP),R9
 2002988:	14 00 00 01 	CMP        $1,R2
 200298c:	78 88 00 b0 	BZ         @0x02002a40    // 2002a40 <_vfprintf_r+0xef4>
 2002990:	14 00 00 02 	CMP        $2,R2
 2002994:	78 88 01 54 	BZ         @0x02002aec    // 2002aec <_vfprintf_r+0xfa0>
 2002998:	13 43 40 c0 	MOV        $192+SP,R2
 200299c:	d5 1c bd 20 	SW         R10,$28(SP)    | SW         R7,$32(SP)
 20029a0:	4c c7 40 24 	SW         R9,$36(SP)
 20029a4:	24 87 40 40 	LW         64(SP),R4
 20029a8:	2c 87 40 44 	LW         68(SP),R5
 20029ac:	78 80 00 04 	BRA        @0x020029b4    // 20029b4 <_vfprintf_r+0xe68>
 20029b0:	13 42 80 00 	MOV        R10,R2
 20029b4:	d7 90 d2 7f 	MOV        R2,R10         | ADD        $-1,R10
 20029b8:	8f a8 89 07 	MOV        R5,R1          | AND        $7,R1
 20029bc:	08 80 00 30 	ADD        $48,R1
 20029c0:	0d c4 bf ff 	SB         R1,$-1(R2)
 20029c4:	3b 41 00 00 	MOV        R4,R7
 20029c8:	39 80 00 1d 	LSL        $29,R7
 20029cc:	1b 41 40 00 	MOV        R5,R3
 20029d0:	19 40 00 03 	LSR        $3,R3
 20029d4:	4b 41 00 00 	MOV        R4,R9
 20029d8:	49 40 00 03 	LSR        $3,R9
 20029dc:	a7 c8 af b8 	MOV        R9,R4          | MOV        R7,R5
 20029e0:	28 c4 c0 00 	OR         R3,R5
 20029e4:	24 00 00 00 	CMP        $0,R4
 20029e8:	2c 08 00 00 	CMP.Z      $0,R5
 20029ec:	78 ab ff c0 	BNZ        @0x020029b0    // 20029b0 <_vfprintf_r+0xe64>
 20029f0:	bc 20 cc 24 	LW         32(SP),R7      | LW         36(SP),R9
 20029f4:	24 c7 40 40 	SW         R4,$64(SP)
 20029f8:	2c c7 40 44 	SW         R5,$68(SP)
 20029fc:	9f d0 d4 1c 	MOV        R10,R3         | LW         28(SP),R10
 2002a00:	8b 30 8e 00 	CMP        $48,R1         | CLR        R1
 2002a04:	0a 68 00 01 	LDILO.NZ   $1,R1
 2002a08:	a7 c8 a1 88 	MOV        R9,R4          | AND        R1,R4
 2002a0c:	78 a8 00 10 	BNZ        @0x02002a20    // 2002a20 <_vfprintf_r+0xed4>
 2002a10:	ac 18 a8 98 	LW         24(SP),R5      | SUB        R3,R5
 2002a14:	ad 24 cd 20 	SW         R5,$36(SP)     | SW         R9,$32(SP)
 2002a18:	1c c7 40 48 	SW         R3,$72(SP)
 2002a1c:	78 80 01 94 	BRA        @0x02002bb4    // 2002bb4 <_vfprintf_r+0x1068>
 2002a20:	10 83 ff fe 	ADD        $-2,R2
 2002a24:	14 c7 40 48 	SW         R2,$72(SP)
 2002a28:	0e 00 00 30 	LDI        $48,R1
 2002a2c:	0d c4 ff ff 	SB         R1,$-1(R3)
 2002a30:	9c 18 98 90 	LW         24(SP),R3      | SUB        R2,R3
 2002a34:	9d 24 cd 20 	SW         R3,$36(SP)     | SW         R9,$32(SP)
 2002a38:	2b 40 c0 00 	MOV        R3,R5
 2002a3c:	78 80 01 74 	BRA        @0x02002bb4    // 2002bb4 <_vfprintf_r+0x1068>
 2002a40:	24 87 40 40 	LW         64(SP),R4
 2002a44:	2c 87 40 44 	LW         68(SP),R5
 2002a48:	24 00 00 00 	CMP        $0,R4
 2002a4c:	78 a8 00 28 	BNZ        @0x02002a78    // 2002a78 <_vfprintf_r+0xf2c>
 2002a50:	2c 00 00 0a 	CMP        $10,R5
 2002a54:	78 b8 00 20 	BNC        @0x02002a78    // 2002a78 <_vfprintf_r+0xf2c>
 2002a58:	8f a8 8a 30 	MOV        R5,R1          | ADD        $48,R1
 2002a5c:	0d c7 40 bf 	SB         R1,$191(SP)
 2002a60:	cd 20 95 24 	SW         R9,$32(SP)     | SW         R2,$36(SP)
 2002a64:	2b 43 40 00 	MOV        SP,R5
 2002a68:	28 80 00 bf 	ADD        $191,R5
 2002a6c:	2c c7 40 48 	SW         R5,$72(SP)
 2002a70:	2b 40 80 00 	MOV        R2,R5
 2002a74:	78 80 01 3c 	BRA        @0x02002bb4    // 2002bb4 <_vfprintf_r+0x1068>
 2002a78:	2b 43 40 c0 	MOV        $192+SP,R5
 2002a7c:	2c c7 40 48 	SW         R5,$72(SP)
 2002a80:	d5 1c bd 20 	SW         R10,$28(SP)    | SW         R7,$32(SP)
 2002a84:	3b 42 c0 00 	MOV        R11,R7
 2002a88:	54 87 40 40 	LW         64(SP),R10
 2002a8c:	5c 87 40 44 	LW         68(SP),R11
 2002a90:	aa 7f 9e 00 	ADD        $-1,R5         | CLR        R3
 2002a94:	a6 0a 8f d0 	LDI        $10,R4         | MOV        R10,R1
 2002a98:	13 42 c0 00 	MOV        R11,R2
 2002a9c:	87 fa fc f8 	JSR        0x0200c594     // 200c594 <__umoddi3>
 2002aa0:	02 00 c5 94 
 2002aa4:	10 80 00 30 	ADD        $48,R2
 2002aa8:	15 c5 40 00 	SB         R2,(R5)
 2002aac:	9e 00 a6 0a 	CLR        R3             | LDI        $10,R4
 2002ab0:	8f d0 97 d8 	MOV        R10,R1         | MOV        R11,R2
 2002ab4:	87 fa fc f8 	JSR        0x0200c03c     // 200c03c <__udivdi3>
 2002ab8:	02 00 c0 3c 
 2002abc:	d7 88 df 90 	MOV        R1,R10         | MOV        R2,R11
 2002ac0:	0c 00 00 00 	CMP        $0,R1
 2002ac4:	14 08 00 00 	CMP.Z      $0,R2
 2002ac8:	78 ab ff c4 	BNZ        @0x02002a90    // 2002a90 <_vfprintf_r+0xf44>
 2002acc:	2c c7 40 48 	SW         R5,$72(SP)
 2002ad0:	0c c7 40 40 	SW         R1,$64(SP)
 2002ad4:	14 c7 40 44 	SW         R2,$68(SP)
 2002ad8:	d4 1c df b8 	LW         28(SP),R10     | MOV        R7,R11
 2002adc:	bc 20 8c 18 	LW         32(SP),R7      | LW         24(SP),R1
 2002ae0:	88 a8 8d 24 	SUB        R5,R1          | SW         R1,$36(SP)
 2002ae4:	cd 20 af 88 	SW         R9,$32(SP)     | MOV        R1,R5
 2002ae8:	78 80 00 c8 	BRA        @0x02002bb4    // 2002bb4 <_vfprintf_r+0x1068>
 2002aec:	2b 43 40 c0 	MOV        $192+SP,R5
 2002af0:	2c c7 40 48 	SW         R5,$72(SP)
 2002af4:	d5 1c bd 20 	SW         R10,$28(SP)    | SW         R7,$32(SP)
 2002af8:	0b 41 40 00 	MOV        R5,R1
 2002afc:	54 87 40 64 	LW         100(SP),R10
 2002b00:	14 87 40 40 	LW         64(SP),R2
 2002b04:	1c 87 40 44 	LW         68(SP),R3
 2002b08:	8a 7f a7 98 	ADD        $-1,R1         | MOV        R3,R4
 2002b0c:	a1 0f bf d0 	AND        $15,R4         | MOV        R10,R7
 2002b10:	38 85 00 00 	ADD        R4,R7
 2002b14:	25 85 c0 00 	LB         (R7),R4
 2002b18:	25 c4 40 00 	SB         R4,(R1)
 2002b1c:	2b 40 80 00 	MOV        R2,R5
 2002b20:	29 80 00 1c 	LSL        $28,R5
 2002b24:	23 40 c0 00 	MOV        R3,R4
 2002b28:	21 40 00 04 	LSR        $4,R4
 2002b2c:	3b 40 80 00 	MOV        R2,R7
 2002b30:	39 40 00 04 	LSR        $4,R7
 2002b34:	97 b8 9f a8 	MOV        R7,R2          | MOV        R5,R3
 2002b38:	18 c5 00 00 	OR         R4,R3
 2002b3c:	14 00 00 00 	CMP        $0,R2
 2002b40:	1c 08 00 00 	CMP.Z      $0,R3
 2002b44:	78 ab ff c0 	BNZ        @0x02002b08    // 2002b08 <_vfprintf_r+0xfbc>
 2002b48:	d4 1c bc 20 	LW         28(SP),R10     | LW         32(SP),R7
 2002b4c:	0c c7 40 48 	SW         R1,$72(SP)
 2002b50:	14 c7 40 40 	SW         R2,$64(SP)
 2002b54:	1c c7 40 44 	SW         R3,$68(SP)
 2002b58:	94 18 90 88 	LW         24(SP),R2      | SUB        R1,R2
 2002b5c:	95 24 cd 20 	SW         R2,$36(SP)     | SW         R9,$32(SP)
 2002b60:	2b 40 80 00 	MOV        R2,R5
 2002b64:	78 80 00 4c 	BRA        @0x02002bb4    // 2002bb4 <_vfprintf_r+0x1068>
 2002b68:	14 00 00 00 	CMP        $0,R2
 2002b6c:	78 a8 00 24 	BNZ        @0x02002b94    // 2002b94 <_vfprintf_r+0x1048>
 2002b70:	c9 01 cd 24 	AND        $1,R9          | SW         R9,$36(SP)
 2002b74:	78 88 00 30 	BZ         @0x02002ba8    // 2002ba8 <_vfprintf_r+0x105c>
 2002b78:	1e 00 00 30 	LDI        $48,R3
 2002b7c:	1d c7 40 bf 	SB         R3,$191(SP)
 2002b80:	2b 43 40 00 	MOV        SP,R5
 2002b84:	28 80 00 bf 	ADD        $191,R5
 2002b88:	2c c7 40 48 	SW         R5,$72(SP)
 2002b8c:	2b 42 40 00 	MOV        R9,R5
 2002b90:	78 80 00 20 	BRA        @0x02002bb4    // 2002bb4 <_vfprintf_r+0x1068>
 2002b94:	1c c7 40 24 	SW         R3,$36(SP)
 2002b98:	2b 43 40 c0 	MOV        $192+SP,R5
 2002b9c:	2c c7 40 48 	SW         R5,$72(SP)
 2002ba0:	2b 40 c0 00 	MOV        R3,R5
 2002ba4:	78 80 00 0c 	BRA        @0x02002bb4    // 2002bb4 <_vfprintf_r+0x1068>
 2002ba8:	2b 43 40 c0 	MOV        $192+SP,R5
 2002bac:	2c c7 40 48 	SW         R5,$72(SP)
 2002bb0:	2b 42 40 00 	MOV        R9,R5
 2002bb4:	2c 05 80 00 	CMP        R6,R5
 2002bb8:	2b 51 80 00 	MOV.LT     R6,R5
 2002bbc:	ad 1c ae 00 	SW         R5,$28(SP)     | CLR        R5
 2002bc0:	2c c7 40 4c 	SW         R5,$76(SP)
 2002bc4:	2c 87 40 2c 	LW         44(SP),R5
 2002bc8:	78 80 00 40 	BRA        @0x02002c0c    // 2002c0c <_vfprintf_r+0x10c0>
 2002bcc:	0c 00 00 00 	CMP        $0,R1
 2002bd0:	25 ef 40 71 	SB.NZ      R4,$113(SP)
 2002bd4:	3c 00 00 00 	CMP        $0,R7
 2002bd8:	78 88 0d 38 	BZ         @0x02003914    // 2003914 <_vfprintf_r+0x1dc8>
 2002bdc:	3d c7 40 98 	SB         R7,$152(SP)
 2002be0:	0e 00 00 00 	CLR        R1
 2002be4:	0d c7 40 71 	SB         R1,$113(SP)
 2002be8:	cd 20 ae 00 	SW         R9,$32(SP)     | CLR        R5
 2002bec:	ad 2c ae 01 	SW         R5,$44(SP)     | LDI        $1,R5
 2002bf0:	ad 1c ad 24 	SW         R5,$28(SP)     | SW         R5,$36(SP)
 2002bf4:	36 00 00 00 	CLR        R6
 2002bf8:	34 c7 40 4c 	SW         R6,$76(SP)
 2002bfc:	2b 43 40 00 	MOV        SP,R5
 2002c00:	28 80 00 98 	ADD        $152,R5
 2002c04:	2c c7 40 48 	SW         R5,$72(SP)
 2002c08:	78 80 00 10 	BRA        @0x02002c1c    // 2002c1c <_vfprintf_r+0x10d0>
 2002c0c:	2c 00 00 00 	CMP        $0,R5
 2002c10:	78 88 00 08 	BZ         @0x02002c1c    // 2002c1c <_vfprintf_r+0x10d0>
 2002c14:	ac 1c aa 01 	LW         28(SP),R5      | ADD        $1,R5
 2002c18:	2c c7 40 1c 	SW         R5,$28(SP)
 2002c1c:	8c 20 89 02 	LW         32(SP),R1      | AND        $2,R1
 2002c20:	0c c7 40 3c 	SW         R1,$60(SP)
 2002c24:	78 88 00 08 	BZ         @0x02002c30    // 2002c30 <_vfprintf_r+0x10e4>
 2002c28:	ac 1c aa 02 	LW         28(SP),R5      | ADD        $2,R5
 2002c2c:	2c c7 40 1c 	SW         R5,$28(SP)
 2002c30:	4c 87 40 20 	LW         32(SP),R9
 2002c34:	48 40 00 84 	AND        $132,R9
 2002c38:	78 88 00 0c 	BZ         @0x02002c48    // 2002c48 <_vfprintf_r+0x10fc>
 2002c3c:	2c 87 40 94 	LW         148(SP),R5
 2002c40:	0c 87 40 2c 	LW         44(SP),R1
 2002c44:	78 80 00 ec 	BRA        @0x02002d34    // 2002d34 <_vfprintf_r+0x11e8>
 2002c48:	ac 38 8c 1c 	LW         56(SP),R5      | LW         28(SP),R1
 2002c4c:	a8 88 ab 01 	SUB        R1,R5          | CMP        $1,R5
 2002c50:	78 b0 00 0c 	BGE        @0x02002c60    // 2002c60 <_vfprintf_r+0x1114>
 2002c54:	2c 87 40 94 	LW         148(SP),R5
 2002c58:	0c 87 40 2c 	LW         44(SP),R1
 2002c5c:	78 80 00 d4 	BRA        @0x02002d34    // 2002d34 <_vfprintf_r+0x11e8>
 2002c60:	2c 00 00 11 	CMP        $17,R5
 2002c64:	78 b0 00 0c 	BGE        @0x02002c74    // 2002c74 <_vfprintf_r+0x1128>
 2002c68:	14 87 40 94 	LW         148(SP),R2
 2002c6c:	0c 87 40 90 	LW         144(SP),R1
 2002c70:	78 80 00 5c 	BRA        @0x02002cd0    // 2002cd0 <_vfprintf_r+0x1184>
 2002c74:	14 87 40 94 	LW         148(SP),R2
 2002c78:	0c 87 40 90 	LW         144(SP),R1
 2002c7c:	1a 03 00 40 	LDI        0x0200e4f8,R3  // 200e4f8 <blanks.4493>
 2002c80:	1a 40 e4 f8 
 2002c84:	9d d8 a6 10 	SW         R3,(R11)       | LDI        $16,R4
 2002c88:	24 c6 c0 04 	SW         R4,$4(R11)
 2002c8c:	10 85 00 00 	ADD        R4,R2
 2002c90:	14 c7 40 94 	SW         R2,$148(SP)
 2002c94:	08 80 00 01 	ADD        $1,R1
 2002c98:	0c c7 40 90 	SW         R1,$144(SP)
 2002c9c:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002ca0:	78 90 00 24 	BLT        @0x02002cc8    // 2002cc8 <_vfprintf_r+0x117c>
 2002ca4:	1b 43 40 8c 	MOV        $140+SP,R3
 2002ca8:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002cac:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2002cb0:	02 00 9c b0 
 2002cb4:	0c 00 00 00 	CMP        $0,R1
 2002cb8:	78 a8 0c 88 	BNZ        @0x02003944    // 2003944 <_vfprintf_r+0x1df8>
 2002cbc:	14 87 40 94 	LW         148(SP),R2
 2002cc0:	0c 87 40 90 	LW         144(SP),R1
 2002cc4:	5b 43 40 c0 	MOV        $192+SP,R11
 2002cc8:	aa 70 ab 11 	ADD        $-16,R5        | CMP        $17,R5
 2002ccc:	78 b3 ff ac 	BGE        @0x02002c7c    // 2002c7c <_vfprintf_r+0x1130>
 2002cd0:	1a 03 00 40 	LDI        0x0200e4f8,R3  // 200e4f8 <blanks.4493>
 2002cd4:	1a 40 e4 f8 
 2002cd8:	1c c6 c0 00 	SW         R3,(R11)
 2002cdc:	2c c6 c0 04 	SW         R5,$4(R11)
 2002ce0:	28 84 80 00 	ADD        R2,R5
 2002ce4:	2c c7 40 94 	SW         R5,$148(SP)
 2002ce8:	08 80 00 01 	ADD        $1,R1
 2002cec:	0c c7 40 90 	SW         R1,$144(SP)
 2002cf0:	0c 00 00 08 	CMP        $8,R1
 2002cf4:	78 b0 00 10 	BGE        @0x02002d08    // 2002d08 <_vfprintf_r+0x11bc>
 2002cf8:	58 80 00 08 	ADD        $8,R11
 2002cfc:	25 87 40 71 	LB         113(SP),R4
 2002d00:	a5 2c 8f a0 	SW         R4,$44(SP)     | MOV        R4,R1
 2002d04:	78 80 00 2c 	BRA        @0x02002d34    // 2002d34 <_vfprintf_r+0x11e8>
 2002d08:	1b 43 40 8c 	MOV        $140+SP,R3
 2002d0c:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002d10:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2002d14:	02 00 9c b0 
 2002d18:	0c 00 00 00 	CMP        $0,R1
 2002d1c:	78 a8 0c 2c 	BNZ        @0x0200394c    // 200394c <_vfprintf_r+0x1e00>
 2002d20:	2d 87 40 71 	LB         113(SP),R5
 2002d24:	2c c7 40 2c 	SW         R5,$44(SP)
 2002d28:	2c 87 40 94 	LW         148(SP),R5
 2002d2c:	5b 43 40 c0 	MOV        $192+SP,R11
 2002d30:	0c 87 40 2c 	LW         44(SP),R1
 2002d34:	0c 00 00 00 	CMP        $0,R1
 2002d38:	78 88 00 48 	BZ         @0x02002d84    // 2002d84 <_vfprintf_r+0x1238>
 2002d3c:	13 43 40 71 	MOV        $113+SP,R2
 2002d40:	95 d8 9e 01 	SW         R2,(R11)       | LDI        $1,R3
 2002d44:	1c c6 c0 04 	SW         R3,$4(R11)
 2002d48:	28 84 c0 00 	ADD        R3,R5
 2002d4c:	2c c7 40 94 	SW         R5,$148(SP)
 2002d50:	0c 87 40 90 	LW         144(SP),R1
 2002d54:	08 84 c0 00 	ADD        R3,R1
 2002d58:	0c c7 40 90 	SW         R1,$144(SP)
 2002d5c:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002d60:	78 90 00 20 	BLT        @0x02002d84    // 2002d84 <_vfprintf_r+0x1238>
 2002d64:	1b 43 40 8c 	MOV        $140+SP,R3
 2002d68:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002d6c:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2002d70:	02 00 9c b0 
 2002d74:	0c 00 00 00 	CMP        $0,R1
 2002d78:	78 a8 0b d8 	BNZ        @0x02003954    // 2003954 <_vfprintf_r+0x1e08>
 2002d7c:	2c 87 40 94 	LW         148(SP),R5
 2002d80:	5b 43 40 c0 	MOV        $192+SP,R11
 2002d84:	a4 3c a3 00 	LW         60(SP),R4      | CMP        $0,R4
 2002d88:	78 88 00 48 	BZ         @0x02002dd4    // 2002dd4 <_vfprintf_r+0x1288>
 2002d8c:	0b 43 40 72 	MOV        $114+SP,R1
 2002d90:	8d d8 96 02 	SW         R1,(R11)       | LDI        $2,R2
 2002d94:	14 c6 c0 04 	SW         R2,$4(R11)
 2002d98:	28 84 80 00 	ADD        R2,R5
 2002d9c:	2c c7 40 94 	SW         R5,$148(SP)
 2002da0:	0c 87 40 90 	LW         144(SP),R1
 2002da4:	08 80 00 01 	ADD        $1,R1
 2002da8:	0c c7 40 90 	SW         R1,$144(SP)
 2002dac:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002db0:	78 90 00 20 	BLT        @0x02002dd4    // 2002dd4 <_vfprintf_r+0x1288>
 2002db4:	1b 43 40 8c 	MOV        $140+SP,R3
 2002db8:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002dbc:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2002dc0:	02 00 9c b0 
 2002dc4:	0c 00 00 00 	CMP        $0,R1
 2002dc8:	78 a8 0b 90 	BNZ        @0x0200395c    // 200395c <_vfprintf_r+0x1e10>
 2002dcc:	2c 87 40 94 	LW         148(SP),R5
 2002dd0:	5b 43 40 c0 	MOV        $192+SP,R11
 2002dd4:	4c 00 00 80 	CMP        $128,R9
 2002dd8:	78 a8 00 b8 	BNZ        @0x02002e94    // 2002e94 <_vfprintf_r+0x1348>
 2002ddc:	cc 38 9c 1c 	LW         56(SP),R9      | LW         28(SP),R3
 2002de0:	c8 98 cb 01 	SUB        R3,R9          | CMP        $1,R9
 2002de4:	78 90 00 ac 	BLT        @0x02002e94    // 2002e94 <_vfprintf_r+0x1348>
 2002de8:	0c 87 40 90 	LW         144(SP),R1
 2002dec:	4c 00 00 11 	CMP        $17,R9
 2002df0:	78 90 00 58 	BLT        @0x02002e4c    // 2002e4c <_vfprintf_r+0x1300>
 2002df4:	0c 87 40 90 	LW         144(SP),R1
 2002df8:	22 03 00 40 	LDI        0x0200e4e8,R4  // 200e4e8 <zeroes.4494>
 2002dfc:	22 40 e4 e8 
 2002e00:	a5 d8 96 10 	SW         R4,(R11)       | LDI        $16,R2
 2002e04:	14 c6 c0 04 	SW         R2,$4(R11)
 2002e08:	28 84 80 00 	ADD        R2,R5
 2002e0c:	2c c7 40 94 	SW         R5,$148(SP)
 2002e10:	08 80 00 01 	ADD        $1,R1
 2002e14:	0c c7 40 90 	SW         R1,$144(SP)
 2002e18:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002e1c:	78 90 00 24 	BLT        @0x02002e44    // 2002e44 <_vfprintf_r+0x12f8>
 2002e20:	1b 43 40 8c 	MOV        $140+SP,R3
 2002e24:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002e28:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2002e2c:	02 00 9c b0 
 2002e30:	0c 00 00 00 	CMP        $0,R1
 2002e34:	78 a8 0b 2c 	BNZ        @0x02003964    // 2003964 <_vfprintf_r+0x1e18>
 2002e38:	2c 87 40 94 	LW         148(SP),R5
 2002e3c:	0c 87 40 90 	LW         144(SP),R1
 2002e40:	5b 43 40 c0 	MOV        $192+SP,R11
 2002e44:	ca 70 cb 11 	ADD        $-16,R9        | CMP        $17,R9
 2002e48:	78 b3 ff ac 	BGE        @0x02002df8    // 2002df8 <_vfprintf_r+0x12ac>
 2002e4c:	1a 03 00 40 	LDI        0x0200e4e8,R3  // 200e4e8 <zeroes.4494>
 2002e50:	1a 40 e4 e8 
 2002e54:	1c c6 c0 00 	SW         R3,(R11)
 2002e58:	4c c6 c0 04 	SW         R9,$4(R11)
 2002e5c:	28 86 40 00 	ADD        R9,R5
 2002e60:	2c c7 40 94 	SW         R5,$148(SP)
 2002e64:	08 80 00 01 	ADD        $1,R1
 2002e68:	0c c7 40 90 	SW         R1,$144(SP)
 2002e6c:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002e70:	78 90 00 20 	BLT        @0x02002e94    // 2002e94 <_vfprintf_r+0x1348>
 2002e74:	1b 43 40 8c 	MOV        $140+SP,R3
 2002e78:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002e7c:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2002e80:	02 00 9c b0 
 2002e84:	0c 00 00 00 	CMP        $0,R1
 2002e88:	78 a8 0a e0 	BNZ        @0x0200396c    // 200396c <_vfprintf_r+0x1e20>
 2002e8c:	2c 87 40 94 	LW         148(SP),R5
 2002e90:	5b 43 40 c0 	MOV        $192+SP,R11
 2002e94:	a4 24 b0 a0 	LW         36(SP),R4      | SUB        R4,R6
 2002e98:	34 00 00 01 	CMP        $1,R6
 2002e9c:	78 90 00 ac 	BLT        @0x02002f4c    // 2002f4c <_vfprintf_r+0x1400>
 2002ea0:	0c 87 40 90 	LW         144(SP),R1
 2002ea4:	34 00 00 11 	CMP        $17,R6
 2002ea8:	78 90 00 58 	BLT        @0x02002f04    // 2002f04 <_vfprintf_r+0x13b8>
 2002eac:	0c 87 40 90 	LW         144(SP),R1
 2002eb0:	12 03 00 40 	LDI        0x0200e4e8,R2  // 200e4e8 <zeroes.4494>
 2002eb4:	12 40 e4 e8 
 2002eb8:	95 d8 9e 10 	SW         R2,(R11)       | LDI        $16,R3
 2002ebc:	1c c6 c0 04 	SW         R3,$4(R11)
 2002ec0:	28 84 c0 00 	ADD        R3,R5
 2002ec4:	2c c7 40 94 	SW         R5,$148(SP)
 2002ec8:	08 80 00 01 	ADD        $1,R1
 2002ecc:	0c c7 40 90 	SW         R1,$144(SP)
 2002ed0:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002ed4:	78 90 00 24 	BLT        @0x02002efc    // 2002efc <_vfprintf_r+0x13b0>
 2002ed8:	1b 43 40 8c 	MOV        $140+SP,R3
 2002edc:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002ee0:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2002ee4:	02 00 9c b0 
 2002ee8:	0c 00 00 00 	CMP        $0,R1
 2002eec:	78 a8 0a 84 	BNZ        @0x02003974    // 2003974 <_vfprintf_r+0x1e28>
 2002ef0:	2c 87 40 94 	LW         148(SP),R5
 2002ef4:	0c 87 40 90 	LW         144(SP),R1
 2002ef8:	5b 43 40 c0 	MOV        $192+SP,R11
 2002efc:	b2 70 b3 11 	ADD        $-16,R6        | CMP        $17,R6
 2002f00:	78 b3 ff ac 	BGE        @0x02002eb0    // 2002eb0 <_vfprintf_r+0x1364>
 2002f04:	22 03 00 40 	LDI        0x0200e4e8,R4  // 200e4e8 <zeroes.4494>
 2002f08:	22 40 e4 e8 
 2002f0c:	24 c6 c0 00 	SW         R4,(R11)
 2002f10:	34 c6 c0 04 	SW         R6,$4(R11)
 2002f14:	28 85 80 00 	ADD        R6,R5
 2002f18:	2c c7 40 94 	SW         R5,$148(SP)
 2002f1c:	08 80 00 01 	ADD        $1,R1
 2002f20:	0c c7 40 90 	SW         R1,$144(SP)
 2002f24:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002f28:	78 90 00 20 	BLT        @0x02002f4c    // 2002f4c <_vfprintf_r+0x1400>
 2002f2c:	1b 43 40 8c 	MOV        $140+SP,R3
 2002f30:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002f34:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2002f38:	02 00 9c b0 
 2002f3c:	0c 00 00 00 	CMP        $0,R1
 2002f40:	78 a8 0a 38 	BNZ        @0x0200397c    // 200397c <_vfprintf_r+0x1e30>
 2002f44:	2c 87 40 94 	LW         148(SP),R5
 2002f48:	5b 43 40 c0 	MOV        $192+SP,R11
 2002f4c:	0c 87 40 20 	LW         32(SP),R1
 2002f50:	08 40 01 00 	AND        $256,R1
 2002f54:	78 a8 00 4c 	BNZ        @0x02002fa4    // 2002fa4 <_vfprintf_r+0x1458>
 2002f58:	3c 87 40 48 	LW         72(SP),R7
 2002f5c:	bd d8 a4 24 	SW         R7,(R11)       | LW         36(SP),R4
 2002f60:	24 c6 c0 04 	SW         R4,$4(R11)
 2002f64:	28 85 00 00 	ADD        R4,R5
 2002f68:	2c c7 40 94 	SW         R5,$148(SP)
 2002f6c:	0c 87 40 90 	LW         144(SP),R1
 2002f70:	08 80 00 01 	ADD        $1,R1
 2002f74:	0c c7 40 90 	SW         R1,$144(SP)
 2002f78:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002f7c:	78 90 08 90 	BLT        @0x02003810    // 2003810 <_vfprintf_r+0x1cc4>
 2002f80:	1b 43 40 8c 	MOV        $140+SP,R3
 2002f84:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002f88:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2002f8c:	02 00 9c b0 
 2002f90:	0c 00 00 00 	CMP        $0,R1
 2002f94:	78 a8 09 ec 	BNZ        @0x02003984    // 2003984 <_vfprintf_r+0x1e38>
 2002f98:	2c 87 40 94 	LW         148(SP),R5
 2002f9c:	5b 43 40 c0 	MOV        $192+SP,R11
 2002fa0:	78 80 08 6c 	BRA        @0x02003810    // 2003810 <_vfprintf_r+0x1cc4>
 2002fa4:	3c 00 00 66 	CMP        $102,R7
 2002fa8:	78 90 06 04 	BLT        @0x020035b0    // 20035b0 <_vfprintf_r+0x1a64>
 2002fac:	9e 00 a6 00 	CLR        R3             | CLR        R4
 2002fb0:	0c 87 40 58 	LW         88(SP),R1
 2002fb4:	14 87 40 54 	LW         84(SP),R2
 2002fb8:	87 fa fc f8 	JSR        0x0200d818     // 200d818 <__eqdf2>
 2002fbc:	02 00 d8 18 
 2002fc0:	0c 00 00 00 	CMP        $0,R1
 2002fc4:	78 a8 01 70 	BNZ        @0x02003138    // 2003138 <_vfprintf_r+0x15ec>
 2002fc8:	3a 03 00 40 	LDI        0x0200e4e4,R7  // 200e4e4 <_global_impure_ptr+0x48>
 2002fcc:	3a 40 e4 e4 
 2002fd0:	bd d8 8e 01 	SW         R7,(R11)       | LDI        $1,R1
 2002fd4:	0c c6 c0 04 	SW         R1,$4(R11)
 2002fd8:	28 84 40 00 	ADD        R1,R5
 2002fdc:	2c c7 40 94 	SW         R5,$148(SP)
 2002fe0:	0c 87 40 90 	LW         144(SP),R1
 2002fe4:	08 80 00 01 	ADD        $1,R1
 2002fe8:	0c c7 40 90 	SW         R1,$144(SP)
 2002fec:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2002ff0:	78 90 00 1c 	BLT        @0x02003010    // 2003010 <_vfprintf_r+0x14c4>
 2002ff4:	1b 43 40 8c 	MOV        $140+SP,R3
 2002ff8:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2002ffc:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2003000:	02 00 9c b0 
 2003004:	0c 00 00 00 	CMP        $0,R1
 2003008:	78 a8 09 80 	BNZ        @0x0200398c    // 200398c <_vfprintf_r+0x1e40>
 200300c:	5b 43 40 c0 	MOV        $192+SP,R11
 2003010:	0c 87 40 74 	LW         116(SP),R1
 2003014:	ac 34 8b a8 	LW         52(SP),R5      | CMP        R5,R1
 2003018:	78 90 00 10 	BLT        @0x0200302c    // 200302c <_vfprintf_r+0x14e0>
 200301c:	8c 20 89 01 	LW         32(SP),R1      | AND        $1,R1
 2003020:	78 a8 00 08 	BNZ        @0x0200302c    // 200302c <_vfprintf_r+0x14e0>
 2003024:	2c 87 40 94 	LW         148(SP),R5
 2003028:	78 80 07 e4 	BRA        @0x02003810    // 2003810 <_vfprintf_r+0x1cc4>
 200302c:	3c 87 40 50 	LW         80(SP),R7
 2003030:	3c c6 c0 00 	SW         R7,(R11)
 2003034:	3c 87 40 5c 	LW         92(SP),R7
 2003038:	3c c6 c0 04 	SW         R7,$4(R11)
 200303c:	0c 87 40 94 	LW         148(SP),R1
 2003040:	af b8 aa 88 	MOV        R7,R5          | ADD        R1,R5
 2003044:	2c c7 40 94 	SW         R5,$148(SP)
 2003048:	0c 87 40 90 	LW         144(SP),R1
 200304c:	08 80 00 01 	ADD        $1,R1
 2003050:	0c c7 40 90 	SW         R1,$144(SP)
 2003054:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2003058:	78 90 00 20 	BLT        @0x0200307c    // 200307c <_vfprintf_r+0x1530>
 200305c:	1b 43 40 8c 	MOV        $140+SP,R3
 2003060:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003064:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2003068:	02 00 9c b0 
 200306c:	0c 00 00 00 	CMP        $0,R1
 2003070:	78 a8 09 20 	BNZ        @0x02003994    // 2003994 <_vfprintf_r+0x1e48>
 2003074:	2c 87 40 94 	LW         148(SP),R5
 2003078:	5b 43 40 c0 	MOV        $192+SP,R11
 200307c:	b4 34 b2 7f 	LW         52(SP),R6      | ADD        $-1,R6
 2003080:	34 00 00 01 	CMP        $1,R6
 2003084:	78 90 07 88 	BLT        @0x02003810    // 2003810 <_vfprintf_r+0x1cc4>
 2003088:	0c 87 40 90 	LW         144(SP),R1
 200308c:	34 00 00 11 	CMP        $17,R6
 2003090:	78 90 00 58 	BLT        @0x020030ec    // 20030ec <_vfprintf_r+0x15a0>
 2003094:	0c 87 40 90 	LW         144(SP),R1
 2003098:	12 03 00 40 	LDI        0x0200e4e8,R2  // 200e4e8 <zeroes.4494>
 200309c:	12 40 e4 e8 
 20030a0:	95 d8 9e 10 	SW         R2,(R11)       | LDI        $16,R3
 20030a4:	1c c6 c0 04 	SW         R3,$4(R11)
 20030a8:	28 84 c0 00 	ADD        R3,R5
 20030ac:	2c c7 40 94 	SW         R5,$148(SP)
 20030b0:	08 80 00 01 	ADD        $1,R1
 20030b4:	0c c7 40 90 	SW         R1,$144(SP)
 20030b8:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 20030bc:	78 90 00 24 	BLT        @0x020030e4    // 20030e4 <_vfprintf_r+0x1598>
 20030c0:	1b 43 40 8c 	MOV        $140+SP,R3
 20030c4:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20030c8:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 20030cc:	02 00 9c b0 
 20030d0:	0c 00 00 00 	CMP        $0,R1
 20030d4:	78 a8 08 c4 	BNZ        @0x0200399c    // 200399c <_vfprintf_r+0x1e50>
 20030d8:	2c 87 40 94 	LW         148(SP),R5
 20030dc:	0c 87 40 90 	LW         144(SP),R1
 20030e0:	5b 43 40 c0 	MOV        $192+SP,R11
 20030e4:	b2 70 b3 11 	ADD        $-16,R6        | CMP        $17,R6
 20030e8:	78 b3 ff ac 	BGE        @0x02003098    // 2003098 <_vfprintf_r+0x154c>
 20030ec:	22 03 00 40 	LDI        0x0200e4e8,R4  // 200e4e8 <zeroes.4494>
 20030f0:	22 40 e4 e8 
 20030f4:	24 c6 c0 00 	SW         R4,(R11)
 20030f8:	34 c6 c0 04 	SW         R6,$4(R11)
 20030fc:	28 85 80 00 	ADD        R6,R5
 2003100:	2c c7 40 94 	SW         R5,$148(SP)
 2003104:	08 80 00 01 	ADD        $1,R1
 2003108:	0c c7 40 90 	SW         R1,$144(SP)
 200310c:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2003110:	78 90 06 fc 	BLT        @0x02003810    // 2003810 <_vfprintf_r+0x1cc4>
 2003114:	1b 43 40 8c 	MOV        $140+SP,R3
 2003118:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 200311c:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2003120:	02 00 9c b0 
 2003124:	0c 00 00 00 	CMP        $0,R1
 2003128:	78 a8 08 78 	BNZ        @0x020039a4    // 20039a4 <_vfprintf_r+0x1e58>
 200312c:	2c 87 40 94 	LW         148(SP),R5
 2003130:	5b 43 40 c0 	MOV        $192+SP,R11
 2003134:	78 80 06 d8 	BRA        @0x02003810    // 2003810 <_vfprintf_r+0x1cc4>
 2003138:	14 87 40 74 	LW         116(SP),R2
 200313c:	14 00 00 01 	CMP        $1,R2
 2003140:	78 b0 01 b8 	BGE        @0x020032fc    // 20032fc <_vfprintf_r+0x17b0>
 2003144:	3a 03 00 40 	LDI        0x0200e4e4,R7  // 200e4e4 <_global_impure_ptr+0x48>
 2003148:	3a 40 e4 e4 
 200314c:	bd d8 8e 01 	SW         R7,(R11)       | LDI        $1,R1
 2003150:	0c c6 c0 04 	SW         R1,$4(R11)
 2003154:	28 84 40 00 	ADD        R1,R5
 2003158:	2c c7 40 94 	SW         R5,$148(SP)
 200315c:	0c 87 40 90 	LW         144(SP),R1
 2003160:	08 80 00 01 	ADD        $1,R1
 2003164:	0c c7 40 90 	SW         R1,$144(SP)
 2003168:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 200316c:	78 90 00 24 	BLT        @0x02003194    // 2003194 <_vfprintf_r+0x1648>
 2003170:	1b 43 40 8c 	MOV        $140+SP,R3
 2003174:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003178:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 200317c:	02 00 9c b0 
 2003180:	0c 00 00 00 	CMP        $0,R1
 2003184:	78 a8 08 24 	BNZ        @0x020039ac    // 20039ac <_vfprintf_r+0x1e60>
 2003188:	14 87 40 74 	LW         116(SP),R2
 200318c:	2c 87 40 94 	LW         148(SP),R5
 2003190:	5b 43 40 c0 	MOV        $192+SP,R11
 2003194:	0c 87 40 34 	LW         52(SP),R1
 2003198:	08 c4 80 00 	OR         R2,R1
 200319c:	78 a8 00 08 	BNZ        @0x020031a8    // 20031a8 <_vfprintf_r+0x165c>
 20031a0:	8c 20 89 01 	LW         32(SP),R1      | AND        $1,R1
 20031a4:	78 88 06 68 	BZ         @0x02003810    // 2003810 <_vfprintf_r+0x1cc4>
 20031a8:	3c 87 40 50 	LW         80(SP),R7
 20031ac:	3c c6 c0 00 	SW         R7,(R11)
 20031b0:	3c 87 40 5c 	LW         92(SP),R7
 20031b4:	3c c6 c0 04 	SW         R7,$4(R11)
 20031b8:	9f b8 9a a8 	MOV        R7,R3          | ADD        R5,R3
 20031bc:	1c c7 40 94 	SW         R3,$148(SP)
 20031c0:	0c 87 40 90 	LW         144(SP),R1
 20031c4:	08 80 00 01 	ADD        $1,R1
 20031c8:	0c c7 40 90 	SW         R1,$144(SP)
 20031cc:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 20031d0:	78 90 00 28 	BLT        @0x020031fc    // 20031fc <_vfprintf_r+0x16b0>
 20031d4:	1b 43 40 8c 	MOV        $140+SP,R3
 20031d8:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20031dc:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 20031e0:	02 00 9c b0 
 20031e4:	0c 00 00 00 	CMP        $0,R1
 20031e8:	78 a8 07 c8 	BNZ        @0x020039b4    // 20039b4 <_vfprintf_r+0x1e68>
 20031ec:	14 87 40 74 	LW         116(SP),R2
 20031f0:	1c 87 40 94 	LW         148(SP),R3
 20031f4:	0c 87 40 90 	LW         144(SP),R1
 20031f8:	5b 43 40 c0 	MOV        $192+SP,R11
 20031fc:	14 00 00 00 	CMP        $0,R2
 2003200:	78 b0 00 b0 	BGE        @0x020032b4    // 20032b4 <_vfprintf_r+0x1768>
 2003204:	2b 40 9f ff 	MOV        $-1+R2,R5
 2003208:	29 03 ff ff 	XOR        $-1,R5
 200320c:	14 03 ff f0 	CMP        $-16,R2
 2003210:	78 b0 00 54 	BGE        @0x02003268    // 2003268 <_vfprintf_r+0x171c>
 2003214:	12 03 00 40 	LDI        0x0200e4e8,R2  // 200e4e8 <zeroes.4494>
 2003218:	12 40 e4 e8 
 200321c:	95 d8 a6 10 	SW         R2,(R11)       | LDI        $16,R4
 2003220:	24 c6 c0 04 	SW         R4,$4(R11)
 2003224:	18 85 00 00 	ADD        R4,R3
 2003228:	1c c7 40 94 	SW         R3,$148(SP)
 200322c:	08 80 00 01 	ADD        $1,R1
 2003230:	0c c7 40 90 	SW         R1,$144(SP)
 2003234:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2003238:	78 90 00 24 	BLT        @0x02003260    // 2003260 <_vfprintf_r+0x1714>
 200323c:	1b 43 40 8c 	MOV        $140+SP,R3
 2003240:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003244:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2003248:	02 00 9c b0 
 200324c:	0c 00 00 00 	CMP        $0,R1
 2003250:	78 a8 07 68 	BNZ        @0x020039bc    // 20039bc <_vfprintf_r+0x1e70>
 2003254:	1c 87 40 94 	LW         148(SP),R3
 2003258:	0c 87 40 90 	LW         144(SP),R1
 200325c:	5b 43 40 c0 	MOV        $192+SP,R11
 2003260:	aa 70 ab 11 	ADD        $-16,R5        | CMP        $17,R5
 2003264:	78 b3 ff ac 	BGE        @0x02003214    // 2003214 <_vfprintf_r+0x16c8>
 2003268:	3a 03 00 40 	LDI        0x0200e4e8,R7  // 200e4e8 <zeroes.4494>
 200326c:	3a 40 e4 e8 
 2003270:	3c c6 c0 00 	SW         R7,(R11)
 2003274:	2c c6 c0 04 	SW         R5,$4(R11)
 2003278:	18 85 40 00 	ADD        R5,R3
 200327c:	1c c7 40 94 	SW         R3,$148(SP)
 2003280:	da 08 8a 01 	ADD        $8,R11         | ADD        $1,R1
 2003284:	0c c7 40 90 	SW         R1,$144(SP)
 2003288:	0c 00 00 08 	CMP        $8,R1
 200328c:	78 90 00 24 	BLT        @0x020032b4    // 20032b4 <_vfprintf_r+0x1768>
 2003290:	1b 43 40 8c 	MOV        $140+SP,R3
 2003294:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003298:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 200329c:	02 00 9c b0 
 20032a0:	0c 00 00 00 	CMP        $0,R1
 20032a4:	78 a8 07 1c 	BNZ        @0x020039c4    // 20039c4 <_vfprintf_r+0x1e78>
 20032a8:	1c 87 40 94 	LW         148(SP),R3
 20032ac:	0c 87 40 90 	LW         144(SP),R1
 20032b0:	5b 43 40 c0 	MOV        $192+SP,R11
 20032b4:	2c 87 40 48 	LW         72(SP),R5
 20032b8:	ad d8 bc 34 	SW         R5,(R11)       | LW         52(SP),R7
 20032bc:	3c c6 c0 04 	SW         R7,$4(R11)
 20032c0:	af b8 aa 98 	MOV        R7,R5          | ADD        R3,R5
 20032c4:	2c c7 40 94 	SW         R5,$148(SP)
 20032c8:	08 80 00 01 	ADD        $1,R1
 20032cc:	0c c7 40 90 	SW         R1,$144(SP)
 20032d0:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 20032d4:	78 90 05 38 	BLT        @0x02003810    // 2003810 <_vfprintf_r+0x1cc4>
 20032d8:	1b 43 40 8c 	MOV        $140+SP,R3
 20032dc:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20032e0:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 20032e4:	02 00 9c b0 
 20032e8:	0c 00 00 00 	CMP        $0,R1
 20032ec:	78 a8 06 dc 	BNZ        @0x020039cc    // 20039cc <_vfprintf_r+0x1e80>
 20032f0:	2c 87 40 94 	LW         148(SP),R5
 20032f4:	5b 43 40 c0 	MOV        $192+SP,R11
 20032f8:	78 80 05 14 	BRA        @0x02003810    // 2003810 <_vfprintf_r+0x1cc4>
 20032fc:	34 87 40 4c 	LW         76(SP),R6
 2003300:	bc 34 b3 b8 	LW         52(SP),R7      | CMP        R7,R6
 2003304:	33 71 c0 00 	MOV.GE     R7,R6
 2003308:	34 00 00 01 	CMP        $1,R6
 200330c:	78 90 00 48 	BLT        @0x02003358    // 2003358 <_vfprintf_r+0x180c>
 2003310:	3c 87 40 48 	LW         72(SP),R7
 2003314:	3c c6 c0 00 	SW         R7,(R11)
 2003318:	34 c6 c0 04 	SW         R6,$4(R11)
 200331c:	28 85 80 00 	ADD        R6,R5
 2003320:	2c c7 40 94 	SW         R5,$148(SP)
 2003324:	0c 87 40 90 	LW         144(SP),R1
 2003328:	08 80 00 01 	ADD        $1,R1
 200332c:	0c c7 40 90 	SW         R1,$144(SP)
 2003330:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2003334:	78 90 00 20 	BLT        @0x02003358    // 2003358 <_vfprintf_r+0x180c>
 2003338:	1b 43 40 8c 	MOV        $140+SP,R3
 200333c:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003340:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2003344:	02 00 9c b0 
 2003348:	0c 00 00 00 	CMP        $0,R1
 200334c:	78 a8 06 84 	BNZ        @0x020039d4    // 20039d4 <_vfprintf_r+0x1e88>
 2003350:	2c 87 40 94 	LW         148(SP),R5
 2003354:	5b 43 40 c0 	MOV        $192+SP,R11
 2003358:	8e 00 8b b0 	CLR        R1             | CMP        R6,R1
 200335c:	0b 51 80 00 	MOV.LT     R6,R1
 2003360:	34 87 40 4c 	LW         76(SP),R6
 2003364:	b0 88 b3 01 	SUB        R1,R6          | CMP        $1,R6
 2003368:	78 90 00 ac 	BLT        @0x02003418    // 2003418 <_vfprintf_r+0x18cc>
 200336c:	0c 87 40 90 	LW         144(SP),R1
 2003370:	34 00 00 11 	CMP        $17,R6
 2003374:	78 90 00 58 	BLT        @0x020033d0    // 20033d0 <_vfprintf_r+0x1884>
 2003378:	0c 87 40 90 	LW         144(SP),R1
 200337c:	12 03 00 40 	LDI        0x0200e4e8,R2  // 200e4e8 <zeroes.4494>
 2003380:	12 40 e4 e8 
 2003384:	95 d8 9e 10 	SW         R2,(R11)       | LDI        $16,R3
 2003388:	1c c6 c0 04 	SW         R3,$4(R11)
 200338c:	28 84 c0 00 	ADD        R3,R5
 2003390:	2c c7 40 94 	SW         R5,$148(SP)
 2003394:	08 80 00 01 	ADD        $1,R1
 2003398:	0c c7 40 90 	SW         R1,$144(SP)
 200339c:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 20033a0:	78 90 00 24 	BLT        @0x020033c8    // 20033c8 <_vfprintf_r+0x187c>
 20033a4:	1b 43 40 8c 	MOV        $140+SP,R3
 20033a8:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20033ac:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 20033b0:	02 00 9c b0 
 20033b4:	0c 00 00 00 	CMP        $0,R1
 20033b8:	78 a8 06 20 	BNZ        @0x020039dc    // 20039dc <_vfprintf_r+0x1e90>
 20033bc:	2c 87 40 94 	LW         148(SP),R5
 20033c0:	0c 87 40 90 	LW         144(SP),R1
 20033c4:	5b 43 40 c0 	MOV        $192+SP,R11
 20033c8:	b2 70 b3 11 	ADD        $-16,R6        | CMP        $17,R6
 20033cc:	78 b3 ff ac 	BGE        @0x0200337c    // 200337c <_vfprintf_r+0x1830>
 20033d0:	22 03 00 40 	LDI        0x0200e4e8,R4  // 200e4e8 <zeroes.4494>
 20033d4:	22 40 e4 e8 
 20033d8:	24 c6 c0 00 	SW         R4,(R11)
 20033dc:	34 c6 c0 04 	SW         R6,$4(R11)
 20033e0:	28 85 80 00 	ADD        R6,R5
 20033e4:	2c c7 40 94 	SW         R5,$148(SP)
 20033e8:	08 80 00 01 	ADD        $1,R1
 20033ec:	0c c7 40 90 	SW         R1,$144(SP)
 20033f0:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 20033f4:	78 90 00 20 	BLT        @0x02003418    // 2003418 <_vfprintf_r+0x18cc>
 20033f8:	1b 43 40 8c 	MOV        $140+SP,R3
 20033fc:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003400:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2003404:	02 00 9c b0 
 2003408:	0c 00 00 00 	CMP        $0,R1
 200340c:	78 a8 05 d4 	BNZ        @0x020039e4    // 20039e4 <_vfprintf_r+0x1e98>
 2003410:	2c 87 40 94 	LW         148(SP),R5
 2003414:	5b 43 40 c0 	MOV        $192+SP,R11
 2003418:	14 87 40 74 	LW         116(SP),R2
 200341c:	bc 34 93 b8 	LW         52(SP),R7      | CMP        R7,R2
 2003420:	78 90 00 08 	BLT        @0x0200342c    // 200342c <_vfprintf_r+0x18e0>
 2003424:	8c 20 89 01 	LW         32(SP),R1      | AND        $1,R1
 2003428:	78 88 00 5c 	BZ         @0x02003488    // 2003488 <_vfprintf_r+0x193c>
 200342c:	3c 87 40 50 	LW         80(SP),R7
 2003430:	3c c6 c0 00 	SW         R7,(R11)
 2003434:	3c 87 40 5c 	LW         92(SP),R7
 2003438:	3c c6 c0 04 	SW         R7,$4(R11)
 200343c:	28 85 c0 00 	ADD        R7,R5
 2003440:	2c c7 40 94 	SW         R5,$148(SP)
 2003444:	0c 87 40 90 	LW         144(SP),R1
 2003448:	08 80 00 01 	ADD        $1,R1
 200344c:	0c c7 40 90 	SW         R1,$144(SP)
 2003450:	0c 00 00 08 	CMP        $8,R1
 2003454:	78 b0 00 08 	BGE        @0x02003460    // 2003460 <_vfprintf_r+0x1914>
 2003458:	da 08 bc 34 	ADD        $8,R11         | LW         52(SP),R7
 200345c:	78 80 00 28 	BRA        @0x02003488    // 2003488 <_vfprintf_r+0x193c>
 2003460:	1b 43 40 8c 	MOV        $140+SP,R3
 2003464:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003468:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 200346c:	02 00 9c b0 
 2003470:	0c 00 00 00 	CMP        $0,R1
 2003474:	78 a8 05 74 	BNZ        @0x020039ec    // 20039ec <_vfprintf_r+0x1ea0>
 2003478:	14 87 40 74 	LW         116(SP),R2
 200347c:	2c 87 40 94 	LW         148(SP),R5
 2003480:	5b 43 40 c0 	MOV        $192+SP,R11
 2003484:	3c 87 40 34 	LW         52(SP),R7
 2003488:	0c 87 40 4c 	LW         76(SP),R1
 200348c:	b8 88 b4 34 	SUB        R1,R7          | LW         52(SP),R6
 2003490:	b0 90 bb b0 	SUB        R2,R6          | CMP        R6,R7
 2003494:	3b 71 80 00 	MOV.GE     R6,R7
 2003498:	3c 00 00 01 	CMP        $1,R7
 200349c:	78 90 00 50 	BLT        @0x020034f0    // 20034f0 <_vfprintf_r+0x19a4>
 20034a0:	14 87 40 48 	LW         72(SP),R2
 20034a4:	92 88 95 d8 	ADD        R1,R2          | SW         R2,(R11)
 20034a8:	3c c6 c0 04 	SW         R7,$4(R11)
 20034ac:	28 85 c0 00 	ADD        R7,R5
 20034b0:	2c c7 40 94 	SW         R5,$148(SP)
 20034b4:	0c 87 40 90 	LW         144(SP),R1
 20034b8:	08 80 00 01 	ADD        $1,R1
 20034bc:	0c c7 40 90 	SW         R1,$144(SP)
 20034c0:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 20034c4:	78 90 00 28 	BLT        @0x020034f0    // 20034f0 <_vfprintf_r+0x19a4>
 20034c8:	1b 43 40 8c 	MOV        $140+SP,R3
 20034cc:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20034d0:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 20034d4:	02 00 9c b0 
 20034d8:	0c 00 00 00 	CMP        $0,R1
 20034dc:	78 a8 05 14 	BNZ        @0x020039f4    // 20039f4 <_vfprintf_r+0x1ea8>
 20034e0:	0c 87 40 74 	LW         116(SP),R1
 20034e4:	b4 34 b0 88 	LW         52(SP),R6      | SUB        R1,R6
 20034e8:	2c 87 40 94 	LW         148(SP),R5
 20034ec:	5b 43 40 c0 	MOV        $192+SP,R11
 20034f0:	8e 00 bb 88 	CLR        R1             | CMP        R1,R7
 20034f4:	3b 50 40 00 	MOV.LT     R1,R7
 20034f8:	b0 b8 b3 01 	SUB        R7,R6          | CMP        $1,R6
 20034fc:	78 90 03 10 	BLT        @0x02003810    // 2003810 <_vfprintf_r+0x1cc4>
 2003500:	0c 87 40 90 	LW         144(SP),R1
 2003504:	34 00 00 11 	CMP        $17,R6
 2003508:	78 90 00 58 	BLT        @0x02003564    // 2003564 <_vfprintf_r+0x1a18>
 200350c:	0c 87 40 90 	LW         144(SP),R1
 2003510:	12 03 00 40 	LDI        0x0200e4e8,R2  // 200e4e8 <zeroes.4494>
 2003514:	12 40 e4 e8 
 2003518:	95 d8 9e 10 	SW         R2,(R11)       | LDI        $16,R3
 200351c:	1c c6 c0 04 	SW         R3,$4(R11)
 2003520:	28 84 c0 00 	ADD        R3,R5
 2003524:	2c c7 40 94 	SW         R5,$148(SP)
 2003528:	08 80 00 01 	ADD        $1,R1
 200352c:	0c c7 40 90 	SW         R1,$144(SP)
 2003530:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2003534:	78 90 00 24 	BLT        @0x0200355c    // 200355c <_vfprintf_r+0x1a10>
 2003538:	1b 43 40 8c 	MOV        $140+SP,R3
 200353c:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003540:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2003544:	02 00 9c b0 
 2003548:	0c 00 00 00 	CMP        $0,R1
 200354c:	78 a8 04 ac 	BNZ        @0x020039fc    // 20039fc <_vfprintf_r+0x1eb0>
 2003550:	2c 87 40 94 	LW         148(SP),R5
 2003554:	0c 87 40 90 	LW         144(SP),R1
 2003558:	5b 43 40 c0 	MOV        $192+SP,R11
 200355c:	b2 70 b3 11 	ADD        $-16,R6        | CMP        $17,R6
 2003560:	78 b3 ff ac 	BGE        @0x02003510    // 2003510 <_vfprintf_r+0x19c4>
 2003564:	22 03 00 40 	LDI        0x0200e4e8,R4  // 200e4e8 <zeroes.4494>
 2003568:	22 40 e4 e8 
 200356c:	24 c6 c0 00 	SW         R4,(R11)
 2003570:	34 c6 c0 04 	SW         R6,$4(R11)
 2003574:	28 85 80 00 	ADD        R6,R5
 2003578:	2c c7 40 94 	SW         R5,$148(SP)
 200357c:	08 80 00 01 	ADD        $1,R1
 2003580:	0c c7 40 90 	SW         R1,$144(SP)
 2003584:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2003588:	78 90 02 84 	BLT        @0x02003810    // 2003810 <_vfprintf_r+0x1cc4>
 200358c:	1b 43 40 8c 	MOV        $140+SP,R3
 2003590:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003594:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2003598:	02 00 9c b0 
 200359c:	0c 00 00 00 	CMP        $0,R1
 20035a0:	78 a8 04 60 	BNZ        @0x02003a04    // 2003a04 <_vfprintf_r+0x1eb8>
 20035a4:	2c 87 40 94 	LW         148(SP),R5
 20035a8:	5b 43 40 c0 	MOV        $192+SP,R11
 20035ac:	78 80 02 60 	BRA        @0x02003810    // 2003810 <_vfprintf_r+0x1cc4>
 20035b0:	bc 34 bb 02 	LW         52(SP),R7      | CMP        $2,R7
 20035b4:	78 b0 00 08 	BGE        @0x020035c0    // 20035c0 <_vfprintf_r+0x1a74>
 20035b8:	8c 20 89 01 	LW         32(SP),R1      | AND        $1,R1
 20035bc:	78 88 01 bc 	BZ         @0x0200377c    // 200377c <_vfprintf_r+0x1c30>
 20035c0:	3c 87 40 48 	LW         72(SP),R7
 20035c4:	bd d8 86 01 	SW         R7,(R11)       | LDI        $1,R0
 20035c8:	04 c6 c0 04 	SW         R0,$4(R11)
 20035cc:	28 84 00 00 	ADD        R0,R5
 20035d0:	2c c7 40 94 	SW         R5,$148(SP)
 20035d4:	34 87 40 90 	LW         144(SP),R6
 20035d8:	30 84 00 00 	ADD        R0,R6
 20035dc:	34 c7 40 90 	SW         R6,$144(SP)
 20035e0:	da 08 b3 08 	ADD        $8,R11         | CMP        $8,R6
 20035e4:	78 90 00 24 	BLT        @0x0200360c    // 200360c <_vfprintf_r+0x1ac0>
 20035e8:	1b 43 40 8c 	MOV        $140+SP,R3
 20035ec:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20035f0:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 20035f4:	02 00 9c b0 
 20035f8:	0c 00 00 00 	CMP        $0,R1
 20035fc:	78 a8 04 0c 	BNZ        @0x02003a0c    // 2003a0c <_vfprintf_r+0x1ec0>
 2003600:	2c 87 40 94 	LW         148(SP),R5
 2003604:	34 87 40 90 	LW         144(SP),R6
 2003608:	5b 43 40 c0 	MOV        $192+SP,R11
 200360c:	3c 87 40 50 	LW         80(SP),R7
 2003610:	3c c6 c0 00 	SW         R7,(R11)
 2003614:	3c 87 40 5c 	LW         92(SP),R7
 2003618:	3c c6 c0 04 	SW         R7,$4(R11)
 200361c:	ba a8 af b8 	ADD        R5,R7          | MOV        R7,R5
 2003620:	3c c7 40 94 	SW         R7,$148(SP)
 2003624:	30 80 00 01 	ADD        $1,R6
 2003628:	34 c7 40 90 	SW         R6,$144(SP)
 200362c:	da 08 b3 08 	ADD        $8,R11         | CMP        $8,R6
 2003630:	78 90 00 24 	BLT        @0x02003658    // 2003658 <_vfprintf_r+0x1b0c>
 2003634:	1b 43 40 8c 	MOV        $140+SP,R3
 2003638:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 200363c:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2003640:	02 00 9c b0 
 2003644:	0c 00 00 00 	CMP        $0,R1
 2003648:	78 a8 03 c8 	BNZ        @0x02003a14    // 2003a14 <_vfprintf_r+0x1ec8>
 200364c:	2c 87 40 94 	LW         148(SP),R5
 2003650:	34 87 40 90 	LW         144(SP),R6
 2003654:	5b 43 40 c0 	MOV        $192+SP,R11
 2003658:	9e 00 a6 00 	CLR        R3             | CLR        R4
 200365c:	0c 87 40 58 	LW         88(SP),R1
 2003660:	14 87 40 54 	LW         84(SP),R2
 2003664:	87 fa fc f8 	JSR        0x0200d87c     // 200d87c <__nedf2>
 2003668:	02 00 d8 7c 
 200366c:	0c 00 00 00 	CMP        $0,R1
 2003670:	78 88 00 50 	BZ         @0x020036c4    // 20036c4 <_vfprintf_r+0x1b78>
 2003674:	14 87 40 48 	LW         72(SP),R2
 2003678:	92 01 95 d8 	ADD        $1,R2          | SW         R2,(R11)
 200367c:	8c 34 8a 7f 	LW         52(SP),R1      | ADD        $-1,R1
 2003680:	0c c6 c0 04 	SW         R1,$4(R11)
 2003684:	28 84 40 00 	ADD        R1,R5
 2003688:	2c c7 40 94 	SW         R5,$148(SP)
 200368c:	30 80 00 01 	ADD        $1,R6
 2003690:	34 c7 40 90 	SW         R6,$144(SP)
 2003694:	da 08 b3 08 	ADD        $8,R11         | CMP        $8,R6
 2003698:	78 90 01 2c 	BLT        @0x020037c8    // 20037c8 <_vfprintf_r+0x1c7c>
 200369c:	1b 43 40 8c 	MOV        $140+SP,R3
 20036a0:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20036a4:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 20036a8:	02 00 9c b0 
 20036ac:	0c 00 00 00 	CMP        $0,R1
 20036b0:	78 a8 03 68 	BNZ        @0x02003a1c    // 2003a1c <_vfprintf_r+0x1ed0>
 20036b4:	2c 87 40 94 	LW         148(SP),R5
 20036b8:	34 87 40 90 	LW         144(SP),R6
 20036bc:	5b 43 40 c0 	MOV        $192+SP,R11
 20036c0:	78 80 01 04 	BRA        @0x020037c8    // 20037c8 <_vfprintf_r+0x1c7c>
 20036c4:	bc 34 ba 7f 	LW         52(SP),R7      | ADD        $-1,R7
 20036c8:	3c 00 00 01 	CMP        $1,R7
 20036cc:	78 90 00 f8 	BLT        @0x020037c8    // 20037c8 <_vfprintf_r+0x1c7c>
 20036d0:	3c 00 00 11 	CMP        $17,R7
 20036d4:	78 90 00 54 	BLT        @0x0200372c    // 200372c <_vfprintf_r+0x1be0>
 20036d8:	0a 03 00 40 	LDI        0x0200e4e8,R1  // 200e4e8 <zeroes.4494>
 20036dc:	0a 40 e4 e8 
 20036e0:	8d d8 96 10 	SW         R1,(R11)       | LDI        $16,R2
 20036e4:	14 c6 c0 04 	SW         R2,$4(R11)
 20036e8:	28 84 80 00 	ADD        R2,R5
 20036ec:	2c c7 40 94 	SW         R5,$148(SP)
 20036f0:	30 80 00 01 	ADD        $1,R6
 20036f4:	34 c7 40 90 	SW         R6,$144(SP)
 20036f8:	da 08 b3 08 	ADD        $8,R11         | CMP        $8,R6
 20036fc:	78 90 00 24 	BLT        @0x02003724    // 2003724 <_vfprintf_r+0x1bd8>
 2003700:	1b 43 40 8c 	MOV        $140+SP,R3
 2003704:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003708:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 200370c:	02 00 9c b0 
 2003710:	0c 00 00 00 	CMP        $0,R1
 2003714:	78 a8 03 0c 	BNZ        @0x02003a24    // 2003a24 <_vfprintf_r+0x1ed8>
 2003718:	2c 87 40 94 	LW         148(SP),R5
 200371c:	34 87 40 90 	LW         144(SP),R6
 2003720:	5b 43 40 c0 	MOV        $192+SP,R11
 2003724:	ba 70 bb 11 	ADD        $-16,R7        | CMP        $17,R7
 2003728:	78 b3 ff ac 	BGE        @0x020036d8    // 20036d8 <_vfprintf_r+0x1b8c>
 200372c:	1a 03 00 40 	LDI        0x0200e4e8,R3  // 200e4e8 <zeroes.4494>
 2003730:	1a 40 e4 e8 
 2003734:	1c c6 c0 00 	SW         R3,(R11)
 2003738:	3c c6 c0 04 	SW         R7,$4(R11)
 200373c:	28 85 c0 00 	ADD        R7,R5
 2003740:	2c c7 40 94 	SW         R5,$148(SP)
 2003744:	30 80 00 01 	ADD        $1,R6
 2003748:	34 c7 40 90 	SW         R6,$144(SP)
 200374c:	da 08 b3 08 	ADD        $8,R11         | CMP        $8,R6
 2003750:	78 90 00 74 	BLT        @0x020037c8    // 20037c8 <_vfprintf_r+0x1c7c>
 2003754:	1b 43 40 8c 	MOV        $140+SP,R3
 2003758:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 200375c:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2003760:	02 00 9c b0 
 2003764:	0c 00 00 00 	CMP        $0,R1
 2003768:	78 a8 02 c0 	BNZ        @0x02003a2c    // 2003a2c <_vfprintf_r+0x1ee0>
 200376c:	2c 87 40 94 	LW         148(SP),R5
 2003770:	34 87 40 90 	LW         144(SP),R6
 2003774:	5b 43 40 c0 	MOV        $192+SP,R11
 2003778:	78 80 00 4c 	BRA        @0x020037c8    // 20037c8 <_vfprintf_r+0x1c7c>
 200377c:	3c 87 40 48 	LW         72(SP),R7
 2003780:	bd d8 8e 01 	SW         R7,(R11)       | LDI        $1,R1
 2003784:	0c c6 c0 04 	SW         R1,$4(R11)
 2003788:	28 84 40 00 	ADD        R1,R5
 200378c:	2c c7 40 94 	SW         R5,$148(SP)
 2003790:	34 87 40 90 	LW         144(SP),R6
 2003794:	30 84 40 00 	ADD        R1,R6
 2003798:	34 c7 40 90 	SW         R6,$144(SP)
 200379c:	da 08 b3 08 	ADD        $8,R11         | CMP        $8,R6
 20037a0:	78 90 00 24 	BLT        @0x020037c8    // 20037c8 <_vfprintf_r+0x1c7c>
 20037a4:	1b 43 40 8c 	MOV        $140+SP,R3
 20037a8:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20037ac:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 20037b0:	02 00 9c b0 
 20037b4:	0c 00 00 00 	CMP        $0,R1
 20037b8:	78 a8 02 78 	BNZ        @0x02003a34    // 2003a34 <_vfprintf_r+0x1ee8>
 20037bc:	2c 87 40 94 	LW         148(SP),R5
 20037c0:	34 87 40 90 	LW         144(SP),R6
 20037c4:	5b 43 40 c0 	MOV        $192+SP,R11
 20037c8:	13 43 40 7d 	MOV        $125+SP,R2
 20037cc:	14 c6 c0 00 	SW         R2,(R11)
 20037d0:	3c 87 40 60 	LW         96(SP),R7
 20037d4:	3c c6 c0 04 	SW         R7,$4(R11)
 20037d8:	ba a8 af b8 	ADD        R5,R7          | MOV        R7,R5
 20037dc:	3c c7 40 94 	SW         R7,$148(SP)
 20037e0:	30 80 00 01 	ADD        $1,R6
 20037e4:	34 c7 40 90 	SW         R6,$144(SP)
 20037e8:	da 08 b3 08 	ADD        $8,R11         | CMP        $8,R6
 20037ec:	78 90 00 20 	BLT        @0x02003810    // 2003810 <_vfprintf_r+0x1cc4>
 20037f0:	1b 43 40 8c 	MOV        $140+SP,R3
 20037f4:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20037f8:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 20037fc:	02 00 9c b0 
 2003800:	0c 00 00 00 	CMP        $0,R1
 2003804:	78 a8 02 34 	BNZ        @0x02003a3c    // 2003a3c <_vfprintf_r+0x1ef0>
 2003808:	2c 87 40 94 	LW         148(SP),R5
 200380c:	5b 43 40 c0 	MOV        $192+SP,R11
 2003810:	8c 20 89 04 	LW         32(SP),R1      | AND        $4,R1
 2003814:	78 88 00 b4 	BZ         @0x020038cc    // 20038cc <_vfprintf_r+0x1d80>
 2003818:	b4 38 bc 1c 	LW         56(SP),R6      | LW         28(SP),R7
 200381c:	b0 b8 b3 01 	SUB        R7,R6          | CMP        $1,R6
 2003820:	78 90 00 a8 	BLT        @0x020038cc    // 20038cc <_vfprintf_r+0x1d80>
 2003824:	0c 87 40 90 	LW         144(SP),R1
 2003828:	34 00 00 11 	CMP        $17,R6
 200382c:	78 90 00 58 	BLT        @0x02003888    // 2003888 <_vfprintf_r+0x1d3c>
 2003830:	0c 87 40 90 	LW         144(SP),R1
 2003834:	12 03 00 40 	LDI        0x0200e4f8,R2  // 200e4f8 <blanks.4493>
 2003838:	12 40 e4 f8 
 200383c:	95 d8 9e 10 	SW         R2,(R11)       | LDI        $16,R3
 2003840:	1c c6 c0 04 	SW         R3,$4(R11)
 2003844:	28 84 c0 00 	ADD        R3,R5
 2003848:	2c c7 40 94 	SW         R5,$148(SP)
 200384c:	08 80 00 01 	ADD        $1,R1
 2003850:	0c c7 40 90 	SW         R1,$144(SP)
 2003854:	da 08 8b 08 	ADD        $8,R11         | CMP        $8,R1
 2003858:	78 90 00 24 	BLT        @0x02003880    // 2003880 <_vfprintf_r+0x1d34>
 200385c:	1b 43 40 8c 	MOV        $140+SP,R3
 2003860:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 2003864:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2003868:	02 00 9c b0 
 200386c:	0c 00 00 00 	CMP        $0,R1
 2003870:	78 a8 01 d0 	BNZ        @0x02003a44    // 2003a44 <_vfprintf_r+0x1ef8>
 2003874:	2c 87 40 94 	LW         148(SP),R5
 2003878:	0c 87 40 90 	LW         144(SP),R1
 200387c:	5b 43 40 c0 	MOV        $192+SP,R11
 2003880:	b2 70 b3 11 	ADD        $-16,R6        | CMP        $17,R6
 2003884:	78 b3 ff ac 	BGE        @0x02003834    // 2003834 <_vfprintf_r+0x1ce8>
 2003888:	22 03 00 40 	LDI        0x0200e4f8,R4  // 200e4f8 <blanks.4493>
 200388c:	22 40 e4 f8 
 2003890:	24 c6 c0 00 	SW         R4,(R11)
 2003894:	34 c6 c0 04 	SW         R6,$4(R11)
 2003898:	28 85 80 00 	ADD        R6,R5
 200389c:	2c c7 40 94 	SW         R5,$148(SP)
 20038a0:	08 80 00 01 	ADD        $1,R1
 20038a4:	0c c7 40 90 	SW         R1,$144(SP)
 20038a8:	0c 00 00 08 	CMP        $8,R1
 20038ac:	78 90 00 1c 	BLT        @0x020038cc    // 20038cc <_vfprintf_r+0x1d80>
 20038b0:	1b 43 40 8c 	MOV        $140+SP,R3
 20038b4:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20038b8:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 20038bc:	02 00 9c b0 
 20038c0:	0c 00 00 00 	CMP        $0,R1
 20038c4:	78 a8 01 84 	BNZ        @0x02003a4c    // 2003a4c <_vfprintf_r+0x1f00>
 20038c8:	2c 87 40 94 	LW         148(SP),R5
 20038cc:	8c 38 bc 1c 	LW         56(SP),R1      | LW         28(SP),R7
 20038d0:	0c 05 c0 00 	CMP        R7,R1
 20038d4:	0b 51 c0 00 	MOV.LT     R7,R1
 20038d8:	bc 30 ba 88 	LW         48(SP),R7      | ADD        R1,R7
 20038dc:	bd 30 ab 00 	SW         R7,$48(SP)     | CMP        $0,R5
 20038e0:	78 a8 00 10 	BNZ        @0x020038f4    // 20038f4 <_vfprintf_r+0x1da8>
 20038e4:	0e 00 00 00 	CLR        R1
 20038e8:	0c c7 40 90 	SW         R1,$144(SP)
 20038ec:	5b 43 40 c0 	MOV        $192+SP,R11
 20038f0:	78 83 e3 b0 	BRA        @0x02001ca4    // 2001ca4 <_vfprintf_r+0x158>
 20038f4:	1b 43 40 8c 	MOV        $140+SP,R3
 20038f8:	97 c0 8f e0 	MOV        R8,R2          | MOV        R12,R1
 20038fc:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2003900:	02 00 9c b0 
 2003904:	0c 00 00 00 	CMP        $0,R1
 2003908:	78 8b ff d8 	BZ         @0x020038e4    // 20038e4 <_vfprintf_r+0x1d98>
 200390c:	63 42 00 00 	MOV        R8,R12
 2003910:	78 80 01 3c 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003914:	cf e0 e7 c0 	MOV        R12,R9         | MOV        R8,R12
 2003918:	0c 87 40 94 	LW         148(SP),R1
 200391c:	0c 00 00 00 	CMP        $0,R1
 2003920:	78 88 01 2c 	BZ         @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003924:	1b 43 40 00 	MOV        SP,R3
 2003928:	18 80 00 8c 	ADD        $140,R3
 200392c:	97 c0 8f c8 	MOV        R8,R2          | MOV        R9,R1
 2003930:	87 fa fc f8 	JSR        0x02009cb0     // 2009cb0 <__sprint_r>
 2003934:	02 00 9c b0 
 2003938:	78 80 01 14 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 200393c:	63 42 00 00 	MOV        R8,R12
 2003940:	78 80 01 0c 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003944:	63 42 00 00 	MOV        R8,R12
 2003948:	78 80 01 04 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 200394c:	63 42 00 00 	MOV        R8,R12
 2003950:	78 80 00 fc 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003954:	63 42 00 00 	MOV        R8,R12
 2003958:	78 80 00 f4 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 200395c:	63 42 00 00 	MOV        R8,R12
 2003960:	78 80 00 ec 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003964:	63 42 00 00 	MOV        R8,R12
 2003968:	78 80 00 e4 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 200396c:	63 42 00 00 	MOV        R8,R12
 2003970:	78 80 00 dc 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003974:	63 42 00 00 	MOV        R8,R12
 2003978:	78 80 00 d4 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 200397c:	63 42 00 00 	MOV        R8,R12
 2003980:	78 80 00 cc 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003984:	63 42 00 00 	MOV        R8,R12
 2003988:	78 80 00 c4 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 200398c:	63 42 00 00 	MOV        R8,R12
 2003990:	78 80 00 bc 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003994:	63 42 00 00 	MOV        R8,R12
 2003998:	78 80 00 b4 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 200399c:	63 42 00 00 	MOV        R8,R12
 20039a0:	78 80 00 ac 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 20039a4:	63 42 00 00 	MOV        R8,R12
 20039a8:	78 80 00 a4 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 20039ac:	63 42 00 00 	MOV        R8,R12
 20039b0:	78 80 00 9c 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 20039b4:	63 42 00 00 	MOV        R8,R12
 20039b8:	78 80 00 94 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 20039bc:	63 42 00 00 	MOV        R8,R12
 20039c0:	78 80 00 8c 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 20039c4:	63 42 00 00 	MOV        R8,R12
 20039c8:	78 80 00 84 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 20039cc:	63 42 00 00 	MOV        R8,R12
 20039d0:	78 80 00 7c 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 20039d4:	63 42 00 00 	MOV        R8,R12
 20039d8:	78 80 00 74 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 20039dc:	63 42 00 00 	MOV        R8,R12
 20039e0:	78 80 00 6c 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 20039e4:	63 42 00 00 	MOV        R8,R12
 20039e8:	78 80 00 64 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 20039ec:	63 42 00 00 	MOV        R8,R12
 20039f0:	78 80 00 5c 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 20039f4:	63 42 00 00 	MOV        R8,R12
 20039f8:	78 80 00 54 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 20039fc:	63 42 00 00 	MOV        R8,R12
 2003a00:	78 80 00 4c 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003a04:	63 42 00 00 	MOV        R8,R12
 2003a08:	78 80 00 44 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003a0c:	63 42 00 00 	MOV        R8,R12
 2003a10:	78 80 00 3c 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003a14:	63 42 00 00 	MOV        R8,R12
 2003a18:	78 80 00 34 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003a1c:	63 42 00 00 	MOV        R8,R12
 2003a20:	78 80 00 2c 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003a24:	63 42 00 00 	MOV        R8,R12
 2003a28:	78 80 00 24 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003a2c:	63 42 00 00 	MOV        R8,R12
 2003a30:	78 80 00 1c 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003a34:	63 42 00 00 	MOV        R8,R12
 2003a38:	78 80 00 14 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003a3c:	63 42 00 00 	MOV        R8,R12
 2003a40:	78 80 00 0c 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003a44:	63 42 00 00 	MOV        R8,R12
 2003a48:	78 80 00 04 	BRA        @0x02003a50    // 2003a50 <_vfprintf_r+0x1f04>
 2003a4c:	63 42 00 00 	MOV        R8,R12
 2003a50:	0d 07 00 0c 	LH         12(R12),R1
 2003a54:	08 40 00 40 	AND        $64,R1
 2003a58:	78 88 01 54 	BZ         @0x02003bb0    // 2003bb0 <_vfprintf_r+0x2064>
 2003a5c:	be ff bd 30 	LDI        $-1,R7         | SW         R7,$48(SP)
 2003a60:	78 80 01 4c 	BRA        @0x02003bb0    // 2003bb0 <_vfprintf_r+0x2064>
 2003a64:	1c 87 40 58 	LW         88(SP),R3
 2003a68:	24 87 40 54 	LW         84(SP),R4
 2003a6c:	8f 98 97 a0 	MOV        R3,R1          | MOV        R4,R2
 2003a70:	87 fa fc f8 	JSR        0x0200da0c     // 200da0c <__unorddf2>
 2003a74:	02 00 da 0c 
 2003a78:	0c 00 00 00 	CMP        $0,R1
 2003a7c:	78 8b e7 bc 	BZ         @0x0200223c    // 200223c <_vfprintf_r+0x6f0>
 2003a80:	78 83 e7 7c 	BRA        @0x02002200    // 2002200 <_vfprintf_r+0x6b4>
 2003a84:	9c 1c a7 98 	LW         28(SP),R3      | MOV        R3,R4
 2003a88:	0c 87 40 58 	LW         88(SP),R1
 2003a8c:	14 87 40 54 	LW         84(SP),R2
 2003a90:	87 fa fc f8 	JSR        0x0200d944     // 200d944 <__ltdf2>
 2003a94:	02 00 d9 44 
 2003a98:	0c 00 00 00 	CMP        $0,R1
 2003a9c:	78 93 e7 20 	BLT        @0x020021c0    // 20021c0 <_vfprintf_r+0x674>
 2003aa0:	2d 87 40 71 	LB         113(SP),R5
 2003aa4:	2c c7 40 2c 	SW         R5,$44(SP)
 2003aa8:	78 83 e7 20 	BRA        @0x020021cc    // 20021cc <_vfprintf_r+0x680>
 2003aac:	34 c7 40 2c 	SW         R6,$44(SP)
 2003ab0:	2c 87 40 48 	LW         72(SP),R5
 2003ab4:	03 41 80 00 	MOV        R6,R0
 2003ab8:	28 84 00 00 	ADD        R0,R5
 2003abc:	78 83 e8 74 	BRA        @0x02002334    // 2002334 <_vfprintf_r+0x7e8>
 2003ac0:	0b 43 40 00 	MOV        SP,R1
 2003ac4:	08 80 00 84 	ADD        $132,R1
 2003ac8:	0c c7 40 08 	SW         R1,$8(SP)
 2003acc:	0b 40 5f f4 	MOV        $-12+R1,R1
 2003ad0:	8d 04 8f 8c 	SW         R1,$4(SP)      | MOV        $-4+R1,R1
 2003ad4:	8d 00 af b0 	SW         R1,(SP)        | MOV        R6,R5
 2003ad8:	a6 02 94 24 	LDI        $2,R4          | LW         36(SP),R2
 2003adc:	1c 87 40 54 	LW         84(SP),R3
 2003ae0:	0b 43 00 00 	MOV        R12,R1
 2003ae4:	87 fa fc f8 	JSR        0x02004214     // 2004214 <_dtoa_r>
 2003ae8:	02 00 42 14 
 2003aec:	0c c7 40 48 	SW         R1,$72(SP)
 2003af0:	0c 87 40 1c 	LW         28(SP),R1
 2003af4:	0c 00 00 47 	CMP        $71,R1
 2003af8:	78 88 00 80 	BZ         @0x02003b7c    // 2003b7c <_vfprintf_r+0x2030>
 2003afc:	78 83 ff ac 	BRA        @0x02003aac    // 2003aac <_vfprintf_r+0x1f60>
 2003b00:	0b 43 40 00 	MOV        SP,R1
 2003b04:	08 80 00 84 	ADD        $132,R1
 2003b08:	0c c7 40 08 	SW         R1,$8(SP)
 2003b0c:	0b 40 5f f4 	MOV        $-12+R1,R1
 2003b10:	8d 04 8f 8c 	SW         R1,$4(SP)      | MOV        $-4+R1,R1
 2003b14:	8d 00 af b0 	SW         R1,(SP)        | MOV        R6,R5
 2003b18:	a6 03 94 24 	LDI        $3,R4          | LW         36(SP),R2
 2003b1c:	1c 87 40 54 	LW         84(SP),R3
 2003b20:	0b 43 00 00 	MOV        R12,R1
 2003b24:	87 fa fc f8 	JSR        0x02004214     // 2004214 <_dtoa_r>
 2003b28:	02 00 42 14 
 2003b2c:	0c c7 40 48 	SW         R1,$72(SP)
 2003b30:	0d 84 40 00 	LB         (R1),R1
 2003b34:	8b 30 ae 00 	CMP        $48,R1         | CLR        R5
 2003b38:	2a 48 00 01 	LDILO.Z    $1,R5
 2003b3c:	2d c7 40 2f 	SB         R5,$47(SP)
 2003b40:	ae 01 9e 00 	LDI        $1,R5          | CLR        R3
 2003b44:	a6 00 8c 24 	CLR        R4             | LW         36(SP),R1
 2003b48:	14 87 40 54 	LW         84(SP),R2
 2003b4c:	87 fa fc f8 	JSR        0x0200d87c     // 200d87c <__nedf2>
 2003b50:	02 00 d8 7c 
 2003b54:	0c 00 00 00 	CMP        $0,R1
 2003b58:	2b 48 40 00 	MOV.Z      R1,R5
 2003b5c:	0d 87 40 2f 	LB         47(SP),R1
 2003b60:	08 45 40 00 	AND        R5,R1
 2003b64:	08 40 00 ff 	AND        $255,R1
 2003b68:	78 ab e7 b4 	BNZ        @0x02002320    // 2002320 <_vfprintf_r+0x7d4>
 2003b6c:	78 83 e7 a8 	BRA        @0x02002318    // 2002318 <_vfprintf_r+0x7cc>
 2003b70:	2c 87 40 48 	LW         72(SP),R5
 2003b74:	28 85 80 00 	ADD        R6,R5
 2003b78:	78 83 e7 b8 	BRA        @0x02002334    // 2002334 <_vfprintf_r+0x7e8>
 2003b7c:	8f c8 89 01 	MOV        R9,R1          | AND        $1,R1
 2003b80:	78 ab ff ec 	BNZ        @0x02003b70    // 2003b70 <_vfprintf_r+0x2024>
 2003b84:	78 83 e7 88 	BRA        @0x02002310    // 2002310 <_vfprintf_r+0x7c4>
 2003b88:	13 42 40 00 	MOV        R9,R2
 2003b8c:	10 c0 01 00 	OR         $256,R2
 2003b90:	14 c7 40 20 	SW         R2,$32(SP)
 2003b94:	1c 87 40 58 	LW         88(SP),R3
 2003b98:	1c 00 00 00 	CMP        $0,R3
 2003b9c:	78 93 e6 fc 	BLT        @0x0200229c    // 200229c <_vfprintf_r+0x750>
 2003ba0:	9d 24 a6 47 	SW         R3,$36(SP)     | LDI        $71,R4
 2003ba4:	a5 1c 8d 3c 	SW         R4,$28(SP)     | SW         R1,$60(SP)
 2003ba8:	36 00 00 01 	LDI        $1,R6
 2003bac:	78 83 ff 10 	BRA        @0x02003ac0    // 2003ac0 <_vfprintf_r+0x1f74>
 2003bb0:	0c 87 40 30 	LW         48(SP),R1
 2003bb4:	04 87 41 00 	LW         256(SP),R0
 2003bb8:	2c 87 41 04 	LW         260(SP),R5
 2003bbc:	34 87 41 08 	LW         264(SP),R6
 2003bc0:	3c 87 41 0c 	LW         268(SP),R7
 2003bc4:	44 87 41 10 	LW         272(SP),R8
 2003bc8:	4c 87 41 14 	LW         276(SP),R9
 2003bcc:	54 87 41 18 	LW         280(SP),R10
 2003bd0:	5c 87 41 1c 	LW         284(SP),R11
 2003bd4:	64 87 41 20 	LW         288(SP),R12
 2003bd8:	68 80 01 24 	ADD        $292,SP
 2003bdc:	7b 40 00 00 	RTN

02003be0 <vfprintf>:
 2003be0:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2003be4:	a7 98 9f 90 	MOV        R3,R4          | MOV        R2,R3
 2003be8:	13 40 40 00 	MOV        R1,R2
 2003bec:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 2003bf0:	0a 40 e8 84 
 2003bf4:	8c 88 84 00 	LW         (R1),R1        | LW         (SP),R0
 2003bf8:	68 80 00 04 	ADD        $4,SP
 2003bfc:	78 83 df 4c 	BRA        @0x02001b4c    // 2001b4c <_vfprintf_r>

02003c00 <__sbprintf>:
 2003c00:	68 00 04 7c 	SUB        $1148,SP
 2003c04:	04 c7 44 6c 	SW         R0,$1132(SP)
 2003c08:	2c c7 44 70 	SW         R5,$1136(SP)
 2003c0c:	34 c7 44 74 	SW         R6,$1140(SP)
 2003c10:	3c c7 44 78 	SW         R7,$1144(SP)
 2003c14:	bf 88 af 90 	MOV        R1,R7          | MOV        R2,R5
 2003c18:	15 04 80 0c 	LH         12(R2),R2
 2003c1c:	10 40 ff fd 	AND        $65533,R2
 2003c20:	15 47 40 0c 	SH         R2,$12(SP)
 2003c24:	04 85 40 68 	LW         104(R5),R0
 2003c28:	04 c7 40 68 	SW         R0,$104(SP)
 2003c2c:	05 05 40 0e 	LH         14(R5),R0
 2003c30:	05 47 40 0e 	SH         R0,$14(SP)
 2003c34:	04 85 40 1c 	LW         28(R5),R0
 2003c38:	04 c7 40 1c 	SW         R0,$28(SP)
 2003c3c:	04 85 40 24 	LW         36(R5),R0
 2003c40:	85 24 97 e8 	SW         R0,$36(SP)     | MOV        SP,R2
 2003c44:	10 80 00 6c 	ADD        $108,R2
 2003c48:	95 00 95 10 	SW         R2,(SP)        | SW         R2,$16(SP)
 2003c4c:	06 00 04 00 	LDI        $1024,R0
 2003c50:	85 08 85 14 	SW         R0,$8(SP)      | SW         R0,$20(SP)
 2003c54:	86 00 85 18 	CLR        R0             | SW         R0,$24(SP)
 2003c58:	13 43 40 00 	MOV        SP,R2
 2003c5c:	87 fa fc f8 	JSR        0x02001b4c     // 2001b4c <_vfprintf_r>
 2003c60:	02 00 1b 4c 
 2003c64:	b7 88 8b 00 	MOV        R1,R6          | CMP        $0,R1
 2003c68:	78 90 00 14 	BLT        @0x02003c80    // 2003c80 <__sbprintf+0x80>
 2003c6c:	97 e8 8f b8 	MOV        SP,R2          | MOV        R7,R1
 2003c70:	87 fa fc f8 	JSR        0x0200577c     // 200577c <_fflush_r>
 2003c74:	02 00 57 7c 
 2003c78:	0c 00 00 00 	CMP        $0,R1
 2003c7c:	32 2b ff ff 	BREV.NZ    $-1,R6
 2003c80:	0d 07 40 0c 	LH         12(SP),R1
 2003c84:	08 40 00 40 	AND        $64,R1
 2003c88:	78 88 00 0c 	BZ         @0x02003c98    // 2003c98 <__sbprintf+0x98>
 2003c8c:	0d 05 40 0c 	LH         12(R5),R1
 2003c90:	08 c0 00 40 	OR         $64,R1
 2003c94:	0d 45 40 0c 	SH         R1,$12(R5)
 2003c98:	0b 41 80 00 	MOV        R6,R1
 2003c9c:	04 87 44 6c 	LW         1132(SP),R0
 2003ca0:	2c 87 44 70 	LW         1136(SP),R5
 2003ca4:	34 87 44 74 	LW         1140(SP),R6
 2003ca8:	3c 87 44 78 	LW         1144(SP),R7
 2003cac:	68 80 04 7c 	ADD        $1148,SP
 2003cb0:	7b 40 00 00 	RTN

02003cb4 <__swsetup_r>:
 2003cb4:	e8 0c 85 00 	SUB        $12,SP         | SW         R0,(SP)
 2003cb8:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2003cbc:	b7 88 af 90 	MOV        R1,R6          | MOV        R2,R5
 2003cc0:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 2003cc4:	0a 40 e8 84 
 2003cc8:	8c 88 8b 00 	LW         (R1),R1        | CMP        $0,R1
 2003ccc:	78 88 00 14 	BZ         @0x02003ce4    // 2003ce4 <__swsetup_r+0x30>
 2003cd0:	14 84 40 38 	LW         56(R1),R2
 2003cd4:	14 00 00 00 	CMP        $0,R2
 2003cd8:	78 a8 00 08 	BNZ        @0x02003ce4    // 2003ce4 <__swsetup_r+0x30>
 2003cdc:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 2003ce0:	02 00 63 48 
 2003ce4:	1d 05 40 0c 	LH         12(R5),R3
 2003ce8:	13 40 c0 00 	MOV        R3,R2
 2003cec:	10 40 ff ff 	AND        $65535,R2
 2003cf0:	8f 90 89 08 	MOV        R2,R1          | AND        $8,R1
 2003cf4:	78 88 00 08 	BZ         @0x02003d00    // 2003d00 <__swsetup_r+0x4c>
 2003cf8:	0c 85 40 10 	LW         16(R5),R1
 2003cfc:	78 80 00 84 	BRA        @0x02003d84    // 2003d84 <__swsetup_r+0xd0>
 2003d00:	8f 90 89 10 	MOV        R2,R1          | AND        $16,R1
 2003d04:	78 a8 00 14 	BNZ        @0x02003d1c    // 2003d1c <__swsetup_r+0x68>
 2003d08:	8e 09 8d b0 	LDI        $9,R1          | SW         R1,(R6)
 2003d0c:	18 c0 00 40 	OR         $64,R3
 2003d10:	1d 45 40 0c 	SH         R3,$12(R5)
 2003d14:	0e 7f ff ff 	LDI        $-1,R1
 2003d18:	78 80 00 f4 	BRA        @0x02003e10    // 2003e10 <__swsetup_r+0x15c>
 2003d1c:	10 40 00 04 	AND        $4,R2
 2003d20:	78 a8 00 08 	BNZ        @0x02003d2c    // 2003d2c <__swsetup_r+0x78>
 2003d24:	0c 85 40 10 	LW         16(R5),R1
 2003d28:	78 80 00 48 	BRA        @0x02003d74    // 2003d74 <__swsetup_r+0xc0>
 2003d2c:	14 85 40 30 	LW         48(R5),R2
 2003d30:	14 00 00 00 	CMP        $0,R2
 2003d34:	78 88 00 28 	BZ         @0x02003d60    // 2003d60 <__swsetup_r+0xac>
 2003d38:	0b 41 40 00 	MOV        R5,R1
 2003d3c:	08 80 00 40 	ADD        $64,R1
 2003d40:	14 04 40 00 	CMP        R1,R2
 2003d44:	78 88 00 10 	BZ         @0x02003d58    // 2003d58 <__swsetup_r+0xa4>
 2003d48:	0b 41 80 00 	MOV        R6,R1
 2003d4c:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 2003d50:	02 00 66 a8 
 2003d54:	1d 05 40 0c 	LH         12(R5),R3
 2003d58:	26 00 00 00 	CLR        R4
 2003d5c:	24 c5 40 30 	SW         R4,$48(R5)
 2003d60:	18 40 ff db 	AND        $65499,R3
 2003d64:	0e 00 00 00 	CLR        R1
 2003d68:	0c c5 40 04 	SW         R1,$4(R5)
 2003d6c:	0c 85 40 10 	LW         16(R5),R1
 2003d70:	0c c5 40 00 	SW         R1,(R5)
 2003d74:	18 c0 00 08 	OR         $8,R3
 2003d78:	1d 45 40 0c 	SH         R3,$12(R5)
 2003d7c:	13 40 c0 00 	MOV        R3,R2
 2003d80:	10 40 ff ff 	AND        $65535,R2
 2003d84:	0c 00 00 00 	CMP        $0,R1
 2003d88:	78 a8 00 2c 	BNZ        @0x02003db8    // 2003db8 <__swsetup_r+0x104>
 2003d8c:	23 40 80 00 	MOV        R2,R4
 2003d90:	20 40 02 80 	AND        $640,R4
 2003d94:	24 00 02 00 	CMP        $512,R4
 2003d98:	78 88 00 1c 	BZ         @0x02003db8    // 2003db8 <__swsetup_r+0x104>
 2003d9c:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 2003da0:	87 fa fc f8 	JSR        0x02007188     // 2007188 <__smakebuf_r>
 2003da4:	02 00 71 88 
 2003da8:	1d 05 40 0c 	LH         12(R5),R3
 2003dac:	13 40 c0 00 	MOV        R3,R2
 2003db0:	10 40 ff ff 	AND        $65535,R2
 2003db4:	0c 85 40 10 	LW         16(R5),R1
 2003db8:	a7 90 a1 01 	MOV        R2,R4          | AND        $1,R4
 2003dbc:	78 88 00 1c 	BZ         @0x02003ddc    // 2003ddc <__swsetup_r+0x128>
 2003dc0:	26 00 00 00 	CLR        R4
 2003dc4:	24 c5 40 08 	SW         R4,$8(R5)
 2003dc8:	24 85 40 14 	LW         20(R5),R4
 2003dcc:	23 41 1f ff 	MOV        $-1+R4,R4
 2003dd0:	21 03 ff ff 	XOR        $-1,R4
 2003dd4:	24 c5 40 18 	SW         R4,$24(R5)
 2003dd8:	78 80 00 0c 	BRA        @0x02003de8    // 2003de8 <__swsetup_r+0x134>
 2003ddc:	b7 90 b1 02 	MOV        R2,R6          | AND        $2,R6
 2003de0:	24 8d 40 14 	LW.Z       20(R5),R4
 2003de4:	24 c5 40 08 	SW         R4,$8(R5)
 2003de8:	0c 00 00 00 	CMP        $0,R1
 2003dec:	78 a8 00 18 	BNZ        @0x02003e08    // 2003e08 <__swsetup_r+0x154>
 2003df0:	10 40 00 80 	AND        $128,R2
 2003df4:	78 88 00 18 	BZ         @0x02003e10    // 2003e10 <__swsetup_r+0x15c>
 2003df8:	18 c0 00 40 	OR         $64,R3
 2003dfc:	1d 45 40 0c 	SH         R3,$12(R5)
 2003e00:	0e 7f ff ff 	LDI        $-1,R1
 2003e04:	78 80 00 08 	BRA        @0x02003e10    // 2003e10 <__swsetup_r+0x15c>
 2003e08:	0e 00 00 00 	CLR        R1
 2003e0c:	78 80 00 00 	BRA        @0x02003e10    // 2003e10 <__swsetup_r+0x15c>
 2003e10:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2003e14:	b4 08 ea 0c 	LW         8(SP),R6       | ADD        $12,SP
 2003e18:	7b 40 00 00 	RTN

02003e1c <__call_exitprocs>:
 2003e1c:	e8 2c 85 08 	SUB        $44,SP         | SW         R0,$8(SP)
 2003e20:	ad 0c b5 10 	SW         R5,$12(SP)     | SW         R6,$16(SP)
 2003e24:	bd 14 c5 18 	SW         R7,$20(SP)     | SW         R8,$24(SP)
 2003e28:	cd 1c d5 20 	SW         R9,$28(SP)     | SW         R10,$32(SP)
 2003e2c:	dd 24 e5 28 	SW         R11,$36(SP)    | SW         R12,$40(SP)
 2003e30:	df 88 c7 90 	MOV        R1,R11         | MOV        R2,R8
 2003e34:	0a 03 00 40 	LDI        0x0200e49c,R1  // 200e49c <_global_impure_ptr>
 2003e38:	0a 40 e4 9c 
 2003e3c:	8c 88 8d 00 	LW         (R1),R1        | SW         R1,(SP)
 2003e40:	08 80 01 48 	ADD        $328,R1
 2003e44:	8d 04 d6 01 	SW         R1,$4(SP)      | LDI        $1,R10
 2003e48:	78 80 00 04 	BRA        @0x02003e50    // 2003e50 <__call_exitprocs+0x34>
 2003e4c:	78 80 00 00 	BRA        @0x02003e50    // 2003e50 <__call_exitprocs+0x34>
 2003e50:	0c 87 40 00 	LW         (SP),R1
 2003e54:	3c 84 41 48 	LW         328(R1),R7
 2003e58:	3c 00 00 00 	CMP        $0,R7
 2003e5c:	78 88 01 c8 	BZ         @0x02004028    // 2004028 <__call_exitprocs+0x20c>
 2003e60:	64 87 40 04 	LW         4(SP),R12
 2003e64:	0c 85 c0 04 	LW         4(R7),R1
 2003e68:	af 88 aa 7f 	MOV        R1,R5          | ADD        $-1,R5
 2003e6c:	78 b0 00 18 	BGE        @0x02003e88    // 2003e88 <__call_exitprocs+0x6c>
 2003e70:	78 80 00 00 	BRA        @0x02003e74    // 2003e74 <__call_exitprocs+0x58>
 2003e74:	0a 00 00 40 	LDI        0x02000a98,R1  // 2000a98 <free>
 2003e78:	0a 40 0a 98 
 2003e7c:	0c 00 00 00 	CMP        $0,R1
 2003e80:	78 a8 01 48 	BNZ        @0x02003fcc    // 2003fcc <__call_exitprocs+0x1b0>
 2003e84:	78 80 01 a0 	BRA        @0x02004028    // 2004028 <__call_exitprocs+0x20c>
 2003e88:	44 00 00 00 	CMP        $0,R8
 2003e8c:	78 a8 00 ac 	BNZ        @0x02003f3c    // 2003f3c <__call_exitprocs+0x120>
 2003e90:	97 88 92 01 	MOV        R1,R2          | ADD        $1,R2
 2003e94:	11 80 00 02 	LSL        $2,R2
 2003e98:	b7 b8 b2 90 	MOV        R7,R6          | ADD        R2,R6
 2003e9c:	9c b0 cf 88 	LW         (R6),R3        | MOV        R1,R9
 2003ea0:	2c 04 7f ff 	CMP        $-1+R1,R5
 2003ea4:	78 a8 00 6c 	BNZ        @0x02003f14    // 2003f14 <__call_exitprocs+0xf8>
 2003ea8:	78 80 00 70 	BRA        @0x02003f1c    // 2003f1c <__call_exitprocs+0x100>
 2003eac:	1c 00 00 00 	CMP        $0,R3
 2003eb0:	78 88 00 74 	BZ         @0x02003f28    // 2003f28 <__call_exitprocs+0x10c>
 2003eb4:	0b 42 80 00 	MOV        R10,R1
 2003eb8:	09 85 40 00 	LSL        R5,R1
 2003ebc:	14 85 c1 88 	LW         392(R7),R2
 2003ec0:	87 88 81 90 	MOV        R1,R0          | AND        R2,R0
 2003ec4:	78 88 00 44 	BZ         @0x02003f0c    // 2003f0c <__call_exitprocs+0xf0>
 2003ec8:	78 80 00 18 	BRA        @0x02003ee4    // 2003ee4 <__call_exitprocs+0xc8>
 2003ecc:	0c 85 c0 04 	LW         4(R7),R1
 2003ed0:	0c 06 40 00 	CMP        R9,R1
 2003ed4:	78 ab ff 74 	BNZ        @0x02003e4c    // 2003e4c <__call_exitprocs+0x30>
 2003ed8:	8c e0 8b b8 	LW         (R12),R1       | CMP        R7,R1
 2003edc:	78 88 00 48 	BZ         @0x02003f28    // 2003f28 <__call_exitprocs+0x10c>
 2003ee0:	78 83 ff 6c 	BRA        @0x02003e50    // 2003e50 <__call_exitprocs+0x34>
 2003ee4:	14 85 c1 8c 	LW         396(R7),R2
 2003ee8:	08 44 80 00 	AND        R2,R1
 2003eec:	78 88 00 0c 	BZ         @0x02003efc    // 2003efc <__call_exitprocs+0xe0>
 2003ef0:	0c 85 80 80 	LW         128(R6),R1
 2003ef4:	87 f9 ff 98 	JSR        R3
 2003ef8:	78 83 ff d0 	BRA        @0x02003ecc    // 2003ecc <__call_exitprocs+0xb0>
 2003efc:	14 85 80 80 	LW         128(R6),R2
 2003f00:	0b 42 c0 00 	MOV        R11,R1
 2003f04:	87 f9 ff 98 	JSR        R3
 2003f08:	78 83 ff c0 	BRA        @0x02003ecc    // 2003ecc <__call_exitprocs+0xb0>
 2003f0c:	87 f9 ff 98 	JSR        R3
 2003f10:	78 83 ff b8 	BRA        @0x02003ecc    // 2003ecc <__call_exitprocs+0xb0>
 2003f14:	8e 00 8d b0 	CLR        R1             | SW         R1,(R6)
 2003f18:	78 83 ff 90 	BRA        @0x02003eac    // 2003eac <__call_exitprocs+0x90>
 2003f1c:	2c c5 c0 04 	SW         R5,$4(R7)
 2003f20:	4b 41 40 00 	MOV        R5,R9
 2003f24:	78 83 ff 84 	BRA        @0x02003eac    // 2003eac <__call_exitprocs+0x90>
 2003f28:	aa 7f b2 7c 	ADD        $-1,R5         | ADD        $-4,R6
 2003f2c:	2c 03 ff ff 	CMP        $-1,R5
 2003f30:	78 8b ff 40 	BZ         @0x02003e74    // 2003e74 <__call_exitprocs+0x58>
 2003f34:	0c 85 c0 04 	LW         4(R7),R1
 2003f38:	78 83 ff 60 	BRA        @0x02003e9c    // 2003e9c <__call_exitprocs+0x80>
 2003f3c:	08 80 00 01 	ADD        $1,R1
 2003f40:	09 80 00 02 	LSL        $2,R1
 2003f44:	b7 b8 b2 88 	MOV        R7,R6          | ADD        R1,R6
 2003f48:	0c 85 81 00 	LW         256(R6),R1
 2003f4c:	44 04 40 00 	CMP        R1,R8
 2003f50:	78 88 00 10 	BZ         @0x02003f64    // 2003f64 <__call_exitprocs+0x148>
 2003f54:	aa 7f b2 7c 	ADD        $-1,R5         | ADD        $-4,R6
 2003f58:	2c 03 ff ff 	CMP        $-1,R5
 2003f5c:	78 ab ff e8 	BNZ        @0x02003f48    // 2003f48 <__call_exitprocs+0x12c>
 2003f60:	78 83 ff 10 	BRA        @0x02003e74    // 2003e74 <__call_exitprocs+0x58>
 2003f64:	1c 85 80 00 	LW         (R6),R3
 2003f68:	4c 85 c0 04 	LW         4(R7),R9
 2003f6c:	8f c8 8a 7f 	MOV        R9,R1          | ADD        $-1,R1
 2003f70:	0c 05 40 00 	CMP        R5,R1
 2003f74:	2c cd c0 04 	SW.Z       R5,$4(R7)
 2003f78:	4b 49 40 00 	MOV.Z      R5,R9
 2003f7c:	0a 28 00 00 	CLR.NZ     $0,R1
 2003f80:	0c ed 80 00 	SW.NZ      R1,(R6)
 2003f84:	78 80 00 94 	BRA        @0x0200401c    // 200401c <__call_exitprocs+0x200>
 2003f88:	87 f9 ff 98 	JSR        R3
 2003f8c:	78 80 00 24 	BRA        @0x02003fb4    // 2003fb4 <__call_exitprocs+0x198>
 2003f90:	14 85 c1 8c 	LW         396(R7),R2
 2003f94:	08 44 80 00 	AND        R2,R1
 2003f98:	78 a8 00 10 	BNZ        @0x02003fac    // 2003fac <__call_exitprocs+0x190>
 2003f9c:	14 85 80 80 	LW         128(R6),R2
 2003fa0:	0b 42 c0 00 	MOV        R11,R1
 2003fa4:	87 f9 ff 98 	JSR        R3
 2003fa8:	78 80 00 08 	BRA        @0x02003fb4    // 2003fb4 <__call_exitprocs+0x198>
 2003fac:	0c 85 80 80 	LW         128(R6),R1
 2003fb0:	87 f9 ff 98 	JSR        R3
 2003fb4:	0c 85 c0 04 	LW         4(R7),R1
 2003fb8:	0c 06 40 00 	CMP        R9,R1
 2003fbc:	78 ab fe 90 	BNZ        @0x02003e50    // 2003e50 <__call_exitprocs+0x34>
 2003fc0:	8c e0 8b b8 	LW         (R12),R1       | CMP        R7,R1
 2003fc4:	78 8b ff 8c 	BZ         @0x02003f54    // 2003f54 <__call_exitprocs+0x138>
 2003fc8:	78 83 fe 84 	BRA        @0x02003e50    // 2003e50 <__call_exitprocs+0x34>
 2003fcc:	0c 85 c0 04 	LW         4(R7),R1
 2003fd0:	0c 00 00 00 	CMP        $0,R1
 2003fd4:	78 a8 00 1c 	BNZ        @0x02003ff4    // 2003ff4 <__call_exitprocs+0x1d8>
 2003fd8:	8c b8 8b 00 	LW         (R7),R1        | CMP        $0,R1
 2003fdc:	78 88 00 48 	BZ         @0x02004028    // 2004028 <__call_exitprocs+0x20c>
 2003fe0:	8d e0 8f b8 	SW         R1,(R12)       | MOV        R7,R1
 2003fe4:	87 fa fc f8 	JSR        0x02000a98     // 2000a98 <free>
 2003fe8:	02 00 0a 98 
 2003fec:	3c 87 00 00 	LW         (R12),R7
 2003ff0:	78 80 00 04 	BRA        @0x02003ff8    // 2003ff8 <__call_exitprocs+0x1dc>
 2003ff4:	e7 b8 bc b8 	MOV        R7,R12         | LW         (R7),R7
 2003ff8:	3c 00 00 00 	CMP        $0,R7
 2003ffc:	78 ab fe 64 	BNZ        @0x02003e64    // 2003e64 <__call_exitprocs+0x48>
 2004000:	78 80 00 24 	BRA        @0x02004028    // 2004028 <__call_exitprocs+0x20c>
 2004004:	0b 42 80 00 	MOV        R10,R1
 2004008:	09 85 40 00 	LSL        R5,R1
 200400c:	14 85 c1 88 	LW         392(R7),R2
 2004010:	87 88 81 90 	MOV        R1,R0          | AND        R2,R0
 2004014:	78 8b ff 70 	BZ         @0x02003f88    // 2003f88 <__call_exitprocs+0x16c>
 2004018:	78 83 ff 74 	BRA        @0x02003f90    // 2003f90 <__call_exitprocs+0x174>
 200401c:	1c 00 00 00 	CMP        $0,R3
 2004020:	78 ab ff e0 	BNZ        @0x02004004    // 2004004 <__call_exitprocs+0x1e8>
 2004024:	78 83 ff 2c 	BRA        @0x02003f54    // 2003f54 <__call_exitprocs+0x138>
 2004028:	84 08 ac 0c 	LW         8(SP),R0       | LW         12(SP),R5
 200402c:	b4 10 bc 14 	LW         16(SP),R6      | LW         20(SP),R7
 2004030:	c4 18 cc 1c 	LW         24(SP),R8      | LW         28(SP),R9
 2004034:	d4 20 dc 24 	LW         32(SP),R10     | LW         36(SP),R11
 2004038:	e4 28 ea 2c 	LW         40(SP),R12     | ADD        $44,SP
 200403c:	7b 40 00 00 	RTN

02004040 <quorem>:
 2004040:	e8 2c 85 08 	SUB        $44,SP         | SW         R0,$8(SP)
 2004044:	ad 0c b5 10 	SW         R5,$12(SP)     | SW         R6,$16(SP)
 2004048:	bd 14 c5 18 	SW         R7,$20(SP)     | SW         R8,$24(SP)
 200404c:	cd 1c d5 20 	SW         R9,$28(SP)     | SW         R10,$32(SP)
 2004050:	dd 24 e5 28 	SW         R11,$36(SP)    | SW         R12,$40(SP)
 2004054:	14 c7 40 00 	SW         R2,(SP)
 2004058:	44 84 80 10 	LW         16(R2),R8
 200405c:	14 84 40 10 	LW         16(R1),R2
 2004060:	14 06 00 00 	CMP        R8,R2
 2004064:	78 90 01 90 	BLT        @0x020041f8    // 20041f8 <quorem+0x1b8>
 2004068:	ac 00 aa 14 	LW         (SP),R5        | ADD        $20,R5
 200406c:	c2 7f 87 c0 	ADD        $-1,R8         | MOV        R8,R0
 2004070:	01 80 00 02 	LSL        $2,R0
 2004074:	cf a8 ca 80 	MOV        R5,R9          | ADD        R0,R9
 2004078:	d7 88 d2 14 	MOV        R1,R10         | ADD        $20,R10
 200407c:	97 d0 92 80 	MOV        R10,R2         | ADD        R0,R2
 2004080:	95 04 84 c8 	SW         R2,$4(SP)      | LW         (R9),R0
 2004084:	3c 84 80 00 	LW         (R2),R7
 2004088:	3b 84 00 01 	DIVU       $1+R0,R7
 200408c:	78 88 00 b8 	BZ         @0x02004148    // 2004148 <quorem+0x108>
 2004090:	df a8 b7 d0 	MOV        R5,R11         | MOV        R10,R6
 2004094:	e6 00 a6 00 	CLR        R12            | CLR        R4
 2004098:	9c d8 da 04 	LW         (R11),R3       | ADD        $4,R11
 200409c:	13 40 c0 00 	MOV        R3,R2
 20040a0:	10 40 ff ff 	AND        $65535,R2
 20040a4:	13 05 c0 00 	MPY        R7,R2
 20040a8:	10 87 00 00 	ADD        R12,R2
 20040ac:	19 40 00 10 	LSR        $16,R3
 20040b0:	1b 05 c0 00 	MPY        R7,R3
 20040b4:	03 40 80 00 	MOV        R2,R0
 20040b8:	01 40 00 10 	LSR        $16,R0
 20040bc:	9a 80 e7 98 	ADD        R0,R3          | MOV        R3,R12
 20040c0:	61 40 00 10 	LSR        $16,R12
 20040c4:	04 85 80 00 	LW         (R6),R0
 20040c8:	10 40 ff ff 	AND        $65535,R2
 20040cc:	a0 90 97 a0 	SUB        R2,R4          | MOV        R4,R2
 20040d0:	23 40 00 00 	MOV        R0,R4
 20040d4:	20 40 ff ff 	AND        $65535,R4
 20040d8:	10 85 00 00 	ADD        R4,R2
 20040dc:	01 40 00 10 	LSR        $16,R0
 20040e0:	18 40 ff ff 	AND        $65535,R3
 20040e4:	80 98 9f 90 	SUB        R3,R0          | MOV        R2,R3
 20040e8:	19 c0 00 10 	ASR        $16,R3
 20040ec:	82 98 a7 80 	ADD        R3,R0          | MOV        R0,R4
 20040f0:	21 c0 00 10 	ASR        $16,R4
 20040f4:	30 80 00 04 	ADD        $4,R6
 20040f8:	01 80 00 10 	LSL        $16,R0
 20040fc:	10 40 ff ff 	AND        $65535,R2
 2004100:	00 c4 80 00 	OR         R2,R0
 2004104:	85 b4 cb d8 	SW         R0,$-4(R6)     | CMP        R11,R9
 2004108:	78 bb ff 8c 	BNC        @0x02004098    // 2004098 <quorem+0x58>
 200410c:	9c 04 84 98 	LW         4(SP),R3       | LW         (R3),R0
 2004110:	04 00 00 00 	CMP        $0,R0
 2004114:	78 a8 00 30 	BNZ        @0x02004148    // 2004148 <quorem+0x108>
 2004118:	87 98 82 7c 	MOV        R3,R0          | ADD        $-4,R0
 200411c:	54 04 00 00 	CMP        R0,R10
 2004120:	78 b8 00 20 	BNC        @0x02004144    // 2004144 <quorem+0x104>
 2004124:	94 9c 93 00 	LW         -4(R3),R2      | CMP        $0,R2
 2004128:	78 a8 00 18 	BNZ        @0x02004144    // 2004144 <quorem+0x104>
 200412c:	c2 7f 82 7c 	ADD        $-1,R8         | ADD        $-4,R0
 2004130:	54 04 00 00 	CMP        R0,R10
 2004134:	78 b8 00 0c 	BNC        @0x02004144    // 2004144 <quorem+0x104>
 2004138:	94 80 93 00 	LW         (R0),R2        | CMP        $0,R2
 200413c:	78 8b ff ec 	BZ         @0x0200412c    // 200412c <quorem+0xec>
 2004140:	78 80 00 00 	BRA        @0x02004144    // 2004144 <quorem+0x104>
 2004144:	44 c4 40 10 	SW         R8,$16(R1)
 2004148:	94 00 b7 88 	LW         (SP),R2        | MOV        R1,R6
 200414c:	87 fa fc f8 	JSR        0x020086b0     // 20086b0 <__mcmp>
 2004150:	02 00 86 b0 
 2004154:	0c 00 00 00 	CMP        $0,R1
 2004158:	78 90 00 94 	BLT        @0x020041f0    // 20041f0 <quorem+0x1b0>
 200415c:	ba 01 9f d0 	ADD        $1,R7          | MOV        R10,R3
 2004160:	16 00 00 00 	CLR        R2
 2004164:	dc a8 aa 04 	LW         (R5),R11       | ADD        $4,R5
 2004168:	8c 98 a7 d8 	LW         (R3),R1        | MOV        R11,R4
 200416c:	20 40 ff ff 	AND        $65535,R4
 2004170:	90 a0 e7 88 	SUB        R4,R2          | MOV        R1,R12
 2004174:	60 40 ff ff 	AND        $65535,R12
 2004178:	a7 90 a2 e0 	MOV        R2,R4          | ADD        R12,R4
 200417c:	09 40 00 10 	LSR        $16,R1
 2004180:	59 40 00 10 	LSR        $16,R11
 2004184:	88 d8 97 a0 	SUB        R11,R1         | MOV        R4,R2
 2004188:	11 c0 00 10 	ASR        $16,R2
 200418c:	8a 90 97 88 	ADD        R2,R1          | MOV        R1,R2
 2004190:	11 c0 00 10 	ASR        $16,R2
 2004194:	18 80 00 04 	ADD        $4,R3
 2004198:	09 80 00 10 	LSL        $16,R1
 200419c:	20 40 ff ff 	AND        $65535,R4
 20041a0:	08 c5 00 00 	OR         R4,R1
 20041a4:	8d 9c cb a8 	SW         R1,$-4(R3)     | CMP        R5,R9
 20041a8:	78 bb ff b8 	BNC        @0x02004164    // 2004164 <quorem+0x124>
 20041ac:	0b 42 00 00 	MOV        R8,R1
 20041b0:	09 80 00 02 	LSL        $2,R1
 20041b4:	97 d0 92 88 	MOV        R10,R2         | ADD        R1,R2
 20041b8:	8c 90 8b 00 	LW         (R2),R1        | CMP        $0,R1
 20041bc:	78 a8 00 30 	BNZ        @0x020041f0    // 20041f0 <quorem+0x1b0>
 20041c0:	8f 90 8a 7c 	MOV        R2,R1          | ADD        $-4,R1
 20041c4:	54 04 40 00 	CMP        R1,R10
 20041c8:	78 b8 00 20 	BNC        @0x020041ec    // 20041ec <quorem+0x1ac>
 20041cc:	94 94 93 00 	LW         -4(R2),R2      | CMP        $0,R2
 20041d0:	78 a8 00 18 	BNZ        @0x020041ec    // 20041ec <quorem+0x1ac>
 20041d4:	c2 7f 8a 7c 	ADD        $-1,R8         | ADD        $-4,R1
 20041d8:	54 04 40 00 	CMP        R1,R10
 20041dc:	78 b8 00 0c 	BNC        @0x020041ec    // 20041ec <quorem+0x1ac>
 20041e0:	94 88 93 00 	LW         (R1),R2        | CMP        $0,R2
 20041e4:	78 8b ff ec 	BZ         @0x020041d4    // 20041d4 <quorem+0x194>
 20041e8:	78 80 00 00 	BRA        @0x020041ec    // 20041ec <quorem+0x1ac>
 20041ec:	44 c5 80 10 	SW         R8,$16(R6)
 20041f0:	0b 41 c0 00 	MOV        R7,R1
 20041f4:	78 80 00 04 	BRA        @0x020041fc    // 20041fc <quorem+0x1bc>
 20041f8:	0e 00 00 00 	CLR        R1
 20041fc:	84 08 ac 0c 	LW         8(SP),R0       | LW         12(SP),R5
 2004200:	b4 10 bc 14 	LW         16(SP),R6      | LW         20(SP),R7
 2004204:	c4 18 cc 1c 	LW         24(SP),R8      | LW         28(SP),R9
 2004208:	d4 20 dc 24 	LW         32(SP),R10     | LW         36(SP),R11
 200420c:	e4 28 ea 2c 	LW         40(SP),R12     | ADD        $44,SP
 2004210:	7b 40 00 00 	RTN

02004214 <_dtoa_r>:
 2004214:	68 00 00 78 	SUB        $120,SP
 2004218:	04 c7 40 54 	SW         R0,$84(SP)
 200421c:	2c c7 40 58 	SW         R5,$88(SP)
 2004220:	34 c7 40 5c 	SW         R6,$92(SP)
 2004224:	3c c7 40 60 	SW         R7,$96(SP)
 2004228:	44 c7 40 64 	SW         R8,$100(SP)
 200422c:	4c c7 40 68 	SW         R9,$104(SP)
 2004230:	54 c7 40 6c 	SW         R10,$108(SP)
 2004234:	5c c7 40 70 	SW         R11,$112(SP)
 2004238:	64 c7 40 74 	SW         R12,$116(SP)
 200423c:	b7 88 c7 90 	MOV        R1,R6          | MOV        R2,R8
 2004240:	9d 08 e7 a0 	SW         R3,$8(SP)      | MOV        R4,R12
 2004244:	2c c7 40 10 	SW         R5,$16(SP)
 2004248:	2c 87 40 7c 	LW         124(SP),R5
 200424c:	14 c7 40 04 	SW         R2,$4(SP)
 2004250:	14 84 40 40 	LW         64(R1),R2
 2004254:	14 00 00 00 	CMP        $0,R2
 2004258:	78 88 00 24 	BZ         @0x02004280    // 2004280 <_dtoa_r+0x6c>
 200425c:	24 84 40 44 	LW         68(R1),R4
 2004260:	24 c4 80 04 	SW         R4,$4(R2)
 2004264:	1e 00 00 01 	LDI        $1,R3
 2004268:	19 85 00 00 	LSL        R4,R3
 200426c:	1c c4 80 08 	SW         R3,$8(R2)
 2004270:	87 fa fc f8 	JSR        0x020078b8     // 20078b8 <_Bfree>
 2004274:	02 00 78 b8 
 2004278:	0e 00 00 00 	CLR        R1
 200427c:	0c c5 80 40 	SW         R1,$64(R6)
 2004280:	44 00 00 00 	CMP        $0,R8
 2004284:	78 b0 00 10 	BGE        @0x02004298    // 2004298 <_dtoa_r+0x84>
 2004288:	96 01 95 a8 	LDI        $1,R2          | SW         R2,(R5)
 200428c:	0a 03 ff fe 	BREV       $-2,R1
 2004290:	c1 88 c5 04 	AND        R1,R8          | SW         R8,$4(SP)
 2004294:	78 80 00 04 	BRA        @0x0200429c    // 200429c <_dtoa_r+0x88>
 2004298:	9e 00 9d a8 	CLR        R3             | SW         R3,(R5)
 200429c:	0a 00 0f fe 	BREV       $4094,R1
 20042a0:	97 c0 91 88 	MOV        R8,R2          | AND        R1,R2
 20042a4:	14 04 40 00 	CMP        R1,R2
 20042a8:	78 a8 00 4c 	BNZ        @0x020042f8    // 20042f8 <_dtoa_r+0xe4>
 20042ac:	16 00 27 0f 	LDI        $9999,R2
 20042b0:	0c 87 40 78 	LW         120(SP),R1
 20042b4:	95 88 9c 08 	SW         R2,(R1)        | LW         8(SP),R3
 20042b8:	1c 00 00 00 	CMP        $0,R3
 20042bc:	78 a8 13 0c 	BNZ        @0x020055cc    // 20055cc <_dtoa_r+0x13b8>
 20042c0:	0e 0f ff ff 	LDI        $1048575,R1
 20042c4:	40 44 40 00 	AND        R1,R8
 20042c8:	78 88 13 18 	BZ         @0x020055e4    // 20055e4 <_dtoa_r+0x13d0>
 20042cc:	78 80 12 fc 	BRA        @0x020055cc    // 20055cc <_dtoa_r+0x13b8>
 20042d0:	0a 03 00 40 	LDI        0x0200e514,R1  // 200e514 <blanks.4493+0x1c>
 20042d4:	0a 40 e5 14 
 20042d8:	13 40 40 03 	MOV        $3+R1,R2
 20042dc:	78 80 00 0c 	BRA        @0x020042ec    // 20042ec <_dtoa_r+0xd8>
 20042e0:	0a 03 00 40 	LDI        0x0200e508,R1  // 200e508 <blanks.4493+0x10>
 20042e4:	0a 40 e5 08 
 20042e8:	13 40 40 08 	MOV        $8+R1,R2
 20042ec:	1c 87 40 80 	LW         128(SP),R3
 20042f0:	14 c4 c0 00 	SW         R2,(R3)
 20042f4:	78 80 14 58 	BRA        @0x02005750    // 2005750 <_dtoa_r+0x153c>
 20042f8:	9e 00 a6 00 	CLR        R3             | CLR        R4
 20042fc:	8c 04 94 08 	LW         4(SP),R1       | LW         8(SP),R2
 2004300:	87 fa fc f8 	JSR        0x0200d818     // 200d818 <__eqdf2>
 2004304:	02 00 d8 18 
 2004308:	0c 00 00 00 	CMP        $0,R1
 200430c:	78 a8 00 38 	BNZ        @0x02004348    // 2004348 <_dtoa_r+0x134>
 2004310:	16 00 00 01 	LDI        $1,R2
 2004314:	0c 87 40 78 	LW         120(SP),R1
 2004318:	14 c4 40 00 	SW         R2,(R1)
 200431c:	1c 87 40 80 	LW         128(SP),R3
 2004320:	0a 03 00 40 	LDI        0x0200e4e4,R1  // 200e4e4 <_global_impure_ptr+0x48>
 2004324:	0a 40 e4 e4 
 2004328:	1c 00 00 00 	CMP        $0,R3
 200432c:	78 88 14 20 	BZ         @0x02005750    // 2005750 <_dtoa_r+0x153c>
 2004330:	0a 03 00 40 	LDI        0x0200e4e5,R1  // 200e4e5 <_global_impure_ptr+0x49>
 2004334:	0a 40 e4 e5 
 2004338:	0c c4 c0 00 	SW         R1,(R3)
 200433c:	0a 03 00 40 	LDI        0x0200e4e4,R1  // 200e4e4 <_global_impure_ptr+0x48>
 2004340:	0a 40 e4 e4 
 2004344:	78 80 14 08 	BRA        @0x02005750    // 2005750 <_dtoa_r+0x153c>
 2004348:	2b 43 40 4c 	MOV        $76+SP,R5
 200434c:	23 43 40 50 	MOV        $80+SP,R4
 2004350:	94 04 9c 08 	LW         4(SP),R2       | LW         8(SP),R3
 2004354:	0b 41 80 00 	MOV        R6,R1
 2004358:	87 fa fc f8 	JSR        0x02008bbc     // 2008bbc <__d2b>
 200435c:	02 00 8b bc 
 2004360:	8d 24 af c0 	SW         R1,$36(SP)     | MOV        R8,R5
 2004364:	29 40 00 14 	LSR        $20,R5
 2004368:	78 88 00 2c 	BZ         @0x02004398    // 2004398 <_dtoa_r+0x184>
 200436c:	14 87 40 08 	LW         8(SP),R2
 2004370:	0e 0f ff ff 	LDI        $1048575,R1
 2004374:	9c 04 99 88 	LW         4(SP),R3       | AND        R1,R3
 2004378:	0b 40 c0 00 	MOV        R3,R1
 200437c:	1a 00 0f fc 	BREV       $4092,R3
 2004380:	08 c4 c0 00 	OR         R3,R1
 2004384:	28 83 fc 01 	ADD        $-1023,R5
 2004388:	3c 87 40 4c 	LW         76(SP),R7
 200438c:	06 00 00 00 	CLR        R0
 2004390:	04 c7 40 40 	SW         R0,$64(SP)
 2004394:	78 80 00 5c 	BRA        @0x020043f4    // 20043f4 <_dtoa_r+0x1e0>
 2004398:	3c 87 40 4c 	LW         76(SP),R7
 200439c:	0c 87 40 50 	LW         80(SP),R1
 20043a0:	af b8 aa 88 	MOV        R7,R5          | ADD        R1,R5
 20043a4:	13 41 40 00 	MOV        R5,R2
 20043a8:	10 80 04 32 	ADD        $1074,R2
 20043ac:	14 00 00 21 	CMP        $33,R2
 20043b0:	78 90 00 18 	BLT        @0x020043cc    // 20043cc <_dtoa_r+0x1b8>
 20043b4:	0c 87 40 08 	LW         8(SP),R1
 20043b8:	09 45 44 12 	LSR        $1042+R5,R1
 20043bc:	9e 40 98 90 	LDI        $64,R3         | SUB        R2,R3
 20043c0:	41 84 c0 00 	LSL        R3,R8
 20043c4:	08 c6 00 00 	OR         R8,R1
 20043c8:	78 80 00 10 	BRA        @0x020043dc    // 20043dc <_dtoa_r+0x1c8>
 20043cc:	8e 20 88 90 	LDI        $32,R1         | SUB        R2,R1
 20043d0:	14 87 40 08 	LW         8(SP),R2
 20043d4:	11 84 40 00 	LSL        R1,R2
 20043d8:	0b 40 80 00 	MOV        R2,R1
 20043dc:	87 fa fc f8 	JSR        0x0200dbbc     // 200dbbc <__floatunsidf>
 20043e0:	02 00 db bc 
 20043e4:	1a 00 08 7f 	BREV       $2175,R3
 20043e8:	8a 98 aa 7f 	ADD        R3,R1          | ADD        $-1,R5
 20043ec:	1e 00 00 01 	LDI        $1,R3
 20043f0:	1c c7 40 40 	SW         R3,$64(SP)
 20043f4:	1a 00 1f fc 	BREV       $8188,R3
 20043f8:	26 00 00 00 	CLR        R4
 20043fc:	87 fa fc f8 	JSR        0x0200ce44     // 200ce44 <__subdf3>
 2004400:	02 00 ce 44 
 2004404:	1a 01 4b fc 	LDI        0x3fd287a7,R3  // 3fd287a7 <_top_of_stack+0x3cd287a7>
 2004408:	1a 40 87 a7 
 200440c:	22 00 f6 c6 	LDI        0x636f4361,R4  // 636f4361 <_top_of_stack+0x606f4361>
 2004410:	22 40 43 61 
 2004414:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 2004418:	02 00 d2 50 
 200441c:	1a 01 63 fc 	LDI        0x3fc68a28,R3  // 3fc68a28 <_top_of_stack+0x3cc68a28>
 2004420:	1a 40 8a 28 
 2004424:	22 01 06 d1 	LDI        0x8b60c8b3,R4  // 8b60c8b3 <_top_of_stack+0x8860c8b3>
 2004428:	22 40 c8 b3 
 200442c:	87 fa fc f8 	JSR        0x0200ca48     // 200ca48 <__adddf3>
 2004430:	02 00 ca 48 
 2004434:	cf 88 c7 90 	MOV        R1,R9          | MOV        R2,R8
 2004438:	0b 41 40 00 	MOV        R5,R1
 200443c:	87 fa fc f8 	JSR        0x0200da60     // 200da60 <__floatsidf>
 2004440:	02 00 da 60 
 2004444:	1a 00 cb fc 	LDI        0x3fd34413,R3  // 3fd34413 <_top_of_stack+0x3cd34413>
 2004448:	1a 40 44 13 
 200444c:	22 00 f9 0a 	LDI        0x509f79fb,R4  // 509f79fb <_top_of_stack+0x4d9f79fb>
 2004450:	22 40 79 fb 
 2004454:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 2004458:	02 00 d2 50 
 200445c:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004460:	8f c8 97 c0 	MOV        R9,R1          | MOV        R8,R2
 2004464:	87 fa fc f8 	JSR        0x0200ca48     // 200ca48 <__adddf3>
 2004468:	02 00 ca 48 
 200446c:	cf 88 c7 90 	MOV        R1,R9          | MOV        R2,R8
 2004470:	87 fa fc f8 	JSR        0x0200db0c     // 200db0c <__fixdfsi>
 2004474:	02 00 db 0c 
 2004478:	8d 0c 9e 00 	SW         R1,$12(SP)     | CLR        R3
 200447c:	a6 00 8f c8 	CLR        R4             | MOV        R9,R1
 2004480:	13 42 00 00 	MOV        R8,R2
 2004484:	87 fa fc f8 	JSR        0x0200d944     // 200d944 <__ltdf2>
 2004488:	02 00 d9 44 
 200448c:	0c 00 00 00 	CMP        $0,R1
 2004490:	78 b0 00 2c 	BGE        @0x020044c0    // 20044c0 <_dtoa_r+0x2ac>
 2004494:	0c 87 40 0c 	LW         12(SP),R1
 2004498:	87 fa fc f8 	JSR        0x0200da60     // 200da60 <__floatsidf>
 200449c:	02 00 da 60 
 20044a0:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 20044a4:	8f c8 97 c0 	MOV        R9,R1          | MOV        R8,R2
 20044a8:	87 fa fc f8 	JSR        0x0200d87c     // 200d87c <__nedf2>
 20044ac:	02 00 d8 7c 
 20044b0:	0c 00 00 00 	CMP        $0,R1
 20044b4:	78 88 00 08 	BZ         @0x020044c0    // 20044c0 <_dtoa_r+0x2ac>
 20044b8:	84 0c 82 7f 	LW         12(SP),R0      | ADD        $-1,R0
 20044bc:	04 c7 40 0c 	SW         R0,$12(SP)
 20044c0:	8c 0c 8b 17 	LW         12(SP),R1      | CMP        $23,R1
 20044c4:	78 b8 00 3c 	BNC        @0x02004504    // 2004504 <_dtoa_r+0x2f0>
 20044c8:	13 40 40 00 	MOV        R1,R2
 20044cc:	11 80 00 03 	LSL        $3,R2
 20044d0:	0a 03 00 40 	LDI        0x0200e584,R1  // 200e584 <__mprec_tens>
 20044d4:	0a 40 e5 84 
 20044d8:	8a 90 9c 88 	ADD        R2,R1          | LW         (R1),R3
 20044dc:	24 84 40 04 	LW         4(R1),R4
 20044e0:	8c 04 94 08 	LW         4(SP),R1       | LW         8(SP),R2
 20044e4:	87 fa fc f8 	JSR        0x0200d944     // 200d944 <__ltdf2>
 20044e8:	02 00 d9 44 
 20044ec:	0c 00 00 00 	CMP        $0,R1
 20044f0:	78 b0 00 18 	BGE        @0x0200450c    // 200450c <_dtoa_r+0x2f8>
 20044f4:	94 0c 92 7f 	LW         12(SP),R2      | ADD        $-1,R2
 20044f8:	95 0c 9e 00 	SW         R2,$12(SP)     | CLR        R3
 20044fc:	1c c7 40 3c 	SW         R3,$60(SP)
 2004500:	78 80 00 0c 	BRA        @0x02004510    // 2004510 <_dtoa_r+0x2fc>
 2004504:	86 01 85 3c 	LDI        $1,R0          | SW         R0,$60(SP)
 2004508:	78 80 00 04 	BRA        @0x02004510    // 2004510 <_dtoa_r+0x2fc>
 200450c:	8e 00 8d 3c 	CLR        R1             | SW         R1,$60(SP)
 2004510:	b8 a8 97 b8 	SUB        R5,R7          | MOV        R7,R2
 2004514:	92 7f 95 14 	ADD        $-1,R2         | SW         R2,$20(SP)
 2004518:	78 b0 00 10 	BGE        @0x0200452c    // 200452c <_dtoa_r+0x318>
 200451c:	8e 01 88 b8 	LDI        $1,R1          | SUB        R7,R1
 2004520:	8d 20 9e 00 	SW         R1,$32(SP)     | CLR        R3
 2004524:	1c c7 40 14 	SW         R3,$20(SP)
 2004528:	78 80 00 04 	BRA        @0x02004530    // 2004530 <_dtoa_r+0x31c>
 200452c:	86 00 85 20 	CLR        R0             | SW         R0,$32(SP)
 2004530:	8c 0c 8b 00 	LW         12(SP),R1      | CMP        $0,R1
 2004534:	78 90 00 10 	BLT        @0x02004548    // 2004548 <_dtoa_r+0x334>
 2004538:	94 14 92 88 	LW         20(SP),R2      | ADD        R1,R2
 200453c:	95 14 8d 34 	SW         R2,$20(SP)     | SW         R1,$52(SP)
 2004540:	9e 00 9d 30 	CLR        R3             | SW         R3,$48(SP)
 2004544:	78 80 00 18 	BRA        @0x02004560    // 2004560 <_dtoa_r+0x34c>
 2004548:	84 20 80 88 	LW         32(SP),R0      | SUB        R1,R0
 200454c:	04 c7 40 20 	SW         R0,$32(SP)
 2004550:	13 40 5f ff 	MOV        $-1+R1,R2
 2004554:	11 03 ff ff 	XOR        $-1,R2
 2004558:	95 30 9e 00 	SW         R2,$48(SP)     | CLR        R3
 200455c:	1c c7 40 34 	SW         R3,$52(SP)
 2004560:	64 00 00 0a 	CMP        $10,R12
 2004564:	78 b8 11 a8 	BNC        @0x02005710    // 2005710 <_dtoa_r+0x14fc>
 2004568:	ae 01 e3 06 	LDI        $1,R5          | CMP        $6,R12
 200456c:	78 90 11 2c 	BLT        @0x0200569c    // 200569c <_dtoa_r+0x1488>
 2004570:	e2 7c ae 00 	ADD        $-4,R12        | CLR        R5
 2004574:	78 80 11 24 	BRA        @0x0200569c    // 200569c <_dtoa_r+0x1488>
 2004578:	86 01 85 28 	LDI        $1,R0          | SW         R0,$40(SP)
 200457c:	78 80 00 04 	BRA        @0x02004584    // 2004584 <_dtoa_r+0x370>
 2004580:	8e 00 8d 28 	CLR        R1             | SW         R1,$40(SP)
 2004584:	94 10 93 01 	LW         16(SP),R2      | CMP        $1,R2
 2004588:	78 90 11 40 	BLT        @0x020056cc    // 20056cc <_dtoa_r+0x14b8>
 200458c:	bf 90 93 0f 	MOV        R2,R7          | CMP        $15,R2
 2004590:	0e 00 00 00 	CLR        R1
 2004594:	0a 58 00 01 	LDILO.C    $1,R1
 2004598:	a9 88 95 2c 	AND        R1,R5          | SW         R2,$44(SP)
 200459c:	14 c7 40 1c 	SW         R2,$28(SP)
 20045a0:	78 80 00 24 	BRA        @0x020045c8    // 20045c8 <_dtoa_r+0x3b4>
 20045a4:	9e 00 9d 28 	CLR        R3             | SW         R3,$40(SP)
 20045a8:	84 0c 8c 10 	LW         12(SP),R0      | LW         16(SP),R1
 20045ac:	82 88 85 2c 	ADD        R1,R0          | SW         R0,$44(SP)
 20045b0:	82 01 85 1c 	ADD        $1,R0          | SW         R0,$28(SP)
 20045b4:	be 01 bb 80 	LDI        $1,R7          | CMP        R0,R7
 20045b8:	3b 50 00 00 	MOV.LT     R0,R7
 20045bc:	83 0f 8e 00 	CMP        $15,R0         | CLR        R1
 20045c0:	0a 58 00 01 	LDILO.C    $1,R1
 20045c4:	28 44 40 00 	AND        R1,R5
 20045c8:	16 00 00 00 	CLR        R2
 20045cc:	14 c5 80 44 	SW         R2,$68(R6)
 20045d0:	96 00 bb 18 	CLR        R2             | CMP        $24,R7
 20045d4:	78 98 00 1c 	BC         @0x020045f4    // 20045f4 <_dtoa_r+0x3e0>
 20045d8:	9e 01 8e 04 	LDI        $1,R3          | LDI        $4,R1
 20045dc:	97 98 8a 88 	MOV        R3,R2          | ADD        R1,R1
 20045e0:	9f 99 a7 88 	MOV        $1+R3,R3       | MOV        R1,R4
 20045e4:	a2 14 bb a0 	ADD        $20,R4         | CMP        R4,R7
 20045e8:	78 bb ff f0 	BNC        @0x020045dc    // 20045dc <_dtoa_r+0x3c8>
 20045ec:	14 c5 80 44 	SW         R2,$68(R6)
 20045f0:	78 80 00 00 	BRA        @0x020045f4    // 20045f4 <_dtoa_r+0x3e0>
 20045f4:	0b 41 80 00 	MOV        R6,R1
 20045f8:	87 fa fc f8 	JSR        0x0200781c     // 200781c <_Balloc>
 20045fc:	02 00 78 1c 
 2004600:	0c c7 40 18 	SW         R1,$24(SP)
 2004604:	0c c5 80 40 	SW         R1,$64(R6)
 2004608:	2c 00 00 00 	CMP        $0,R5
 200460c:	78 88 05 50 	BZ         @0x02004b60    // 2004b60 <_dtoa_r+0x94c>
 2004610:	9c 0c 9b 01 	LW         12(SP),R3      | CMP        $1,R3
 2004614:	78 90 00 b0 	BLT        @0x020046c8    // 20046c8 <_dtoa_r+0x4b4>
 2004618:	97 98 91 0f 	MOV        R3,R2          | AND        $15,R2
 200461c:	11 80 00 03 	LSL        $3,R2
 2004620:	0a 03 00 40 	LDI        0x0200e584,R1  // 200e584 <__mprec_tens>
 2004624:	0a 40 e5 84 
 2004628:	8a 90 d4 88 	ADD        R2,R1          | LW         (R1),R10
 200462c:	4c 84 40 04 	LW         4(R1),R9
 2004630:	2b 40 c0 00 	MOV        R3,R5
 2004634:	29 c0 00 04 	ASR        $4,R5
 2004638:	8f a8 89 10 	MOV        R5,R1          | AND        $16,R1
 200463c:	78 88 00 2c 	BZ         @0x0200466c    // 200466c <_dtoa_r+0x458>
 2004640:	28 40 00 0f 	AND        $15,R5
 2004644:	0a 03 00 40 	LDI        0x0200e55c,R1  // 200e55c <__mprec_bigtens>
 2004648:	0a 40 e5 5c 
 200464c:	1c 84 40 20 	LW         32(R1),R3
 2004650:	24 84 40 24 	LW         36(R1),R4
 2004654:	8c 04 94 08 	LW         4(SP),R1       | LW         8(SP),R2
 2004658:	87 fa fc f8 	JSR        0x0200d5f8     // 200d5f8 <__divdf3>
 200465c:	02 00 d5 f8 
 2004660:	8d 38 df 90 	SW         R1,$56(SP)     | MOV        R2,R11
 2004664:	46 00 00 03 	LDI        $3,R8
 2004668:	78 80 00 08 	BRA        @0x02004674    // 2004674 <_dtoa_r+0x460>
 200466c:	84 04 85 38 	LW         4(SP),R0       | SW         R0,$56(SP)
 2004670:	dc 08 c6 02 	LW         8(SP),R11      | LDI        $2,R8
 2004674:	2c 00 00 00 	CMP        $0,R5
 2004678:	78 88 00 34 	BZ         @0x020046b0    // 20046b0 <_dtoa_r+0x49c>
 200467c:	3a 03 00 40 	LDI        0x0200e55c,R7  // 200e55c <__mprec_bigtens>
 2004680:	3a 40 e5 5c 
 2004684:	8f d0 97 c8 	MOV        R10,R1         | MOV        R9,R2
 2004688:	9f a8 99 01 	MOV        R5,R3          | AND        $1,R3
 200468c:	78 88 00 10 	BZ         @0x020046a0    // 20046a0 <_dtoa_r+0x48c>
 2004690:	c2 01 9c b8 	ADD        $1,R8          | LW         (R7),R3
 2004694:	24 85 c0 04 	LW         4(R7),R4
 2004698:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 200469c:	02 00 d2 50 
 20046a0:	29 c0 00 01 	ASR        $1,R5
 20046a4:	ba 08 ab 00 	ADD        $8,R7          | CMP        $0,R5
 20046a8:	78 ab ff dc 	BNZ        @0x02004688    // 2004688 <_dtoa_r+0x474>
 20046ac:	d7 88 cf 90 	MOV        R1,R10         | MOV        R2,R9
 20046b0:	9f d0 a7 c8 	MOV        R10,R3         | MOV        R9,R4
 20046b4:	8c 38 97 d8 	LW         56(SP),R1      | MOV        R11,R2
 20046b8:	87 fa fc f8 	JSR        0x0200d5f8     // 200d5f8 <__divdf3>
 20046bc:	02 00 d5 f8 
 20046c0:	d7 88 bf 90 	MOV        R1,R10         | MOV        R2,R7
 20046c4:	78 80 00 88 	BRA        @0x02004750    // 2004750 <_dtoa_r+0x53c>
 20046c8:	1c 00 00 00 	CMP        $0,R3
 20046cc:	78 88 00 70 	BZ         @0x02004740    // 2004740 <_dtoa_r+0x52c>
 20046d0:	2b 40 df ff 	MOV        $-1+R3,R5
 20046d4:	29 03 ff ff 	XOR        $-1,R5
 20046d8:	97 a8 91 0f 	MOV        R5,R2          | AND        $15,R2
 20046dc:	11 80 00 03 	LSL        $3,R2
 20046e0:	0a 03 00 40 	LDI        0x0200e584,R1  // 200e584 <__mprec_tens>
 20046e4:	0a 40 e5 84 
 20046e8:	8a 90 9c 88 	ADD        R2,R1          | LW         (R1),R3
 20046ec:	24 84 40 04 	LW         4(R1),R4
 20046f0:	8c 04 94 08 	LW         4(SP),R1       | LW         8(SP),R2
 20046f4:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 20046f8:	02 00 d2 50 
 20046fc:	d7 88 bf 90 	MOV        R1,R10         | MOV        R2,R7
 2004700:	29 c0 00 04 	ASR        $4,R5
 2004704:	78 88 00 44 	BZ         @0x0200474c    // 200474c <_dtoa_r+0x538>
 2004708:	4a 03 00 40 	LDI        0x0200e55c,R9  // 200e55c <__mprec_bigtens>
 200470c:	4a 40 e5 5c 
 2004710:	c6 02 8f d0 	LDI        $2,R8          | MOV        R10,R1
 2004714:	9f a8 99 01 	MOV        R5,R3          | AND        $1,R3
 2004718:	78 88 00 10 	BZ         @0x0200472c    // 200472c <_dtoa_r+0x518>
 200471c:	c2 01 9c c8 	ADD        $1,R8          | LW         (R9),R3
 2004720:	24 86 40 04 	LW         4(R9),R4
 2004724:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 2004728:	02 00 d2 50 
 200472c:	29 c0 00 01 	ASR        $1,R5
 2004730:	ca 08 ab 00 	ADD        $8,R9          | CMP        $0,R5
 2004734:	78 ab ff dc 	BNZ        @0x02004714    // 2004714 <_dtoa_r+0x500>
 2004738:	d7 88 bf 90 	MOV        R1,R10         | MOV        R2,R7
 200473c:	78 80 00 10 	BRA        @0x02004750    // 2004750 <_dtoa_r+0x53c>
 2004740:	d4 04 bc 08 	LW         4(SP),R10      | LW         8(SP),R7
 2004744:	46 00 00 02 	LDI        $2,R8
 2004748:	78 80 00 04 	BRA        @0x02004750    // 2004750 <_dtoa_r+0x53c>
 200474c:	46 00 00 02 	LDI        $2,R8
 2004750:	94 3c 93 00 	LW         60(SP),R2      | CMP        $0,R2
 2004754:	78 88 00 88 	BZ         @0x020047e0    // 20047e0 <_dtoa_r+0x5cc>
 2004758:	1a 00 0f fc 	BREV       $4092,R3
 200475c:	a6 00 8f d0 	CLR        R4             | MOV        R10,R1
 2004760:	13 41 c0 00 	MOV        R7,R2
 2004764:	87 fa fc f8 	JSR        0x0200d944     // 200d944 <__ltdf2>
 2004768:	02 00 d9 44 
 200476c:	0c 00 00 00 	CMP        $0,R1
 2004770:	78 b0 00 6c 	BGE        @0x020047e0    // 20047e0 <_dtoa_r+0x5cc>
 2004774:	9c 1c 9b 00 	LW         28(SP),R3      | CMP        $0,R3
 2004778:	78 88 0e 80 	BZ         @0x020055fc    // 20055fc <_dtoa_r+0x13e8>
 200477c:	84 2c 83 01 	LW         44(SP),R0      | CMP        $1,R0
 2004780:	78 90 03 dc 	BLT        @0x02004b60    // 2004b60 <_dtoa_r+0x94c>
 2004784:	8c 0c 8a 7f 	LW         12(SP),R1      | ADD        $-1,R1
 2004788:	0c c7 40 44 	SW         R1,$68(SP)
 200478c:	1a 00 24 02 	BREV       $9218,R3
 2004790:	a6 00 8f d0 	CLR        R4             | MOV        R10,R1
 2004794:	13 41 c0 00 	MOV        R7,R2
 2004798:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 200479c:	02 00 d2 50 
 20047a0:	d7 88 bf 90 	MOV        R1,R10         | MOV        R2,R7
 20047a4:	8f c0 8a 01 	MOV        R8,R1          | ADD        $1,R1
 20047a8:	87 fa fc f8 	JSR        0x0200da60     // 200da60 <__floatsidf>
 20047ac:	02 00 da 60 
 20047b0:	9f d0 a7 b8 	MOV        R10,R3         | MOV        R7,R4
 20047b4:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 20047b8:	02 00 d2 50 
 20047bc:	1a 00 38 02 	BREV       $14338,R3
 20047c0:	26 00 00 00 	CLR        R4
 20047c4:	87 fa fc f8 	JSR        0x0200ca48     // 200ca48 <__adddf3>
 20047c8:	02 00 ca 48 
 20047cc:	43 40 80 00 	MOV        R2,R8
 20047d0:	12 00 03 3f 	BREV       $831,R2
 20047d4:	af 88 aa 90 	MOV        R1,R5          | ADD        R2,R5
 20047d8:	94 2c 95 38 	LW         44(SP),R2      | SW         R2,$56(SP)
 20047dc:	78 80 00 9c 	BRA        @0x0200487c    // 200487c <_dtoa_r+0x668>
 20047e0:	0b 42 00 00 	MOV        R8,R1
 20047e4:	87 fa fc f8 	JSR        0x0200da60     // 200da60 <__floatsidf>
 20047e8:	02 00 da 60 
 20047ec:	9f d0 a7 b8 	MOV        R10,R3         | MOV        R7,R4
 20047f0:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 20047f4:	02 00 d2 50 
 20047f8:	1a 00 38 02 	BREV       $14338,R3
 20047fc:	26 00 00 00 	CLR        R4
 2004800:	87 fa fc f8 	JSR        0x0200ca48     // 200ca48 <__adddf3>
 2004804:	02 00 ca 48 
 2004808:	43 40 80 00 	MOV        R2,R8
 200480c:	12 00 03 3f 	BREV       $831,R2
 2004810:	af 88 aa 90 	MOV        R1,R5          | ADD        R2,R5
 2004814:	9c 1c 9b 00 	LW         28(SP),R3      | CMP        $0,R3
 2004818:	78 a8 00 54 	BNZ        @0x02004870    // 2004870 <_dtoa_r+0x65c>
 200481c:	1a 00 28 02 	BREV       $10242,R3
 2004820:	a6 00 8f d0 	CLR        R4             | MOV        R10,R1
 2004824:	13 41 c0 00 	MOV        R7,R2
 2004828:	87 fa fc f8 	JSR        0x0200ce44     // 200ce44 <__subdf3>
 200482c:	02 00 ce 44 
 2004830:	cf 88 bf 90 	MOV        R1,R9          | MOV        R2,R7
 2004834:	9f a8 a7 c0 	MOV        R5,R3          | MOV        R8,R4
 2004838:	87 fa fc f8 	JSR        0x0200d8e0     // 200d8e0 <__gtdf2>
 200483c:	02 00 d8 e0 
 2004840:	0c 00 00 01 	CMP        $1,R1
 2004844:	78 b0 09 68 	BGE        @0x020051b0    // 20051b0 <_dtoa_r+0xf9c>
 2004848:	0a 00 00 01 	BREV       $1,R1
 200484c:	1b 41 40 00 	MOV        R5,R3
 2004850:	19 04 40 00 	XOR        R1,R3
 2004854:	a7 c0 8f c8 	MOV        R8,R4          | MOV        R9,R1
 2004858:	13 41 c0 00 	MOV        R7,R2
 200485c:	87 fa fc f8 	JSR        0x0200d944     // 200d944 <__ltdf2>
 2004860:	02 00 d9 44 
 2004864:	0c 00 00 00 	CMP        $0,R1
 2004868:	78 90 09 20 	BLT        @0x0200518c    // 200518c <_dtoa_r+0xf78>
 200486c:	78 80 02 f0 	BRA        @0x02004b60    // 2004b60 <_dtoa_r+0x94c>
 2004870:	04 87 40 0c 	LW         12(SP),R0
 2004874:	04 c7 40 44 	SW         R0,$68(SP)
 2004878:	1c c7 40 38 	SW         R3,$56(SP)
 200487c:	94 28 93 00 	LW         40(SP),R2      | CMP        $0,R2
 2004880:	78 88 01 84 	BZ         @0x02004a08    // 2004a08 <_dtoa_r+0x7f4>
 2004884:	94 38 92 7f 	LW         56(SP),R2      | ADD        $-1,R2
 2004888:	11 80 00 03 	LSL        $3,R2
 200488c:	0a 03 00 40 	LDI        0x0200e584,R1  // 200e584 <__mprec_tens>
 2004890:	0a 40 e5 84 
 2004894:	8a 90 9c 88 	ADD        R2,R1          | LW         (R1),R3
 2004898:	24 84 40 04 	LW         4(R1),R4
 200489c:	0a 00 07 fc 	BREV       $2044,R1
 20048a0:	16 00 00 00 	CLR        R2
 20048a4:	87 fa fc f8 	JSR        0x0200d5f8     // 200d5f8 <__divdf3>
 20048a8:	02 00 d5 f8 
 20048ac:	9f a8 a7 c0 	MOV        R5,R3          | MOV        R8,R4
 20048b0:	87 fa fc f8 	JSR        0x0200ce44     // 200ce44 <__subdf3>
 20048b4:	02 00 ce 44 
 20048b8:	af 88 cf 90 	MOV        R1,R5          | MOV        R2,R9
 20048bc:	8f d0 97 b8 	MOV        R10,R1         | MOV        R7,R2
 20048c0:	87 fa fc f8 	JSR        0x0200db0c     // 200db0c <__fixdfsi>
 20048c4:	02 00 db 0c 
 20048c8:	43 40 40 00 	MOV        R1,R8
 20048cc:	87 fa fc f8 	JSR        0x0200da60     // 200da60 <__floatsidf>
 20048d0:	02 00 da 60 
 20048d4:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 20048d8:	8f d0 97 b8 	MOV        R10,R1         | MOV        R7,R2
 20048dc:	87 fa fc f8 	JSR        0x0200ce44     // 200ce44 <__subdf3>
 20048e0:	02 00 ce 44 
 20048e4:	d7 88 df 90 	MOV        R1,R10         | MOV        R2,R11
 20048e8:	bc 18 ba 01 	LW         24(SP),R7      | ADD        $1,R7
 20048ec:	40 80 00 30 	ADD        $48,R8
 20048f0:	40 40 00 ff 	AND        $255,R8
 20048f4:	1c 87 40 18 	LW         24(SP),R3
 20048f8:	45 c4 c0 00 	SB         R8,(R3)
 20048fc:	9f d0 a7 90 	MOV        R10,R3         | MOV        R2,R4
 2004900:	8f a8 97 c8 	MOV        R5,R1          | MOV        R9,R2
 2004904:	87 fa fc f8 	JSR        0x0200d8e0     // 200d8e0 <__gtdf2>
 2004908:	02 00 d8 e0 
 200490c:	0c 00 00 01 	CMP        $1,R1
 2004910:	78 b0 0c 70 	BGE        @0x02005584    // 2005584 <_dtoa_r+0x1370>
 2004914:	9f d0 a7 d8 	MOV        R10,R3         | MOV        R11,R4
 2004918:	0a 00 0f fc 	BREV       $4092,R1
 200491c:	16 00 00 00 	CLR        R2
 2004920:	87 fa fc f8 	JSR        0x0200ce44     // 200ce44 <__subdf3>
 2004924:	02 00 ce 44 
 2004928:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 200492c:	8f a8 97 c8 	MOV        R5,R1          | MOV        R9,R2
 2004930:	87 fa fc f8 	JSR        0x0200d8e0     // 200d8e0 <__gtdf2>
 2004934:	02 00 d8 e0 
 2004938:	0c 00 00 01 	CMP        $1,R1
 200493c:	78 b0 03 f8 	BGE        @0x02004d38    // 2004d38 <_dtoa_r+0xb24>
 2004940:	84 38 83 01 	LW         56(SP),R0      | CMP        $1,R0
 2004944:	78 a8 00 3c 	BNZ        @0x02004984    // 2004984 <_dtoa_r+0x770>
 2004948:	78 80 02 14 	BRA        @0x02004b60    // 2004b60 <_dtoa_r+0x94c>
 200494c:	9f d0 a7 d8 	MOV        R10,R3         | MOV        R11,R4
 2004950:	0a 00 0f fc 	BREV       $4092,R1
 2004954:	16 00 00 00 	CLR        R2
 2004958:	87 fa fc f8 	JSR        0x0200ce44     // 200ce44 <__subdf3>
 200495c:	02 00 ce 44 
 2004960:	9f a8 a7 c8 	MOV        R5,R3          | MOV        R9,R4
 2004964:	87 fa fc f8 	JSR        0x0200d944     // 200d944 <__ltdf2>
 2004968:	02 00 d9 44 
 200496c:	0c 00 00 00 	CMP        $0,R1
 2004970:	78 90 03 cc 	BLT        @0x02004d40    // 2004d40 <_dtoa_r+0xb2c>
 2004974:	3c 07 00 00 	CMP        R12,R7
 2004978:	78 a8 00 10 	BNZ        @0x0200498c    // 200498c <_dtoa_r+0x778>
 200497c:	64 87 40 38 	LW         56(SP),R12
 2004980:	78 80 01 dc 	BRA        @0x02004b60    // 2004b60 <_dtoa_r+0x94c>
 2004984:	c4 18 c2 80 	LW         24(SP),R8      | ADD        R0,R8
 2004988:	e5 38 e7 c0 	SW         R12,$56(SP)    | MOV        R8,R12
 200498c:	1a 00 24 02 	BREV       $9218,R3
 2004990:	a6 00 8f a8 	CLR        R4             | MOV        R5,R1
 2004994:	13 42 40 00 	MOV        R9,R2
 2004998:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 200499c:	02 00 d2 50 
 20049a0:	af 88 cf 90 	MOV        R1,R5          | MOV        R2,R9
 20049a4:	1a 00 24 02 	BREV       $9218,R3
 20049a8:	a6 00 8f d0 	CLR        R4             | MOV        R10,R1
 20049ac:	13 42 c0 00 	MOV        R11,R2
 20049b0:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 20049b4:	02 00 d2 50 
 20049b8:	df 88 d7 90 	MOV        R1,R11         | MOV        R2,R10
 20049bc:	87 fa fc f8 	JSR        0x0200db0c     // 200db0c <__fixdfsi>
 20049c0:	02 00 db 0c 
 20049c4:	43 40 40 00 	MOV        R1,R8
 20049c8:	87 fa fc f8 	JSR        0x0200da60     // 200da60 <__floatsidf>
 20049cc:	02 00 da 60 
 20049d0:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 20049d4:	8f d8 97 d0 	MOV        R11,R1         | MOV        R10,R2
 20049d8:	87 fa fc f8 	JSR        0x0200ce44     // 200ce44 <__subdf3>
 20049dc:	02 00 ce 44 
 20049e0:	d7 88 df 90 	MOV        R1,R10         | MOV        R2,R11
 20049e4:	ba 01 c2 30 	ADD        $1,R7          | ADD        $48,R8
 20049e8:	40 40 00 ff 	AND        $255,R8
 20049ec:	45 c5 ff ff 	SB         R8,$-1(R7)
 20049f0:	9f a8 a7 c8 	MOV        R5,R3          | MOV        R9,R4
 20049f4:	87 fa fc f8 	JSR        0x0200d944     // 200d944 <__ltdf2>
 20049f8:	02 00 d9 44 
 20049fc:	0c 00 00 00 	CMP        $0,R1
 2004a00:	78 b3 ff 48 	BGE        @0x0200494c    // 200494c <_dtoa_r+0x738>
 2004a04:	78 80 0b 88 	BRA        @0x02005590    // 2005590 <_dtoa_r+0x137c>
 2004a08:	94 38 92 7f 	LW         56(SP),R2      | ADD        $-1,R2
 2004a0c:	11 80 00 03 	LSL        $3,R2
 2004a10:	0a 03 00 40 	LDI        0x0200e584,R1  // 200e584 <__mprec_tens>
 2004a14:	0a 40 e5 84 
 2004a18:	8a 90 9f a8 	ADD        R2,R1          | MOV        R5,R3
 2004a1c:	23 42 00 00 	MOV        R8,R4
 2004a20:	14 84 40 04 	LW         4(R1),R2
 2004a24:	0c 84 40 00 	LW         (R1),R1
 2004a28:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 2004a2c:	02 00 d2 50 
 2004a30:	5b 40 40 00 	MOV        R1,R11
 2004a34:	14 c7 40 48 	SW         R2,$72(SP)
 2004a38:	8f d0 97 b8 	MOV        R10,R1         | MOV        R7,R2
 2004a3c:	87 fa fc f8 	JSR        0x0200db0c     // 200db0c <__fixdfsi>
 2004a40:	02 00 db 0c 
 2004a44:	43 40 40 00 	MOV        R1,R8
 2004a48:	87 fa fc f8 	JSR        0x0200da60     // 200da60 <__floatsidf>
 2004a4c:	02 00 da 60 
 2004a50:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004a54:	8f d0 97 b8 	MOV        R10,R1         | MOV        R7,R2
 2004a58:	87 fa fc f8 	JSR        0x0200ce44     // 200ce44 <__subdf3>
 2004a5c:	02 00 ce 44 
 2004a60:	af 88 cf 90 	MOV        R1,R5          | MOV        R2,R9
 2004a64:	bc 18 ba 01 	LW         24(SP),R7      | ADD        $1,R7
 2004a68:	40 80 00 30 	ADD        $48,R8
 2004a6c:	40 40 00 ff 	AND        $255,R8
 2004a70:	14 87 40 18 	LW         24(SP),R2
 2004a74:	45 c4 80 00 	SB         R8,(R2)
 2004a78:	9c 38 d7 90 	LW         56(SP),R3      | MOV        R2,R10
 2004a7c:	d2 98 8f a8 	ADD        R3,R10         | MOV        R5,R1
 2004a80:	97 c8 9b 01 	MOV        R9,R2          | CMP        $1,R3
 2004a84:	78 a8 00 7c 	BNZ        @0x02004b04    // 2004b04 <_dtoa_r+0x8f0>
 2004a88:	1a 00 07 fc 	BREV       $2044,R3
 2004a8c:	a6 00 8f d8 	CLR        R4             | MOV        R11,R1
 2004a90:	14 87 40 48 	LW         72(SP),R2
 2004a94:	87 fa fc f8 	JSR        0x0200ca48     // 200ca48 <__adddf3>
 2004a98:	02 00 ca 48 
 2004a9c:	9f a8 a7 c8 	MOV        R5,R3          | MOV        R9,R4
 2004aa0:	87 fa fc f8 	JSR        0x0200d944     // 200d944 <__ltdf2>
 2004aa4:	02 00 d9 44 
 2004aa8:	0c 00 00 00 	CMP        $0,R1
 2004aac:	78 90 02 98 	BLT        @0x02004d48    // 2004d48 <_dtoa_r+0xb34>
 2004ab0:	1b 42 c0 00 	MOV        R11,R3
 2004ab4:	24 87 40 48 	LW         72(SP),R4
 2004ab8:	0a 00 07 fc 	BREV       $2044,R1
 2004abc:	16 00 00 00 	CLR        R2
 2004ac0:	87 fa fc f8 	JSR        0x0200ce44     // 200ce44 <__subdf3>
 2004ac4:	02 00 ce 44 
 2004ac8:	9f a8 a7 c8 	MOV        R5,R3          | MOV        R9,R4
 2004acc:	87 fa fc f8 	JSR        0x0200d8e0     // 200d8e0 <__gtdf2>
 2004ad0:	02 00 d8 e0 
 2004ad4:	0c 00 00 01 	CMP        $1,R1
 2004ad8:	78 b0 00 0c 	BGE        @0x02004ae8    // 2004ae8 <_dtoa_r+0x8d4>
 2004adc:	78 80 00 80 	BRA        @0x02004b60    // 2004b60 <_dtoa_r+0x94c>
 2004ae0:	3b 40 80 00 	MOV        R2,R7
 2004ae4:	78 80 00 00 	BRA        @0x02004ae8    // 2004ae8 <_dtoa_r+0x8d4>
 2004ae8:	97 b8 92 7f 	MOV        R7,R2          | ADD        $-1,R2
 2004aec:	0d 85 ff ff 	LB         -1(R7),R1
 2004af0:	0c 00 00 30 	CMP        $48,R1
 2004af4:	78 8b ff e8 	BZ         @0x02004ae0    // 2004ae0 <_dtoa_r+0x8cc>
 2004af8:	04 87 40 44 	LW         68(SP),R0
 2004afc:	04 c7 40 0c 	SW         R0,$12(SP)
 2004b00:	78 80 0a 94 	BRA        @0x02005598    // 2005598 <_dtoa_r+0x1384>
 2004b04:	1a 00 24 02 	BREV       $9218,R3
 2004b08:	26 00 00 00 	CLR        R4
 2004b0c:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 2004b10:	02 00 d2 50 
 2004b14:	cf 88 af 90 	MOV        R1,R9          | MOV        R2,R5
 2004b18:	87 fa fc f8 	JSR        0x0200db0c     // 200db0c <__fixdfsi>
 2004b1c:	02 00 db 0c 
 2004b20:	43 40 40 00 	MOV        R1,R8
 2004b24:	87 fa fc f8 	JSR        0x0200da60     // 200da60 <__floatsidf>
 2004b28:	02 00 da 60 
 2004b2c:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004b30:	8f c8 97 a8 	MOV        R9,R1          | MOV        R5,R2
 2004b34:	87 fa fc f8 	JSR        0x0200ce44     // 200ce44 <__subdf3>
 2004b38:	02 00 ce 44 
 2004b3c:	ba 01 c2 30 	ADD        $1,R7          | ADD        $48,R8
 2004b40:	40 40 00 ff 	AND        $255,R8
 2004b44:	45 c5 ff ff 	SB         R8,$-1(R7)
 2004b48:	3c 06 80 00 	CMP        R10,R7
 2004b4c:	78 ab ff b4 	BNZ        @0x02004b04    // 2004b04 <_dtoa_r+0x8f0>
 2004b50:	af 88 cf 90 	MOV        R1,R5          | MOV        R2,R9
 2004b54:	bc 18 94 38 	LW         24(SP),R7      | LW         56(SP),R2
 2004b58:	38 84 80 00 	ADD        R2,R7
 2004b5c:	78 83 ff 28 	BRA        @0x02004a88    // 2004a88 <_dtoa_r+0x874>
 2004b60:	1c 87 40 50 	LW         80(SP),R3
 2004b64:	13 40 c0 00 	MOV        R3,R2
 2004b68:	11 03 ff ff 	XOR        $-1,R2
 2004b6c:	11 40 00 1f 	LSR        $31,R2
 2004b70:	84 0c 83 0d 	LW         12(SP),R0      | CMP        $13,R0
 2004b74:	0e 00 00 00 	CLR        R1
 2004b78:	0a 50 00 01 	LDILO.LT   $1,R1
 2004b7c:	08 44 80 00 	AND        R2,R1
 2004b80:	78 88 02 94 	BZ         @0x02004e18    // 2004e18 <_dtoa_r+0xc04>
 2004b84:	13 40 00 00 	MOV        R0,R2
 2004b88:	78 80 00 0c 	BRA        @0x02004b98    // 2004b98 <_dtoa_r+0x984>
 2004b8c:	8e 00 8d 10 	CLR        R1             | SW         R1,$16(SP)
 2004b90:	96 ff 95 1c 	LDI        $-1,R2         | SW         R2,$28(SP)
 2004b94:	13 40 00 00 	MOV        R0,R2
 2004b98:	11 80 00 03 	LSL        $3,R2
 2004b9c:	0a 03 00 40 	LDI        0x0200e584,R1  // 200e584 <__mprec_tens>
 2004ba0:	0a 40 e5 84 
 2004ba4:	8a 90 d4 88 	ADD        R2,R1          | LW         (R1),R10
 2004ba8:	5c 84 40 04 	LW         4(R1),R11
 2004bac:	14 87 40 10 	LW         16(SP),R2
 2004bb0:	11 40 00 1f 	LSR        $31,R2
 2004bb4:	9c 1c 9b 7f 	LW         28(SP),R3      | CMP        $-1,R3
 2004bb8:	0e 00 00 00 	CLR        R1
 2004bbc:	0a 50 00 01 	LDILO.LT   $1,R1
 2004bc0:	89 90 8d 14 	AND        R2,R1          | SW         R1,$20(SP)
 2004bc4:	78 a8 00 64 	BNZ        @0x02004c2c    // 2004c2c <_dtoa_r+0xa18>
 2004bc8:	9f d0 a7 d8 	MOV        R10,R3         | MOV        R11,R4
 2004bcc:	8c 04 94 08 	LW         4(SP),R1       | LW         8(SP),R2
 2004bd0:	87 fa fc f8 	JSR        0x0200d5f8     // 200d5f8 <__divdf3>
 2004bd4:	02 00 d5 f8 
 2004bd8:	87 fa fc f8 	JSR        0x0200db0c     // 200db0c <__fixdfsi>
 2004bdc:	02 00 db 0c 
 2004be0:	63 40 40 00 	MOV        R1,R12
 2004be4:	87 fa fc f8 	JSR        0x0200da60     // 200da60 <__floatsidf>
 2004be8:	02 00 da 60 
 2004bec:	9f d0 a7 d8 	MOV        R10,R3         | MOV        R11,R4
 2004bf0:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 2004bf4:	02 00 d2 50 
 2004bf8:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004bfc:	8c 04 94 08 	LW         4(SP),R1       | LW         8(SP),R2
 2004c00:	87 fa fc f8 	JSR        0x0200ce44     // 200ce44 <__subdf3>
 2004c04:	02 00 ce 44 
 2004c08:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004c0c:	bc 18 ba 01 	LW         24(SP),R7      | ADD        $1,R7
 2004c10:	c7 e0 c2 30 	MOV        R12,R8         | ADD        $48,R8
 2004c14:	40 40 00 ff 	AND        $255,R8
 2004c18:	04 87 40 18 	LW         24(SP),R0
 2004c1c:	45 c4 00 00 	SB         R8,(R0)
 2004c20:	84 1c 83 01 	LW         28(SP),R0      | CMP        $1,R0
 2004c24:	78 a8 00 40 	BNZ        @0x02004c68    // 2004c68 <_dtoa_r+0xa54>
 2004c28:	78 80 00 68 	BRA        @0x02004c94    // 2004c94 <_dtoa_r+0xa80>
 2004c2c:	1c 00 00 00 	CMP        $0,R3
 2004c30:	78 a8 05 60 	BNZ        @0x02005194    // 2005194 <_dtoa_r+0xf80>
 2004c34:	1a 00 28 02 	BREV       $10242,R3
 2004c38:	a6 00 8f d0 	CLR        R4             | MOV        R10,R1
 2004c3c:	13 42 c0 00 	MOV        R11,R2
 2004c40:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 2004c44:	02 00 d2 50 
 2004c48:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004c4c:	8c 04 94 08 	LW         4(SP),R1       | LW         8(SP),R2
 2004c50:	87 fa fc f8 	JSR        0x0200d9a8     // 200d9a8 <__ledf2>
 2004c54:	02 00 d9 a8 
 2004c58:	0c 00 00 01 	CMP        $1,R1
 2004c5c:	78 90 05 3c 	BLT        @0x0200519c    // 200519c <_dtoa_r+0xf88>
 2004c60:	dc 1c d7 d8 	LW         28(SP),R11     | MOV        R11,R10
 2004c64:	78 80 05 4c 	BRA        @0x020051b4    // 20051b4 <_dtoa_r+0xfa0>
 2004c68:	1a 00 24 02 	BREV       $9218,R3
 2004c6c:	26 00 00 00 	CLR        R4
 2004c70:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 2004c74:	02 00 d2 50 
 2004c78:	c7 88 cf 90 	MOV        R1,R8          | MOV        R2,R9
 2004c7c:	9c 14 a7 98 	LW         20(SP),R3      | MOV        R3,R4
 2004c80:	87 fa fc f8 	JSR        0x0200d818     // 200d818 <__eqdf2>
 2004c84:	02 00 d8 18 
 2004c88:	0c 00 00 00 	CMP        $0,R1
 2004c8c:	78 a8 01 14 	BNZ        @0x02004da4    // 2004da4 <_dtoa_r+0xb90>
 2004c90:	78 80 09 04 	BRA        @0x02005598    // 2005598 <_dtoa_r+0x1384>
 2004c94:	8f 98 97 a0 	MOV        R3,R1          | MOV        R4,R2
 2004c98:	87 fa fc f8 	JSR        0x0200ca48     // 200ca48 <__adddf3>
 2004c9c:	02 00 ca 48 
 2004ca0:	cf 88 af 90 	MOV        R1,R9          | MOV        R2,R5
 2004ca4:	9f c8 a7 90 	MOV        R9,R3          | MOV        R2,R4
 2004ca8:	8f d0 97 d8 	MOV        R10,R1         | MOV        R11,R2
 2004cac:	87 fa fc f8 	JSR        0x0200d944     // 200d944 <__ltdf2>
 2004cb0:	02 00 d9 44 
 2004cb4:	0c 00 00 00 	CMP        $0,R1
 2004cb8:	78 90 00 5c 	BLT        @0x02004d18    // 2004d18 <_dtoa_r+0xb04>
 2004cbc:	9f c8 a7 a8 	MOV        R9,R3          | MOV        R5,R4
 2004cc0:	8f d0 97 d8 	MOV        R10,R1         | MOV        R11,R2
 2004cc4:	87 fa fc f8 	JSR        0x0200d818     // 200d818 <__eqdf2>
 2004cc8:	02 00 d8 18 
 2004ccc:	0c 00 00 00 	CMP        $0,R1
 2004cd0:	78 a8 08 c4 	BNZ        @0x02005598    // 2005598 <_dtoa_r+0x1384>
 2004cd4:	8f e0 89 01 	MOV        R12,R1         | AND        $1,R1
 2004cd8:	78 a8 00 4c 	BNZ        @0x02004d28    // 2004d28 <_dtoa_r+0xb14>
 2004cdc:	78 80 08 b8 	BRA        @0x02005598    // 2005598 <_dtoa_r+0x1384>
 2004ce0:	0c 04 80 00 	CMP        R2,R1
 2004ce4:	78 88 00 0c 	BZ         @0x02004cf4    // 2004cf4 <_dtoa_r+0xae0>
 2004ce8:	45 84 7f ff 	LB         -1(R1),R8
 2004cec:	3b 40 40 00 	MOV        R1,R7
 2004cf0:	78 80 00 58 	BRA        @0x02004d4c    // 2004d4c <_dtoa_r+0xb38>
 2004cf4:	14 c7 40 18 	SW         R2,$24(SP)
 2004cf8:	14 87 40 44 	LW         68(SP),R2
 2004cfc:	10 80 00 01 	ADD        $1,R2
 2004d00:	14 c7 40 44 	SW         R2,$68(SP)
 2004d04:	86 30 9c 18 	LDI        $48,R0         | LW         24(SP),R3
 2004d08:	05 c4 c0 00 	SB         R0,(R3)
 2004d0c:	45 85 ff ff 	LB         -1(R7),R8
 2004d10:	1b 40 80 00 	MOV        R2,R3
 2004d14:	78 80 00 48 	BRA        @0x02004d60    // 2004d60 <_dtoa_r+0xb4c>
 2004d18:	0c 87 40 0c 	LW         12(SP),R1
 2004d1c:	0c c7 40 44 	SW         R1,$68(SP)
 2004d20:	14 87 40 18 	LW         24(SP),R2
 2004d24:	78 80 00 24 	BRA        @0x02004d4c    // 2004d4c <_dtoa_r+0xb38>
 2004d28:	14 87 40 0c 	LW         12(SP),R2
 2004d2c:	14 c7 40 44 	SW         R2,$68(SP)
 2004d30:	14 87 40 18 	LW         24(SP),R2
 2004d34:	78 80 00 14 	BRA        @0x02004d4c    // 2004d4c <_dtoa_r+0xb38>
 2004d38:	14 87 40 18 	LW         24(SP),R2
 2004d3c:	78 80 00 0c 	BRA        @0x02004d4c    // 2004d4c <_dtoa_r+0xb38>
 2004d40:	14 87 40 18 	LW         24(SP),R2
 2004d44:	78 80 00 04 	BRA        @0x02004d4c    // 2004d4c <_dtoa_r+0xb38>
 2004d48:	14 87 40 18 	LW         24(SP),R2
 2004d4c:	8f b8 8a 7f 	MOV        R7,R1          | ADD        $-1,R1
 2004d50:	44 00 00 39 	CMP        $57,R8
 2004d54:	78 8b ff 88 	BZ         @0x02004ce0    // 2004ce0 <_dtoa_r+0xacc>
 2004d58:	14 c7 40 18 	SW         R2,$24(SP)
 2004d5c:	1c 87 40 44 	LW         68(SP),R3
 2004d60:	40 80 00 01 	ADD        $1,R8
 2004d64:	45 c4 40 00 	SB         R8,(R1)
 2004d68:	1c c7 40 0c 	SW         R3,$12(SP)
 2004d6c:	78 80 08 28 	BRA        @0x02005598    // 2005598 <_dtoa_r+0x1384>
 2004d70:	1a 00 24 02 	BREV       $9218,R3
 2004d74:	26 00 00 00 	CLR        R4
 2004d78:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 2004d7c:	02 00 d2 50 
 2004d80:	c7 88 cf 90 	MOV        R1,R8          | MOV        R2,R9
 2004d84:	aa 01 9e 00 	ADD        $1,R5          | CLR        R3
 2004d88:	26 00 00 00 	CLR        R4
 2004d8c:	87 fa fc f8 	JSR        0x0200d818     // 200d818 <__eqdf2>
 2004d90:	02 00 d8 18 
 2004d94:	0c 00 00 00 	CMP        $0,R1
 2004d98:	78 a8 00 18 	BNZ        @0x02004db4    // 2004db4 <_dtoa_r+0xba0>
 2004d9c:	34 87 40 08 	LW         8(SP),R6
 2004da0:	78 80 07 f4 	BRA        @0x02005598    // 2005598 <_dtoa_r+0x1384>
 2004da4:	ac 18 aa 02 	LW         24(SP),R5      | ADD        $2,R5
 2004da8:	bc 18 84 1c 	LW         24(SP),R7      | LW         28(SP),R0
 2004dac:	ba 80 b5 08 	ADD        R0,R7          | SW         R6,$8(SP)
 2004db0:	33 41 c0 00 	MOV        R7,R6
 2004db4:	9f d0 a7 d8 	MOV        R10,R3         | MOV        R11,R4
 2004db8:	8f c0 97 c8 	MOV        R8,R1          | MOV        R9,R2
 2004dbc:	87 fa fc f8 	JSR        0x0200d5f8     // 200d5f8 <__divdf3>
 2004dc0:	02 00 d5 f8 
 2004dc4:	87 fa fc f8 	JSR        0x0200db0c     // 200db0c <__fixdfsi>
 2004dc8:	02 00 db 0c 
 2004dcc:	63 40 40 00 	MOV        R1,R12
 2004dd0:	87 fa fc f8 	JSR        0x0200da60     // 200da60 <__floatsidf>
 2004dd4:	02 00 da 60 
 2004dd8:	9f d0 a7 d8 	MOV        R10,R3         | MOV        R11,R4
 2004ddc:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 2004de0:	02 00 d2 50 
 2004de4:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004de8:	8f c0 97 c8 	MOV        R8,R1          | MOV        R9,R2
 2004dec:	87 fa fc f8 	JSR        0x0200ce44     // 200ce44 <__subdf3>
 2004df0:	02 00 ce 44 
 2004df4:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2004df8:	bf a8 c7 e0 	MOV        R5,R7          | MOV        R12,R8
 2004dfc:	40 80 00 30 	ADD        $48,R8
 2004e00:	40 40 00 ff 	AND        $255,R8
 2004e04:	45 c5 7f ff 	SB         R8,$-1(R5)
 2004e08:	2c 05 80 00 	CMP        R6,R5
 2004e0c:	78 ab ff 60 	BNZ        @0x02004d70    // 2004d70 <_dtoa_r+0xb5c>
 2004e10:	34 87 40 08 	LW         8(SP),R6
 2004e14:	78 83 fe 7c 	BRA        @0x02004c94    // 2004c94 <_dtoa_r+0xa80>
 2004e18:	8c 28 8b 00 	LW         40(SP),R1      | CMP        $0,R1
 2004e1c:	78 88 00 94 	BZ         @0x02004eb4    // 2004eb4 <_dtoa_r+0xca0>
 2004e20:	64 00 00 02 	CMP        $2,R12
 2004e24:	78 b0 00 30 	BGE        @0x02004e58    // 2004e58 <_dtoa_r+0xc44>
 2004e28:	14 87 40 40 	LW         64(SP),R2
 2004e2c:	14 00 00 00 	CMP        $0,R2
 2004e30:	78 88 00 10 	BZ         @0x02004e44    // 2004e44 <_dtoa_r+0xc30>
 2004e34:	18 80 04 33 	ADD        $1075,R3
 2004e38:	bc 30 ac 20 	LW         48(SP),R7      | LW         32(SP),R5
 2004e3c:	0b 41 40 00 	MOV        R5,R1
 2004e40:	78 80 00 50 	BRA        @0x02004e94    // 2004e94 <_dtoa_r+0xc80>
 2004e44:	0c 87 40 4c 	LW         76(SP),R1
 2004e48:	9e 36 98 88 	LDI        $54,R3         | SUB        R1,R3
 2004e4c:	bc 30 ac 20 	LW         48(SP),R7      | LW         32(SP),R5
 2004e50:	0b 41 40 00 	MOV        R5,R1
 2004e54:	78 80 00 3c 	BRA        @0x02004e94    // 2004e94 <_dtoa_r+0xc80>
 2004e58:	8c 1c 8a 7f 	LW         28(SP),R1      | ADD        $-1,R1
 2004e5c:	9c 30 bf 98 	LW         48(SP),R3      | MOV        R3,R7
 2004e60:	b8 88 9b 88 	SUB        R1,R7          | CMP        R1,R3
 2004e64:	78 b0 00 10 	BGE        @0x02004e78    // 2004e78 <_dtoa_r+0xc64>
 2004e68:	97 88 90 98 	MOV        R1,R2          | SUB        R3,R2
 2004e6c:	9c 34 9a 90 	LW         52(SP),R3      | ADD        R2,R3
 2004e70:	9d 34 8d 30 	SW         R3,$52(SP)     | SW         R1,$48(SP)
 2004e74:	3e 00 00 00 	CLR        R7
 2004e78:	84 1c 83 00 	LW         28(SP),R0      | CMP        $0,R0
 2004e7c:	78 b0 00 0c 	BGE        @0x02004e8c    // 2004e8c <_dtoa_r+0xc78>
 2004e80:	ac 20 a8 80 	LW         32(SP),R5      | SUB        R0,R5
 2004e84:	9e 00 8c 20 	CLR        R3             | LW         32(SP),R1
 2004e88:	78 80 00 08 	BRA        @0x02004e94    // 2004e94 <_dtoa_r+0xc80>
 2004e8c:	9f 80 ac 20 	MOV        R0,R3          | LW         32(SP),R5
 2004e90:	0b 41 40 00 	MOV        R5,R1
 2004e94:	8a 98 8d 20 	ADD        R3,R1          | SW         R1,$32(SP)
 2004e98:	94 14 92 98 	LW         20(SP),R2      | ADD        R3,R2
 2004e9c:	95 14 96 01 	SW         R2,$20(SP)     | LDI        $1,R2
 2004ea0:	0b 41 80 00 	MOV        R6,R1
 2004ea4:	87 fa fc f8 	JSR        0x02007f64     // 2007f64 <__i2b>
 2004ea8:	02 00 7f 64 
 2004eac:	53 40 40 00 	MOV        R1,R10
 2004eb0:	78 80 00 08 	BRA        @0x02004ebc    // 2004ebc <_dtoa_r+0xca8>
 2004eb4:	d7 88 bc 30 	MOV        R1,R10         | LW         48(SP),R7
 2004eb8:	2c 87 40 20 	LW         32(SP),R5
 2004ebc:	ab 01 8e 00 	CMP        $1,R5          | CLR        R1
 2004ec0:	0a 70 00 01 	LDILO.GE   $1,R1
 2004ec4:	9c 14 9b 01 	LW         20(SP),R3      | CMP        $1,R3
 2004ec8:	16 00 00 00 	CLR        R2
 2004ecc:	12 70 00 01 	LDILO.GE   $1,R2
 2004ed0:	08 44 80 00 	AND        R2,R1
 2004ed4:	78 88 00 14 	BZ         @0x02004eec    // 2004eec <_dtoa_r+0xcd8>
 2004ed8:	8f 98 8b a8 	MOV        R3,R1          | CMP        R5,R1
 2004edc:	0b 71 40 00 	MOV.GE     R5,R1
 2004ee0:	84 20 80 88 	LW         32(SP),R0      | SUB        R1,R0
 2004ee4:	85 20 a8 88 	SW         R0,$32(SP)     | SUB        R1,R5
 2004ee8:	98 88 9d 14 	SUB        R1,R3          | SW         R3,$20(SP)
 2004eec:	8c 30 8b 00 	LW         48(SP),R1      | CMP        $0,R1
 2004ef0:	78 88 00 74 	BZ         @0x02004f68    // 2004f68 <_dtoa_r+0xd54>
 2004ef4:	94 28 93 00 	LW         40(SP),R2      | CMP        $0,R2
 2004ef8:	78 88 00 58 	BZ         @0x02004f54    // 2004f54 <_dtoa_r+0xd40>
 2004efc:	3c 00 00 01 	CMP        $1,R7
 2004f00:	78 90 00 34 	BLT        @0x02004f38    // 2004f38 <_dtoa_r+0xd24>
 2004f04:	9f b8 97 d0 	MOV        R7,R3          | MOV        R10,R2
 2004f08:	0b 41 80 00 	MOV        R6,R1
 2004f0c:	87 fa fc f8 	JSR        0x02008284     // 2008284 <__pow5mult>
 2004f10:	02 00 82 84 
 2004f14:	d7 88 9c 24 	MOV        R1,R10         | LW         36(SP),R3
 2004f18:	97 88 8f b0 	MOV        R1,R2          | MOV        R6,R1
 2004f1c:	87 fa fc f8 	JSR        0x02008008     // 2008008 <__multiply>
 2004f20:	02 00 80 08 
 2004f24:	c7 88 94 24 	MOV        R1,R8          | LW         36(SP),R2
 2004f28:	0b 41 80 00 	MOV        R6,R1
 2004f2c:	87 fa fc f8 	JSR        0x020078b8     // 20078b8 <_Bfree>
 2004f30:	02 00 78 b8 
 2004f34:	44 c7 40 24 	SW         R8,$36(SP)
 2004f38:	9c 30 98 b8 	LW         48(SP),R3      | SUB        R7,R3
 2004f3c:	78 88 00 28 	BZ         @0x02004f68    // 2004f68 <_dtoa_r+0xd54>
 2004f40:	94 24 8f b0 	LW         36(SP),R2      | MOV        R6,R1
 2004f44:	87 fa fc f8 	JSR        0x02008284     // 2008284 <__pow5mult>
 2004f48:	02 00 82 84 
 2004f4c:	0c c7 40 24 	SW         R1,$36(SP)
 2004f50:	78 80 00 14 	BRA        @0x02004f68    // 2004f68 <_dtoa_r+0xd54>
 2004f54:	9f 88 94 24 	MOV        R1,R3          | LW         36(SP),R2
 2004f58:	0b 41 80 00 	MOV        R6,R1
 2004f5c:	87 fa fc f8 	JSR        0x02008284     // 2008284 <__pow5mult>
 2004f60:	02 00 82 84 
 2004f64:	0c c7 40 24 	SW         R1,$36(SP)
 2004f68:	96 01 8f b0 	LDI        $1,R2          | MOV        R6,R1
 2004f6c:	87 fa fc f8 	JSR        0x02007f64     // 2007f64 <__i2b>
 2004f70:	02 00 7f 64 
 2004f74:	df 88 9c 34 	MOV        R1,R11         | LW         52(SP),R3
 2004f78:	1c 00 00 01 	CMP        $1,R3
 2004f7c:	78 90 00 1c 	BLT        @0x02004f9c    // 2004f9c <_dtoa_r+0xd88>
 2004f80:	97 88 8f b0 	MOV        R1,R2          | MOV        R6,R1
 2004f84:	87 fa fc f8 	JSR        0x02008284     // 2008284 <__pow5mult>
 2004f88:	02 00 82 84 
 2004f8c:	df 88 be 00 	MOV        R1,R11         | CLR        R7
 2004f90:	64 00 00 02 	CMP        $2,R12
 2004f94:	78 b0 00 5c 	BGE        @0x02004ff4    // 2004ff4 <_dtoa_r+0xde0>
 2004f98:	78 80 07 a4 	BRA        @0x02005740    // 2005740 <_dtoa_r+0x152c>
 2004f9c:	be 00 8f 98 	CLR        R7             | MOV        R3,R1
 2004fa0:	64 00 00 02 	CMP        $2,R12
 2004fa4:	78 b0 00 44 	BGE        @0x02004fec    // 2004fec <_dtoa_r+0xdd8>
 2004fa8:	84 08 be 00 	LW         8(SP),R0       | CLR        R7
 2004fac:	8f 98 83 00 	MOV        R3,R1          | CMP        $0,R0
 2004fb0:	78 a8 00 38 	BNZ        @0x02004fec    // 2004fec <_dtoa_r+0xdd8>
 2004fb4:	0e 0f ff ff 	LDI        $1048575,R1
 2004fb8:	94 04 91 88 	LW         4(SP),R2       | AND        R1,R2
 2004fbc:	78 a8 00 20 	BNZ        @0x02004fe0    // 2004fe0 <_dtoa_r+0xdcc>
 2004fc0:	0a 00 0f fe 	BREV       $4094,R1
 2004fc4:	bc 04 b9 88 	LW         4(SP),R7       | AND        R1,R7
 2004fc8:	78 88 00 1c 	BZ         @0x02004fe8    // 2004fe8 <_dtoa_r+0xdd4>
 2004fcc:	9c 20 9a 01 	LW         32(SP),R3      | ADD        $1,R3
 2004fd0:	9d 20 84 14 	SW         R3,$32(SP)     | LW         20(SP),R0
 2004fd4:	82 01 85 14 	ADD        $1,R0          | SW         R0,$20(SP)
 2004fd8:	be 01 8c 34 	LDI        $1,R7          | LW         52(SP),R1
 2004fdc:	78 80 00 0c 	BRA        @0x02004fec    // 2004fec <_dtoa_r+0xdd8>
 2004fe0:	be 00 8c 34 	CLR        R7             | LW         52(SP),R1
 2004fe4:	78 80 00 04 	BRA        @0x02004fec    // 2004fec <_dtoa_r+0xdd8>
 2004fe8:	0c 87 40 34 	LW         52(SP),R1
 2004fec:	0c 00 00 00 	CMP        $0,R1
 2004ff0:	78 88 00 28 	BZ         @0x0200501c    // 200501c <_dtoa_r+0xe08>
 2004ff4:	0c 86 c0 10 	LW         16(R11),R1
 2004ff8:	08 80 00 04 	ADD        $4,R1
 2004ffc:	09 80 00 02 	LSL        $2,R1
 2005000:	97 d8 92 88 	MOV        R11,R2         | ADD        R1,R2
 2005004:	0c 84 80 00 	LW         (R2),R1
 2005008:	87 fa fc f8 	JSR        0x02007e28     // 2007e28 <__hi0bits>
 200500c:	02 00 7e 28 
 2005010:	96 20 90 88 	LDI        $32,R2         | SUB        R1,R2
 2005014:	0b 40 80 00 	MOV        R2,R1
 2005018:	78 80 00 04 	BRA        @0x02005020    // 2005020 <_dtoa_r+0xe0c>
 200501c:	0e 00 00 01 	LDI        $1,R1
 2005020:	9c 14 8a 98 	LW         20(SP),R3      | ADD        R3,R1
 2005024:	08 40 00 1f 	AND        $31,R1
 2005028:	78 88 00 34 	BZ         @0x02005060    // 2005060 <_dtoa_r+0xe4c>
 200502c:	96 20 90 88 	LDI        $32,R2         | SUB        R1,R2
 2005030:	14 00 00 05 	CMP        $5,R2
 2005034:	78 90 00 14 	BLT        @0x0200504c    // 200504c <_dtoa_r+0xe38>
 2005038:	96 1c 90 88 	LDI        $28,R2         | SUB        R1,R2
 200503c:	84 20 82 90 	LW         32(SP),R0      | ADD        R2,R0
 2005040:	85 20 aa 90 	SW         R0,$32(SP)     | ADD        R2,R5
 2005044:	9a 90 9d 14 	ADD        R2,R3          | SW         R3,$20(SP)
 2005048:	78 80 00 24 	BRA        @0x02005070    // 2005070 <_dtoa_r+0xe5c>
 200504c:	14 00 00 04 	CMP        $4,R2
 2005050:	78 88 00 1c 	BZ         @0x02005070    // 2005070 <_dtoa_r+0xe5c>
 2005054:	96 3c 90 88 	LDI        $60,R2         | SUB        R1,R2
 2005058:	0b 40 80 00 	MOV        R2,R1
 200505c:	78 80 00 04 	BRA        @0x02005064    // 2005064 <_dtoa_r+0xe50>
 2005060:	0e 00 00 1c 	LDI        $28,R1
 2005064:	94 20 92 88 	LW         32(SP),R2      | ADD        R1,R2
 2005068:	95 20 aa 88 	SW         R2,$32(SP)     | ADD        R1,R5
 200506c:	9a 88 9d 14 	ADD        R1,R3          | SW         R3,$20(SP)
 2005070:	84 20 83 01 	LW         32(SP),R0      | CMP        $1,R0
 2005074:	78 90 00 14 	BLT        @0x0200508c    // 200508c <_dtoa_r+0xe78>
 2005078:	9f 80 94 24 	MOV        R0,R3          | LW         36(SP),R2
 200507c:	0b 41 80 00 	MOV        R6,R1
 2005080:	87 fa fc f8 	JSR        0x02008528     // 2008528 <__lshift>
 2005084:	02 00 85 28 
 2005088:	0c c7 40 24 	SW         R1,$36(SP)
 200508c:	8c 14 8b 01 	LW         20(SP),R1      | CMP        $1,R1
 2005090:	78 90 00 14 	BLT        @0x020050a8    // 20050a8 <_dtoa_r+0xe94>
 2005094:	9f 88 97 d8 	MOV        R1,R3          | MOV        R11,R2
 2005098:	0b 41 80 00 	MOV        R6,R1
 200509c:	87 fa fc f8 	JSR        0x02008528     // 2008528 <__lshift>
 20050a0:	02 00 85 28 
 20050a4:	5b 40 40 00 	MOV        R1,R11
 20050a8:	94 3c 93 00 	LW         60(SP),R2      | CMP        $0,R2
 20050ac:	78 88 00 70 	BZ         @0x02005120    // 2005120 <_dtoa_r+0xf0c>
 20050b0:	97 d8 8c 24 	MOV        R11,R2         | LW         36(SP),R1
 20050b4:	87 fa fc f8 	JSR        0x020086b0     // 20086b0 <__mcmp>
 20050b8:	02 00 86 b0 
 20050bc:	0c 00 00 00 	CMP        $0,R1
 20050c0:	78 b0 00 5c 	BGE        @0x02005120    // 2005120 <_dtoa_r+0xf0c>
 20050c4:	9c 0c 9a 7f 	LW         12(SP),R3      | ADD        $-1,R3
 20050c8:	9d 0c a6 00 	SW         R3,$12(SP)     | CLR        R4
 20050cc:	9e 0a 94 24 	LDI        $10,R3         | LW         36(SP),R2
 20050d0:	0b 41 80 00 	MOV        R6,R1
 20050d4:	87 fa fc f8 	JSR        0x020078d8     // 20078d8 <__multadd>
 20050d8:	02 00 78 d8 
 20050dc:	8d 24 84 28 	SW         R1,$36(SP)     | LW         40(SP),R0
 20050e0:	04 00 00 00 	CMP        $0,R0
 20050e4:	78 88 05 fc 	BZ         @0x020056e4    // 20056e4 <_dtoa_r+0x14d0>
 20050e8:	a6 00 9e 0a 	CLR        R4             | LDI        $10,R3
 20050ec:	97 d0 8f b0 	MOV        R10,R2         | MOV        R6,R1
 20050f0:	87 fa fc f8 	JSR        0x020078d8     // 20078d8 <__multadd>
 20050f4:	02 00 78 d8 
 20050f8:	d7 88 e3 03 	MOV        R1,R10         | CMP        $3,R12
 20050fc:	0e 00 00 00 	CLR        R1
 2005100:	0a 70 00 01 	LDILO.GE   $1,R1
 2005104:	94 2c 93 7f 	LW         44(SP),R2      | CMP        $-1,R2
 2005108:	16 00 00 00 	CLR        R2
 200510c:	12 50 00 01 	LDILO.LT   $1,R2
 2005110:	08 44 80 00 	AND        R2,R1
 2005114:	78 a8 00 2c 	BNZ        @0x02005144    // 2005144 <_dtoa_r+0xf30>
 2005118:	9c 2c 9d 1c 	LW         44(SP),R3      | SW         R3,$28(SP)
 200511c:	78 80 00 c8 	BRA        @0x020051e8    // 20051e8 <_dtoa_r+0xfd4>
 2005120:	84 1c 83 7f 	LW         28(SP),R0      | CMP        $-1,R0
 2005124:	0e 00 00 00 	CLR        R1
 2005128:	0a 50 00 01 	LDILO.LT   $1,R1
 200512c:	e3 03 96 00 	CMP        $3,R12         | CLR        R2
 2005130:	12 70 00 01 	LDILO.GE   $1,R2
 2005134:	08 44 80 00 	AND        R2,R1
 2005138:	78 88 00 90 	BZ         @0x020051cc    // 20051cc <_dtoa_r+0xfb8>
 200513c:	1b 40 00 00 	MOV        R0,R3
 2005140:	78 80 00 14 	BRA        @0x02005158    // 2005158 <_dtoa_r+0xf44>
 2005144:	8c 2c 8d 1c 	LW         44(SP),R1      | SW         R1,$28(SP)
 2005148:	1b 40 40 00 	MOV        R1,R3
 200514c:	78 80 00 08 	BRA        @0x02005158    // 2005158 <_dtoa_r+0xf44>
 2005150:	94 2c 95 1c 	LW         44(SP),R2      | SW         R2,$28(SP)
 2005154:	1b 40 80 00 	MOV        R2,R3
 2005158:	1c 00 00 00 	CMP        $0,R3
 200515c:	78 a8 00 40 	BNZ        @0x020051a0    // 20051a0 <_dtoa_r+0xf8c>
 2005160:	a7 98 9e 05 	MOV        R3,R4          | LDI        $5,R3
 2005164:	97 d8 8f b0 	MOV        R11,R2         | MOV        R6,R1
 2005168:	87 fa fc f8 	JSR        0x020078d8     // 20078d8 <__multadd>
 200516c:	02 00 78 d8 
 2005170:	df 88 97 88 	MOV        R1,R11         | MOV        R1,R2
 2005174:	0c 87 40 24 	LW         36(SP),R1
 2005178:	87 fa fc f8 	JSR        0x020086b0     // 20086b0 <__mcmp>
 200517c:	02 00 86 b0 
 2005180:	0c 00 00 01 	CMP        $1,R1
 2005184:	78 b0 00 2c 	BGE        @0x020051b4    // 20051b4 <_dtoa_r+0xfa0>
 2005188:	78 80 00 14 	BRA        @0x020051a0    // 20051a0 <_dtoa_r+0xf8c>
 200518c:	de 00 d6 00 	CLR        R11            | CLR        R10
 2005190:	78 80 00 0c 	BRA        @0x020051a0    // 20051a0 <_dtoa_r+0xf8c>
 2005194:	de 00 d6 00 	CLR        R11            | CLR        R10
 2005198:	78 80 00 04 	BRA        @0x020051a0    // 20051a0 <_dtoa_r+0xf8c>
 200519c:	dc 1c d7 d8 	LW         28(SP),R11     | MOV        R11,R10
 20051a0:	04 87 40 10 	LW         16(SP),R0
 20051a4:	01 03 ff ff 	XOR        $-1,R0
 20051a8:	85 0c bc 18 	SW         R0,$12(SP)     | LW         24(SP),R7
 20051ac:	78 80 04 84 	BRA        @0x02005634    // 2005634 <_dtoa_r+0x1420>
 20051b0:	de 00 d6 00 	CLR        R11            | CLR        R10
 20051b4:	bc 18 ba 01 	LW         24(SP),R7      | ADD        $1,R7
 20051b8:	96 31 8c 18 	LDI        $49,R2         | LW         24(SP),R1
 20051bc:	15 c4 40 00 	SB         R2,(R1)
 20051c0:	9c 0c 9a 01 	LW         12(SP),R3      | ADD        $1,R3
 20051c4:	1c c7 40 0c 	SW         R3,$12(SP)
 20051c8:	78 80 04 68 	BRA        @0x02005634    // 2005634 <_dtoa_r+0x1420>
 20051cc:	84 28 83 00 	LW         40(SP),R0      | CMP        $0,R0
 20051d0:	78 a8 00 14 	BNZ        @0x020051e8    // 20051e8 <_dtoa_r+0xfd4>
 20051d4:	ac 18 ce 00 	LW         24(SP),R5      | CLR        R9
 20051d8:	be 0a d5 08 	LDI        $10,R7         | SW         R10,$8(SP)
 20051dc:	e4 1c d4 24 	LW         28(SP),R12     | LW         36(SP),R10
 20051e0:	43 41 40 00 	MOV        R5,R8
 20051e4:	78 80 02 5c 	BRA        @0x02005444    // 2005444 <_dtoa_r+0x1230>
 20051e8:	2c 00 00 01 	CMP        $1,R5
 20051ec:	78 90 00 14 	BLT        @0x02005204    // 2005204 <_dtoa_r+0xff0>
 20051f0:	9f a8 97 d0 	MOV        R5,R3          | MOV        R10,R2
 20051f4:	0b 41 80 00 	MOV        R6,R1
 20051f8:	87 fa fc f8 	JSR        0x02008528     // 2008528 <__lshift>
 20051fc:	02 00 85 28 
 2005200:	53 40 40 00 	MOV        R1,R10
 2005204:	cf d0 bb 00 	MOV        R10,R9         | CMP        $0,R7
 2005208:	78 88 00 48 	BZ         @0x02005254    // 2005254 <_dtoa_r+0x1040>
 200520c:	14 86 80 04 	LW         4(R10),R2
 2005210:	0b 41 80 00 	MOV        R6,R1
 2005214:	87 fa fc f8 	JSR        0x0200781c     // 200781c <_Balloc>
 2005218:	02 00 78 1c 
 200521c:	2b 40 40 00 	MOV        R1,R5
 2005220:	1c 86 80 10 	LW         16(R10),R3
 2005224:	18 80 00 02 	ADD        $2,R3
 2005228:	19 80 00 02 	LSL        $2,R3
 200522c:	13 42 80 0c 	MOV        $12+R10,R2
 2005230:	0b 40 40 0c 	MOV        $12+R1,R1
 2005234:	87 fa fc f8 	JSR        0x02001470     // 2001470 <memcpy>
 2005238:	02 00 14 70 
 200523c:	9e 01 97 a8 	LDI        $1,R3          | MOV        R5,R2
 2005240:	0b 41 80 00 	MOV        R6,R1
 2005244:	87 fa fc f8 	JSR        0x02008528     // 2008528 <__lshift>
 2005248:	02 00 85 28 
 200524c:	4b 40 40 00 	MOV        R1,R9
 2005250:	78 80 00 00 	BRA        @0x02005254    // 2005254 <_dtoa_r+0x1040>
 2005254:	ac 18 aa 01 	LW         24(SP),R5      | ADD        $1,R5
 2005258:	8c 18 94 1c 	LW         24(SP),R1      | LW         28(SP),R2
 200525c:	8a 90 8d 1c 	ADD        R2,R1          | SW         R1,$28(SP)
 2005260:	9c 08 99 01 	LW         8(SP),R3       | AND        $1,R3
 2005264:	9d 08 c7 e0 	SW         R3,$8(SP)      | MOV        R12,R8
 2005268:	e7 d8 dc 24 	MOV        R11,R12        | LW         36(SP),R11
 200526c:	87 a8 82 7f 	MOV        R5,R0          | ADD        $-1,R0
 2005270:	85 14 97 e0 	SW         R0,$20(SP)     | MOV        R12,R2
 2005274:	0b 42 c0 00 	MOV        R11,R1
 2005278:	87 fa fc f8 	JSR        0x02004040     // 2004040 <quorem>
 200527c:	02 00 40 40 
 2005280:	8d 04 8a 30 	SW         R1,$4(SP)      | ADD        $48,R1
 2005284:	8d 10 97 d0 	SW         R1,$16(SP)     | MOV        R10,R2
 2005288:	0b 42 c0 00 	MOV        R11,R1
 200528c:	87 fa fc f8 	JSR        0x020086b0     // 20086b0 <__mcmp>
 2005290:	02 00 86 b0 
 2005294:	bf 88 9f c8 	MOV        R1,R7          | MOV        R9,R3
 2005298:	97 e0 8f b0 	MOV        R12,R2         | MOV        R6,R1
 200529c:	87 fa fc f8 	JSR        0x0200870c     // 200870c <__mdiff>
 20052a0:	02 00 87 0c 
 20052a4:	1b 40 40 00 	MOV        R1,R3
 20052a8:	0c 84 40 0c 	LW         12(R1),R1
 20052ac:	a6 01 8b 00 	LDI        $1,R4          | CMP        $0,R1
 20052b0:	78 a8 00 18 	BNZ        @0x020052cc    // 20052cc <_dtoa_r+0x10b8>
 20052b4:	97 98 8f d8 	MOV        R3,R2          | MOV        R11,R1
 20052b8:	1c c7 40 00 	SW         R3,(SP)
 20052bc:	87 fa fc f8 	JSR        0x020086b0     // 20086b0 <__mcmp>
 20052c0:	02 00 86 b0 
 20052c4:	a7 88 9c 00 	MOV        R1,R4          | LW         (SP),R3
 20052c8:	78 80 00 00 	BRA        @0x020052cc    // 20052cc <_dtoa_r+0x10b8>
 20052cc:	97 98 8f b0 	MOV        R3,R2          | MOV        R6,R1
 20052d0:	24 c7 40 00 	SW         R4,(SP)
 20052d4:	87 fa fc f8 	JSR        0x020078b8     // 20078b8 <_Bfree>
 20052d8:	02 00 78 b8 
 20052dc:	a4 00 8f a0 	LW         (SP),R4        | MOV        R4,R1
 20052e0:	08 c6 00 00 	OR         R8,R1
 20052e4:	78 a8 00 34 	BNZ        @0x0200531c    // 200531c <_dtoa_r+0x1108>
 20052e8:	8c 08 8b 00 	LW         8(SP),R1       | CMP        $0,R1
 20052ec:	78 a8 00 2c 	BNZ        @0x0200531c    // 200531c <_dtoa_r+0x1108>
 20052f0:	c4 10 dd 24 	LW         16(SP),R8      | SW         R11,$36(SP)
 20052f4:	df e0 c3 39 	MOV        R12,R11        | CMP        $57,R8
 20052f8:	78 88 00 ac 	BZ         @0x020053a8    // 20053a8 <_dtoa_r+0x1194>
 20052fc:	3c 00 00 01 	CMP        $1,R7
 2005300:	78 90 00 04 	BLT        @0x02005308    // 2005308 <_dtoa_r+0x10f4>
 2005304:	c4 04 c2 31 	LW         4(SP),R8       | ADD        $49,R8
 2005308:	bc 14 ba 01 	LW         20(SP),R7      | ADD        $1,R7
 200530c:	14 87 40 14 	LW         20(SP),R2
 2005310:	45 c4 80 00 	SB         R8,(R2)
 2005314:	af d0 d7 c8 	MOV        R10,R5         | MOV        R9,R10
 2005318:	78 80 02 20 	BRA        @0x0200553c    // 200553c <_dtoa_r+0x1328>
 200531c:	3c 00 00 00 	CMP        $0,R7
 2005320:	78 90 00 10 	BLT        @0x02005334    // 2005334 <_dtoa_r+0x1120>
 2005324:	38 c6 00 00 	OR         R8,R7
 2005328:	78 a8 00 68 	BNZ        @0x02005394    // 2005394 <_dtoa_r+0x1180>
 200532c:	9c 08 9b 00 	LW         8(SP),R3       | CMP        $0,R3
 2005330:	78 a8 00 60 	BNZ        @0x02005394    // 2005394 <_dtoa_r+0x1180>
 2005334:	c4 10 dd 24 	LW         16(SP),R8      | SW         R11,$36(SP)
 2005338:	df e0 a3 01 	MOV        R12,R11        | CMP        $1,R4
 200533c:	78 90 00 40 	BLT        @0x02005380    // 2005380 <_dtoa_r+0x116c>
 2005340:	9e 01 94 24 	LDI        $1,R3          | LW         36(SP),R2
 2005344:	0b 41 80 00 	MOV        R6,R1
 2005348:	87 fa fc f8 	JSR        0x02008528     // 2008528 <__lshift>
 200534c:	02 00 85 28 
 2005350:	8d 24 97 e0 	SW         R1,$36(SP)     | MOV        R12,R2
 2005354:	87 fa fc f8 	JSR        0x020086b0     // 20086b0 <__mcmp>
 2005358:	02 00 86 b0 
 200535c:	0c 00 00 01 	CMP        $1,R1
 2005360:	78 b0 00 10 	BGE        @0x02005374    // 2005374 <_dtoa_r+0x1160>
 2005364:	0c 00 00 00 	CMP        $0,R1
 2005368:	78 a8 00 14 	BNZ        @0x02005380    // 2005380 <_dtoa_r+0x116c>
 200536c:	8f c0 89 01 	MOV        R8,R1          | AND        $1,R1
 2005370:	78 88 00 0c 	BZ         @0x02005380    // 2005380 <_dtoa_r+0x116c>
 2005374:	44 00 00 39 	CMP        $57,R8
 2005378:	78 88 00 2c 	BZ         @0x020053a8    // 20053a8 <_dtoa_r+0x1194>
 200537c:	c4 04 c2 31 	LW         4(SP),R8       | ADD        $49,R8
 2005380:	bc 14 ba 01 	LW         20(SP),R7      | ADD        $1,R7
 2005384:	04 87 40 14 	LW         20(SP),R0
 2005388:	45 c4 00 00 	SB         R8,(R0)
 200538c:	af d0 d7 c8 	MOV        R10,R5         | MOV        R9,R10
 2005390:	78 80 01 a8 	BRA        @0x0200553c    // 200553c <_dtoa_r+0x1328>
 2005394:	24 00 00 01 	CMP        $1,R4
 2005398:	78 90 00 38 	BLT        @0x020053d4    // 20053d4 <_dtoa_r+0x11c0>
 200539c:	c4 10 dd 24 	LW         16(SP),R8      | SW         R11,$36(SP)
 20053a0:	df e0 c3 39 	MOV        R12,R11        | CMP        $57,R8
 20053a4:	78 a8 00 18 	BNZ        @0x020053c0    // 20053c0 <_dtoa_r+0x11ac>
 20053a8:	bc 14 ba 01 	LW         20(SP),R7      | ADD        $1,R7
 20053ac:	96 39 8c 14 	LDI        $57,R2         | LW         20(SP),R1
 20053b0:	15 c4 40 00 	SB         R2,(R1)
 20053b4:	af d0 d7 c8 	MOV        R10,R5         | MOV        R9,R10
 20053b8:	1c 87 40 18 	LW         24(SP),R3
 20053bc:	78 80 01 48 	BRA        @0x02005508    // 2005508 <_dtoa_r+0x12f4>
 20053c0:	bc 14 ba 01 	LW         20(SP),R7      | ADD        $1,R7
 20053c4:	c2 01 9c 14 	ADD        $1,R8          | LW         20(SP),R3
 20053c8:	45 c4 c0 00 	SB         R8,(R3)
 20053cc:	af d0 d7 c8 	MOV        R10,R5         | MOV        R9,R10
 20053d0:	78 80 01 68 	BRA        @0x0200553c    // 200553c <_dtoa_r+0x1328>
 20053d4:	bf a8 84 10 	MOV        R5,R7          | LW         16(SP),R0
 20053d8:	05 c5 7f ff 	SB         R0,$-1(R5)
 20053dc:	8c 1c ab 88 	LW         28(SP),R1      | CMP        R1,R5
 20053e0:	78 88 00 b8 	BZ         @0x0200549c    // 200549c <_dtoa_r+0x1288>
 20053e4:	a6 00 9e 0a 	CLR        R4             | LDI        $10,R3
 20053e8:	97 d8 8f b0 	MOV        R11,R2         | MOV        R6,R1
 20053ec:	87 fa fc f8 	JSR        0x020078d8     // 20078d8 <__multadd>
 20053f0:	02 00 78 d8 
 20053f4:	df 88 d3 c8 	MOV        R1,R11         | CMP        R9,R10
 20053f8:	78 a8 00 18 	BNZ        @0x02005414    // 2005414 <_dtoa_r+0x1200>
 20053fc:	a6 00 9e 0a 	CLR        R4             | LDI        $10,R3
 2005400:	97 d0 8f b0 	MOV        R10,R2         | MOV        R6,R1
 2005404:	87 fa fc f8 	JSR        0x020078d8     // 20078d8 <__multadd>
 2005408:	02 00 78 d8 
 200540c:	d7 88 cf 88 	MOV        R1,R10         | MOV        R1,R9
 2005410:	78 80 00 28 	BRA        @0x0200543c    // 200543c <_dtoa_r+0x1228>
 2005414:	a6 00 9e 0a 	CLR        R4             | LDI        $10,R3
 2005418:	97 d0 8f b0 	MOV        R10,R2         | MOV        R6,R1
 200541c:	87 fa fc f8 	JSR        0x020078d8     // 20078d8 <__multadd>
 2005420:	02 00 78 d8 
 2005424:	d7 88 a6 00 	MOV        R1,R10         | CLR        R4
 2005428:	9e 0a 97 c8 	LDI        $10,R3         | MOV        R9,R2
 200542c:	0b 41 80 00 	MOV        R6,R1
 2005430:	87 fa fc f8 	JSR        0x020078d8     // 20078d8 <__multadd>
 2005434:	02 00 78 d8 
 2005438:	4b 40 40 00 	MOV        R1,R9
 200543c:	28 80 00 01 	ADD        $1,R5
 2005440:	78 83 fe 28 	BRA        @0x0200526c    // 200526c <_dtoa_r+0x1058>
 2005444:	aa 01 97 d8 	ADD        $1,R5          | MOV        R11,R2
 2005448:	0b 42 80 00 	MOV        R10,R1
 200544c:	87 fa fc f8 	JSR        0x02004040     // 2004040 <quorem>
 2005450:	02 00 40 40 
 2005454:	08 80 00 30 	ADD        $48,R1
 2005458:	0d c5 7f ff 	SB         R1,$-1(R5)
 200545c:	97 a8 90 c0 	MOV        R5,R2          | SUB        R8,R2
 2005460:	14 07 00 00 	CMP        R12,R2
 2005464:	78 90 00 1c 	BLT        @0x02005484    // 2005484 <_dtoa_r+0x1270>
 2005468:	c7 88 d5 24 	MOV        R1,R8          | SW         R10,$36(SP)
 200546c:	d4 08 8e 01 	LW         8(SP),R10      | LDI        $1,R1
 2005470:	94 1c 8b 90 	LW         28(SP),R2      | CMP        R2,R1
 2005474:	0b 50 80 00 	MOV.LT     R2,R1
 2005478:	bc 18 ba 88 	LW         24(SP),R7      | ADD        R1,R7
 200547c:	2e 00 00 00 	CLR        R5
 2005480:	78 80 00 24 	BRA        @0x020054a8    // 20054a8 <_dtoa_r+0x1294>
 2005484:	a7 c8 9f b8 	MOV        R9,R4          | MOV        R7,R3
 2005488:	97 d0 8f b0 	MOV        R10,R2         | MOV        R6,R1
 200548c:	87 fa fc f8 	JSR        0x020078d8     // 20078d8 <__multadd>
 2005490:	02 00 78 d8 
 2005494:	53 40 40 00 	MOV        R1,R10
 2005498:	78 83 ff a8 	BRA        @0x02005444    // 2005444 <_dtoa_r+0x1230>
 200549c:	c7 80 dd 24 	MOV        R0,R8          | SW         R11,$36(SP)
 20054a0:	df e0 af d0 	MOV        R12,R11        | MOV        R10,R5
 20054a4:	53 42 40 00 	MOV        R9,R10
 20054a8:	9e 01 94 24 	LDI        $1,R3          | LW         36(SP),R2
 20054ac:	0b 41 80 00 	MOV        R6,R1
 20054b0:	87 fa fc f8 	JSR        0x02008528     // 2008528 <__lshift>
 20054b4:	02 00 85 28 
 20054b8:	8d 24 97 d8 	SW         R1,$36(SP)     | MOV        R11,R2
 20054bc:	87 fa fc f8 	JSR        0x020086b0     // 20086b0 <__mcmp>
 20054c0:	02 00 86 b0 
 20054c4:	9c 18 8b 01 	LW         24(SP),R3      | CMP        $1,R1
 20054c8:	78 b0 00 3c 	BGE        @0x02005508    // 2005508 <_dtoa_r+0x12f4>
 20054cc:	0c 00 00 00 	CMP        $0,R1
 20054d0:	78 a8 00 58 	BNZ        @0x0200552c    // 200552c <_dtoa_r+0x1318>
 20054d4:	40 40 00 01 	AND        $1,R8
 20054d8:	78 a8 00 28 	BNZ        @0x02005504    // 2005504 <_dtoa_r+0x12f0>
 20054dc:	78 80 00 4c 	BRA        @0x0200552c    // 200552c <_dtoa_r+0x1318>
 20054e0:	0c 04 c0 00 	CMP        R3,R1
 20054e4:	78 a8 00 14 	BNZ        @0x020054fc    // 20054fc <_dtoa_r+0x12e8>
 20054e8:	9c 0c 9a 01 	LW         12(SP),R3      | ADD        $1,R3
 20054ec:	9d 0c 8e 31 	SW         R3,$12(SP)     | LDI        $49,R1
 20054f0:	04 87 40 18 	LW         24(SP),R0
 20054f4:	0d c4 00 00 	SB         R1,(R0)
 20054f8:	78 80 00 40 	BRA        @0x0200553c    // 200553c <_dtoa_r+0x1328>
 20054fc:	3b 40 40 00 	MOV        R1,R7
 2005500:	78 80 00 04 	BRA        @0x02005508    // 2005508 <_dtoa_r+0x12f4>
 2005504:	1c 87 40 18 	LW         24(SP),R3
 2005508:	8f b8 8a 7f 	MOV        R7,R1          | ADD        $-1,R1
 200550c:	15 85 ff ff 	LB         -1(R7),R2
 2005510:	14 00 00 39 	CMP        $57,R2
 2005514:	78 8b ff c8 	BZ         @0x020054e0    // 20054e0 <_dtoa_r+0x12cc>
 2005518:	10 80 00 01 	ADD        $1,R2
 200551c:	15 c4 40 00 	SB         R2,(R1)
 2005520:	78 80 00 18 	BRA        @0x0200553c    // 200553c <_dtoa_r+0x1328>
 2005524:	3b 40 80 00 	MOV        R2,R7
 2005528:	78 80 00 00 	BRA        @0x0200552c    // 200552c <_dtoa_r+0x1318>
 200552c:	97 b8 92 7f 	MOV        R7,R2          | ADD        $-1,R2
 2005530:	0d 85 ff ff 	LB         -1(R7),R1
 2005534:	0c 00 00 30 	CMP        $48,R1
 2005538:	78 8b ff e8 	BZ         @0x02005524    // 2005524 <_dtoa_r+0x1310>
 200553c:	97 d8 8f b0 	MOV        R11,R2         | MOV        R6,R1
 2005540:	87 fa fc f8 	JSR        0x020078b8     // 20078b8 <_Bfree>
 2005544:	02 00 78 b8 
 2005548:	54 00 00 00 	CMP        $0,R10
 200554c:	78 88 00 48 	BZ         @0x02005598    // 2005598 <_dtoa_r+0x1384>
 2005550:	ab 00 8e 00 	CMP        $0,R5          | CLR        R1
 2005554:	0a 68 00 01 	LDILO.NZ   $1,R1
 2005558:	ab d0 96 00 	CMP        R10,R5         | CLR        R2
 200555c:	12 68 00 01 	LDILO.NZ   $1,R2
 2005560:	08 44 80 00 	AND        R2,R1
 2005564:	78 88 00 0c 	BZ         @0x02005574    // 2005574 <_dtoa_r+0x1360>
 2005568:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 200556c:	87 fa fc f8 	JSR        0x020078b8     // 20078b8 <_Bfree>
 2005570:	02 00 78 b8 
 2005574:	97 d0 8f b0 	MOV        R10,R2         | MOV        R6,R1
 2005578:	87 fa fc f8 	JSR        0x020078b8     // 20078b8 <_Bfree>
 200557c:	02 00 78 b8 
 2005580:	78 80 00 14 	BRA        @0x02005598    // 2005598 <_dtoa_r+0x1384>
 2005584:	14 87 40 44 	LW         68(SP),R2
 2005588:	14 c7 40 0c 	SW         R2,$12(SP)
 200558c:	78 80 00 08 	BRA        @0x02005598    // 2005598 <_dtoa_r+0x1384>
 2005590:	1c 87 40 44 	LW         68(SP),R3
 2005594:	1c c7 40 0c 	SW         R3,$12(SP)
 2005598:	94 24 8f b0 	LW         36(SP),R2      | MOV        R6,R1
 200559c:	87 fa fc f8 	JSR        0x020078b8     // 20078b8 <_Bfree>
 20055a0:	02 00 78 b8 
 20055a4:	0e 00 00 00 	CLR        R1
 20055a8:	0d c5 c0 00 	SB         R1,(R7)
 20055ac:	8c 0c 8a 01 	LW         12(SP),R1      | ADD        $1,R1
 20055b0:	14 87 40 78 	LW         120(SP),R2
 20055b4:	0c c4 80 00 	SW         R1,(R2)
 20055b8:	1c 87 40 80 	LW         128(SP),R3
 20055bc:	1c 00 00 00 	CMP        $0,R3
 20055c0:	3c ec c0 00 	SW.NZ      R7,(R3)
 20055c4:	0c 87 40 18 	LW         24(SP),R1
 20055c8:	78 80 01 84 	BRA        @0x02005750    // 2005750 <_dtoa_r+0x153c>
 20055cc:	0c 87 40 80 	LW         128(SP),R1
 20055d0:	0c 00 00 00 	CMP        $0,R1
 20055d4:	78 ab ec f8 	BNZ        @0x020042d0    // 20042d0 <_dtoa_r+0xbc>
 20055d8:	0a 03 00 40 	LDI        0x0200e514,R1  // 200e514 <blanks.4493+0x1c>
 20055dc:	0a 40 e5 14 
 20055e0:	78 80 01 6c 	BRA        @0x02005750    // 2005750 <_dtoa_r+0x153c>
 20055e4:	14 87 40 80 	LW         128(SP),R2
 20055e8:	0a 03 00 40 	LDI        0x0200e508,R1  // 200e508 <blanks.4493+0x10>
 20055ec:	0a 40 e5 08 
 20055f0:	14 00 00 00 	CMP        $0,R2
 20055f4:	78 88 01 58 	BZ         @0x02005750    // 2005750 <_dtoa_r+0x153c>
 20055f8:	78 83 ec e4 	BRA        @0x020042e0    // 20042e0 <_dtoa_r+0xcc>
 20055fc:	0b 42 00 00 	MOV        R8,R1
 2005600:	87 fa fc f8 	JSR        0x0200da60     // 200da60 <__floatsidf>
 2005604:	02 00 da 60 
 2005608:	9f d0 a7 b8 	MOV        R10,R3         | MOV        R7,R4
 200560c:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 2005610:	02 00 d2 50 
 2005614:	1a 00 38 02 	BREV       $14338,R3
 2005618:	26 00 00 00 	CLR        R4
 200561c:	87 fa fc f8 	JSR        0x0200ca48     // 200ca48 <__adddf3>
 2005620:	02 00 ca 48 
 2005624:	43 40 80 00 	MOV        R2,R8
 2005628:	12 00 03 3f 	BREV       $831,R2
 200562c:	af 88 aa 90 	MOV        R1,R5          | ADD        R2,R5
 2005630:	78 83 f1 e8 	BRA        @0x0200481c    // 200481c <_dtoa_r+0x608>
 2005634:	97 d8 8f b0 	MOV        R11,R2         | MOV        R6,R1
 2005638:	87 fa fc f8 	JSR        0x020078b8     // 20078b8 <_Bfree>
 200563c:	02 00 78 b8 
 2005640:	54 00 00 00 	CMP        $0,R10
 2005644:	78 ab ff 2c 	BNZ        @0x02005574    // 2005574 <_dtoa_r+0x1360>
 2005648:	78 83 ff 4c 	BRA        @0x02005598    // 2005598 <_dtoa_r+0x1384>
 200564c:	1e 00 00 00 	CLR        R3
 2005650:	1c c5 80 44 	SW         R3,$68(R6)
 2005654:	96 00 8f b0 	CLR        R2             | MOV        R6,R1
 2005658:	87 fa fc f8 	JSR        0x0200781c     // 200781c <_Balloc>
 200565c:	02 00 78 1c 
 2005660:	0c c7 40 18 	SW         R1,$24(SP)
 2005664:	0c c5 80 40 	SW         R1,$64(R6)
 2005668:	1c 87 40 50 	LW         80(SP),R3
 200566c:	84 0c 83 0d 	LW         12(SP),R0      | CMP        $13,R0
 2005670:	0e 00 00 00 	CLR        R1
 2005674:	0a 50 00 01 	LDILO.LT   $1,R1
 2005678:	13 40 c0 00 	MOV        R3,R2
 200567c:	11 03 ff ff 	XOR        $-1,R2
 2005680:	11 40 00 1f 	LSR        $31,R2
 2005684:	08 44 80 00 	AND        R2,R1
 2005688:	78 ab f5 00 	BNZ        @0x02004b8c    // 2004b8c <_dtoa_r+0x978>
 200568c:	8d 10 8e 01 	SW         R1,$16(SP)     | LDI        $1,R1
 2005690:	8d 28 96 ff 	SW         R1,$40(SP)     | LDI        $-1,R2
 2005694:	95 2c 95 1c 	SW         R2,$44(SP)     | SW         R2,$28(SP)
 2005698:	78 83 f7 84 	BRA        @0x02004e20    // 2004e20 <_dtoa_r+0xc0c>
 200569c:	64 00 00 03 	CMP        $3,R12
 20056a0:	78 8b ef 00 	BZ         @0x020045a4    // 20045a4 <_dtoa_r+0x390>
 20056a4:	64 00 00 04 	CMP        $4,R12
 20056a8:	78 b0 00 0c 	BGE        @0x020056b8    // 20056b8 <_dtoa_r+0x14a4>
 20056ac:	64 00 00 02 	CMP        $2,R12
 20056b0:	78 8b ee cc 	BZ         @0x02004580    // 2004580 <_dtoa_r+0x36c>
 20056b4:	78 83 ff 94 	BRA        @0x0200564c    // 200564c <_dtoa_r+0x1438>
 20056b8:	78 8b ee bc 	BZ         @0x02004578    // 2004578 <_dtoa_r+0x364>
 20056bc:	64 00 00 05 	CMP        $5,R12
 20056c0:	78 ab ff 88 	BNZ        @0x0200564c    // 200564c <_dtoa_r+0x1438>
 20056c4:	9e 01 9d 28 	LDI        $1,R3          | SW         R3,$40(SP)
 20056c8:	78 83 ee dc 	BRA        @0x020045a8    // 20045a8 <_dtoa_r+0x394>
 20056cc:	06 00 00 00 	CLR        R0
 20056d0:	04 c5 80 44 	SW         R0,$68(R6)
 20056d4:	96 00 8e 01 	CLR        R2             | LDI        $1,R1
 20056d8:	8d 2c 8d 1c 	SW         R1,$44(SP)     | SW         R1,$28(SP)
 20056dc:	0c c7 40 10 	SW         R1,$16(SP)
 20056e0:	78 83 ef 10 	BRA        @0x020045f4    // 20045f4 <_dtoa_r+0x3e0>
 20056e4:	8f 80 94 2c 	MOV        R0,R1          | LW         44(SP),R2
 20056e8:	14 03 ff ff 	CMP        $-1,R2
 20056ec:	0a 10 00 00 	LDI.LT     0x00000001,R1  // 1 <_rom+0x1>
 20056f0:	0a 50 00 01 
 20056f4:	e3 03 94 28 	CMP        $3,R12         | LW         40(SP),R2
 20056f8:	12 30 00 00 	LDI.GE     0x00000001,R2  // 1 <_rom+0x1>
 20056fc:	12 70 00 01 
 2005700:	08 44 80 00 	AND        R2,R1
 2005704:	78 ab fa 48 	BNZ        @0x02005150    // 2005150 <_dtoa_r+0xf3c>
 2005708:	9c 2c 9d 1c 	LW         44(SP),R3      | SW         R3,$28(SP)
 200570c:	78 83 fa c4 	BRA        @0x020051d4    // 20051d4 <_dtoa_r+0xfc0>
 2005710:	06 00 00 00 	CLR        R0
 2005714:	04 c5 80 44 	SW         R0,$68(R6)
 2005718:	96 00 8f b0 	CLR        R2             | MOV        R6,R1
 200571c:	87 fa fc f8 	JSR        0x0200781c     // 200781c <_Balloc>
 2005720:	02 00 78 1c 
 2005724:	0c c7 40 18 	SW         R1,$24(SP)
 2005728:	0c c5 80 40 	SW         R1,$64(R6)
 200572c:	e6 00 8e ff 	CLR        R12            | LDI        $-1,R1
 2005730:	8d 2c 96 01 	SW         R1,$44(SP)     | LDI        $1,R2
 2005734:	95 28 e5 10 	SW         R2,$40(SP)     | SW         R12,$16(SP)
 2005738:	0c c7 40 1c 	SW         R1,$28(SP)
 200573c:	78 83 f4 20 	BRA        @0x02004b60    // 2004b60 <_dtoa_r+0x94c>
 2005740:	9c 08 be 00 	LW         8(SP),R3       | CLR        R7
 2005744:	1c 00 00 00 	CMP        $0,R3
 2005748:	78 ab f8 a8 	BNZ        @0x02004ff4    // 2004ff4 <_dtoa_r+0xde0>
 200574c:	78 83 f8 64 	BRA        @0x02004fb4    // 2004fb4 <_dtoa_r+0xda0>
 2005750:	04 87 40 54 	LW         84(SP),R0
 2005754:	2c 87 40 58 	LW         88(SP),R5
 2005758:	34 87 40 5c 	LW         92(SP),R6
 200575c:	3c 87 40 60 	LW         96(SP),R7
 2005760:	44 87 40 64 	LW         100(SP),R8
 2005764:	4c 87 40 68 	LW         104(SP),R9
 2005768:	54 87 40 6c 	LW         108(SP),R10
 200576c:	5c 87 40 70 	LW         112(SP),R11
 2005770:	64 87 40 74 	LW         116(SP),R12
 2005774:	68 80 00 78 	ADD        $120,SP
 2005778:	7b 40 00 00 	RTN

0200577c <_fflush_r>:
 200577c:	e8 1c 85 00 	SUB        $28,SP         | SW         R0,(SP)
 2005780:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2005784:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2005788:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 200578c:	c7 88 b7 90 	MOV        R1,R8          | MOV        R2,R6
 2005790:	0c 00 00 00 	CMP        $0,R1
 2005794:	78 88 00 14 	BZ         @0x020057ac    // 20057ac <_fflush_r+0x30>
 2005798:	14 84 40 38 	LW         56(R1),R2
 200579c:	14 00 00 00 	CMP        $0,R2
 20057a0:	78 a8 00 08 	BNZ        @0x020057ac    // 20057ac <_fflush_r+0x30>
 20057a4:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 20057a8:	02 00 63 48 
 20057ac:	0d 05 80 0c 	LH         12(R6),R1
 20057b0:	0c 00 00 00 	CMP        $0,R1
 20057b4:	78 a8 00 08 	BNZ        @0x020057c0    // 20057c0 <_fflush_r+0x44>
 20057b8:	0e 00 00 00 	CLR        R1
 20057bc:	78 80 02 7c 	BRA        @0x02005a3c    // 2005a3c <_fflush_r+0x2c0>
 20057c0:	13 40 40 00 	MOV        R1,R2
 20057c4:	10 40 ff ff 	AND        $65535,R2
 20057c8:	9f 90 99 08 	MOV        R2,R3          | AND        $8,R3
 20057cc:	78 a8 01 bc 	BNZ        @0x0200598c    // 200598c <_fflush_r+0x210>
 20057d0:	08 c0 08 00 	OR         $2048,R1
 20057d4:	0d 45 80 0c 	SH         R1,$12(R6)
 20057d8:	14 85 80 04 	LW         4(R6),R2
 20057dc:	14 00 00 01 	CMP        $1,R2
 20057e0:	78 b0 00 0c 	BGE        @0x020057f0    // 20057f0 <_fflush_r+0x74>
 20057e4:	14 85 80 3c 	LW         60(R6),R2
 20057e8:	14 00 00 01 	CMP        $1,R2
 20057ec:	78 93 ff c8 	BLT        @0x020057b8    // 20057b8 <_fflush_r+0x3c>
 20057f0:	4c 85 80 28 	LW         40(R6),R9
 20057f4:	4c 00 00 00 	CMP        $0,R9
 20057f8:	78 8b ff bc 	BZ         @0x020057b8    // 20057b8 <_fflush_r+0x3c>
 20057fc:	d4 c0 86 00 	LW         (R8),R10       | CLR        R0
 2005800:	04 c6 00 00 	SW         R0,(R8)
 2005804:	08 40 ff ff 	AND        $65535,R1
 2005808:	3b 40 40 00 	MOV        R1,R7
 200580c:	38 40 10 00 	AND        $4096,R7
 2005810:	3c 04 00 00 	CMP        R0,R7
 2005814:	78 88 00 0c 	BZ         @0x02005824    // 2005824 <_fflush_r+0xa8>
 2005818:	14 85 80 50 	LW         80(R6),R2
 200581c:	1c 85 80 54 	LW         84(R6),R3
 2005820:	78 80 00 80 	BRA        @0x020058a4    // 20058a4 <_fflush_r+0x128>
 2005824:	ae 01 9e 00 	LDI        $1,R5          | CLR        R3
 2005828:	26 00 00 00 	CLR        R4
 200582c:	14 85 80 1c 	LW         28(R6),R2
 2005830:	0b 42 00 00 	MOV        R8,R1
 2005834:	87 f9 ff c8 	JSR        R9
 2005838:	97 88 9f 90 	MOV        R1,R2          | MOV        R2,R3
 200583c:	14 03 ff ff 	CMP        $-1,R2
 2005840:	1c 0b ff ff 	CMP.Z      $-1,R3
 2005844:	78 a8 00 54 	BNZ        @0x0200589c    // 200589c <_fflush_r+0x120>
 2005848:	a4 c0 a3 00 	LW         (R8),R4        | CMP        $0,R4
 200584c:	78 a8 00 0c 	BNZ        @0x0200585c    // 200585c <_fflush_r+0xe0>
 2005850:	0d 05 80 0c 	LH         12(R6),R1
 2005854:	4c 85 80 28 	LW         40(R6),R9
 2005858:	78 80 00 48 	BRA        @0x020058a4    // 20058a4 <_fflush_r+0x128>
 200585c:	a3 1d 8f b8 	CMP        $29,R4         | MOV        R7,R1
 2005860:	0a 08 00 00 	LDI.Z      0x00000001,R1  // 1 <_rom+0x1>
 2005864:	0a 48 00 01 
 2005868:	a3 16 97 b8 	CMP        $22,R4         | MOV        R7,R2
 200586c:	12 08 00 00 	LDI.Z      0x00000001,R2  // 1 <_rom+0x1>
 2005870:	12 48 00 01 
 2005874:	08 c4 80 00 	OR         R2,R1
 2005878:	08 40 00 ff 	AND        $255,R1
 200587c:	78 88 00 08 	BZ         @0x02005888    // 2005888 <_fflush_r+0x10c>
 2005880:	d5 c0 8f b8 	SW         R10,(R8)       | MOV        R7,R1
 2005884:	78 80 01 b4 	BRA        @0x02005a3c    // 2005a3c <_fflush_r+0x2c0>
 2005888:	0d 05 80 0c 	LH         12(R6),R1
 200588c:	08 c0 00 40 	OR         $64,R1
 2005890:	0d 45 80 0c 	SH         R1,$12(R6)
 2005894:	0e 7f ff ff 	LDI        $-1,R1
 2005898:	78 80 01 a0 	BRA        @0x02005a3c    // 2005a3c <_fflush_r+0x2c0>
 200589c:	0d 05 80 0c 	LH         12(R6),R1
 20058a0:	4c 85 80 28 	LW         40(R6),R9
 20058a4:	08 40 00 04 	AND        $4,R1
 20058a8:	78 88 00 3c 	BZ         @0x020058e8    // 20058e8 <_fflush_r+0x16c>
 20058ac:	0c 85 80 04 	LW         4(R6),R1
 20058b0:	af 88 a7 88 	MOV        R1,R5          | MOV        R1,R4
 20058b4:	21 c0 00 1f 	ASR        $31,R4
 20058b8:	18 05 40 00 	SUB        R5,R3
 20058bc:	10 18 00 01 	SUB.C      $1,R2
 20058c0:	10 05 00 00 	SUB        R4,R2
 20058c4:	0c 85 80 30 	LW         48(R6),R1
 20058c8:	0c 00 00 00 	CMP        $0,R1
 20058cc:	78 88 00 18 	BZ         @0x020058e8    // 20058e8 <_fflush_r+0x16c>
 20058d0:	0c 85 80 3c 	LW         60(R6),R1
 20058d4:	af 88 a7 88 	MOV        R1,R5          | MOV        R1,R4
 20058d8:	21 c0 00 1f 	ASR        $31,R4
 20058dc:	18 05 40 00 	SUB        R5,R3
 20058e0:	10 18 00 01 	SUB.C      $1,R2
 20058e4:	10 05 00 00 	SUB        R4,R2
 20058e8:	ae 00 9f 90 	CLR        R5             | MOV        R2,R3
 20058ec:	23 40 c0 00 	MOV        R3,R4
 20058f0:	14 85 80 1c 	LW         28(R6),R2
 20058f4:	0b 42 00 00 	MOV        R8,R1
 20058f8:	87 f9 ff c8 	JSR        R9
 20058fc:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2005900:	0c 03 ff ff 	CMP        $-1,R1
 2005904:	14 0b ff ff 	CMP.Z      $-1,R2
 2005908:	78 a8 01 0c 	BNZ        @0x02005a18    // 2005a18 <_fflush_r+0x29c>
 200590c:	ac c0 ab 1e 	LW         (R8),R5        | CMP        $30,R5
 2005910:	78 b8 00 64 	BNC        @0x02005978    // 2005978 <_fflush_r+0x1fc>
 2005914:	0a 00 02 04 	LDI        0x20400001,R1  // 20400001 <_top_of_stack+0x1d400001>
 2005918:	0a 40 00 01 
 200591c:	09 45 40 00 	LSR        R5,R1
 2005920:	09 03 ff ff 	XOR        $-1,R1
 2005924:	08 40 00 01 	AND        $1,R1
 2005928:	78 88 00 c8 	BZ         @0x020059f4    // 20059f4 <_fflush_r+0x278>
 200592c:	78 80 00 48 	BRA        @0x02005978    // 2005978 <_fflush_r+0x1fc>
 2005930:	2c 00 00 00 	CMP        $0,R5
 2005934:	78 a8 00 08 	BNZ        @0x02005940    // 2005940 <_fflush_r+0x1c4>
 2005938:	1c c5 80 50 	SW         R3,$80(R6)
 200593c:	24 c5 80 54 	SW         R4,$84(R6)
 2005940:	54 c6 00 00 	SW         R10,(R8)
 2005944:	14 85 80 30 	LW         48(R6),R2
 2005948:	14 00 00 00 	CMP        $0,R2
 200594c:	78 8b fe 68 	BZ         @0x020057b8    // 20057b8 <_fflush_r+0x3c>
 2005950:	0b 41 80 00 	MOV        R6,R1
 2005954:	08 80 00 40 	ADD        $64,R1
 2005958:	14 04 40 00 	CMP        R1,R2
 200595c:	78 88 00 0c 	BZ         @0x0200596c    // 200596c <_fflush_r+0x1f0>
 2005960:	0b 42 00 00 	MOV        R8,R1
 2005964:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 2005968:	02 00 66 a8 
 200596c:	0e 00 00 00 	CLR        R1
 2005970:	0c c5 80 30 	SW         R1,$48(R6)
 2005974:	78 80 00 c4 	BRA        @0x02005a3c    // 2005a3c <_fflush_r+0x2c0>
 2005978:	0d 05 80 0c 	LH         12(R6),R1
 200597c:	08 c0 00 40 	OR         $64,R1
 2005980:	0d 45 80 0c 	SH         R1,$12(R6)
 2005984:	0e 7f ff ff 	LDI        $-1,R1
 2005988:	78 80 00 b0 	BRA        @0x02005a3c    // 2005a3c <_fflush_r+0x2c0>
 200598c:	3c 85 80 10 	LW         16(R6),R7
 2005990:	3c 00 00 00 	CMP        $0,R7
 2005994:	78 8b fe 20 	BZ         @0x020057b8    // 20057b8 <_fflush_r+0x3c>
 2005998:	ac b0 a8 b8 	LW         (R6),R5        | SUB        R7,R5
 200599c:	bd b0 91 03 	SW         R7,(R6)        | AND        $3,R2
 20059a0:	0c 8d 80 14 	LW.Z       20(R6),R1
 20059a4:	0a 28 00 00 	CLR.NZ     $0,R1
 20059a8:	0c c5 80 08 	SW         R1,$8(R6)
 20059ac:	2c 00 00 01 	CMP        $1,R5
 20059b0:	78 93 fe 04 	BLT        @0x020057b8    // 20057b8 <_fflush_r+0x3c>
 20059b4:	a7 a8 9f b8 	MOV        R5,R4          | MOV        R7,R3
 20059b8:	14 85 80 1c 	LW         28(R6),R2
 20059bc:	0b 42 00 00 	MOV        R8,R1
 20059c0:	03 43 c0 01 	IJSR       #36(R6)
 20059c4:	7c 85 80 24 
 20059c8:	0c 00 00 01 	CMP        $1,R1
 20059cc:	78 b0 00 14 	BGE        @0x020059e4    // 20059e4 <_fflush_r+0x268>
 20059d0:	0d 05 80 0c 	LH         12(R6),R1
 20059d4:	08 c0 00 40 	OR         $64,R1
 20059d8:	0d 45 80 0c 	SH         R1,$12(R6)
 20059dc:	0e 7f ff ff 	LDI        $-1,R1
 20059e0:	78 80 00 58 	BRA        @0x02005a3c    // 2005a3c <_fflush_r+0x2c0>
 20059e4:	ba 88 a8 88 	ADD        R1,R7          | SUB        R1,R5
 20059e8:	2c 00 00 01 	CMP        $1,R5
 20059ec:	78 b3 ff c4 	BGE        @0x020059b4    // 20059b4 <_fflush_r+0x238>
 20059f0:	78 83 fd c4 	BRA        @0x020057b8    // 20057b8 <_fflush_r+0x3c>
 20059f4:	15 05 80 0c 	LH         12(R6),R2
 20059f8:	10 40 f7 ff 	AND        $63487,R2
 20059fc:	15 45 80 0c 	SH         R2,$12(R6)
 2005a00:	0c c5 80 04 	SW         R1,$4(R6)
 2005a04:	0c 85 80 10 	LW         16(R6),R1
 2005a08:	0c c5 80 00 	SW         R1,(R6)
 2005a0c:	10 40 10 00 	AND        $4096,R2
 2005a10:	78 ab ff 1c 	BNZ        @0x02005930    // 2005930 <_fflush_r+0x1b4>
 2005a14:	78 83 ff 28 	BRA        @0x02005940    // 2005940 <_fflush_r+0x1c4>
 2005a18:	15 05 80 0c 	LH         12(R6),R2
 2005a1c:	10 40 f7 ff 	AND        $63487,R2
 2005a20:	15 45 80 0c 	SH         R2,$12(R6)
 2005a24:	2c c5 80 04 	SW         R5,$4(R6)
 2005a28:	0c 85 80 10 	LW         16(R6),R1
 2005a2c:	0c c5 80 00 	SW         R1,(R6)
 2005a30:	10 40 10 00 	AND        $4096,R2
 2005a34:	78 8b ff 08 	BZ         @0x02005940    // 2005940 <_fflush_r+0x1c4>
 2005a38:	78 83 fe fc 	BRA        @0x02005938    // 2005938 <_fflush_r+0x1bc>
 2005a3c:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2005a40:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 2005a44:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 2005a48:	d4 18 ea 1c 	LW         24(SP),R10     | ADD        $28,SP
 2005a4c:	7b 40 00 00 	RTN

02005a50 <__sflush_r>:
 2005a50:	e8 1c 85 00 	SUB        $28,SP         | SW         R0,(SP)
 2005a54:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2005a58:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2005a5c:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 2005a60:	c7 88 b7 90 	MOV        R1,R8          | MOV        R2,R6
 2005a64:	0d 04 80 0c 	LH         12(R2),R1
 2005a68:	13 40 40 00 	MOV        R1,R2
 2005a6c:	10 40 ff ff 	AND        $65535,R2
 2005a70:	9f 90 99 08 	MOV        R2,R3          | AND        $8,R3
 2005a74:	78 a8 01 c4 	BNZ        @0x02005c3c    // 2005c3c <__sflush_r+0x1ec>
 2005a78:	08 c0 08 00 	OR         $2048,R1
 2005a7c:	0d 45 80 0c 	SH         R1,$12(R6)
 2005a80:	14 85 80 04 	LW         4(R6),R2
 2005a84:	14 00 00 01 	CMP        $1,R2
 2005a88:	78 b0 00 14 	BGE        @0x02005aa0    // 2005aa0 <__sflush_r+0x50>
 2005a8c:	14 85 80 3c 	LW         60(R6),R2
 2005a90:	14 00 00 01 	CMP        $1,R2
 2005a94:	78 b0 00 08 	BGE        @0x02005aa0    // 2005aa0 <__sflush_r+0x50>
 2005a98:	0e 00 00 00 	CLR        R1
 2005a9c:	78 80 02 4c 	BRA        @0x02005cec    // 2005cec <__sflush_r+0x29c>
 2005aa0:	4c 85 80 28 	LW         40(R6),R9
 2005aa4:	4c 00 00 00 	CMP        $0,R9
 2005aa8:	78 8b ff ec 	BZ         @0x02005a98    // 2005a98 <__sflush_r+0x48>
 2005aac:	d4 c0 86 00 	LW         (R8),R10       | CLR        R0
 2005ab0:	04 c6 00 00 	SW         R0,(R8)
 2005ab4:	08 40 ff ff 	AND        $65535,R1
 2005ab8:	3b 40 40 00 	MOV        R1,R7
 2005abc:	38 40 10 00 	AND        $4096,R7
 2005ac0:	3c 04 00 00 	CMP        R0,R7
 2005ac4:	78 88 00 0c 	BZ         @0x02005ad4    // 2005ad4 <__sflush_r+0x84>
 2005ac8:	14 85 80 50 	LW         80(R6),R2
 2005acc:	1c 85 80 54 	LW         84(R6),R3
 2005ad0:	78 80 00 80 	BRA        @0x02005b54    // 2005b54 <__sflush_r+0x104>
 2005ad4:	ae 01 9e 00 	LDI        $1,R5          | CLR        R3
 2005ad8:	26 00 00 00 	CLR        R4
 2005adc:	14 85 80 1c 	LW         28(R6),R2
 2005ae0:	0b 42 00 00 	MOV        R8,R1
 2005ae4:	87 f9 ff c8 	JSR        R9
 2005ae8:	97 88 9f 90 	MOV        R1,R2          | MOV        R2,R3
 2005aec:	14 03 ff ff 	CMP        $-1,R2
 2005af0:	1c 0b ff ff 	CMP.Z      $-1,R3
 2005af4:	78 a8 00 54 	BNZ        @0x02005b4c    // 2005b4c <__sflush_r+0xfc>
 2005af8:	a4 c0 a3 00 	LW         (R8),R4        | CMP        $0,R4
 2005afc:	78 a8 00 0c 	BNZ        @0x02005b0c    // 2005b0c <__sflush_r+0xbc>
 2005b00:	0d 05 80 0c 	LH         12(R6),R1
 2005b04:	4c 85 80 28 	LW         40(R6),R9
 2005b08:	78 80 00 48 	BRA        @0x02005b54    // 2005b54 <__sflush_r+0x104>
 2005b0c:	a3 1d 8f b8 	CMP        $29,R4         | MOV        R7,R1
 2005b10:	0a 08 00 00 	LDI.Z      0x00000001,R1  // 1 <_rom+0x1>
 2005b14:	0a 48 00 01 
 2005b18:	a3 16 97 b8 	CMP        $22,R4         | MOV        R7,R2
 2005b1c:	12 08 00 00 	LDI.Z      0x00000001,R2  // 1 <_rom+0x1>
 2005b20:	12 48 00 01 
 2005b24:	08 c4 80 00 	OR         R2,R1
 2005b28:	08 40 00 ff 	AND        $255,R1
 2005b2c:	78 88 00 08 	BZ         @0x02005b38    // 2005b38 <__sflush_r+0xe8>
 2005b30:	d5 c0 8f b8 	SW         R10,(R8)       | MOV        R7,R1
 2005b34:	78 80 01 b4 	BRA        @0x02005cec    // 2005cec <__sflush_r+0x29c>
 2005b38:	0d 05 80 0c 	LH         12(R6),R1
 2005b3c:	08 c0 00 40 	OR         $64,R1
 2005b40:	0d 45 80 0c 	SH         R1,$12(R6)
 2005b44:	0e 7f ff ff 	LDI        $-1,R1
 2005b48:	78 80 01 a0 	BRA        @0x02005cec    // 2005cec <__sflush_r+0x29c>
 2005b4c:	0d 05 80 0c 	LH         12(R6),R1
 2005b50:	4c 85 80 28 	LW         40(R6),R9
 2005b54:	08 40 00 04 	AND        $4,R1
 2005b58:	78 88 00 3c 	BZ         @0x02005b98    // 2005b98 <__sflush_r+0x148>
 2005b5c:	0c 85 80 04 	LW         4(R6),R1
 2005b60:	af 88 a7 88 	MOV        R1,R5          | MOV        R1,R4
 2005b64:	21 c0 00 1f 	ASR        $31,R4
 2005b68:	18 05 40 00 	SUB        R5,R3
 2005b6c:	10 18 00 01 	SUB.C      $1,R2
 2005b70:	10 05 00 00 	SUB        R4,R2
 2005b74:	0c 85 80 30 	LW         48(R6),R1
 2005b78:	0c 00 00 00 	CMP        $0,R1
 2005b7c:	78 88 00 18 	BZ         @0x02005b98    // 2005b98 <__sflush_r+0x148>
 2005b80:	0c 85 80 3c 	LW         60(R6),R1
 2005b84:	af 88 a7 88 	MOV        R1,R5          | MOV        R1,R4
 2005b88:	21 c0 00 1f 	ASR        $31,R4
 2005b8c:	18 05 40 00 	SUB        R5,R3
 2005b90:	10 18 00 01 	SUB.C      $1,R2
 2005b94:	10 05 00 00 	SUB        R4,R2
 2005b98:	ae 00 9f 90 	CLR        R5             | MOV        R2,R3
 2005b9c:	23 40 c0 00 	MOV        R3,R4
 2005ba0:	14 85 80 1c 	LW         28(R6),R2
 2005ba4:	0b 42 00 00 	MOV        R8,R1
 2005ba8:	87 f9 ff c8 	JSR        R9
 2005bac:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2005bb0:	0c 03 ff ff 	CMP        $-1,R1
 2005bb4:	14 0b ff ff 	CMP.Z      $-1,R2
 2005bb8:	78 a8 00 e8 	BNZ        @0x02005ca4    // 2005ca4 <__sflush_r+0x254>
 2005bbc:	ac c0 ab 1e 	LW         (R8),R5        | CMP        $30,R5
 2005bc0:	78 b8 00 64 	BNC        @0x02005c28    // 2005c28 <__sflush_r+0x1d8>
 2005bc4:	0a 00 02 04 	LDI        0x20400001,R1  // 20400001 <_top_of_stack+0x1d400001>
 2005bc8:	0a 40 00 01 
 2005bcc:	09 45 40 00 	LSR        R5,R1
 2005bd0:	09 03 ff ff 	XOR        $-1,R1
 2005bd4:	08 40 00 01 	AND        $1,R1
 2005bd8:	78 88 00 ec 	BZ         @0x02005cc8    // 2005cc8 <__sflush_r+0x278>
 2005bdc:	78 80 00 48 	BRA        @0x02005c28    // 2005c28 <__sflush_r+0x1d8>
 2005be0:	2c 00 00 00 	CMP        $0,R5
 2005be4:	78 a8 00 08 	BNZ        @0x02005bf0    // 2005bf0 <__sflush_r+0x1a0>
 2005be8:	1c c5 80 50 	SW         R3,$80(R6)
 2005bec:	24 c5 80 54 	SW         R4,$84(R6)
 2005bf0:	54 c6 00 00 	SW         R10,(R8)
 2005bf4:	14 85 80 30 	LW         48(R6),R2
 2005bf8:	14 00 00 00 	CMP        $0,R2
 2005bfc:	78 8b fe 98 	BZ         @0x02005a98    // 2005a98 <__sflush_r+0x48>
 2005c00:	0b 41 80 00 	MOV        R6,R1
 2005c04:	08 80 00 40 	ADD        $64,R1
 2005c08:	14 04 40 00 	CMP        R1,R2
 2005c0c:	78 88 00 0c 	BZ         @0x02005c1c    // 2005c1c <__sflush_r+0x1cc>
 2005c10:	0b 42 00 00 	MOV        R8,R1
 2005c14:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 2005c18:	02 00 66 a8 
 2005c1c:	0e 00 00 00 	CLR        R1
 2005c20:	0c c5 80 30 	SW         R1,$48(R6)
 2005c24:	78 80 00 c4 	BRA        @0x02005cec    // 2005cec <__sflush_r+0x29c>
 2005c28:	0d 05 80 0c 	LH         12(R6),R1
 2005c2c:	08 c0 00 40 	OR         $64,R1
 2005c30:	0d 45 80 0c 	SH         R1,$12(R6)
 2005c34:	0e 7f ff ff 	LDI        $-1,R1
 2005c38:	78 80 00 b0 	BRA        @0x02005cec    // 2005cec <__sflush_r+0x29c>
 2005c3c:	3c 85 80 10 	LW         16(R6),R7
 2005c40:	3c 00 00 00 	CMP        $0,R7
 2005c44:	78 8b fe 50 	BZ         @0x02005a98    // 2005a98 <__sflush_r+0x48>
 2005c48:	ac b0 a8 b8 	LW         (R6),R5        | SUB        R7,R5
 2005c4c:	bd b0 91 03 	SW         R7,(R6)        | AND        $3,R2
 2005c50:	0c 8d 80 14 	LW.Z       20(R6),R1
 2005c54:	0a 28 00 00 	CLR.NZ     $0,R1
 2005c58:	0c c5 80 08 	SW         R1,$8(R6)
 2005c5c:	2c 00 00 01 	CMP        $1,R5
 2005c60:	78 93 fe 34 	BLT        @0x02005a98    // 2005a98 <__sflush_r+0x48>
 2005c64:	a7 a8 9f b8 	MOV        R5,R4          | MOV        R7,R3
 2005c68:	14 85 80 1c 	LW         28(R6),R2
 2005c6c:	0b 42 00 00 	MOV        R8,R1
 2005c70:	03 43 c0 01 	IJSR       #36(R6)
 2005c74:	7c 85 80 24 
 2005c78:	0c 00 00 01 	CMP        $1,R1
 2005c7c:	78 b0 00 14 	BGE        @0x02005c94    // 2005c94 <__sflush_r+0x244>
 2005c80:	0d 05 80 0c 	LH         12(R6),R1
 2005c84:	08 c0 00 40 	OR         $64,R1
 2005c88:	0d 45 80 0c 	SH         R1,$12(R6)
 2005c8c:	0e 7f ff ff 	LDI        $-1,R1
 2005c90:	78 80 00 58 	BRA        @0x02005cec    // 2005cec <__sflush_r+0x29c>
 2005c94:	ba 88 a8 88 	ADD        R1,R7          | SUB        R1,R5
 2005c98:	2c 00 00 01 	CMP        $1,R5
 2005c9c:	78 b3 ff c4 	BGE        @0x02005c64    // 2005c64 <__sflush_r+0x214>
 2005ca0:	78 83 fd f4 	BRA        @0x02005a98    // 2005a98 <__sflush_r+0x48>
 2005ca4:	15 05 80 0c 	LH         12(R6),R2
 2005ca8:	10 40 f7 ff 	AND        $63487,R2
 2005cac:	15 45 80 0c 	SH         R2,$12(R6)
 2005cb0:	2c c5 80 04 	SW         R5,$4(R6)
 2005cb4:	0c 85 80 10 	LW         16(R6),R1
 2005cb8:	0c c5 80 00 	SW         R1,(R6)
 2005cbc:	10 40 10 00 	AND        $4096,R2
 2005cc0:	78 8b ff 2c 	BZ         @0x02005bf0    // 2005bf0 <__sflush_r+0x1a0>
 2005cc4:	78 83 ff 20 	BRA        @0x02005be8    // 2005be8 <__sflush_r+0x198>
 2005cc8:	15 05 80 0c 	LH         12(R6),R2
 2005ccc:	10 40 f7 ff 	AND        $63487,R2
 2005cd0:	15 45 80 0c 	SH         R2,$12(R6)
 2005cd4:	0c c5 80 04 	SW         R1,$4(R6)
 2005cd8:	0c 85 80 10 	LW         16(R6),R1
 2005cdc:	0c c5 80 00 	SW         R1,(R6)
 2005ce0:	10 40 10 00 	AND        $4096,R2
 2005ce4:	78 ab fe f8 	BNZ        @0x02005be0    // 2005be0 <__sflush_r+0x190>
 2005ce8:	78 83 ff 04 	BRA        @0x02005bf0    // 2005bf0 <__sflush_r+0x1a0>
 2005cec:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2005cf0:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 2005cf4:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 2005cf8:	d4 18 ea 1c 	LW         24(SP),R10     | ADD        $28,SP
 2005cfc:	7b 40 00 00 	RTN

02005d00 <fflush>:
 2005d00:	0c 00 00 00 	CMP        $0,R1
 2005d04:	78 a8 00 18 	BNZ        @0x02005d20    // 2005d20 <fflush+0x20>
 2005d08:	13 43 de 9c 	MOV        0x0200577c,R2  // 200577c <_fflush_r>
 2005d0c:	0a 03 00 40 	LDI        0x0200e49c,R1  // 200e49c <_global_impure_ptr>
 2005d10:	0a 40 e4 9c 
 2005d14:	0c 84 40 00 	LW         (R1),R1
 2005d18:	7c 87 c0 00 	LJMP       @0x02006f38    // 2006f38 <_fwalk_reent>
 2005d1c:	02 00 6f 38 
 2005d20:	e8 1c 85 00 	SUB        $28,SP         | SW         R0,(SP)
 2005d24:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2005d28:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2005d2c:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 2005d30:	33 40 40 00 	MOV        R1,R6
 2005d34:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 2005d38:	0a 40 e8 84 
 2005d3c:	c4 88 c3 00 	LW         (R1),R8        | CMP        $0,R8
 2005d40:	78 88 00 18 	BZ         @0x02005d5c    // 2005d5c <fflush+0x5c>
 2005d44:	0c 86 00 38 	LW         56(R8),R1
 2005d48:	0c 00 00 00 	CMP        $0,R1
 2005d4c:	78 a8 00 0c 	BNZ        @0x02005d5c    // 2005d5c <fflush+0x5c>
 2005d50:	0b 42 00 00 	MOV        R8,R1
 2005d54:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 2005d58:	02 00 63 48 
 2005d5c:	0d 05 80 0c 	LH         12(R6),R1
 2005d60:	0c 00 00 00 	CMP        $0,R1
 2005d64:	78 a8 00 08 	BNZ        @0x02005d70    // 2005d70 <fflush+0x70>
 2005d68:	0e 00 00 00 	CLR        R1
 2005d6c:	78 80 02 7c 	BRA        @0x02005fec    // 2005fec <fflush+0x2ec>
 2005d70:	13 40 40 00 	MOV        R1,R2
 2005d74:	10 40 ff ff 	AND        $65535,R2
 2005d78:	9f 90 99 08 	MOV        R2,R3          | AND        $8,R3
 2005d7c:	78 a8 01 bc 	BNZ        @0x02005f3c    // 2005f3c <fflush+0x23c>
 2005d80:	08 c0 08 00 	OR         $2048,R1
 2005d84:	0d 45 80 0c 	SH         R1,$12(R6)
 2005d88:	14 85 80 04 	LW         4(R6),R2
 2005d8c:	14 00 00 01 	CMP        $1,R2
 2005d90:	78 b0 00 0c 	BGE        @0x02005da0    // 2005da0 <fflush+0xa0>
 2005d94:	14 85 80 3c 	LW         60(R6),R2
 2005d98:	14 00 00 01 	CMP        $1,R2
 2005d9c:	78 93 ff c8 	BLT        @0x02005d68    // 2005d68 <fflush+0x68>
 2005da0:	4c 85 80 28 	LW         40(R6),R9
 2005da4:	4c 00 00 00 	CMP        $0,R9
 2005da8:	78 8b ff bc 	BZ         @0x02005d68    // 2005d68 <fflush+0x68>
 2005dac:	d4 c0 86 00 	LW         (R8),R10       | CLR        R0
 2005db0:	04 c6 00 00 	SW         R0,(R8)
 2005db4:	08 40 ff ff 	AND        $65535,R1
 2005db8:	3b 40 40 00 	MOV        R1,R7
 2005dbc:	38 40 10 00 	AND        $4096,R7
 2005dc0:	3c 04 00 00 	CMP        R0,R7
 2005dc4:	78 88 00 0c 	BZ         @0x02005dd4    // 2005dd4 <fflush+0xd4>
 2005dc8:	14 85 80 50 	LW         80(R6),R2
 2005dcc:	1c 85 80 54 	LW         84(R6),R3
 2005dd0:	78 80 00 80 	BRA        @0x02005e54    // 2005e54 <fflush+0x154>
 2005dd4:	ae 01 9e 00 	LDI        $1,R5          | CLR        R3
 2005dd8:	26 00 00 00 	CLR        R4
 2005ddc:	14 85 80 1c 	LW         28(R6),R2
 2005de0:	0b 42 00 00 	MOV        R8,R1
 2005de4:	87 f9 ff c8 	JSR        R9
 2005de8:	97 88 9f 90 	MOV        R1,R2          | MOV        R2,R3
 2005dec:	14 03 ff ff 	CMP        $-1,R2
 2005df0:	1c 0b ff ff 	CMP.Z      $-1,R3
 2005df4:	78 a8 00 54 	BNZ        @0x02005e4c    // 2005e4c <fflush+0x14c>
 2005df8:	a4 c0 a3 00 	LW         (R8),R4        | CMP        $0,R4
 2005dfc:	78 a8 00 0c 	BNZ        @0x02005e0c    // 2005e0c <fflush+0x10c>
 2005e00:	0d 05 80 0c 	LH         12(R6),R1
 2005e04:	4c 85 80 28 	LW         40(R6),R9
 2005e08:	78 80 00 48 	BRA        @0x02005e54    // 2005e54 <fflush+0x154>
 2005e0c:	a3 1d 8f b8 	CMP        $29,R4         | MOV        R7,R1
 2005e10:	0a 08 00 00 	LDI.Z      0x00000001,R1  // 1 <_rom+0x1>
 2005e14:	0a 48 00 01 
 2005e18:	a3 16 97 b8 	CMP        $22,R4         | MOV        R7,R2
 2005e1c:	12 08 00 00 	LDI.Z      0x00000001,R2  // 1 <_rom+0x1>
 2005e20:	12 48 00 01 
 2005e24:	08 c4 80 00 	OR         R2,R1
 2005e28:	08 40 00 ff 	AND        $255,R1
 2005e2c:	78 88 00 08 	BZ         @0x02005e38    // 2005e38 <fflush+0x138>
 2005e30:	d5 c0 8f b8 	SW         R10,(R8)       | MOV        R7,R1
 2005e34:	78 80 01 b4 	BRA        @0x02005fec    // 2005fec <fflush+0x2ec>
 2005e38:	0d 05 80 0c 	LH         12(R6),R1
 2005e3c:	08 c0 00 40 	OR         $64,R1
 2005e40:	0d 45 80 0c 	SH         R1,$12(R6)
 2005e44:	0e 7f ff ff 	LDI        $-1,R1
 2005e48:	78 80 01 a0 	BRA        @0x02005fec    // 2005fec <fflush+0x2ec>
 2005e4c:	0d 05 80 0c 	LH         12(R6),R1
 2005e50:	4c 85 80 28 	LW         40(R6),R9
 2005e54:	08 40 00 04 	AND        $4,R1
 2005e58:	78 88 00 3c 	BZ         @0x02005e98    // 2005e98 <fflush+0x198>
 2005e5c:	0c 85 80 04 	LW         4(R6),R1
 2005e60:	af 88 a7 88 	MOV        R1,R5          | MOV        R1,R4
 2005e64:	21 c0 00 1f 	ASR        $31,R4
 2005e68:	18 05 40 00 	SUB        R5,R3
 2005e6c:	10 18 00 01 	SUB.C      $1,R2
 2005e70:	10 05 00 00 	SUB        R4,R2
 2005e74:	0c 85 80 30 	LW         48(R6),R1
 2005e78:	0c 00 00 00 	CMP        $0,R1
 2005e7c:	78 88 00 18 	BZ         @0x02005e98    // 2005e98 <fflush+0x198>
 2005e80:	0c 85 80 3c 	LW         60(R6),R1
 2005e84:	af 88 a7 88 	MOV        R1,R5          | MOV        R1,R4
 2005e88:	21 c0 00 1f 	ASR        $31,R4
 2005e8c:	18 05 40 00 	SUB        R5,R3
 2005e90:	10 18 00 01 	SUB.C      $1,R2
 2005e94:	10 05 00 00 	SUB        R4,R2
 2005e98:	ae 00 9f 90 	CLR        R5             | MOV        R2,R3
 2005e9c:	23 40 c0 00 	MOV        R3,R4
 2005ea0:	14 85 80 1c 	LW         28(R6),R2
 2005ea4:	0b 42 00 00 	MOV        R8,R1
 2005ea8:	87 f9 ff c8 	JSR        R9
 2005eac:	9f 88 a7 90 	MOV        R1,R3          | MOV        R2,R4
 2005eb0:	0c 03 ff ff 	CMP        $-1,R1
 2005eb4:	14 0b ff ff 	CMP.Z      $-1,R2
 2005eb8:	78 a8 01 0c 	BNZ        @0x02005fc8    // 2005fc8 <fflush+0x2c8>
 2005ebc:	ac c0 ab 1e 	LW         (R8),R5        | CMP        $30,R5
 2005ec0:	78 b8 00 64 	BNC        @0x02005f28    // 2005f28 <fflush+0x228>
 2005ec4:	0a 00 02 04 	LDI        0x20400001,R1  // 20400001 <_top_of_stack+0x1d400001>
 2005ec8:	0a 40 00 01 
 2005ecc:	09 45 40 00 	LSR        R5,R1
 2005ed0:	09 03 ff ff 	XOR        $-1,R1
 2005ed4:	08 40 00 01 	AND        $1,R1
 2005ed8:	78 88 00 c8 	BZ         @0x02005fa4    // 2005fa4 <fflush+0x2a4>
 2005edc:	78 80 00 48 	BRA        @0x02005f28    // 2005f28 <fflush+0x228>
 2005ee0:	2c 00 00 00 	CMP        $0,R5
 2005ee4:	78 a8 00 08 	BNZ        @0x02005ef0    // 2005ef0 <fflush+0x1f0>
 2005ee8:	1c c5 80 50 	SW         R3,$80(R6)
 2005eec:	24 c5 80 54 	SW         R4,$84(R6)
 2005ef0:	54 c6 00 00 	SW         R10,(R8)
 2005ef4:	14 85 80 30 	LW         48(R6),R2
 2005ef8:	14 00 00 00 	CMP        $0,R2
 2005efc:	78 8b fe 68 	BZ         @0x02005d68    // 2005d68 <fflush+0x68>
 2005f00:	0b 41 80 00 	MOV        R6,R1
 2005f04:	08 80 00 40 	ADD        $64,R1
 2005f08:	14 04 40 00 	CMP        R1,R2
 2005f0c:	78 88 00 0c 	BZ         @0x02005f1c    // 2005f1c <fflush+0x21c>
 2005f10:	0b 42 00 00 	MOV        R8,R1
 2005f14:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 2005f18:	02 00 66 a8 
 2005f1c:	0e 00 00 00 	CLR        R1
 2005f20:	0c c5 80 30 	SW         R1,$48(R6)
 2005f24:	78 80 00 c4 	BRA        @0x02005fec    // 2005fec <fflush+0x2ec>
 2005f28:	0d 05 80 0c 	LH         12(R6),R1
 2005f2c:	08 c0 00 40 	OR         $64,R1
 2005f30:	0d 45 80 0c 	SH         R1,$12(R6)
 2005f34:	0e 7f ff ff 	LDI        $-1,R1
 2005f38:	78 80 00 b0 	BRA        @0x02005fec    // 2005fec <fflush+0x2ec>
 2005f3c:	3c 85 80 10 	LW         16(R6),R7
 2005f40:	3c 00 00 00 	CMP        $0,R7
 2005f44:	78 8b fe 20 	BZ         @0x02005d68    // 2005d68 <fflush+0x68>
 2005f48:	ac b0 a8 b8 	LW         (R6),R5        | SUB        R7,R5
 2005f4c:	bd b0 91 03 	SW         R7,(R6)        | AND        $3,R2
 2005f50:	0c 8d 80 14 	LW.Z       20(R6),R1
 2005f54:	0a 28 00 00 	CLR.NZ     $0,R1
 2005f58:	0c c5 80 08 	SW         R1,$8(R6)
 2005f5c:	2c 00 00 01 	CMP        $1,R5
 2005f60:	78 93 fe 04 	BLT        @0x02005d68    // 2005d68 <fflush+0x68>
 2005f64:	a7 a8 9f b8 	MOV        R5,R4          | MOV        R7,R3
 2005f68:	14 85 80 1c 	LW         28(R6),R2
 2005f6c:	0b 42 00 00 	MOV        R8,R1
 2005f70:	03 43 c0 01 	IJSR       #36(R6)
 2005f74:	7c 85 80 24 
 2005f78:	0c 00 00 01 	CMP        $1,R1
 2005f7c:	78 b0 00 14 	BGE        @0x02005f94    // 2005f94 <fflush+0x294>
 2005f80:	0d 05 80 0c 	LH         12(R6),R1
 2005f84:	08 c0 00 40 	OR         $64,R1
 2005f88:	0d 45 80 0c 	SH         R1,$12(R6)
 2005f8c:	0e 7f ff ff 	LDI        $-1,R1
 2005f90:	78 80 00 58 	BRA        @0x02005fec    // 2005fec <fflush+0x2ec>
 2005f94:	ba 88 a8 88 	ADD        R1,R7          | SUB        R1,R5
 2005f98:	2c 00 00 01 	CMP        $1,R5
 2005f9c:	78 b3 ff c4 	BGE        @0x02005f64    // 2005f64 <fflush+0x264>
 2005fa0:	78 83 fd c4 	BRA        @0x02005d68    // 2005d68 <fflush+0x68>
 2005fa4:	15 05 80 0c 	LH         12(R6),R2
 2005fa8:	10 40 f7 ff 	AND        $63487,R2
 2005fac:	15 45 80 0c 	SH         R2,$12(R6)
 2005fb0:	0c c5 80 04 	SW         R1,$4(R6)
 2005fb4:	0c 85 80 10 	LW         16(R6),R1
 2005fb8:	0c c5 80 00 	SW         R1,(R6)
 2005fbc:	10 40 10 00 	AND        $4096,R2
 2005fc0:	78 ab ff 1c 	BNZ        @0x02005ee0    // 2005ee0 <fflush+0x1e0>
 2005fc4:	78 83 ff 28 	BRA        @0x02005ef0    // 2005ef0 <fflush+0x1f0>
 2005fc8:	15 05 80 0c 	LH         12(R6),R2
 2005fcc:	10 40 f7 ff 	AND        $63487,R2
 2005fd0:	15 45 80 0c 	SH         R2,$12(R6)
 2005fd4:	2c c5 80 04 	SW         R5,$4(R6)
 2005fd8:	0c 85 80 10 	LW         16(R6),R1
 2005fdc:	0c c5 80 00 	SW         R1,(R6)
 2005fe0:	10 40 10 00 	AND        $4096,R2
 2005fe4:	78 8b ff 08 	BZ         @0x02005ef0    // 2005ef0 <fflush+0x1f0>
 2005fe8:	78 83 fe fc 	BRA        @0x02005ee8    // 2005ee8 <fflush+0x1e8>
 2005fec:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2005ff0:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 2005ff4:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 2005ff8:	d4 18 ea 1c 	LW         24(SP),R10     | ADD        $28,SP
 2005ffc:	7b 40 00 00 	RTN

02006000 <__fp_unlock>:
 2006000:	8e 00 ff 80 	CLR        R1             | RTN

02006004 <_cleanup_r>:
 2006004:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2006008:	12 01 00 40 	LDI        0x0200b740,R2  // 200b740 <_fclose_r>
 200600c:	12 40 b7 40 
 2006010:	84 00 ea 04 	LW         (SP),R0        | ADD        $4,SP
 2006014:	7c 87 c0 00 	LJMP       @0x02006f38    // 2006f38 <_fwalk_reent>
 2006018:	02 00 6f 38 

0200601c <__fp_lock>:
 200601c:	8e 00 ff 80 	CLR        R1             | RTN

02006020 <__sfmoreglue>:
 2006020:	e8 10 85 00 	SUB        $16,SP         | SW         R0,(SP)
 2006024:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2006028:	bd 0c bf 90 	SW         R7,$12(SP)     | MOV        R2,R7
 200602c:	b7 90 b2 7f 	MOV        R2,R6          | ADD        $-1,R6
 2006030:	33 00 00 6c 	MPY        $108,R6
 2006034:	13 41 80 00 	MOV        R6,R2
 2006038:	10 80 00 78 	ADD        $120,R2
 200603c:	87 fa fc f8 	JSR        0x02000ab8     // 2000ab8 <_malloc_r>
 2006040:	02 00 0a b8 
 2006044:	af 88 8b 00 	MOV        R1,R5          | CMP        $0,R1
 2006048:	78 88 00 24 	BZ         @0x02006070    // 2006070 <__sfmoreglue+0x50>
 200604c:	86 00 85 88 	CLR        R0             | SW         R0,(R1)
 2006050:	3c c4 40 04 	SW         R7,$4(R1)
 2006054:	0b 40 40 0c 	MOV        $12+R1,R1
 2006058:	0c c5 40 08 	SW         R1,$8(R5)
 200605c:	1b 41 80 00 	MOV        R6,R3
 2006060:	18 80 00 6c 	ADD        $108,R3
 2006064:	16 00 00 00 	CLR        R2
 2006068:	87 fa fc f8 	JSR        0x02001640     // 2001640 <memset>
 200606c:	02 00 16 40 
 2006070:	8f a8 84 00 	MOV        R5,R1          | LW         (SP),R0
 2006074:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 2006078:	bc 0c ea 10 	LW         12(SP),R7      | ADD        $16,SP
 200607c:	7b 40 00 00 	RTN

02006080 <__sfp>:
 2006080:	e8 20 85 00 	SUB        $32,SP         | SW         R0,(SP)
 2006084:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2006088:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 200608c:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 2006090:	dd 1c bf 88 	SW         R11,$28(SP)    | MOV        R1,R7
 2006094:	0a 03 00 40 	LDI        0x0200e49c,R1  // 200e49c <_global_impure_ptr>
 2006098:	0a 40 e4 9c 
 200609c:	34 84 40 00 	LW         (R1),R6
 20060a0:	2c 85 80 38 	LW         56(R6),R5
 20060a4:	2c 00 00 00 	CMP        $0,R5
 20060a8:	78 a8 01 6c 	BNZ        @0x02006218    // 2006218 <__sfp+0x198>
 20060ac:	03 43 df d5 	MOV        0x02006004,R0  // 2006004 <_cleanup_r>
 20060b0:	04 c5 80 3c 	SW         R0,$60(R6)
 20060b4:	2c c5 82 e0 	SW         R5,$736(R6)
 20060b8:	0e 00 00 03 	LDI        $3,R1
 20060bc:	0c c5 82 e4 	SW         R1,$740(R6)
 20060c0:	0b 41 80 00 	MOV        R6,R1
 20060c4:	08 80 02 ec 	ADD        $748,R1
 20060c8:	0c c5 82 e8 	SW         R1,$744(R6)
 20060cc:	44 85 80 04 	LW         4(R6),R8
 20060d0:	2c c6 00 00 	SW         R5,(R8)
 20060d4:	2c c6 00 04 	SW         R5,$4(R8)
 20060d8:	2c c6 00 08 	SW         R5,$8(R8)
 20060dc:	2c c6 00 68 	SW         R5,$104(R8)
 20060e0:	06 04 00 00 	LDI        $262144,R0
 20060e4:	04 c6 00 0c 	SW         R0,$12(R8)
 20060e8:	2c c6 00 10 	SW         R5,$16(R8)
 20060ec:	2c c6 00 14 	SW         R5,$20(R8)
 20060f0:	2c c6 00 18 	SW         R5,$24(R8)
 20060f4:	9e 08 97 a8 	LDI        $8,R3          | MOV        R5,R2
 20060f8:	0b 42 00 60 	MOV        $96+R8,R1
 20060fc:	87 fa fc f8 	JSR        0x02001640     // 2001640 <memset>
 2006100:	02 00 16 40 
 2006104:	44 c6 00 1c 	SW         R8,$28(R8)
 2006108:	0a 01 00 40 	LDI        0x02009a18,R1  // 2009a18 <__sread>
 200610c:	0a 40 9a 18 
 2006110:	0c c6 00 20 	SW         R1,$32(R8)
 2006114:	02 01 00 40 	LDI        0x02009a84,R0  // 2009a84 <__swrite>
 2006118:	02 40 9a 84 
 200611c:	04 c6 00 24 	SW         R0,$36(R8)
 2006120:	0a 01 00 40 	LDI        0x02009afc,R1  // 2009afc <__sseek>
 2006124:	0a 40 9a fc 
 2006128:	0c c6 00 28 	SW         R1,$40(R8)
 200612c:	02 01 00 40 	LDI        0x02009b58,R0  // 2009b58 <__sclose>
 2006130:	02 40 9b 58 
 2006134:	04 c6 00 2c 	SW         R0,$44(R8)
 2006138:	44 85 80 08 	LW         8(R6),R8
 200613c:	2c c6 00 00 	SW         R5,(R8)
 2006140:	2c c6 00 04 	SW         R5,$4(R8)
 2006144:	2c c6 00 08 	SW         R5,$8(R8)
 2006148:	2c c6 00 68 	SW         R5,$104(R8)
 200614c:	0e 09 00 01 	LDI        $589825,R1
 2006150:	0c c6 00 0c 	SW         R1,$12(R8)
 2006154:	2c c6 00 10 	SW         R5,$16(R8)
 2006158:	2c c6 00 14 	SW         R5,$20(R8)
 200615c:	2c c6 00 18 	SW         R5,$24(R8)
 2006160:	9e 08 97 a8 	LDI        $8,R3          | MOV        R5,R2
 2006164:	0b 42 00 60 	MOV        $96+R8,R1
 2006168:	87 fa fc f8 	JSR        0x02001640     // 2001640 <memset>
 200616c:	02 00 16 40 
 2006170:	44 c6 00 1c 	SW         R8,$28(R8)
 2006174:	02 01 00 40 	LDI        0x02009a18,R0  // 2009a18 <__sread>
 2006178:	02 40 9a 18 
 200617c:	04 c6 00 20 	SW         R0,$32(R8)
 2006180:	0a 01 00 40 	LDI        0x02009a84,R1  // 2009a84 <__swrite>
 2006184:	0a 40 9a 84 
 2006188:	0c c6 00 24 	SW         R1,$36(R8)
 200618c:	02 01 00 40 	LDI        0x02009afc,R0  // 2009afc <__sseek>
 2006190:	02 40 9a fc 
 2006194:	04 c6 00 28 	SW         R0,$40(R8)
 2006198:	0a 01 00 40 	LDI        0x02009b58,R1  // 2009b58 <__sclose>
 200619c:	0a 40 9b 58 
 20061a0:	0c c6 00 2c 	SW         R1,$44(R8)
 20061a4:	44 85 80 0c 	LW         12(R6),R8
 20061a8:	2c c6 00 00 	SW         R5,(R8)
 20061ac:	2c c6 00 04 	SW         R5,$4(R8)
 20061b0:	2c c6 00 08 	SW         R5,$8(R8)
 20061b4:	2c c6 00 68 	SW         R5,$104(R8)
 20061b8:	06 12 00 02 	LDI        $1179650,R0
 20061bc:	04 c6 00 0c 	SW         R0,$12(R8)
 20061c0:	2c c6 00 10 	SW         R5,$16(R8)
 20061c4:	2c c6 00 14 	SW         R5,$20(R8)
 20061c8:	2c c6 00 18 	SW         R5,$24(R8)
 20061cc:	9e 08 97 a8 	LDI        $8,R3          | MOV        R5,R2
 20061d0:	0b 42 00 60 	MOV        $96+R8,R1
 20061d4:	87 fa fc f8 	JSR        0x02001640     // 2001640 <memset>
 20061d8:	02 00 16 40 
 20061dc:	44 c6 00 1c 	SW         R8,$28(R8)
 20061e0:	0a 01 00 40 	LDI        0x02009a18,R1  // 2009a18 <__sread>
 20061e4:	0a 40 9a 18 
 20061e8:	0c c6 00 20 	SW         R1,$32(R8)
 20061ec:	02 01 00 40 	LDI        0x02009a84,R0  // 2009a84 <__swrite>
 20061f0:	02 40 9a 84 
 20061f4:	04 c6 00 24 	SW         R0,$36(R8)
 20061f8:	0a 01 00 40 	LDI        0x02009afc,R1  // 2009afc <__sseek>
 20061fc:	0a 40 9a fc 
 2006200:	0c c6 00 28 	SW         R1,$40(R8)
 2006204:	02 01 00 40 	LDI        0x02009b58,R0  // 2009b58 <__sclose>
 2006208:	02 40 9b 58 
 200620c:	04 c6 00 2c 	SW         R0,$44(R8)
 2006210:	0e 00 00 01 	LDI        $1,R1
 2006214:	0c c5 80 38 	SW         R1,$56(R6)
 2006218:	30 80 02 e0 	ADD        $736,R6
 200621c:	46 00 01 bc 	LDI        $444,R8
 2006220:	56 00 01 b0 	LDI        $432,R10
 2006224:	4e 00 00 00 	CLR        R9
 2006228:	5c 85 80 08 	LW         8(R6),R11
 200622c:	14 85 80 04 	LW         4(R6),R2
 2006230:	10 83 ff ff 	ADD        $-1,R2
 2006234:	78 90 00 38 	BLT        @0x02006270    // 2006270 <__sfp+0x1f0>
 2006238:	0d 06 c0 0c 	LH         12(R11),R1
 200623c:	09 80 00 10 	LSL        $16,R1
 2006240:	09 c0 00 10 	ASR        $16,R1
 2006244:	0c 00 00 00 	CMP        $0,R1
 2006248:	78 a8 00 18 	BNZ        @0x02006264    // 2006264 <__sfp+0x1e4>
 200624c:	78 80 00 64 	BRA        @0x020062b4    // 20062b4 <__sfp+0x234>
 2006250:	0d 06 c0 0c 	LH         12(R11),R1
 2006254:	09 80 00 10 	LSL        $16,R1
 2006258:	09 c0 00 10 	ASR        $16,R1
 200625c:	0c 00 00 00 	CMP        $0,R1
 2006260:	78 88 00 50 	BZ         @0x020062b4    // 20062b4 <__sfp+0x234>
 2006264:	58 80 00 6c 	ADD        $108,R11
 2006268:	92 7f 93 7f 	ADD        $-1,R2         | CMP        $-1,R2
 200626c:	78 ab ff e0 	BNZ        @0x02006250    // 2006250 <__sfp+0x1d0>
 2006270:	ac b0 ab 00 	LW         (R6),R5        | CMP        $0,R5
 2006274:	78 a8 00 34 	BNZ        @0x020062ac    // 20062ac <__sfp+0x22c>
 2006278:	97 c0 8f b8 	MOV        R8,R2          | MOV        R7,R1
 200627c:	87 fa fc f8 	JSR        0x02000ab8     // 2000ab8 <_malloc_r>
 2006280:	02 00 0a b8 
 2006284:	df 88 8b 00 	MOV        R1,R11         | CMP        $0,R1
 2006288:	78 88 00 78 	BZ         @0x02006304    // 2006304 <__sfp+0x284>
 200628c:	ad 88 86 04 	SW         R5,(R1)        | LDI        $4,R0
 2006290:	04 c4 40 04 	SW         R0,$4(R1)
 2006294:	0b 40 40 0c 	MOV        $12+R1,R1
 2006298:	0c c6 c0 08 	SW         R1,$8(R11)
 200629c:	9f d0 97 c8 	MOV        R10,R3         | MOV        R9,R2
 20062a0:	87 fa fc f8 	JSR        0x02001640     // 2001640 <memset>
 20062a4:	02 00 16 40 
 20062a8:	af d8 dd b0 	MOV        R11,R5         | SW         R11,(R6)
 20062ac:	33 41 40 00 	MOV        R5,R6
 20062b0:	78 83 ff 74 	BRA        @0x02006228    // 2006228 <__sfp+0x1a8>
 20062b4:	0e 01 ff ff 	LDI        $131071,R1
 20062b8:	0c c6 c0 0c 	SW         R1,$12(R11)
 20062bc:	06 00 00 00 	CLR        R0
 20062c0:	04 c6 c0 68 	SW         R0,$104(R11)
 20062c4:	04 c6 c0 00 	SW         R0,(R11)
 20062c8:	04 c6 c0 08 	SW         R0,$8(R11)
 20062cc:	04 c6 c0 04 	SW         R0,$4(R11)
 20062d0:	04 c6 c0 10 	SW         R0,$16(R11)
 20062d4:	04 c6 c0 14 	SW         R0,$20(R11)
 20062d8:	04 c6 c0 18 	SW         R0,$24(R11)
 20062dc:	9e 08 96 00 	LDI        $8,R3          | CLR        R2
 20062e0:	0b 42 c0 60 	MOV        $96+R11,R1
 20062e4:	87 fa fc f8 	JSR        0x02001640     // 2001640 <memset>
 20062e8:	02 00 16 40 
 20062ec:	0e 00 00 00 	CLR        R1
 20062f0:	0c c6 c0 30 	SW         R1,$48(R11)
 20062f4:	0c c6 c0 34 	SW         R1,$52(R11)
 20062f8:	0c c6 c0 44 	SW         R1,$68(R11)
 20062fc:	0c c6 c0 48 	SW         R1,$72(R11)
 2006300:	78 80 00 08 	BRA        @0x0200630c    // 200630c <__sfp+0x28c>
 2006304:	8d b0 8e 0c 	SW         R1,(R6)        | LDI        $12,R1
 2006308:	0c c5 c0 00 	SW         R1,(R7)
 200630c:	8f d8 84 00 	MOV        R11,R1         | LW         (SP),R0
 2006310:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 2006314:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 2006318:	cc 14 d4 18 	LW         20(SP),R9      | LW         24(SP),R10
 200631c:	dc 1c ea 20 	LW         28(SP),R11     | ADD        $32,SP
 2006320:	7b 40 00 00 	RTN

02006324 <_cleanup>:
 2006324:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2006328:	12 01 00 40 	LDI        0x0200b740,R2  // 200b740 <_fclose_r>
 200632c:	12 40 b7 40 
 2006330:	0a 03 00 40 	LDI        0x0200e49c,R1  // 200e49c <_global_impure_ptr>
 2006334:	0a 40 e4 9c 
 2006338:	8c 88 84 00 	LW         (R1),R1        | LW         (SP),R0
 200633c:	68 80 00 04 	ADD        $4,SP
 2006340:	7c 87 c0 00 	LJMP       @0x02006f38    // 2006f38 <_fwalk_reent>
 2006344:	02 00 6f 38 

02006348 <__sinit>:
 2006348:	e8 10 85 00 	SUB        $16,SP         | SW         R0,(SP)
 200634c:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2006350:	3c c7 40 0c 	SW         R7,$12(SP)
 2006354:	2c 84 40 38 	LW         56(R1),R5
 2006358:	2c 00 00 00 	CMP        $0,R5
 200635c:	78 a8 01 70 	BNZ        @0x020064d0    // 20064d0 <__sinit+0x188>
 2006360:	33 40 40 00 	MOV        R1,R6
 2006364:	03 43 df 27 	MOV        0x02006004,R0  // 2006004 <_cleanup_r>
 2006368:	04 c4 40 3c 	SW         R0,$60(R1)
 200636c:	2c c4 42 e0 	SW         R5,$736(R1)
 2006370:	0e 00 00 03 	LDI        $3,R1
 2006374:	0c c5 82 e4 	SW         R1,$740(R6)
 2006378:	0b 41 80 00 	MOV        R6,R1
 200637c:	08 80 02 ec 	ADD        $748,R1
 2006380:	0c c5 82 e8 	SW         R1,$744(R6)
 2006384:	3c 85 80 04 	LW         4(R6),R7
 2006388:	2c c5 c0 00 	SW         R5,(R7)
 200638c:	2c c5 c0 04 	SW         R5,$4(R7)
 2006390:	2c c5 c0 08 	SW         R5,$8(R7)
 2006394:	2c c5 c0 68 	SW         R5,$104(R7)
 2006398:	06 04 00 00 	LDI        $262144,R0
 200639c:	04 c5 c0 0c 	SW         R0,$12(R7)
 20063a0:	2c c5 c0 10 	SW         R5,$16(R7)
 20063a4:	2c c5 c0 14 	SW         R5,$20(R7)
 20063a8:	2c c5 c0 18 	SW         R5,$24(R7)
 20063ac:	9e 08 97 a8 	LDI        $8,R3          | MOV        R5,R2
 20063b0:	0b 41 c0 60 	MOV        $96+R7,R1
 20063b4:	87 fa fc f8 	JSR        0x02001640     // 2001640 <memset>
 20063b8:	02 00 16 40 
 20063bc:	3c c5 c0 1c 	SW         R7,$28(R7)
 20063c0:	0a 01 00 40 	LDI        0x02009a18,R1  // 2009a18 <__sread>
 20063c4:	0a 40 9a 18 
 20063c8:	0c c5 c0 20 	SW         R1,$32(R7)
 20063cc:	02 01 00 40 	LDI        0x02009a84,R0  // 2009a84 <__swrite>
 20063d0:	02 40 9a 84 
 20063d4:	04 c5 c0 24 	SW         R0,$36(R7)
 20063d8:	0a 01 00 40 	LDI        0x02009afc,R1  // 2009afc <__sseek>
 20063dc:	0a 40 9a fc 
 20063e0:	0c c5 c0 28 	SW         R1,$40(R7)
 20063e4:	02 01 00 40 	LDI        0x02009b58,R0  // 2009b58 <__sclose>
 20063e8:	02 40 9b 58 
 20063ec:	04 c5 c0 2c 	SW         R0,$44(R7)
 20063f0:	3c 85 80 08 	LW         8(R6),R7
 20063f4:	2c c5 c0 00 	SW         R5,(R7)
 20063f8:	2c c5 c0 04 	SW         R5,$4(R7)
 20063fc:	2c c5 c0 08 	SW         R5,$8(R7)
 2006400:	2c c5 c0 68 	SW         R5,$104(R7)
 2006404:	0e 09 00 01 	LDI        $589825,R1
 2006408:	0c c5 c0 0c 	SW         R1,$12(R7)
 200640c:	2c c5 c0 10 	SW         R5,$16(R7)
 2006410:	2c c5 c0 14 	SW         R5,$20(R7)
 2006414:	2c c5 c0 18 	SW         R5,$24(R7)
 2006418:	9e 08 97 a8 	LDI        $8,R3          | MOV        R5,R2
 200641c:	0b 41 c0 60 	MOV        $96+R7,R1
 2006420:	87 fa fc f8 	JSR        0x02001640     // 2001640 <memset>
 2006424:	02 00 16 40 
 2006428:	3c c5 c0 1c 	SW         R7,$28(R7)
 200642c:	02 01 00 40 	LDI        0x02009a18,R0  // 2009a18 <__sread>
 2006430:	02 40 9a 18 
 2006434:	04 c5 c0 20 	SW         R0,$32(R7)
 2006438:	0a 01 00 40 	LDI        0x02009a84,R1  // 2009a84 <__swrite>
 200643c:	0a 40 9a 84 
 2006440:	0c c5 c0 24 	SW         R1,$36(R7)
 2006444:	02 01 00 40 	LDI        0x02009afc,R0  // 2009afc <__sseek>
 2006448:	02 40 9a fc 
 200644c:	04 c5 c0 28 	SW         R0,$40(R7)
 2006450:	0a 01 00 40 	LDI        0x02009b58,R1  // 2009b58 <__sclose>
 2006454:	0a 40 9b 58 
 2006458:	0c c5 c0 2c 	SW         R1,$44(R7)
 200645c:	3c 85 80 0c 	LW         12(R6),R7
 2006460:	2c c5 c0 00 	SW         R5,(R7)
 2006464:	2c c5 c0 04 	SW         R5,$4(R7)
 2006468:	2c c5 c0 08 	SW         R5,$8(R7)
 200646c:	2c c5 c0 68 	SW         R5,$104(R7)
 2006470:	06 12 00 02 	LDI        $1179650,R0
 2006474:	04 c5 c0 0c 	SW         R0,$12(R7)
 2006478:	2c c5 c0 10 	SW         R5,$16(R7)
 200647c:	2c c5 c0 14 	SW         R5,$20(R7)
 2006480:	2c c5 c0 18 	SW         R5,$24(R7)
 2006484:	9e 08 97 a8 	LDI        $8,R3          | MOV        R5,R2
 2006488:	0b 41 c0 60 	MOV        $96+R7,R1
 200648c:	87 fa fc f8 	JSR        0x02001640     // 2001640 <memset>
 2006490:	02 00 16 40 
 2006494:	3c c5 c0 1c 	SW         R7,$28(R7)
 2006498:	0a 01 00 40 	LDI        0x02009a18,R1  // 2009a18 <__sread>
 200649c:	0a 40 9a 18 
 20064a0:	0c c5 c0 20 	SW         R1,$32(R7)
 20064a4:	0a 01 00 40 	LDI        0x02009a84,R1  // 2009a84 <__swrite>
 20064a8:	0a 40 9a 84 
 20064ac:	0c c5 c0 24 	SW         R1,$36(R7)
 20064b0:	0a 01 00 40 	LDI        0x02009afc,R1  // 2009afc <__sseek>
 20064b4:	0a 40 9a fc 
 20064b8:	0c c5 c0 28 	SW         R1,$40(R7)
 20064bc:	0a 01 00 40 	LDI        0x02009b58,R1  // 2009b58 <__sclose>
 20064c0:	0a 40 9b 58 
 20064c4:	0c c5 c0 2c 	SW         R1,$44(R7)
 20064c8:	0e 00 00 01 	LDI        $1,R1
 20064cc:	0c c5 80 38 	SW         R1,$56(R6)
 20064d0:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 20064d4:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 20064d8:	ea 10 ff 80 	ADD        $16,SP         | RTN

020064dc <__sfp_lock_acquire>:
 20064dc:	7b 40 00 00 	RTN

020064e0 <__sfp_lock_release>:
 20064e0:	7b 40 00 00 	RTN

020064e4 <__sinit_lock_acquire>:
 20064e4:	7b 40 00 00 	RTN

020064e8 <__sinit_lock_release>:
 20064e8:	7b 40 00 00 	RTN

020064ec <__fp_lock_all>:
 20064ec:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 20064f0:	13 43 de ca 	MOV        0x0200601c,R2  // 200601c <__fp_lock>
 20064f4:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 20064f8:	0a 40 e8 84 
 20064fc:	8c 88 84 00 	LW         (R1),R1        | LW         (SP),R0
 2006500:	68 80 00 04 	ADD        $4,SP
 2006504:	7c 87 c0 00 	LJMP       @0x02006eb0    // 2006eb0 <_fwalk>
 2006508:	02 00 6e b0 

0200650c <__fp_unlock_all>:
 200650c:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2006510:	13 43 de bb 	MOV        0x02006000,R2  // 2006000 <__fp_unlock>
 2006514:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 2006518:	0a 40 e8 84 
 200651c:	8c 88 84 00 	LW         (R1),R1        | LW         (SP),R0
 2006520:	68 80 00 04 	ADD        $4,SP
 2006524:	7c 87 c0 00 	LJMP       @0x02006eb0    // 2006eb0 <_fwalk>
 2006528:	02 00 6e b0 

0200652c <_malloc_trim_r>:
 200652c:	e8 24 85 00 	SUB        $36,SP         | SW         R0,(SP)
 2006530:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2006534:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2006538:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 200653c:	dd 1c e5 20 	SW         R11,$28(SP)    | SW         R12,$32(SP)
 2006540:	af 88 e7 90 	MOV        R1,R5          | MOV        R2,R12
 2006544:	87 fa fc f8 	JSR        0x0200188c     // 200188c <__malloc_lock>
 2006548:	02 00 18 8c 
 200654c:	52 03 00 40 	LDI        0x0200ecc4,R10 // 200ecc4 <__malloc_av_>
 2006550:	52 40 ec c4 
 2006554:	0c 86 80 08 	LW         8(R10),R1
 2006558:	5c 84 40 04 	LW         4(R1),R11
 200655c:	d9 7c cf d8 	AND        $-4,R11        | MOV        R11,R9
 2006560:	c6 00 bf e0 	CLR        R8             | MOV        R12,R7
 2006564:	b6 00 86 00 	CLR        R6             | CLR        R0
 2006568:	8f c8 88 b8 	MOV        R9,R1          | SUB        R7,R1
 200656c:	00 18 00 01 	SUB.C      $1,R0
 2006570:	80 b0 b7 80 	SUB        R6,R0          | MOV        R0,R6
 2006574:	bf 88 96 00 	MOV        R1,R7          | CLR        R2
 2006578:	1e 00 0f ef 	LDI        $4079,R3
 200657c:	38 84 c0 00 	ADD        R3,R7
 2006580:	30 98 00 01 	ADD.C      $1,R6
 2006584:	b2 90 8f b0 	ADD        R2,R6          | MOV        R6,R1
 2006588:	09 80 00 14 	LSL        $20,R1
 200658c:	1b 41 c0 00 	MOV        R7,R3
 2006590:	19 40 00 0c 	LSR        $12,R3
 2006594:	08 c4 c0 00 	OR         R3,R1
 2006598:	9f 88 97 b0 	MOV        R1,R3          | MOV        R6,R2
 200659c:	11 40 00 0c 	LSR        $12,R2
 20065a0:	b6 ff be ff 	LDI        $-1,R6         | LDI        $-1,R7
 20065a4:	18 85 c0 00 	ADD        R7,R3
 20065a8:	10 98 00 01 	ADD.C      $1,R2
 20065ac:	92 b0 8f 98 	ADD        R6,R2          | MOV        R3,R1
 20065b0:	09 40 00 14 	LSR        $20,R1
 20065b4:	33 40 80 00 	MOV        R2,R6
 20065b8:	31 80 00 0c 	LSL        $12,R6
 20065bc:	08 c5 80 00 	OR         R6,R1
 20065c0:	b7 88 bf 98 	MOV        R1,R6          | MOV        R3,R7
 20065c4:	39 80 00 0c 	LSL        $12,R7
 20065c8:	34 00 00 00 	CMP        $0,R6
 20065cc:	78 90 00 0c 	BLT        @0x020065dc    // 20065dc <_malloc_trim_r+0xb0>
 20065d0:	78 a8 00 1c 	BNZ        @0x020065f0    // 20065f0 <_malloc_trim_r+0xc4>
 20065d4:	3c 00 10 00 	CMP        $4096,R7
 20065d8:	78 b8 00 14 	BNC        @0x020065f0    // 20065f0 <_malloc_trim_r+0xc4>
 20065dc:	0b 41 40 00 	MOV        R5,R1
 20065e0:	87 fa fc f8 	JSR        0x02001890     // 2001890 <__malloc_unlock>
 20065e4:	02 00 18 90 
 20065e8:	0e 00 00 00 	CLR        R1
 20065ec:	78 80 00 a0 	BRA        @0x02006690    // 2006690 <_malloc_trim_r+0x164>
 20065f0:	97 c0 8f a8 	MOV        R8,R2          | MOV        R5,R1
 20065f4:	87 fa fc f8 	JSR        0x0200ca14     // 200ca14 <_sbrk_r>
 20065f8:	02 00 ca 14 
 20065fc:	14 86 80 08 	LW         8(R10),R2
 2006600:	92 d8 8b 90 	ADD        R11,R2         | CMP        R2,R1
 2006604:	78 ab ff d4 	BNZ        @0x020065dc    // 20065dc <_malloc_trim_r+0xb0>
 2006608:	13 41 df ff 	MOV        $-1+R7,R2
 200660c:	11 03 ff ff 	XOR        $-1,R2
 2006610:	0b 41 40 00 	MOV        R5,R1
 2006614:	87 fa fc f8 	JSR        0x0200ca14     // 200ca14 <_sbrk_r>
 2006618:	02 00 ca 14 
 200661c:	0c 03 ff ff 	CMP        $-1,R1
 2006620:	78 a8 00 40 	BNZ        @0x02006664    // 2006664 <_malloc_trim_r+0x138>
 2006624:	97 c0 8f a8 	MOV        R8,R2          | MOV        R5,R1
 2006628:	87 fa fc f8 	JSR        0x0200ca14     // 200ca14 <_sbrk_r>
 200662c:	02 00 ca 14 
 2006630:	1c 86 80 08 	LW         8(R10),R3
 2006634:	97 88 90 98 	MOV        R1,R2          | SUB        R3,R2
 2006638:	14 00 00 10 	CMP        $16,R2
 200663c:	78 93 ff 9c 	BLT        @0x020065dc    // 20065dc <_malloc_trim_r+0xb0>
 2006640:	22 03 00 40 	LDI        0x0200ecb8,R4  // 200ecb8 <__malloc_sbrk_base>
 2006644:	22 40 ec b8 
 2006648:	a4 a0 88 a0 	LW         (R4),R4        | SUB        R4,R1
 200664c:	22 03 20 40 	LDI        0x0204f264,R4  // 204f264 <__malloc_current_mallinfo>
 2006650:	22 40 f2 64 
 2006654:	0c c5 00 00 	SW         R1,(R4)
 2006658:	10 c0 00 01 	OR         $1,R2
 200665c:	14 c4 c0 04 	SW         R2,$4(R3)
 2006660:	78 83 ff 78 	BRA        @0x020065dc    // 20065dc <_malloc_trim_r+0xb0>
 2006664:	0c 86 80 08 	LW         8(R10),R1
 2006668:	58 05 c0 00 	SUB        R7,R11
 200666c:	58 c0 00 01 	OR         $1,R11
 2006670:	5c c4 40 04 	SW         R11,$4(R1)
 2006674:	12 03 20 40 	LDI        0x0204f264,R2  // 204f264 <__malloc_current_mallinfo>
 2006678:	12 40 f2 64 
 200667c:	8c 90 88 b8 	LW         (R2),R1        | SUB        R7,R1
 2006680:	8d 90 8f a8 	SW         R1,(R2)        | MOV        R5,R1
 2006684:	87 fa fc f8 	JSR        0x02001890     // 2001890 <__malloc_unlock>
 2006688:	02 00 18 90 
 200668c:	0e 00 00 01 	LDI        $1,R1
 2006690:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2006694:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 2006698:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 200669c:	d4 18 dc 1c 	LW         24(SP),R10     | LW         28(SP),R11
 20066a0:	e4 20 ea 24 	LW         32(SP),R12     | ADD        $36,SP
 20066a4:	7b 40 00 00 	RTN

020066a8 <_free_r>:
 20066a8:	14 00 00 00 	CMP        $0,R2
 20066ac:	78 88 03 6c 	BZ         @0x02006a1c    // 2006a1c <_free_r+0x374>
 20066b0:	78 80 03 6c 	BRA        @0x02006a20    // 2006a20 <_free_r+0x378>
 20066b4:	e8 18 85 00 	SUB        $24,SP         | SW         R0,(SP)
 20066b8:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 20066bc:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 20066c0:	cd 14 bf 88 	SW         R9,$20(SP)     | MOV        R1,R7
 20066c4:	43 40 80 00 	MOV        R2,R8
 20066c8:	87 fa fc f8 	JSR        0x0200188c     // 200188c <__malloc_lock>
 20066cc:	02 00 18 8c 
 20066d0:	a7 c0 a2 78 	MOV        R8,R4          | ADD        $-8,R4
 20066d4:	8c c4 9f 88 	LW         -4(R8),R1      | MOV        R1,R3
 20066d8:	99 7e b7 a0 	AND        $-2,R3         | MOV        R4,R6
 20066dc:	30 84 c0 00 	ADD        R3,R6
 20066e0:	2c 85 80 04 	LW         4(R6),R5
 20066e4:	28 43 ff fc 	AND        $-4,R5
 20066e8:	4a 03 00 40 	LDI        0x0200ecc4,R9  // 200ecc4 <__malloc_av_>
 20066ec:	4a 40 ec c4 
 20066f0:	14 86 40 08 	LW         8(R9),R2
 20066f4:	34 04 80 00 	CMP        R2,R6
 20066f8:	78 a8 00 84 	BNZ        @0x02006780    // 2006780 <_free_r+0xd8>
 20066fc:	9a a8 af 98 	ADD        R5,R3          | MOV        R3,R5
 2006700:	08 40 00 01 	AND        $1,R1
 2006704:	78 a8 00 18 	BNZ        @0x02006720    // 2006720 <_free_r+0x78>
 2006708:	0c 86 3f f8 	LW         -8(R8),R1
 200670c:	a0 88 aa 88 	SUB        R1,R4          | ADD        R1,R5
 2006710:	0c 85 00 0c 	LW         12(R4),R1
 2006714:	14 85 00 08 	LW         8(R4),R2
 2006718:	0c c4 80 0c 	SW         R1,$12(R2)
 200671c:	14 c4 40 08 	SW         R2,$8(R1)
 2006720:	0b 41 40 00 	MOV        R5,R1
 2006724:	08 c0 00 01 	OR         $1,R1
 2006728:	0c c5 00 04 	SW         R1,$4(R4)
 200672c:	24 c6 40 08 	SW         R4,$8(R9)
 2006730:	9f a8 96 00 	MOV        R5,R3          | CLR        R2
 2006734:	0a 03 00 40 	LDI        0x0200ecbc,R1  // 200ecbc <__malloc_trim_threshold>
 2006738:	0a 40 ec bc 
 200673c:	24 84 40 00 	LW         (R1),R4
 2006740:	2c 84 40 04 	LW         4(R1),R5
 2006744:	14 05 00 00 	CMP        R4,R2
 2006748:	1c 0d 40 00 	CMP.Z      R5,R3
 200674c:	78 98 00 18 	BC         @0x02006768    // 2006768 <_free_r+0xc0>
 2006750:	0a 03 20 40 	LDI        0x0204f29c,R1  // 204f29c <__malloc_top_pad>
 2006754:	0a 40 f2 9c 
 2006758:	14 84 40 04 	LW         4(R1),R2
 200675c:	0b 41 c0 00 	MOV        R7,R1
 2006760:	87 fa fc f8 	JSR        0x0200652c     // 200652c <_malloc_trim_r>
 2006764:	02 00 65 2c 
 2006768:	8f b8 84 00 	MOV        R7,R1          | LW         (SP),R0
 200676c:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 2006770:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 2006774:	cc 14 ea 18 	LW         20(SP),R9      | ADD        $24,SP
 2006778:	7c 87 c0 00 	LJMP       @0x02001890    // 2001890 <__malloc_unlock>
 200677c:	02 00 18 90 
 2006780:	2c c5 80 04 	SW         R5,$4(R6)
 2006784:	08 40 00 01 	AND        $1,R1
 2006788:	78 a8 01 f0 	BNZ        @0x0200697c    // 200697c <_free_r+0x2d4>
 200678c:	0c 86 3f f8 	LW         -8(R8),R1
 2006790:	a0 88 9a 88 	SUB        R1,R4          | ADD        R1,R3
 2006794:	0c 85 00 08 	LW         8(R4),R1
 2006798:	0c 06 40 08 	CMP        $8+R9,R1
 200679c:	78 88 02 18 	BZ         @0x020069b8    // 20069b8 <_free_r+0x310>
 20067a0:	14 85 00 0c 	LW         12(R4),R2
 20067a4:	14 c4 40 0c 	SW         R2,$12(R1)
 20067a8:	0c c4 80 08 	SW         R1,$8(R2)
 20067ac:	78 80 01 cc 	BRA        @0x0200697c    // 200697c <_free_r+0x2d4>
 20067b0:	24 c6 40 14 	SW         R4,$20(R9)
 20067b4:	24 c6 40 10 	SW         R4,$16(R9)
 20067b8:	0c c5 00 0c 	SW         R1,$12(R4)
 20067bc:	0c c5 00 08 	SW         R1,$8(R4)
 20067c0:	0b 40 c0 00 	MOV        R3,R1
 20067c4:	08 c0 00 01 	OR         $1,R1
 20067c8:	0c c5 00 04 	SW         R1,$4(R4)
 20067cc:	a2 98 9d a0 	ADD        R3,R4          | SW         R3,(R4)
 20067d0:	78 83 ff 94 	BRA        @0x02006768    // 2006768 <_free_r+0xc0>
 20067d4:	1c 00 02 00 	CMP        $512,R3
 20067d8:	78 b8 00 54 	BNC        @0x02006830    // 2006830 <_free_r+0x188>
 20067dc:	19 40 00 03 	LSR        $3,R3
 20067e0:	0b 40 c0 00 	MOV        R3,R1
 20067e4:	09 c0 00 02 	ASR        $2,R1
 20067e8:	97 88 92 60 	MOV        R1,R2          | ADD        $-32,R2
 20067ec:	78 90 00 08 	BLT        @0x020067f8    // 20067f8 <_free_r+0x150>
 20067f0:	16 00 00 00 	CLR        R2
 20067f4:	78 80 00 08 	BRA        @0x02006800    // 2006800 <_free_r+0x158>
 20067f8:	16 00 00 01 	LDI        $1,R2
 20067fc:	11 84 40 00 	LSL        R1,R2
 2006800:	0c 86 40 04 	LW         4(R9),R1
 2006804:	08 c4 80 00 	OR         R2,R1
 2006808:	0c c6 40 04 	SW         R1,$4(R9)
 200680c:	18 80 00 01 	ADD        $1,R3
 2006810:	19 80 00 03 	LSL        $3,R3
 2006814:	ca 98 8c c8 	ADD        R3,R9          | LW         (R9),R1
 2006818:	97 c8 92 78 	MOV        R9,R2          | ADD        $-8,R2
 200681c:	14 c5 00 0c 	SW         R2,$12(R4)
 2006820:	0c c5 00 08 	SW         R1,$8(R4)
 2006824:	24 c6 40 00 	SW         R4,(R9)
 2006828:	24 c4 40 0c 	SW         R4,$12(R1)
 200682c:	78 83 ff 38 	BRA        @0x02006768    // 2006768 <_free_r+0xc0>
 2006830:	0b 40 c0 00 	MOV        R3,R1
 2006834:	09 40 00 09 	LSR        $9,R1
 2006838:	0c 00 00 05 	CMP        $5,R1
 200683c:	78 b8 00 18 	BNC        @0x02006858    // 2006858 <_free_r+0x1b0>
 2006840:	0b 40 c0 00 	MOV        R3,R1
 2006844:	09 40 00 06 	LSR        $6,R1
 2006848:	af 88 aa 38 	MOV        R1,R5          | ADD        $56,R5
 200684c:	08 80 00 39 	ADD        $57,R1
 2006850:	09 80 00 03 	LSL        $3,R1
 2006854:	78 80 00 90 	BRA        @0x020068e8    // 20068e8 <_free_r+0x240>
 2006858:	0c 00 00 15 	CMP        $21,R1
 200685c:	78 b8 00 14 	BNC        @0x02006874    // 2006874 <_free_r+0x1cc>
 2006860:	2b 40 40 00 	MOV        R1,R5
 2006864:	28 80 00 5b 	ADD        $91,R5
 2006868:	08 80 00 5c 	ADD        $92,R1
 200686c:	09 80 00 03 	LSL        $3,R1
 2006870:	78 80 00 74 	BRA        @0x020068e8    // 20068e8 <_free_r+0x240>
 2006874:	0c 00 00 55 	CMP        $85,R1
 2006878:	78 b8 00 1c 	BNC        @0x02006898    // 2006898 <_free_r+0x1f0>
 200687c:	0b 40 c0 00 	MOV        R3,R1
 2006880:	09 40 00 0c 	LSR        $12,R1
 2006884:	2b 40 40 00 	MOV        R1,R5
 2006888:	28 80 00 6e 	ADD        $110,R5
 200688c:	08 80 00 6f 	ADD        $111,R1
 2006890:	09 80 00 03 	LSL        $3,R1
 2006894:	78 80 00 50 	BRA        @0x020068e8    // 20068e8 <_free_r+0x240>
 2006898:	0c 00 01 55 	CMP        $341,R1
 200689c:	78 b8 00 1c 	BNC        @0x020068bc    // 20068bc <_free_r+0x214>
 20068a0:	0b 40 c0 00 	MOV        R3,R1
 20068a4:	09 40 00 0f 	LSR        $15,R1
 20068a8:	2b 40 40 00 	MOV        R1,R5
 20068ac:	28 80 00 77 	ADD        $119,R5
 20068b0:	08 80 00 78 	ADD        $120,R1
 20068b4:	09 80 00 03 	LSL        $3,R1
 20068b8:	78 80 00 2c 	BRA        @0x020068e8    // 20068e8 <_free_r+0x240>
 20068bc:	0c 00 05 55 	CMP        $1365,R1
 20068c0:	78 b8 00 1c 	BNC        @0x020068e0    // 20068e0 <_free_r+0x238>
 20068c4:	0b 40 c0 00 	MOV        R3,R1
 20068c8:	09 40 00 12 	LSR        $18,R1
 20068cc:	2b 40 40 00 	MOV        R1,R5
 20068d0:	28 80 00 7c 	ADD        $124,R5
 20068d4:	08 80 00 7d 	ADD        $125,R1
 20068d8:	09 80 00 03 	LSL        $3,R1
 20068dc:	78 80 00 08 	BRA        @0x020068e8    // 20068e8 <_free_r+0x240>
 20068e0:	0e 00 03 f8 	LDI        $1016,R1
 20068e4:	2e 00 00 7e 	LDI        $126,R5
 20068e8:	97 c8 92 88 	MOV        R9,R2          | ADD        R1,R2
 20068ec:	8f 90 8a 78 	MOV        R2,R1          | ADD        $-8,R1
 20068f0:	94 90 8b 90 	LW         (R2),R2        | CMP        R2,R1
 20068f4:	78 a8 00 40 	BNZ        @0x02006938    // 2006938 <_free_r+0x290>
 20068f8:	29 c0 00 02 	ASR        $2,R5
 20068fc:	9f a8 9a 60 	MOV        R5,R3          | ADD        $-32,R3
 2006900:	78 90 00 08 	BLT        @0x0200690c    // 200690c <_free_r+0x264>
 2006904:	2e 00 00 00 	CLR        R5
 2006908:	78 80 00 0c 	BRA        @0x02006918    // 2006918 <_free_r+0x270>
 200690c:	1e 00 00 01 	LDI        $1,R3
 2006910:	19 85 40 00 	LSL        R5,R3
 2006914:	2b 40 c0 00 	MOV        R3,R5
 2006918:	1c 86 40 04 	LW         4(R9),R3
 200691c:	18 c5 40 00 	OR         R5,R3
 2006920:	1c c6 40 04 	SW         R3,$4(R9)
 2006924:	9f 88 8f 90 	MOV        R1,R3          | MOV        R2,R1
 2006928:	78 80 00 20 	BRA        @0x0200694c    // 200694c <_free_r+0x2a4>
 200692c:	14 84 80 08 	LW         8(R2),R2
 2006930:	0c 04 80 00 	CMP        R2,R1
 2006934:	78 88 00 10 	BZ         @0x02006948    // 2006948 <_free_r+0x2a0>
 2006938:	2c 84 80 04 	LW         4(R2),R5
 200693c:	a9 7c 9b a8 	AND        $-4,R5         | CMP        R5,R3
 2006940:	78 9b ff e8 	BC         @0x0200692c    // 200692c <_free_r+0x284>
 2006944:	0b 40 80 00 	MOV        R2,R1
 2006948:	1c 84 40 0c 	LW         12(R1),R3
 200694c:	1c c5 00 0c 	SW         R3,$12(R4)
 2006950:	0c c5 00 08 	SW         R1,$8(R4)
 2006954:	24 c4 c0 08 	SW         R4,$8(R3)
 2006958:	24 c4 40 0c 	SW         R4,$12(R1)
 200695c:	78 83 fe 08 	BRA        @0x02006768    // 2006768 <_free_r+0xc0>
 2006960:	18 85 40 00 	ADD        R5,R3
 2006964:	0c 85 80 08 	LW         8(R6),R1
 2006968:	12 03 00 40 	LDI        0x0200eccc,R2  // 200eccc <__malloc_av_+0x8>
 200696c:	12 40 ec cc 
 2006970:	0c 04 80 00 	CMP        R2,R1
 2006974:	78 a8 00 80 	BNZ        @0x020069f8    // 20069f8 <_free_r+0x350>
 2006978:	78 83 fe 34 	BRA        @0x020067b0    // 20067b0 <_free_r+0x108>
 200697c:	8f b0 8a a8 	MOV        R6,R1          | ADD        R5,R1
 2006980:	0c 84 40 04 	LW         4(R1),R1
 2006984:	08 40 00 01 	AND        $1,R1
 2006988:	78 a8 00 40 	BNZ        @0x020069cc    // 20069cc <_free_r+0x324>
 200698c:	78 83 ff d0 	BRA        @0x02006960    // 2006960 <_free_r+0x2b8>
 2006990:	28 84 c0 00 	ADD        R3,R5
 2006994:	14 85 80 08 	LW         8(R6),R2
 2006998:	0c 85 80 0c 	LW         12(R6),R1
 200699c:	0c c4 80 0c 	SW         R1,$12(R2)
 20069a0:	14 c4 40 08 	SW         R2,$8(R1)
 20069a4:	0b 41 40 00 	MOV        R5,R1
 20069a8:	08 c0 00 01 	OR         $1,R1
 20069ac:	0c c5 00 04 	SW         R1,$4(R4)
 20069b0:	a2 a8 ad a0 	ADD        R5,R4          | SW         R5,(R4)
 20069b4:	78 83 fd b0 	BRA        @0x02006768    // 2006768 <_free_r+0xc0>
 20069b8:	8f b0 8a a8 	MOV        R6,R1          | ADD        R5,R1
 20069bc:	0c 84 40 04 	LW         4(R1),R1
 20069c0:	08 40 00 01 	AND        $1,R1
 20069c4:	78 8b ff c8 	BZ         @0x02006990    // 2006990 <_free_r+0x2e8>
 20069c8:	78 80 00 18 	BRA        @0x020069e4    // 20069e4 <_free_r+0x33c>
 20069cc:	0b 40 c0 00 	MOV        R3,R1
 20069d0:	08 c0 00 01 	OR         $1,R1
 20069d4:	0c c5 00 04 	SW         R1,$4(R4)
 20069d8:	8f a0 8a 98 	MOV        R4,R1          | ADD        R3,R1
 20069dc:	1c c4 40 00 	SW         R3,(R1)
 20069e0:	78 83 fd f0 	BRA        @0x020067d4    // 20067d4 <_free_r+0x12c>
 20069e4:	0b 40 c0 00 	MOV        R3,R1
 20069e8:	08 c0 00 01 	OR         $1,R1
 20069ec:	0c c5 00 04 	SW         R1,$4(R4)
 20069f0:	1c c5 80 00 	SW         R3,(R6)
 20069f4:	78 83 fd 70 	BRA        @0x02006768    // 2006768 <_free_r+0xc0>
 20069f8:	14 85 80 0c 	LW         12(R6),R2
 20069fc:	14 c4 40 0c 	SW         R2,$12(R1)
 2006a00:	0c c4 80 08 	SW         R1,$8(R2)
 2006a04:	0b 40 c0 00 	MOV        R3,R1
 2006a08:	08 c0 00 01 	OR         $1,R1
 2006a0c:	0c c5 00 04 	SW         R1,$4(R4)
 2006a10:	8f a0 8a 98 	MOV        R4,R1          | ADD        R3,R1
 2006a14:	1c c4 40 00 	SW         R3,(R1)
 2006a18:	78 83 fd b8 	BRA        @0x020067d4    // 20067d4 <_free_r+0x12c>
 2006a1c:	7b 40 00 00 	RTN
 2006a20:	78 83 fc 90 	BRA        @0x020066b4    // 20066b4 <_free_r+0xc>

02006a24 <__sfvwrite_r>:
 2006a24:	24 84 c0 08 	LW         8(R3),R4
 2006a28:	24 00 00 00 	CMP        $0,R4
 2006a2c:	78 a8 00 0c 	BNZ        @0x02006a3c    // 2006a3c <__sfvwrite_r+0x18>
 2006a30:	78 80 04 78 	BRA        @0x02006eac    // 2006eac <__sfvwrite_r+0x488>
 2006a34:	0e 00 00 00 	CLR        R1
 2006a38:	78 80 04 58 	BRA        @0x02006e94    // 2006e94 <__sfvwrite_r+0x470>
 2006a3c:	e8 28 85 04 	SUB        $40,SP         | SW         R0,$4(SP)
 2006a40:	ad 08 b5 0c 	SW         R5,$8(SP)      | SW         R6,$12(SP)
 2006a44:	bd 10 c5 14 	SW         R7,$16(SP)     | SW         R8,$20(SP)
 2006a48:	cd 18 d5 1c 	SW         R9,$24(SP)     | SW         R10,$28(SP)
 2006a4c:	dd 20 e5 24 	SW         R11,$32(SP)    | SW         R12,$36(SP)
 2006a50:	bf 98 af 90 	MOV        R3,R7          | MOV        R2,R5
 2006a54:	0c c7 40 00 	SW         R1,(SP)
 2006a58:	05 04 80 0c 	LH         12(R2),R0
 2006a5c:	5b 40 00 00 	MOV        R0,R11
 2006a60:	58 40 ff ff 	AND        $65535,R11
 2006a64:	8f d8 89 08 	MOV        R11,R1         | AND        $8,R1
 2006a68:	78 88 00 0c 	BZ         @0x02006a78    // 2006a78 <__sfvwrite_r+0x54>
 2006a6c:	0c 84 80 10 	LW         16(R2),R1
 2006a70:	0c 00 00 00 	CMP        $0,R1
 2006a74:	78 a8 00 20 	BNZ        @0x02006a98    // 2006a98 <__sfvwrite_r+0x74>
 2006a78:	97 a8 8c 00 	MOV        R5,R2          | LW         (SP),R1
 2006a7c:	87 fa fc f8 	JSR        0x02003cb4     // 2003cb4 <__swsetup_r>
 2006a80:	02 00 3c b4 
 2006a84:	0c 00 00 00 	CMP        $0,R1
 2006a88:	78 a8 04 04 	BNZ        @0x02006e90    // 2006e90 <__sfvwrite_r+0x46c>
 2006a8c:	05 05 40 0c 	LH         12(R5),R0
 2006a90:	5b 40 00 00 	MOV        R0,R11
 2006a94:	58 40 ff ff 	AND        $65535,R11
 2006a98:	b4 b8 d7 d8 	LW         (R7),R6        | MOV        R11,R10
 2006a9c:	50 40 00 02 	AND        $2,R10
 2006aa0:	78 88 00 64 	BZ         @0x02006b08    // 2006b08 <__sfvwrite_r+0xe4>
 2006aa4:	ce 00 c6 00 	CLR        R9             | CLR        R8
 2006aa8:	52 01 ff fe 	LDI        0x7ffffc00,R10 // 7ffffc00 <_top_of_stack+0x7cfffc00>
 2006aac:	52 40 fc 00 
 2006ab0:	78 80 00 0c 	BRA        @0x02006ac0    // 2006ac0 <__sfvwrite_r+0x9c>
 2006ab4:	4c 85 80 00 	LW         (R6),R9
 2006ab8:	44 85 80 04 	LW         4(R6),R8
 2006abc:	30 80 00 08 	ADD        $8,R6
 2006ac0:	44 00 00 00 	CMP        $0,R8
 2006ac4:	78 8b ff ec 	BZ         @0x02006ab4    // 2006ab4 <__sfvwrite_r+0x90>
 2006ac8:	a7 c0 d3 a0 	MOV        R8,R4          | CMP        R4,R10
 2006acc:	23 5a 80 00 	MOV.C      R10,R4
 2006ad0:	1b 42 40 00 	MOV        R9,R3
 2006ad4:	14 85 40 1c 	LW         28(R5),R2
 2006ad8:	0c 87 40 00 	LW         (SP),R1
 2006adc:	03 43 c0 01 	IJSR       #36(R5)
 2006ae0:	7c 85 40 24 
 2006ae4:	0c 00 00 01 	CMP        $1,R1
 2006ae8:	78 90 03 90 	BLT        @0x02006e7c    // 2006e7c <__sfvwrite_r+0x458>
 2006aec:	ca 88 c0 88 	ADD        R1,R9          | SUB        R1,R8
 2006af0:	14 85 c0 08 	LW         8(R7),R2
 2006af4:	10 04 40 00 	SUB        R1,R2
 2006af8:	14 c5 c0 08 	SW         R2,$8(R7)
 2006afc:	14 00 00 00 	CMP        $0,R2
 2006b00:	78 ab ff bc 	BNZ        @0x02006ac0    // 2006ac0 <__sfvwrite_r+0x9c>
 2006b04:	78 83 ff 2c 	BRA        @0x02006a34    // 2006a34 <__sfvwrite_r+0x10>
 2006b08:	58 40 00 01 	AND        $1,R11
 2006b0c:	78 a8 02 30 	BNZ        @0x02006d40    // 2006d40 <__sfvwrite_r+0x31c>
 2006b10:	53 42 c0 00 	MOV        R11,R10
 2006b14:	78 80 00 0c 	BRA        @0x02006b24    // 2006b24 <__sfvwrite_r+0x100>
 2006b18:	5c 85 80 00 	LW         (R6),R11
 2006b1c:	54 85 80 04 	LW         4(R6),R10
 2006b20:	30 80 00 08 	ADD        $8,R6
 2006b24:	54 00 00 00 	CMP        $0,R10
 2006b28:	78 8b ff ec 	BZ         @0x02006b18    // 2006b18 <__sfvwrite_r+0xf4>
 2006b2c:	4c 85 40 08 	LW         8(R5),R9
 2006b30:	00 40 ff ff 	AND        $65535,R0
 2006b34:	0b 40 00 00 	MOV        R0,R1
 2006b38:	08 40 02 00 	AND        $512,R1
 2006b3c:	78 88 01 24 	BZ         @0x02006c64    // 2006c64 <__sfvwrite_r+0x240>
 2006b40:	e7 c8 d3 c8 	MOV        R9,R12         | CMP        R9,R10
 2006b44:	78 98 00 f0 	BC         @0x02006c38    // 2006c38 <__sfvwrite_r+0x214>
 2006b48:	0b 40 00 00 	MOV        R0,R1
 2006b4c:	08 40 04 80 	AND        $1152,R1
 2006b50:	78 a8 00 08 	BNZ        @0x02006b5c    // 2006b5c <__sfvwrite_r+0x138>
 2006b54:	8c a8 c7 d0 	LW         (R5),R1        | MOV        R10,R8
 2006b58:	78 80 00 e4 	BRA        @0x02006c40    // 2006c40 <__sfvwrite_r+0x21c>
 2006b5c:	14 85 40 10 	LW         16(R5),R2
 2006b60:	e4 a8 e0 90 	LW         (R5),R12       | SUB        R2,R12
 2006b64:	1c 85 40 14 	LW         20(R5),R3
 2006b68:	8f 98 8a 98 	MOV        R3,R1          | ADD        R3,R1
 2006b6c:	8a 98 c7 88 	ADD        R3,R1          | MOV        R1,R8
 2006b70:	41 40 00 1f 	LSR        $31,R8
 2006b74:	40 84 40 00 	ADD        R1,R8
 2006b78:	41 c0 00 01 	ASR        $1,R8
 2006b7c:	8f e0 8a 01 	MOV        R12,R1         | ADD        $1,R1
 2006b80:	8a d0 9f c0 	ADD        R10,R1         | MOV        R8,R3
 2006b84:	44 04 40 00 	CMP        R1,R8
 2006b88:	43 58 40 00 	MOV.C      R1,R8
 2006b8c:	1b 5a 00 00 	MOV.C      R8,R3
 2006b90:	00 40 04 00 	AND        $1024,R0
 2006b94:	78 88 00 48 	BZ         @0x02006be0    // 2006be0 <__sfvwrite_r+0x1bc>
 2006b98:	97 98 8c 00 	MOV        R3,R2          | LW         (SP),R1
 2006b9c:	87 fa fc f8 	JSR        0x02000ab8     // 2000ab8 <_malloc_r>
 2006ba0:	02 00 0a b8 
 2006ba4:	cf 88 8b 00 	MOV        R1,R9          | CMP        $0,R1
 2006ba8:	78 a8 00 10 	BNZ        @0x02006bbc    // 2006bbc <__sfvwrite_r+0x198>
 2006bac:	96 0c 8c 00 	LDI        $12,R2         | LW         (SP),R1
 2006bb0:	14 c4 40 00 	SW         R2,(R1)
 2006bb4:	0d 05 40 0c 	LH         12(R5),R1
 2006bb8:	78 80 02 c4 	BRA        @0x02006e80    // 2006e80 <__sfvwrite_r+0x45c>
 2006bbc:	1b 43 00 00 	MOV        R12,R3
 2006bc0:	14 85 40 10 	LW         16(R5),R2
 2006bc4:	87 fa fc f8 	JSR        0x02001470     // 2001470 <memcpy>
 2006bc8:	02 00 14 70 
 2006bcc:	05 05 40 0c 	LH         12(R5),R0
 2006bd0:	00 40 fb 7f 	AND        $64383,R0
 2006bd4:	00 c0 00 80 	OR         $128,R0
 2006bd8:	05 45 40 0c 	SH         R0,$12(R5)
 2006bdc:	78 80 00 38 	BRA        @0x02006c18    // 2006c18 <__sfvwrite_r+0x1f4>
 2006be0:	0c 87 40 00 	LW         (SP),R1
 2006be4:	87 fa fc f8 	JSR        0x02009470     // 2009470 <_realloc_r>
 2006be8:	02 00 94 70 
 2006bec:	cf 88 8b 00 	MOV        R1,R9          | CMP        $0,R1
 2006bf0:	78 a8 00 24 	BNZ        @0x02006c18    // 2006c18 <__sfvwrite_r+0x1f4>
 2006bf4:	14 85 40 10 	LW         16(R5),R2
 2006bf8:	0c 87 40 00 	LW         (SP),R1
 2006bfc:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 2006c00:	02 00 66 a8 
 2006c04:	0d 05 40 0c 	LH         12(R5),R1
 2006c08:	08 40 ff 7f 	AND        $65407,R1
 2006c0c:	96 0c 9c 00 	LDI        $12,R2         | LW         (SP),R3
 2006c10:	14 c4 c0 00 	SW         R2,(R3)
 2006c14:	78 80 02 68 	BRA        @0x02006e80    // 2006e80 <__sfvwrite_r+0x45c>
 2006c18:	4c c5 40 10 	SW         R9,$16(R5)
 2006c1c:	8f c8 8a e0 	MOV        R9,R1          | ADD        R12,R1
 2006c20:	0c c5 40 00 	SW         R1,(R5)
 2006c24:	44 c5 40 14 	SW         R8,$20(R5)
 2006c28:	cf d0 c0 e0 	MOV        R10,R9         | SUB        R12,R8
 2006c2c:	44 c5 40 08 	SW         R8,$8(R5)
 2006c30:	c7 d0 e7 d0 	MOV        R10,R8         | MOV        R10,R12
 2006c34:	78 80 00 08 	BRA        @0x02006c40    // 2006c40 <__sfvwrite_r+0x21c>
 2006c38:	cf d0 c7 d0 	MOV        R10,R9         | MOV        R10,R8
 2006c3c:	8c a8 e7 d0 	LW         (R5),R1        | MOV        R10,R12
 2006c40:	9f e0 97 d8 	MOV        R12,R3         | MOV        R11,R2
 2006c44:	87 fa fc f8 	JSR        0x020075f4     // 20075f4 <memmove>
 2006c48:	02 00 75 f4 
 2006c4c:	0c 85 40 08 	LW         8(R5),R1
 2006c50:	08 06 40 00 	SUB        R9,R1
 2006c54:	0c c5 40 08 	SW         R1,$8(R5)
 2006c58:	8c a8 8a e0 	LW         (R5),R1        | ADD        R12,R1
 2006c5c:	0c c5 40 00 	SW         R1,(R5)
 2006c60:	78 80 00 ac 	BRA        @0x02006d10    // 2006d10 <__sfvwrite_r+0x2ec>
 2006c64:	0c 85 40 00 	LW         (R5),R1
 2006c68:	04 85 40 10 	LW         16(R5),R0
 2006c6c:	04 04 40 00 	CMP        R1,R0
 2006c70:	78 98 00 0c 	BC         @0x02006c80    // 2006c80 <__sfvwrite_r+0x25c>
 2006c74:	04 85 40 14 	LW         20(R5),R0
 2006c78:	54 04 00 00 	CMP        R0,R10
 2006c7c:	78 b8 00 54 	BNC        @0x02006cd4    // 2006cd4 <__sfvwrite_r+0x2b0>
 2006c80:	54 06 40 00 	CMP        R9,R10
 2006c84:	4b 5a 80 00 	MOV.C      R10,R9
 2006c88:	9f c8 97 d8 	MOV        R9,R3          | MOV        R11,R2
 2006c8c:	87 fa fc f8 	JSR        0x020075f4     // 20075f4 <memmove>
 2006c90:	02 00 75 f4 
 2006c94:	0c 85 40 08 	LW         8(R5),R1
 2006c98:	08 06 40 00 	SUB        R9,R1
 2006c9c:	0c c5 40 08 	SW         R1,$8(R5)
 2006ca0:	94 a8 92 c8 	LW         (R5),R2        | ADD        R9,R2
 2006ca4:	95 a8 c7 c8 	SW         R2,(R5)        | MOV        R9,R8
 2006ca8:	0c 00 00 00 	CMP        $0,R1
 2006cac:	78 a8 00 60 	BNZ        @0x02006d10    // 2006d10 <__sfvwrite_r+0x2ec>
 2006cb0:	97 a8 8c 00 	MOV        R5,R2          | LW         (SP),R1
 2006cb4:	87 fa fc f8 	JSR        0x0200577c     // 200577c <_fflush_r>
 2006cb8:	02 00 57 7c 
 2006cbc:	0c 00 00 00 	CMP        $0,R1
 2006cc0:	78 a8 00 08 	BNZ        @0x02006ccc    // 2006ccc <__sfvwrite_r+0x2a8>
 2006cc4:	43 42 40 00 	MOV        R9,R8
 2006cc8:	78 80 00 44 	BRA        @0x02006d10    // 2006d10 <__sfvwrite_r+0x2ec>
 2006ccc:	0d 05 40 0c 	LH         12(R5),R1
 2006cd0:	78 80 01 ac 	BRA        @0x02006e80    // 2006e80 <__sfvwrite_r+0x45c>
 2006cd4:	22 03 ff fe 	BREV       $-2,R4
 2006cd8:	54 05 00 00 	CMP        R4,R10
 2006cdc:	23 5a 80 00 	MOV.C      R10,R4
 2006ce0:	23 c4 00 00 	DIVS       R0,R4
 2006ce4:	23 04 00 00 	MPY        R0,R4
 2006ce8:	1b 42 c0 00 	MOV        R11,R3
 2006cec:	14 85 40 1c 	LW         28(R5),R2
 2006cf0:	0c 87 40 00 	LW         (SP),R1
 2006cf4:	03 43 c0 01 	IJSR       #36(R5)
 2006cf8:	7c 85 40 24 
 2006cfc:	0c 00 00 01 	CMP        $1,R1
 2006d00:	78 b0 00 08 	BGE        @0x02006d0c    // 2006d0c <__sfvwrite_r+0x2e8>
 2006d04:	0d 05 40 0c 	LH         12(R5),R1
 2006d08:	78 80 01 74 	BRA        @0x02006e80    // 2006e80 <__sfvwrite_r+0x45c>
 2006d0c:	43 40 40 00 	MOV        R1,R8
 2006d10:	da c0 d0 c0 	ADD        R8,R11         | SUB        R8,R10
 2006d14:	0c 85 c0 08 	LW         8(R7),R1
 2006d18:	08 06 00 00 	SUB        R8,R1
 2006d1c:	0c c5 c0 08 	SW         R1,$8(R7)
 2006d20:	78 8b fd 10 	BZ         @0x02006a34    // 2006a34 <__sfvwrite_r+0x10>
 2006d24:	05 05 40 0c 	LH         12(R5),R0
 2006d28:	78 83 fd f8 	BRA        @0x02006b24    // 2006b24 <__sfvwrite_r+0x100>
 2006d2c:	5c 85 80 00 	LW         (R6),R11
 2006d30:	4c 85 80 04 	LW         4(R6),R9
 2006d34:	b2 08 cb 00 	ADD        $8,R6          | CMP        $0,R9
 2006d38:	78 8b ff f0 	BZ         @0x02006d2c    // 2006d2c <__sfvwrite_r+0x308>
 2006d3c:	78 80 00 18 	BRA        @0x02006d58    // 2006d58 <__sfvwrite_r+0x334>
 2006d40:	8f d0 df d0 	MOV        R10,R1         | MOV        R10,R11
 2006d44:	4b 42 80 00 	MOV        R10,R9
 2006d48:	4c 00 00 00 	CMP        $0,R9
 2006d4c:	78 8b ff dc 	BZ         @0x02006d2c    // 2006d2c <__sfvwrite_r+0x308>
 2006d50:	0c 00 00 00 	CMP        $0,R1
 2006d54:	78 a8 00 28 	BNZ        @0x02006d80    // 2006d80 <__sfvwrite_r+0x35c>
 2006d58:	9f c8 96 0a 	MOV        R9,R3          | LDI        $10,R2
 2006d5c:	0b 42 c0 00 	MOV        R11,R1
 2006d60:	87 fa fc f8 	JSR        0x02007470     // 2007470 <memchr>
 2006d64:	02 00 74 70 
 2006d68:	0c 00 00 00 	CMP        $0,R1
 2006d6c:	78 88 00 0c 	BZ         @0x02006d7c    // 2006d7c <__sfvwrite_r+0x358>
 2006d70:	8a 01 d7 88 	ADD        $1,R1          | MOV        R1,R10
 2006d74:	50 06 c0 00 	SUB        R11,R10
 2006d78:	78 80 00 04 	BRA        @0x02006d80    // 2006d80 <__sfvwrite_r+0x35c>
 2006d7c:	d7 c8 d2 01 	MOV        R9,R10         | ADD        $1,R10
 2006d80:	9f d0 cb 98 	MOV        R10,R3         | CMP        R3,R9
 2006d84:	1b 5a 40 00 	MOV.C      R9,R3
 2006d88:	43 40 c0 00 	MOV        R3,R8
 2006d8c:	24 85 40 14 	LW         20(R5),R4
 2006d90:	04 85 40 08 	LW         8(R5),R0
 2006d94:	e7 a0 e2 80 	MOV        R4,R12         | ADD        R0,R12
 2006d98:	0c 85 40 00 	LW         (R5),R1
 2006d9c:	04 85 40 10 	LW         16(R5),R0
 2006da0:	83 88 86 00 	CMP        R1,R0          | CLR        R0
 2006da4:	02 58 00 01 	LDILO.C    $1,R0
 2006da8:	e3 98 96 00 	CMP        R3,R12         | CLR        R2
 2006dac:	12 50 00 01 	LDILO.LT   $1,R2
 2006db0:	00 44 80 00 	AND        R2,R0
 2006db4:	78 88 00 30 	BZ         @0x02006de8    // 2006de8 <__sfvwrite_r+0x3c4>
 2006db8:	9f e0 97 d8 	MOV        R12,R3         | MOV        R11,R2
 2006dbc:	87 fa fc f8 	JSR        0x020075f4     // 20075f4 <memmove>
 2006dc0:	02 00 75 f4 
 2006dc4:	84 a8 82 e0 	LW         (R5),R0        | ADD        R12,R0
 2006dc8:	85 a8 97 a8 	SW         R0,(R5)        | MOV        R5,R2
 2006dcc:	0c 87 40 00 	LW         (SP),R1
 2006dd0:	87 fa fc f8 	JSR        0x0200577c     // 200577c <_fflush_r>
 2006dd4:	02 00 57 7c 
 2006dd8:	0c 00 00 00 	CMP        $0,R1
 2006ddc:	78 88 00 58 	BZ         @0x02006e38    // 2006e38 <__sfvwrite_r+0x414>
 2006de0:	0d 05 40 0c 	LH         12(R5),R1
 2006de4:	78 80 00 98 	BRA        @0x02006e80    // 2006e80 <__sfvwrite_r+0x45c>
 2006de8:	1c 05 00 00 	CMP        R4,R3
 2006dec:	78 90 00 24 	BLT        @0x02006e14    // 2006e14 <__sfvwrite_r+0x3f0>
 2006df0:	1b 42 c0 00 	MOV        R11,R3
 2006df4:	14 85 40 1c 	LW         28(R5),R2
 2006df8:	0c 87 40 00 	LW         (SP),R1
 2006dfc:	03 43 c0 01 	IJSR       #36(R5)
 2006e00:	7c 85 40 24 
 2006e04:	c7 88 8b 01 	MOV        R1,R8          | CMP        $1,R1
 2006e08:	78 b0 00 30 	BGE        @0x02006e3c    // 2006e3c <__sfvwrite_r+0x418>
 2006e0c:	0d 05 40 0c 	LH         12(R5),R1
 2006e10:	78 80 00 6c 	BRA        @0x02006e80    // 2006e80 <__sfvwrite_r+0x45c>
 2006e14:	13 42 c0 00 	MOV        R11,R2
 2006e18:	87 fa fc f8 	JSR        0x020075f4     // 20075f4 <memmove>
 2006e1c:	02 00 75 f4 
 2006e20:	0c 85 40 08 	LW         8(R5),R1
 2006e24:	08 06 00 00 	SUB        R8,R1
 2006e28:	0c c5 40 08 	SW         R1,$8(R5)
 2006e2c:	8c a8 8a c0 	LW         (R5),R1        | ADD        R8,R1
 2006e30:	0c c5 40 00 	SW         R1,(R5)
 2006e34:	78 80 00 04 	BRA        @0x02006e3c    // 2006e3c <__sfvwrite_r+0x418>
 2006e38:	43 43 00 00 	MOV        R12,R8
 2006e3c:	50 06 00 00 	SUB        R8,R10
 2006e40:	78 a8 00 1c 	BNZ        @0x02006e60    // 2006e60 <__sfvwrite_r+0x43c>
 2006e44:	97 a8 8c 00 	MOV        R5,R2          | LW         (SP),R1
 2006e48:	87 fa fc f8 	JSR        0x0200577c     // 200577c <_fflush_r>
 2006e4c:	02 00 57 7c 
 2006e50:	0c 00 00 00 	CMP        $0,R1
 2006e54:	78 88 00 0c 	BZ         @0x02006e64    // 2006e64 <__sfvwrite_r+0x440>
 2006e58:	0d 05 40 0c 	LH         12(R5),R1
 2006e5c:	78 80 00 20 	BRA        @0x02006e80    // 2006e80 <__sfvwrite_r+0x45c>
 2006e60:	0e 00 00 01 	LDI        $1,R1
 2006e64:	da c0 c8 c0 	ADD        R8,R11         | SUB        R8,R9
 2006e68:	14 85 c0 08 	LW         8(R7),R2
 2006e6c:	10 06 00 00 	SUB        R8,R2
 2006e70:	14 c5 c0 08 	SW         R2,$8(R7)
 2006e74:	78 ab fe d0 	BNZ        @0x02006d48    // 2006d48 <__sfvwrite_r+0x324>
 2006e78:	78 83 fb b8 	BRA        @0x02006a34    // 2006a34 <__sfvwrite_r+0x10>
 2006e7c:	0d 05 40 0c 	LH         12(R5),R1
 2006e80:	08 c0 00 40 	OR         $64,R1
 2006e84:	0d 45 40 0c 	SH         R1,$12(R5)
 2006e88:	0e 7f ff ff 	LDI        $-1,R1
 2006e8c:	78 80 00 04 	BRA        @0x02006e94    // 2006e94 <__sfvwrite_r+0x470>
 2006e90:	0e 7f ff ff 	LDI        $-1,R1
 2006e94:	84 04 ac 08 	LW         4(SP),R0       | LW         8(SP),R5
 2006e98:	b4 0c bc 10 	LW         12(SP),R6      | LW         16(SP),R7
 2006e9c:	c4 14 cc 18 	LW         20(SP),R8      | LW         24(SP),R9
 2006ea0:	d4 1c dc 20 	LW         28(SP),R10     | LW         32(SP),R11
 2006ea4:	e4 24 ea 28 	LW         36(SP),R12     | ADD        $40,SP
 2006ea8:	7b 40 00 00 	RTN
 2006eac:	8e 00 ff 80 	CLR        R1             | RTN

02006eb0 <_fwalk>:
 2006eb0:	e8 18 85 00 	SUB        $24,SP         | SW         R0,(SP)
 2006eb4:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2006eb8:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2006ebc:	cd 14 bf 88 	SW         R9,$20(SP)     | MOV        R1,R7
 2006ec0:	38 80 02 e0 	ADD        $736,R7
 2006ec4:	78 88 00 58 	BZ         @0x02006f20    // 2006f20 <_fwalk+0x70>
 2006ec8:	c7 90 ce 00 	MOV        R2,R8          | CLR        R9
 2006ecc:	2c 85 c0 08 	LW         8(R7),R5
 2006ed0:	34 85 c0 04 	LW         4(R7),R6
 2006ed4:	30 83 ff ff 	ADD        $-1,R6
 2006ed8:	78 90 00 38 	BLT        @0x02006f14    // 2006f14 <_fwalk+0x64>
 2006edc:	0d 05 40 0c 	LH         12(R5),R1
 2006ee0:	0c 00 00 02 	CMP        $2,R1
 2006ee4:	78 98 00 20 	BC         @0x02006f08    // 2006f08 <_fwalk+0x58>
 2006ee8:	0d 05 40 0e 	LH         14(R5),R1
 2006eec:	09 80 00 10 	LSL        $16,R1
 2006ef0:	09 c0 00 10 	ASR        $16,R1
 2006ef4:	0c 03 ff ff 	CMP        $-1,R1
 2006ef8:	78 88 00 0c 	BZ         @0x02006f08    // 2006f08 <_fwalk+0x58>
 2006efc:	0b 41 40 00 	MOV        R5,R1
 2006f00:	87 f9 ff c0 	JSR        R8
 2006f04:	48 c4 40 00 	OR         R1,R9
 2006f08:	28 80 00 6c 	ADD        $108,R5
 2006f0c:	b2 7f b3 7f 	ADD        $-1,R6         | CMP        $-1,R6
 2006f10:	78 ab ff c8 	BNZ        @0x02006edc    // 2006edc <_fwalk+0x2c>
 2006f14:	bc b8 bb 00 	LW         (R7),R7        | CMP        $0,R7
 2006f18:	78 ab ff b0 	BNZ        @0x02006ecc    // 2006ecc <_fwalk+0x1c>
 2006f1c:	78 80 00 04 	BRA        @0x02006f24    // 2006f24 <_fwalk+0x74>
 2006f20:	4b 41 c0 00 	MOV        R7,R9
 2006f24:	8f c8 84 00 	MOV        R9,R1          | LW         (SP),R0
 2006f28:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 2006f2c:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 2006f30:	cc 14 ea 18 	LW         20(SP),R9      | ADD        $24,SP
 2006f34:	7b 40 00 00 	RTN

02006f38 <_fwalk_reent>:
 2006f38:	e8 1c 85 00 	SUB        $28,SP         | SW         R0,(SP)
 2006f3c:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2006f40:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2006f44:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 2006f48:	3b 40 40 00 	MOV        R1,R7
 2006f4c:	38 80 02 e0 	ADD        $736,R7
 2006f50:	78 88 00 5c 	BZ         @0x02006fb0    // 2006fb0 <_fwalk_reent+0x78>
 2006f54:	cf 90 c7 88 	MOV        R2,R9          | MOV        R1,R8
 2006f58:	56 00 00 00 	CLR        R10
 2006f5c:	2c 85 c0 08 	LW         8(R7),R5
 2006f60:	34 85 c0 04 	LW         4(R7),R6
 2006f64:	30 83 ff ff 	ADD        $-1,R6
 2006f68:	78 90 00 38 	BLT        @0x02006fa4    // 2006fa4 <_fwalk_reent+0x6c>
 2006f6c:	0d 05 40 0c 	LH         12(R5),R1
 2006f70:	0c 00 00 02 	CMP        $2,R1
 2006f74:	78 98 00 20 	BC         @0x02006f98    // 2006f98 <_fwalk_reent+0x60>
 2006f78:	1d 05 40 0e 	LH         14(R5),R3
 2006f7c:	19 80 00 10 	LSL        $16,R3
 2006f80:	19 c0 00 10 	ASR        $16,R3
 2006f84:	1c 03 ff ff 	CMP        $-1,R3
 2006f88:	78 88 00 0c 	BZ         @0x02006f98    // 2006f98 <_fwalk_reent+0x60>
 2006f8c:	97 a8 8f c0 	MOV        R5,R2          | MOV        R8,R1
 2006f90:	87 f9 ff c8 	JSR        R9
 2006f94:	50 c4 40 00 	OR         R1,R10
 2006f98:	28 80 00 6c 	ADD        $108,R5
 2006f9c:	b2 7f b3 7f 	ADD        $-1,R6         | CMP        $-1,R6
 2006fa0:	78 ab ff c8 	BNZ        @0x02006f6c    // 2006f6c <_fwalk_reent+0x34>
 2006fa4:	bc b8 bb 00 	LW         (R7),R7        | CMP        $0,R7
 2006fa8:	78 ab ff b0 	BNZ        @0x02006f5c    // 2006f5c <_fwalk_reent+0x24>
 2006fac:	78 80 00 04 	BRA        @0x02006fb4    // 2006fb4 <_fwalk_reent+0x7c>
 2006fb0:	53 41 c0 00 	MOV        R7,R10
 2006fb4:	8f d0 84 00 	MOV        R10,R1         | LW         (SP),R0
 2006fb8:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 2006fbc:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 2006fc0:	cc 14 d4 18 	LW         20(SP),R9      | LW         24(SP),R10
 2006fc4:	ea 1c ff 80 	ADD        $28,SP         | RTN

02006fc8 <__localeconv_l>:
 2006fc8:	08 80 00 f0 	ADD        $240,R1
 2006fcc:	7b 40 00 00 	RTN

02006fd0 <_localeconv_r>:
 2006fd0:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 2006fd4:	0a 40 e8 84 
 2006fd8:	0c 84 40 00 	LW         (R1),R1
 2006fdc:	0c 84 40 34 	LW         52(R1),R1
 2006fe0:	0c 00 00 00 	CMP        $0,R1
 2006fe4:	0a 0b 00 40 	LDI.Z      0x0200f0cc,R1  // 200f0cc <__global_locale>
 2006fe8:	0a 48 f0 cc 
 2006fec:	08 80 00 f0 	ADD        $240,R1
 2006ff0:	7b 40 00 00 	RTN

02006ff4 <localeconv>:
 2006ff4:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 2006ff8:	0a 40 e8 84 
 2006ffc:	0c 84 40 00 	LW         (R1),R1
 2007000:	0c 84 40 34 	LW         52(R1),R1
 2007004:	0c 00 00 00 	CMP        $0,R1
 2007008:	0a 0b 00 40 	LDI.Z      0x0200f0cc,R1  // 200f0cc <__global_locale>
 200700c:	0a 48 f0 cc 
 2007010:	08 80 00 f0 	ADD        $240,R1
 2007014:	7b 40 00 00 	RTN

02007018 <_setlocale_r>:
 2007018:	1c 00 00 00 	CMP        $0,R3
 200701c:	78 88 00 78 	BZ         @0x02007098    // 2007098 <_setlocale_r+0x80>
 2007020:	78 80 00 80 	BRA        @0x020070a4    // 20070a4 <_setlocale_r+0x8c>
 2007024:	e8 08 85 00 	SUB        $8,SP          | SW         R0,(SP)
 2007028:	ad 04 af 98 	SW         R5,$4(SP)      | MOV        R3,R5
 200702c:	12 03 00 40 	LDI        0x0200e51c,R2  // 200e51c <blanks.4493+0x24>
 2007030:	12 40 e5 1c 
 2007034:	0b 40 c0 00 	MOV        R3,R1
 2007038:	87 fa fc f8 	JSR        0x02009b74     // 2009b74 <strcmp>
 200703c:	02 00 9b 74 
 2007040:	0c 00 00 00 	CMP        $0,R1
 2007044:	78 88 00 38 	BZ         @0x02007080    // 2007080 <_setlocale_r+0x68>
 2007048:	12 03 00 40 	LDI        0x0200e518,R2  // 200e518 <blanks.4493+0x20>
 200704c:	12 40 e5 18 
 2007050:	0b 41 40 00 	MOV        R5,R1
 2007054:	87 fa fc f8 	JSR        0x02009b74     // 2009b74 <strcmp>
 2007058:	02 00 9b 74 
 200705c:	0c 00 00 00 	CMP        $0,R1
 2007060:	78 88 00 1c 	BZ         @0x02007080    // 2007080 <_setlocale_r+0x68>
 2007064:	12 03 00 40 	LDI        0x0200e31c,R2  // 200e31c <__errno+0x28>
 2007068:	12 40 e3 1c 
 200706c:	0b 41 40 00 	MOV        R5,R1
 2007070:	87 fa fc f8 	JSR        0x02009b74     // 2009b74 <strcmp>
 2007074:	02 00 9b 74 
 2007078:	0c 00 00 00 	CMP        $0,R1
 200707c:	78 a8 00 0c 	BNZ        @0x0200708c    // 200708c <_setlocale_r+0x74>
 2007080:	0a 03 00 40 	LDI        0x0200e518,R1  // 200e518 <blanks.4493+0x20>
 2007084:	0a 40 e5 18 
 2007088:	78 80 00 04 	BRA        @0x02007090    // 2007090 <_setlocale_r+0x78>
 200708c:	0e 00 00 00 	CLR        R1
 2007090:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2007094:	ea 08 ff 80 	ADD        $8,SP          | RTN
 2007098:	0a 03 00 40 	LDI        0x0200e518,R1  // 200e518 <blanks.4493+0x20>
 200709c:	0a 40 e5 18 
 20070a0:	7b 40 00 00 	RTN
 20070a4:	78 83 ff 7c 	BRA        @0x02007024    // 2007024 <_setlocale_r+0xc>

020070a8 <__locale_mb_cur_max>:
 20070a8:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 20070ac:	0a 40 e8 84 
 20070b0:	0c 84 40 00 	LW         (R1),R1
 20070b4:	0c 84 40 34 	LW         52(R1),R1
 20070b8:	0c 00 00 00 	CMP        $0,R1
 20070bc:	0a 0b 00 40 	LDI.Z      0x0200f0cc,R1  // 200f0cc <__global_locale>
 20070c0:	0a 48 f0 cc 
 20070c4:	0d 84 41 28 	LB         296(R1),R1
 20070c8:	7b 40 00 00 	RTN

020070cc <__locale_ctype_ptr_l>:
 20070cc:	0c 84 40 ec 	LW         236(R1),R1
 20070d0:	7b 40 00 00 	RTN

020070d4 <__locale_ctype_ptr>:
 20070d4:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 20070d8:	0a 40 e8 84 
 20070dc:	0c 84 40 00 	LW         (R1),R1
 20070e0:	0c 84 40 34 	LW         52(R1),R1
 20070e4:	0c 00 00 00 	CMP        $0,R1
 20070e8:	0a 0b 00 40 	LDI.Z      0x0200f0cc,R1  // 200f0cc <__global_locale>
 20070ec:	0a 48 f0 cc 
 20070f0:	0c 84 40 ec 	LW         236(R1),R1
 20070f4:	7b 40 00 00 	RTN

020070f8 <setlocale>:
 20070f8:	14 00 00 00 	CMP        $0,R2
 20070fc:	78 88 00 78 	BZ         @0x02007178    // 2007178 <setlocale+0x80>
 2007100:	78 80 00 80 	BRA        @0x02007184    // 2007184 <setlocale+0x8c>
 2007104:	e8 08 85 00 	SUB        $8,SP          | SW         R0,(SP)
 2007108:	ad 04 af 90 	SW         R5,$4(SP)      | MOV        R2,R5
 200710c:	12 03 00 40 	LDI        0x0200e51c,R2  // 200e51c <blanks.4493+0x24>
 2007110:	12 40 e5 1c 
 2007114:	0b 41 40 00 	MOV        R5,R1
 2007118:	87 fa fc f8 	JSR        0x02009b74     // 2009b74 <strcmp>
 200711c:	02 00 9b 74 
 2007120:	0c 00 00 00 	CMP        $0,R1
 2007124:	78 88 00 38 	BZ         @0x02007160    // 2007160 <setlocale+0x68>
 2007128:	12 03 00 40 	LDI        0x0200e518,R2  // 200e518 <blanks.4493+0x20>
 200712c:	12 40 e5 18 
 2007130:	0b 41 40 00 	MOV        R5,R1
 2007134:	87 fa fc f8 	JSR        0x02009b74     // 2009b74 <strcmp>
 2007138:	02 00 9b 74 
 200713c:	0c 00 00 00 	CMP        $0,R1
 2007140:	78 88 00 1c 	BZ         @0x02007160    // 2007160 <setlocale+0x68>
 2007144:	12 03 00 40 	LDI        0x0200e31c,R2  // 200e31c <__errno+0x28>
 2007148:	12 40 e3 1c 
 200714c:	0b 41 40 00 	MOV        R5,R1
 2007150:	87 fa fc f8 	JSR        0x02009b74     // 2009b74 <strcmp>
 2007154:	02 00 9b 74 
 2007158:	0c 00 00 00 	CMP        $0,R1
 200715c:	78 a8 00 0c 	BNZ        @0x0200716c    // 200716c <setlocale+0x74>
 2007160:	0a 03 00 40 	LDI        0x0200e518,R1  // 200e518 <blanks.4493+0x20>
 2007164:	0a 40 e5 18 
 2007168:	78 80 00 04 	BRA        @0x02007170    // 2007170 <setlocale+0x78>
 200716c:	0e 00 00 00 	CLR        R1
 2007170:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2007174:	ea 08 ff 80 	ADD        $8,SP          | RTN
 2007178:	0a 03 00 40 	LDI        0x0200e518,R1  // 200e518 <blanks.4493+0x20>
 200717c:	0a 40 e5 18 
 2007180:	7b 40 00 00 	RTN
 2007184:	78 83 ff 7c 	BRA        @0x02007104    // 2007104 <setlocale+0xc>

02007188 <__smakebuf_r>:
 2007188:	68 00 00 80 	SUB        $128,SP
 200718c:	04 c7 40 68 	SW         R0,$104(SP)
 2007190:	2c c7 40 6c 	SW         R5,$108(SP)
 2007194:	34 c7 40 70 	SW         R6,$112(SP)
 2007198:	3c c7 40 74 	SW         R7,$116(SP)
 200719c:	44 c7 40 78 	SW         R8,$120(SP)
 20071a0:	4c c7 40 7c 	SW         R9,$124(SP)
 20071a4:	1d 04 80 0c 	LH         12(R2),R3
 20071a8:	b7 98 b1 02 	MOV        R3,R6          | AND        $2,R6
 20071ac:	78 88 00 1c 	BZ         @0x020071cc    // 20071cc <__smakebuf_r+0x44>
 20071b0:	0b 40 80 00 	MOV        R2,R1
 20071b4:	08 80 00 43 	ADD        $67,R1
 20071b8:	0c c4 80 00 	SW         R1,(R2)
 20071bc:	0c c4 80 10 	SW         R1,$16(R2)
 20071c0:	0e 00 00 01 	LDI        $1,R1
 20071c4:	0c c4 80 14 	SW         R1,$20(R2)
 20071c8:	78 80 01 28 	BRA        @0x020072f4    // 20072f4 <__smakebuf_r+0x16c>
 20071cc:	c7 88 af 90 	MOV        R1,R8          | MOV        R2,R5
 20071d0:	15 04 80 0e 	LH         14(R2),R2
 20071d4:	11 80 00 10 	LSL        $16,R2
 20071d8:	11 c0 00 10 	ASR        $16,R2
 20071dc:	14 00 00 00 	CMP        $0,R2
 20071e0:	78 90 00 18 	BLT        @0x020071fc    // 20071fc <__smakebuf_r+0x74>
 20071e4:	1b 43 40 00 	MOV        SP,R3
 20071e8:	87 fa fc f8 	JSR        0x0200c6f0     // 200c6f0 <_fstat_r>
 20071ec:	02 00 c6 f0 
 20071f0:	0c 00 00 00 	CMP        $0,R1
 20071f4:	78 b0 00 18 	BGE        @0x02007210    // 2007210 <__smakebuf_r+0x88>
 20071f8:	1d 05 40 0c 	LH         12(R5),R3
 20071fc:	18 40 00 80 	AND        $128,R3
 2007200:	78 88 00 30 	BZ         @0x02007234    // 2007234 <__smakebuf_r+0xac>
 2007204:	be 00 ce 40 	CLR        R7             | LDI        $64,R9
 2007208:	b6 00 97 c8 	CLR        R6             | MOV        R9,R2
 200720c:	78 80 00 30 	BRA        @0x02007240    // 2007240 <__smakebuf_r+0xb8>
 2007210:	0c 87 40 04 	LW         4(SP),R1
 2007214:	08 40 f0 00 	AND        $61440,R1
 2007218:	0c 00 20 00 	CMP        $8192,R1
 200721c:	32 08 00 00 	LDI.Z      0x00000001,R6  // 1 <_rom+0x1>
 2007220:	32 48 00 01 
 2007224:	3e 00 08 00 	LDI        $2048,R7
 2007228:	4e 00 04 00 	LDI        $1024,R9
 200722c:	13 42 40 00 	MOV        R9,R2
 2007230:	78 80 00 0c 	BRA        @0x02007240    // 2007240 <__smakebuf_r+0xb8>
 2007234:	3b 40 c0 00 	MOV        R3,R7
 2007238:	4e 00 04 00 	LDI        $1024,R9
 200723c:	b7 98 97 c8 	MOV        R3,R6          | MOV        R9,R2
 2007240:	0b 42 00 00 	MOV        R8,R1
 2007244:	87 fa fc f8 	JSR        0x02000ab8     // 2000ab8 <_malloc_r>
 2007248:	02 00 0a b8 
 200724c:	0c 00 00 00 	CMP        $0,R1
 2007250:	78 a8 00 38 	BNZ        @0x0200728c    // 200728c <__smakebuf_r+0x104>
 2007254:	0d 05 40 0c 	LH         12(R5),R1
 2007258:	13 40 40 00 	MOV        R1,R2
 200725c:	10 40 02 00 	AND        $512,R2
 2007260:	78 a8 00 90 	BNZ        @0x020072f4    // 20072f4 <__smakebuf_r+0x16c>
 2007264:	08 43 ff fc 	AND        $-4,R1
 2007268:	08 c0 00 02 	OR         $2,R1
 200726c:	0d 45 40 0c 	SH         R1,$12(R5)
 2007270:	0b 41 40 00 	MOV        R5,R1
 2007274:	08 80 00 43 	ADD        $67,R1
 2007278:	0c c5 40 00 	SW         R1,(R5)
 200727c:	0c c5 40 10 	SW         R1,$16(R5)
 2007280:	16 00 00 01 	LDI        $1,R2
 2007284:	14 c5 40 14 	SW         R2,$20(R5)
 2007288:	78 80 00 68 	BRA        @0x020072f4    // 20072f4 <__smakebuf_r+0x16c>
 200728c:	12 02 00 40 	LDI        0x02006004,R2  // 2006004 <_cleanup_r>
 2007290:	12 40 60 04 
 2007294:	14 c6 00 3c 	SW         R2,$60(R8)
 2007298:	15 05 40 0c 	LH         12(R5),R2
 200729c:	10 c0 00 80 	OR         $128,R2
 20072a0:	15 45 40 0c 	SH         R2,$12(R5)
 20072a4:	0c c5 40 00 	SW         R1,(R5)
 20072a8:	0c c5 40 10 	SW         R1,$16(R5)
 20072ac:	4c c5 40 14 	SW         R9,$20(R5)
 20072b0:	34 00 00 00 	CMP        $0,R6
 20072b4:	78 88 00 34 	BZ         @0x020072ec    // 20072ec <__smakebuf_r+0x164>
 20072b8:	15 05 40 0e 	LH         14(R5),R2
 20072bc:	11 80 00 10 	LSL        $16,R2
 20072c0:	11 c0 00 10 	ASR        $16,R2
 20072c4:	0b 42 00 00 	MOV        R8,R1
 20072c8:	87 fa fc f8 	JSR        0x0200c71c     // 200c71c <_isatty_r>
 20072cc:	02 00 c7 1c 
 20072d0:	0c 00 00 00 	CMP        $0,R1
 20072d4:	78 a8 00 08 	BNZ        @0x020072e0    // 20072e0 <__smakebuf_r+0x158>
 20072d8:	15 05 40 0c 	LH         12(R5),R2
 20072dc:	78 80 00 0c 	BRA        @0x020072ec    // 20072ec <__smakebuf_r+0x164>
 20072e0:	15 05 40 0c 	LH         12(R5),R2
 20072e4:	10 40 ff fc 	AND        $65532,R2
 20072e8:	10 c0 00 01 	OR         $1,R2
 20072ec:	38 c4 80 00 	OR         R2,R7
 20072f0:	3d 45 40 0c 	SH         R7,$12(R5)
 20072f4:	04 87 40 68 	LW         104(SP),R0
 20072f8:	2c 87 40 6c 	LW         108(SP),R5
 20072fc:	34 87 40 70 	LW         112(SP),R6
 2007300:	3c 87 40 74 	LW         116(SP),R7
 2007304:	44 87 40 78 	LW         120(SP),R8
 2007308:	4c 87 40 7c 	LW         124(SP),R9
 200730c:	68 80 00 80 	ADD        $128,SP
 2007310:	7b 40 00 00 	RTN

02007314 <__swhatbuf_r>:
 2007314:	68 00 00 78 	SUB        $120,SP
 2007318:	04 c7 40 68 	SW         R0,$104(SP)
 200731c:	2c c7 40 6c 	SW         R5,$108(SP)
 2007320:	34 c7 40 70 	SW         R6,$112(SP)
 2007324:	3c c7 40 74 	SW         R7,$116(SP)
 2007328:	af 90 b7 98 	MOV        R2,R5          | MOV        R3,R6
 200732c:	3b 41 00 00 	MOV        R4,R7
 2007330:	15 04 80 0e 	LH         14(R2),R2
 2007334:	11 80 00 10 	LSL        $16,R2
 2007338:	11 c0 00 10 	ASR        $16,R2
 200733c:	14 00 00 00 	CMP        $0,R2
 2007340:	78 b0 00 14 	BGE        @0x02007358    // 2007358 <__swhatbuf_r+0x44>
 2007344:	8e 00 8d b8 	CLR        R1             | SW         R1,(R7)
 2007348:	0d 05 40 0c 	LH         12(R5),R1
 200734c:	08 40 00 80 	AND        $128,R1
 2007350:	78 a8 00 1c 	BNZ        @0x02007370    // 2007370 <__swhatbuf_r+0x5c>
 2007354:	78 80 00 24 	BRA        @0x0200737c    // 200737c <__swhatbuf_r+0x68>
 2007358:	1b 43 40 00 	MOV        SP,R3
 200735c:	87 fa fc f8 	JSR        0x0200c6f0     // 200c6f0 <_fstat_r>
 2007360:	02 00 c6 f0 
 2007364:	0c 00 00 00 	CMP        $0,R1
 2007368:	78 b0 00 1c 	BGE        @0x02007388    // 2007388 <__swhatbuf_r+0x74>
 200736c:	78 83 ff d4 	BRA        @0x02007344    // 2007344 <__swhatbuf_r+0x30>
 2007370:	96 40 95 b0 	LDI        $64,R2         | SW         R2,(R6)
 2007374:	0e 00 00 00 	CLR        R1
 2007378:	78 80 00 30 	BRA        @0x020073ac    // 20073ac <__swhatbuf_r+0x98>
 200737c:	16 00 04 00 	LDI        $1024,R2
 2007380:	14 c5 80 00 	SW         R2,(R6)
 2007384:	78 80 00 24 	BRA        @0x020073ac    // 20073ac <__swhatbuf_r+0x98>
 2007388:	0c 87 40 04 	LW         4(SP),R1
 200738c:	08 40 f0 00 	AND        $61440,R1
 2007390:	0c 00 20 00 	CMP        $8192,R1
 2007394:	0e 00 00 00 	CLR        R1
 2007398:	0a 48 00 01 	LDILO.Z    $1,R1
 200739c:	0c c5 c0 00 	SW         R1,(R7)
 20073a0:	0e 00 04 00 	LDI        $1024,R1
 20073a4:	0c c5 80 00 	SW         R1,(R6)
 20073a8:	0e 00 08 00 	LDI        $2048,R1
 20073ac:	04 87 40 68 	LW         104(SP),R0
 20073b0:	2c 87 40 6c 	LW         108(SP),R5
 20073b4:	34 87 40 70 	LW         112(SP),R6
 20073b8:	3c 87 40 74 	LW         116(SP),R7
 20073bc:	68 80 00 78 	ADD        $120,SP
 20073c0:	7b 40 00 00 	RTN

020073c4 <_mbtowc_r>:
 20073c4:	e8 0c 85 00 	SUB        $12,SP         | SW         R0,(SP)
 20073c8:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 20073cc:	32 03 00 40 	LDI        0x0200e884,R6  // 200e884 <_impure_ptr>
 20073d0:	32 40 e8 84 
 20073d4:	34 85 80 00 	LW         (R6),R6
 20073d8:	34 85 80 34 	LW         52(R6),R6
 20073dc:	34 00 00 00 	CMP        $0,R6
 20073e0:	32 0b 00 40 	LDI.Z      0x0200f0cc,R6  // 200f0cc <__global_locale>
 20073e4:	32 48 f0 cc 
 20073e8:	03 43 c0 01 	IJSR       #228(R6)
 20073ec:	7c 85 80 e4 
 20073f0:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 20073f4:	b4 08 ea 0c 	LW         8(SP),R6       | ADD        $12,SP
 20073f8:	7b 40 00 00 	RTN

020073fc <__ascii_mbtowc>:
 20073fc:	14 00 00 00 	CMP        $0,R2
 2007400:	78 a8 00 38 	BNZ        @0x0200743c    // 200743c <__ascii_mbtowc+0x40>
 2007404:	78 80 00 64 	BRA        @0x0200746c    // 200746c <__ascii_mbtowc+0x70>
 2007408:	68 00 00 04 	SUB        $4,SP
 200740c:	8f 98 9b 00 	MOV        R3,R1          | CMP        $0,R3
 2007410:	78 88 00 24 	BZ         @0x02007438    // 2007438 <__ascii_mbtowc+0x3c>
 2007414:	24 00 00 00 	CMP        $0,R4
 2007418:	78 88 00 18 	BZ         @0x02007434    // 2007434 <__ascii_mbtowc+0x38>
 200741c:	0d 84 c0 00 	LB         (R3),R1
 2007420:	0c c7 40 00 	SW         R1,(SP)
 2007424:	0d 84 c0 00 	LB         (R3),R1
 2007428:	8b 00 8e 00 	CMP        $0,R1          | CLR        R1
 200742c:	0a 68 00 01 	LDILO.NZ   $1,R1
 2007430:	78 80 00 04 	BRA        @0x02007438    // 2007438 <__ascii_mbtowc+0x3c>
 2007434:	0e 7f ff fe 	LDI        $-2,R1
 2007438:	ea 04 ff 80 	ADD        $4,SP          | RTN
 200743c:	1c 00 00 00 	CMP        $0,R3
 2007440:	78 88 00 20 	BZ         @0x02007464    // 2007464 <__ascii_mbtowc+0x68>
 2007444:	24 00 00 00 	CMP        $0,R4
 2007448:	78 88 00 1c 	BZ         @0x02007468    // 2007468 <__ascii_mbtowc+0x6c>
 200744c:	0d 84 c0 00 	LB         (R3),R1
 2007450:	0c c4 80 00 	SW         R1,(R2)
 2007454:	0d 84 c0 00 	LB         (R3),R1
 2007458:	8b 00 8e 00 	CMP        $0,R1          | CLR        R1
 200745c:	0a 68 00 01 	LDILO.NZ   $1,R1
 2007460:	7b 40 00 00 	RTN
 2007464:	8f 98 ff 80 	MOV        R3,R1          | RTN
 2007468:	8e fe ff 80 	LDI        $-2,R1         | RTN
 200746c:	78 83 ff 98 	BRA        @0x02007408    // 2007408 <__ascii_mbtowc+0xc>

02007470 <memchr>:
 2007470:	e8 1c ad 00 	SUB        $28,SP         | SW         R5,(SP)
 2007474:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 2007478:	c5 0c cd 10 	SW         R8,$12(SP)     | SW         R9,$16(SP)
 200747c:	d5 14 dd 18 	SW         R10,$20(SP)    | SW         R11,$24(SP)
 2007480:	2b 40 80 00 	MOV        R2,R5
 2007484:	28 40 00 ff 	AND        $255,R5
 2007488:	a7 88 a1 07 	MOV        R1,R4          | AND        $7,R4
 200748c:	78 88 00 40 	BZ         @0x020074d0    // 20074d0 <memchr+0x60>
 2007490:	a7 98 a2 7f 	MOV        R3,R4          | ADD        $-1,R4
 2007494:	1c 00 00 00 	CMP        $0,R3
 2007498:	78 88 01 28 	BZ         @0x020075c4    // 20075c4 <memchr+0x154>
 200749c:	1d 84 40 00 	LB         (R1),R3
 20074a0:	1c 05 40 00 	CMP        R5,R3
 20074a4:	78 88 01 38 	BZ         @0x020075e0    // 20075e0 <memchr+0x170>
 20074a8:	78 80 00 14 	BRA        @0x020074c0    // 20074c0 <memchr+0x50>
 20074ac:	a2 7f a3 7f 	ADD        $-1,R4         | CMP        $-1,R4
 20074b0:	78 88 01 18 	BZ         @0x020075cc    // 20075cc <memchr+0x15c>
 20074b4:	1d 84 40 00 	LB         (R1),R3
 20074b8:	1c 05 40 00 	CMP        R5,R3
 20074bc:	78 88 01 14 	BZ         @0x020075d4    // 20075d4 <memchr+0x164>
 20074c0:	8a 01 9f 88 	ADD        $1,R1          | MOV        R1,R3
 20074c4:	18 40 00 07 	AND        $7,R3
 20074c8:	78 ab ff e0 	BNZ        @0x020074ac    // 20074ac <memchr+0x3c>
 20074cc:	78 80 00 04 	BRA        @0x020074d4    // 20074d4 <memchr+0x64>
 20074d0:	23 40 c0 00 	MOV        R3,R4
 20074d4:	24 00 00 08 	CMP        $8,R4
 20074d8:	78 b8 00 20 	BNC        @0x020074fc    // 20074fc <memchr+0x8c>
 20074dc:	24 00 00 00 	CMP        $0,R4
 20074e0:	78 a8 00 04 	BNZ        @0x020074e8    // 20074e8 <memchr+0x78>
 20074e4:	78 80 00 f0 	BRA        @0x020075d8    // 20075d8 <memchr+0x168>
 20074e8:	15 84 40 00 	LB         (R1),R2
 20074ec:	14 05 40 00 	CMP        R5,R2
 20074f0:	78 88 00 ec 	BZ         @0x020075e0    // 20075e0 <memchr+0x170>
 20074f4:	9f 88 9a a0 	MOV        R1,R3          | ADD        R4,R3
 20074f8:	78 80 00 b8 	BRA        @0x020075b4    // 20075b4 <memchr+0x144>
 20074fc:	1b 40 80 00 	MOV        R2,R3
 2007500:	19 80 00 08 	LSL        $8,R3
 2007504:	18 40 ff ff 	AND        $65535,R3
 2007508:	10 40 00 ff 	AND        $255,R2
 200750c:	18 c4 80 00 	OR         R2,R3
 2007510:	cf 98 c7 98 	MOV        R3,R9          | MOV        R3,R8
 2007514:	41 c0 00 1f 	ASR        $31,R8
 2007518:	33 40 c0 00 	MOV        R3,R6
 200751c:	31 40 00 10 	LSR        $16,R6
 2007520:	13 42 00 00 	MOV        R8,R2
 2007524:	11 80 00 10 	LSL        $16,R2
 2007528:	30 c4 80 00 	OR         R2,R6
 200752c:	13 41 80 00 	MOV        R6,R2
 2007530:	19 80 00 10 	LSL        $16,R3
 2007534:	48 c4 c0 00 	OR         R3,R9
 2007538:	40 c4 80 00 	OR         R2,R8
 200753c:	97 c8 9e 00 	MOV        R9,R2          | CLR        R3
 2007540:	48 c4 c0 00 	OR         R3,R9
 2007544:	40 c4 80 00 	OR         R2,R8
 2007548:	52 01 7f 7f 	LDI        0xfefefefe,R10 // fefefefe <_top_of_stack+0xfbfefefe>
 200754c:	52 40 fe fe 
 2007550:	5b 42 80 01 	MOV        $1+R10,R11
 2007554:	14 84 40 00 	LW         (R1),R2
 2007558:	1c 84 40 04 	LW         4(R1),R3
 200755c:	19 06 40 00 	XOR        R9,R3
 2007560:	11 06 00 00 	XOR        R8,R2
 2007564:	b7 90 bf 98 	MOV        R2,R6          | MOV        R3,R7
 2007568:	38 86 c0 00 	ADD        R11,R7
 200756c:	30 98 00 01 	ADD.C      $1,R6
 2007570:	30 86 80 00 	ADD        R10,R6
 2007574:	19 03 ff ff 	XOR        $-1,R3
 2007578:	11 03 ff ff 	XOR        $-1,R2
 200757c:	99 b8 91 b0 	AND        R7,R3          | AND        R6,R2
 2007580:	32 01 01 01 	LDI        0x80808080,R6  // 80808080 <_top_of_stack+0x7d808080>
 2007584:	32 40 80 80 
 2007588:	bf b0 99 b8 	MOV        R6,R7          | AND        R7,R3
 200758c:	91 b0 93 00 	AND        R6,R2          | CMP        $0,R2
 2007590:	1c 08 00 00 	CMP.Z      $0,R3
 2007594:	78 ab ff 50 	BNZ        @0x020074e8    // 20074e8 <memchr+0x78>
 2007598:	a2 78 8a 08 	ADD        $-8,R4         | ADD        $8,R1
 200759c:	24 00 00 08 	CMP        $8,R4
 20075a0:	78 bb ff b0 	BNC        @0x02007554    // 2007554 <memchr+0xe4>
 20075a4:	78 83 ff 34 	BRA        @0x020074dc    // 20074dc <memchr+0x6c>
 20075a8:	15 84 40 00 	LB         (R1),R2
 20075ac:	14 05 40 00 	CMP        R5,R2
 20075b0:	78 88 00 2c 	BZ         @0x020075e0    // 20075e0 <memchr+0x170>
 20075b4:	8a 01 8b 98 	ADD        $1,R1          | CMP        R3,R1
 20075b8:	78 ab ff ec 	BNZ        @0x020075a8    // 20075a8 <memchr+0x138>
 20075bc:	0e 00 00 00 	CLR        R1
 20075c0:	78 80 00 1c 	BRA        @0x020075e0    // 20075e0 <memchr+0x170>
 20075c4:	0b 40 c0 00 	MOV        R3,R1
 20075c8:	78 80 00 14 	BRA        @0x020075e0    // 20075e0 <memchr+0x170>
 20075cc:	0e 00 00 00 	CLR        R1
 20075d0:	78 80 00 0c 	BRA        @0x020075e0    // 20075e0 <memchr+0x170>
 20075d4:	78 80 00 08 	BRA        @0x020075e0    // 20075e0 <memchr+0x170>
 20075d8:	0b 41 00 00 	MOV        R4,R1
 20075dc:	78 80 00 00 	BRA        @0x020075e0    // 20075e0 <memchr+0x170>
 20075e0:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 20075e4:	bc 08 c4 0c 	LW         8(SP),R7       | LW         12(SP),R8
 20075e8:	cc 10 d4 14 	LW         16(SP),R9      | LW         20(SP),R10
 20075ec:	dc 18 ea 1c 	LW         24(SP),R11     | ADD        $28,SP
 20075f0:	7b 40 00 00 	RTN

020075f4 <memmove>:
 20075f4:	e8 1c ad 00 	SUB        $28,SP         | SW         R5,(SP)
 20075f8:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 20075fc:	c5 0c cd 10 	SW         R8,$12(SP)     | SW         R9,$16(SP)
 2007600:	d5 14 dd 18 	SW         R10,$20(SP)    | SW         R11,$24(SP)
 2007604:	14 04 40 00 	CMP        R1,R2
 2007608:	78 b8 00 30 	BNC        @0x0200763c    // 200763c <memmove+0x48>
 200760c:	a7 90 a2 98 	MOV        R2,R4          | ADD        R3,R4
 2007610:	0c 05 00 00 	CMP        R4,R1
 2007614:	78 b8 00 24 	BNC        @0x0200763c    // 200763c <memmove+0x48>
 2007618:	af 88 aa 98 	MOV        R1,R5          | ADD        R3,R5
 200761c:	1c 00 00 00 	CMP        $0,R3
 2007620:	78 88 01 e4 	BZ         @0x02007808    // 2007808 <memmove+0x214>
 2007624:	aa 7f a2 7f 	ADD        $-1,R5         | ADD        $-1,R4
 2007628:	1d 85 00 00 	LB         (R4),R3
 200762c:	1d c5 40 00 	SB         R3,(R5)
 2007630:	14 05 00 00 	CMP        R4,R2
 2007634:	78 ab ff ec 	BNZ        @0x02007624    // 2007624 <memmove+0x30>
 2007638:	78 80 01 cc 	BRA        @0x02007808    // 2007808 <memmove+0x214>
 200763c:	a7 88 9b 20 	MOV        R1,R4          | CMP        $32,R3
 2007640:	78 98 00 08 	BC         @0x0200764c    // 200764c <memmove+0x58>
 2007644:	78 80 00 14 	BRA        @0x0200765c    // 200765c <memmove+0x68>
 2007648:	1b 41 80 00 	MOV        R6,R3
 200764c:	bf 98 ba 7f 	MOV        R3,R7          | ADD        $-1,R7
 2007650:	1c 00 00 00 	CMP        $0,R3
 2007654:	78 a8 00 d4 	BNZ        @0x0200772c    // 200772c <memmove+0x138>
 2007658:	78 80 01 ac 	BRA        @0x02007808    // 2007808 <memmove+0x214>
 200765c:	23 40 80 00 	MOV        R2,R4
 2007660:	20 c4 40 00 	OR         R1,R4
 2007664:	20 40 00 07 	AND        $7,R4
 2007668:	78 a8 01 90 	BNZ        @0x020077fc    // 20077fc <memmove+0x208>
 200766c:	af 90 a7 88 	MOV        R2,R5          | MOV        R1,R4
 2007670:	33 40 c0 00 	MOV        R3,R6
 2007674:	3c 85 40 00 	LW         (R5),R7
 2007678:	44 85 40 04 	LW         4(R5),R8
 200767c:	3c c5 00 00 	SW         R7,(R4)
 2007680:	44 c5 00 04 	SW         R8,$4(R4)
 2007684:	3c 85 40 08 	LW         8(R5),R7
 2007688:	44 85 40 0c 	LW         12(R5),R8
 200768c:	3c c5 00 08 	SW         R7,$8(R4)
 2007690:	44 c5 00 0c 	SW         R8,$12(R4)
 2007694:	3c 85 40 10 	LW         16(R5),R7
 2007698:	44 85 40 14 	LW         20(R5),R8
 200769c:	3c c5 00 10 	SW         R7,$16(R4)
 20076a0:	44 c5 00 14 	SW         R8,$20(R4)
 20076a4:	a2 20 aa 20 	ADD        $32,R4         | ADD        $32,R5
 20076a8:	3c 85 7f f8 	LW         -8(R5),R7
 20076ac:	44 85 7f fc 	LW         -4(R5),R8
 20076b0:	3c c5 3f f8 	SW         R7,$-8(R4)
 20076b4:	c5 a4 b2 60 	SW         R8,$-4(R4)     | ADD        $-32,R6
 20076b8:	34 00 00 20 	CMP        $32,R6
 20076bc:	78 bb ff b4 	BNC        @0x02007674    // 2007674 <memmove+0x80>
 20076c0:	af 98 aa 60 	MOV        R3,R5          | ADD        $-32,R5
 20076c4:	a9 60 aa 20 	AND        $-32,R5        | ADD        $32,R5
 20076c8:	a7 88 a2 a8 	MOV        R1,R4          | ADD        R5,R4
 20076cc:	92 a8 b7 98 	ADD        R5,R2          | MOV        R3,R6
 20076d0:	b1 1f b3 08 	AND        $31,R6         | CMP        $8,R6
 20076d4:	78 9b ff 70 	BC         @0x02007648    // 2007648 <memmove+0x54>
 20076d8:	3c 84 80 00 	LW         (R2),R7
 20076dc:	44 84 80 04 	LW         4(R2),R8
 20076e0:	3c c5 00 00 	SW         R7,(R4)
 20076e4:	44 c5 00 04 	SW         R8,$4(R4)
 20076e8:	af b0 aa 78 	MOV        R6,R5          | ADD        $-8,R5
 20076ec:	2c 00 00 08 	CMP        $8,R5
 20076f0:	78 98 00 28 	BC         @0x0200771c    // 200771c <memmove+0x128>
 20076f4:	3c 84 80 08 	LW         8(R2),R7
 20076f8:	44 84 80 0c 	LW         12(R2),R8
 20076fc:	3c c5 00 08 	SW         R7,$8(R4)
 2007700:	44 c5 00 0c 	SW         R8,$12(R4)
 2007704:	b2 70 b3 08 	ADD        $-16,R6        | CMP        $8,R6
 2007708:	78 98 00 10 	BC         @0x0200771c    // 200771c <memmove+0x128>
 200770c:	34 84 80 10 	LW         16(R2),R6
 2007710:	3c 84 80 14 	LW         20(R2),R7
 2007714:	34 c5 00 10 	SW         R6,$16(R4)
 2007718:	3c c5 00 14 	SW         R7,$20(R4)
 200771c:	a9 78 aa 08 	AND        $-8,R5         | ADD        $8,R5
 2007720:	99 07 92 a8 	AND        $7,R3          | ADD        R5,R2
 2007724:	20 85 40 00 	ADD        R5,R4
 2007728:	78 83 ff 20 	BRA        @0x0200764c    // 200764c <memmove+0x58>
 200772c:	af a0 aa 04 	MOV        R4,R5          | ADD        $4,R5
 2007730:	93 a8 ae 00 	CMP        R5,R2          | CLR        R5
 2007734:	2a 78 00 01 	LDILO.NC   $1,R5
 2007738:	b7 90 b2 04 	MOV        R2,R6          | ADD        $4,R6
 200773c:	24 05 80 00 	CMP        R6,R4
 2007740:	28 f8 00 01 	OR.NC      $1,R5
 2007744:	b7 a8 9b 0a 	MOV        R5,R6          | CMP        $10,R3
 2007748:	2e 00 00 00 	CLR        R5
 200774c:	2a 78 00 01 	LDILO.NC   $1,R5
 2007750:	a9 b0 b7 a8 	AND        R6,R5          | MOV        R5,R6
 2007754:	2b 41 00 00 	MOV        R4,R5
 2007758:	28 c4 80 00 	OR         R2,R5
 200775c:	a9 03 ae 00 	AND        $3,R5          | CLR        R5
 2007760:	2a 48 00 01 	LDILO.Z    $1,R5
 2007764:	28 45 80 00 	AND        R6,R5
 2007768:	78 88 00 70 	BZ         @0x020077dc    // 20077dc <memmove+0x1e8>
 200776c:	af 98 aa 7c 	MOV        R3,R5          | ADD        $-4,R5
 2007770:	29 40 00 02 	LSR        $2,R5
 2007774:	aa 01 d7 a8 	ADD        $1,R5          | MOV        R5,R10
 2007778:	51 80 00 02 	LSL        $2,R10
 200777c:	3c 00 00 03 	CMP        $3,R7
 2007780:	78 98 00 34 	BC         @0x020077b8    // 20077b8 <memmove+0x1c4>
 2007784:	cf 90 c7 a0 	MOV        R2,R9          | MOV        R4,R8
 2007788:	36 00 00 00 	CLR        R6
 200778c:	dc c8 dd c0 	LW         (R9),R11       | SW         R11,(R8)
 2007790:	b2 01 ca 04 	ADD        $1,R6          | ADD        $4,R9
 2007794:	c2 04 b3 a8 	ADD        $4,R8          | CMP        R5,R6
 2007798:	78 9b ff f0 	BC         @0x0200778c    // 200778c <memmove+0x198>
 200779c:	78 80 00 0c 	BRA        @0x020077ac    // 20077ac <memmove+0x1b8>
 20077a0:	15 84 80 02 	LB         2(R2),R2
 20077a4:	15 c5 00 02 	SB         R2,$2(R4)
 20077a8:	78 80 00 5c 	BRA        @0x02007808    // 2007808 <memmove+0x214>
 20077ac:	a2 d0 92 d0 	ADD        R10,R4         | ADD        R10,R2
 20077b0:	b8 d0 d3 98 	SUB        R10,R7         | CMP        R3,R10
 20077b4:	78 88 00 50 	BZ         @0x02007808    // 2007808 <memmove+0x214>
 20077b8:	1d 84 80 00 	LB         (R2),R3
 20077bc:	1d c5 00 00 	SB         R3,(R4)
 20077c0:	3c 00 00 00 	CMP        $0,R7
 20077c4:	78 88 00 40 	BZ         @0x02007808    // 2007808 <memmove+0x214>
 20077c8:	2d 84 80 01 	LB         1(R2),R5
 20077cc:	2d c5 00 01 	SB         R5,$1(R4)
 20077d0:	3c 00 00 01 	CMP        $1,R7
 20077d4:	78 ab ff c8 	BNZ        @0x020077a0    // 20077a0 <memmove+0x1ac>
 20077d8:	78 80 00 2c 	BRA        @0x02007808    // 2007808 <memmove+0x214>
 20077dc:	b7 a0 b2 98 	MOV        R4,R6          | ADD        R3,R6
 20077e0:	1b 41 80 00 	MOV        R6,R3
 20077e4:	a2 01 92 01 	ADD        $1,R4          | ADD        $1,R2
 20077e8:	3d 84 bf ff 	LB         -1(R2),R7
 20077ec:	3d c5 3f ff 	SB         R7,$-1(R4)
 20077f0:	24 04 c0 00 	CMP        R3,R4
 20077f4:	78 ab ff ec 	BNZ        @0x020077e4    // 20077e4 <memmove+0x1f0>
 20077f8:	78 80 00 0c 	BRA        @0x02007808    // 2007808 <memmove+0x214>
 20077fc:	bf 98 ba 7f 	MOV        R3,R7          | ADD        $-1,R7
 2007800:	23 40 40 00 	MOV        R1,R4
 2007804:	78 83 ff 24 	BRA        @0x0200772c    // 200772c <memmove+0x138>
 2007808:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 200780c:	bc 08 c4 0c 	LW         8(SP),R7       | LW         12(SP),R8
 2007810:	cc 10 d4 14 	LW         16(SP),R9      | LW         20(SP),R10
 2007814:	dc 18 ea 1c 	LW         24(SP),R11     | ADD        $28,SP
 2007818:	7b 40 00 00 	RTN

0200781c <_Balloc>:
 200781c:	e8 10 85 00 	SUB        $16,SP         | SW         R0,(SP)
 2007820:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2007824:	bd 0c af 88 	SW         R7,$12(SP)     | MOV        R1,R5
 2007828:	33 40 80 00 	MOV        R2,R6
 200782c:	14 84 40 4c 	LW         76(R1),R2
 2007830:	14 00 00 00 	CMP        $0,R2
 2007834:	78 a8 00 20 	BNZ        @0x02007858    // 2007858 <_Balloc+0x3c>
 2007838:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 200783c:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2007840:	02 00 b6 a4 
 2007844:	0c c5 40 4c 	SW         R1,$76(R5)
 2007848:	97 88 8b 00 	MOV        R1,R2          | CMP        $0,R1
 200784c:	78 a8 00 08 	BNZ        @0x02007858    // 2007858 <_Balloc+0x3c>
 2007850:	0e 00 00 00 	CLR        R1
 2007854:	78 80 00 54 	BRA        @0x020078ac    // 20078ac <_Balloc+0x90>
 2007858:	0b 41 80 00 	MOV        R6,R1
 200785c:	09 80 00 02 	LSL        $2,R1
 2007860:	92 88 8c 90 	ADD        R1,R2          | LW         (R2),R1
 2007864:	0c 00 00 00 	CMP        $0,R1
 2007868:	78 88 00 08 	BZ         @0x02007874    // 2007874 <_Balloc+0x58>
 200786c:	9c 88 9d 90 	LW         (R1),R3        | SW         R3,(R2)
 2007870:	78 80 00 2c 	BRA        @0x020078a0    // 20078a0 <_Balloc+0x84>
 2007874:	96 01 be 01 	LDI        $1,R2          | LDI        $1,R7
 2007878:	39 85 80 00 	LSL        R6,R7
 200787c:	9f b8 9a 05 	MOV        R7,R3          | ADD        $5,R3
 2007880:	19 80 00 02 	LSL        $2,R3
 2007884:	0b 41 40 00 	MOV        R5,R1
 2007888:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 200788c:	02 00 b6 a4 
 2007890:	0c 00 00 00 	CMP        $0,R1
 2007894:	78 8b ff b8 	BZ         @0x02007850    // 2007850 <_Balloc+0x34>
 2007898:	34 c4 40 04 	SW         R6,$4(R1)
 200789c:	3c c4 40 08 	SW         R7,$8(R1)
 20078a0:	16 00 00 00 	CLR        R2
 20078a4:	14 c4 40 10 	SW         R2,$16(R1)
 20078a8:	14 c4 40 0c 	SW         R2,$12(R1)
 20078ac:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 20078b0:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 20078b4:	ea 10 ff 80 	ADD        $16,SP         | RTN

020078b8 <_Bfree>:
 20078b8:	14 00 00 00 	CMP        $0,R2
 20078bc:	7b 48 00 00 	RTN.Z
 20078c0:	1c 84 80 04 	LW         4(R2),R3
 20078c4:	19 80 00 02 	LSL        $2,R3
 20078c8:	0c 84 40 4c 	LW         76(R1),R1
 20078cc:	8a 98 9c 88 	ADD        R3,R1          | LW         (R1),R3
 20078d0:	9d 90 95 88 	SW         R3,(R2)        | SW         R2,(R1)
 20078d4:	7b 40 00 00 	RTN

020078d8 <__multadd>:
 20078d8:	e8 20 85 00 	SUB        $32,SP         | SW         R0,(SP)
 20078dc:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 20078e0:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 20078e4:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 20078e8:	dd 1c bf 88 	SW         R11,$28(SP)    | MOV        R1,R7
 20078ec:	33 40 80 00 	MOV        R2,R6
 20078f0:	44 84 80 10 	LW         16(R2),R8
 20078f4:	13 40 80 14 	MOV        $20+R2,R2
 20078f8:	2e 00 00 00 	CLR        R5
 20078fc:	8c 90 d7 88 	LW         (R2),R1        | MOV        R1,R10
 2007900:	50 40 ff ff 	AND        $65535,R10
 2007904:	53 04 c0 00 	MPY        R3,R10
 2007908:	50 85 00 00 	ADD        R4,R10
 200790c:	09 40 00 10 	LSR        $16,R1
 2007910:	0b 04 c0 00 	MPY        R3,R1
 2007914:	23 42 80 00 	MOV        R10,R4
 2007918:	21 40 00 10 	LSR        $16,R4
 200791c:	8a a0 cf 88 	ADD        R4,R1          | MOV        R1,R9
 2007920:	49 40 00 10 	LSR        $16,R9
 2007924:	a7 c8 92 04 	MOV        R9,R4          | ADD        $4,R2
 2007928:	09 80 00 10 	LSL        $16,R1
 200792c:	50 40 ff ff 	AND        $65535,R10
 2007930:	8a d0 8d 94 	ADD        R10,R1         | SW         R1,$-4(R2)
 2007934:	aa 01 ab c0 	ADD        $1,R5          | CMP        R8,R5
 2007938:	78 93 ff c0 	BLT        @0x020078fc    // 20078fc <__multadd+0x24>
 200793c:	4c 00 00 00 	CMP        $0,R9
 2007940:	78 88 00 e0 	BZ         @0x02007a24    // 2007a24 <__multadd+0x14c>
 2007944:	0c 85 80 08 	LW         8(R6),R1
 2007948:	44 04 40 00 	CMP        R1,R8
 200794c:	78 90 00 c0 	BLT        @0x02007a10    // 2007a10 <__multadd+0x138>
 2007950:	54 85 80 04 	LW         4(R6),R10
 2007954:	50 80 00 01 	ADD        $1,R10
 2007958:	0c 85 c0 4c 	LW         76(R7),R1
 200795c:	0c 00 00 00 	CMP        $0,R1
 2007960:	78 a8 00 24 	BNZ        @0x02007988    // 2007988 <__multadd+0xb0>
 2007964:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2007968:	0b 41 c0 00 	MOV        R7,R1
 200796c:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2007970:	02 00 b6 a4 
 2007974:	0c c5 c0 4c 	SW         R1,$76(R7)
 2007978:	0c 00 00 00 	CMP        $0,R1
 200797c:	78 a8 00 08 	BNZ        @0x02007988    // 2007988 <__multadd+0xb0>
 2007980:	2e 00 00 00 	CLR        R5
 2007984:	78 80 00 54 	BRA        @0x020079dc    // 20079dc <__multadd+0x104>
 2007988:	13 42 80 00 	MOV        R10,R2
 200798c:	11 80 00 02 	LSL        $2,R2
 2007990:	8a 90 ac 88 	ADD        R2,R1          | LW         (R1),R5
 2007994:	2c 00 00 00 	CMP        $0,R5
 2007998:	78 88 00 08 	BZ         @0x020079a4    // 20079a4 <__multadd+0xcc>
 200799c:	84 a8 85 88 	LW         (R5),R0        | SW         R0,(R1)
 20079a0:	78 80 00 2c 	BRA        @0x020079d0    // 20079d0 <__multadd+0xf8>
 20079a4:	96 01 de 01 	LDI        $1,R2          | LDI        $1,R11
 20079a8:	59 86 80 00 	LSL        R10,R11
 20079ac:	9f d8 9a 05 	MOV        R11,R3         | ADD        $5,R3
 20079b0:	19 80 00 02 	LSL        $2,R3
 20079b4:	0b 41 c0 00 	MOV        R7,R1
 20079b8:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 20079bc:	02 00 b6 a4 
 20079c0:	af 88 8b 00 	MOV        R1,R5          | CMP        $0,R1
 20079c4:	78 8b ff b8 	BZ         @0x02007980    // 2007980 <__multadd+0xa8>
 20079c8:	54 c4 40 04 	SW         R10,$4(R1)
 20079cc:	5c c4 40 08 	SW         R11,$8(R1)
 20079d0:	16 00 00 00 	CLR        R2
 20079d4:	14 c5 40 10 	SW         R2,$16(R5)
 20079d8:	14 c5 40 0c 	SW         R2,$12(R5)
 20079dc:	1c 85 80 10 	LW         16(R6),R3
 20079e0:	18 80 00 02 	ADD        $2,R3
 20079e4:	19 80 00 02 	LSL        $2,R3
 20079e8:	13 41 80 0c 	MOV        $12+R6,R2
 20079ec:	0b 41 40 0c 	MOV        $12+R5,R1
 20079f0:	87 fa fc f8 	JSR        0x02001470     // 2001470 <memcpy>
 20079f4:	02 00 14 70 
 20079f8:	14 85 80 04 	LW         4(R6),R2
 20079fc:	11 80 00 02 	LSL        $2,R2
 2007a00:	0c 85 c0 4c 	LW         76(R7),R1
 2007a04:	8a 90 94 88 	ADD        R2,R1          | LW         (R1),R2
 2007a08:	95 b0 b5 88 	SW         R2,(R6)        | SW         R6,(R1)
 2007a0c:	33 41 40 00 	MOV        R5,R6
 2007a10:	8f c0 8a 05 	MOV        R8,R1          | ADD        $5,R1
 2007a14:	09 80 00 02 	LSL        $2,R1
 2007a18:	97 b0 92 88 	MOV        R6,R2          | ADD        R1,R2
 2007a1c:	cd 90 c2 01 	SW         R9,(R2)        | ADD        $1,R8
 2007a20:	44 c5 80 10 	SW         R8,$16(R6)
 2007a24:	8f b0 84 00 	MOV        R6,R1          | LW         (SP),R0
 2007a28:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 2007a2c:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 2007a30:	cc 14 d4 18 	LW         20(SP),R9      | LW         24(SP),R10
 2007a34:	dc 1c ea 20 	LW         28(SP),R11     | ADD        $32,SP
 2007a38:	7b 40 00 00 	RTN

02007a3c <__s2b>:
 2007a3c:	e8 34 85 10 	SUB        $52,SP         | SW         R0,$16(SP)
 2007a40:	ad 14 b5 18 	SW         R5,$20(SP)     | SW         R6,$24(SP)
 2007a44:	bd 1c c5 20 	SW         R7,$28(SP)     | SW         R8,$32(SP)
 2007a48:	cd 24 d5 28 	SW         R9,$36(SP)     | SW         R10,$40(SP)
 2007a4c:	dd 2c e5 30 	SW         R11,$44(SP)    | SW         R12,$48(SP)
 2007a50:	d7 88 c7 90 	MOV        R1,R10         | MOV        R2,R8
 2007a54:	e7 98 a5 04 	MOV        R3,R12         | SW         R4,$4(SP)
 2007a58:	97 a0 92 08 	MOV        R4,R2          | ADD        $8,R2
 2007a5c:	13 c0 00 09 	DIVS       $9,R2
 2007a60:	b6 00 93 02 	CLR        R6             | CMP        $2,R2
 2007a64:	78 90 00 14 	BLT        @0x02007a7c    // 2007a7c <__s2b+0x40>
 2007a68:	8e 01 b6 00 	LDI        $1,R1          | CLR        R6
 2007a6c:	8a 88 b2 01 	ADD        R1,R1          | ADD        $1,R6
 2007a70:	0c 04 80 00 	CMP        R2,R1
 2007a74:	78 93 ff f4 	BLT        @0x02007a6c    // 2007a6c <__s2b+0x30>
 2007a78:	78 80 00 00 	BRA        @0x02007a7c    // 2007a7c <__s2b+0x40>
 2007a7c:	0c 86 80 4c 	LW         76(R10),R1
 2007a80:	0c 00 00 00 	CMP        $0,R1
 2007a84:	78 a8 00 1c 	BNZ        @0x02007aa4    // 2007aa4 <__s2b+0x68>
 2007a88:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2007a8c:	0b 42 80 00 	MOV        R10,R1
 2007a90:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2007a94:	02 00 b6 a4 
 2007a98:	0c c6 80 4c 	SW         R1,$76(R10)
 2007a9c:	0c 00 00 00 	CMP        $0,R1
 2007aa0:	78 88 03 60 	BZ         @0x02007e04    // 2007e04 <__s2b+0x3c8>
 2007aa4:	13 41 80 00 	MOV        R6,R2
 2007aa8:	11 80 00 02 	LSL        $2,R2
 2007aac:	8a 90 bc 88 	ADD        R2,R1          | LW         (R1),R7
 2007ab0:	3c 00 00 00 	CMP        $0,R7
 2007ab4:	78 88 00 08 	BZ         @0x02007ac0    // 2007ac0 <__s2b+0x84>
 2007ab8:	94 b8 95 88 	LW         (R7),R2        | SW         R2,(R1)
 2007abc:	78 80 00 2c 	BRA        @0x02007aec    // 2007aec <__s2b+0xb0>
 2007ac0:	96 01 ce 01 	LDI        $1,R2          | LDI        $1,R9
 2007ac4:	49 85 80 00 	LSL        R6,R9
 2007ac8:	9f c8 9a 05 	MOV        R9,R3          | ADD        $5,R3
 2007acc:	19 80 00 02 	LSL        $2,R3
 2007ad0:	0b 42 80 00 	MOV        R10,R1
 2007ad4:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2007ad8:	02 00 b6 a4 
 2007adc:	bf 88 8b 00 	MOV        R1,R7          | CMP        $0,R1
 2007ae0:	78 88 03 20 	BZ         @0x02007e04    // 2007e04 <__s2b+0x3c8>
 2007ae4:	34 c4 40 04 	SW         R6,$4(R1)
 2007ae8:	4c c4 40 08 	SW         R9,$8(R1)
 2007aec:	0e 00 00 00 	CLR        R1
 2007af0:	0c c5 c0 0c 	SW         R1,$12(R7)
 2007af4:	2c c5 c0 14 	SW         R5,$20(R7)
 2007af8:	16 00 00 01 	LDI        $1,R2
 2007afc:	14 c5 c0 10 	SW         R2,$16(R7)
 2007b00:	64 00 00 0a 	CMP        $10,R12
 2007b04:	78 90 01 90 	BLT        @0x02007c98    // 2007c98 <__s2b+0x25c>
 2007b08:	8f c0 8a 09 	MOV        R8,R1          | ADD        $9,R1
 2007b0c:	8d 08 c2 e0 	SW         R1,$8(SP)      | ADD        R12,R8
 2007b10:	cf 88 b7 90 	MOV        R1,R9          | MOV        R2,R6
 2007b14:	e5 0c e7 d0 	SW         R12,$12(SP)    | MOV        R10,R12
 2007b18:	48 80 00 01 	ADD        $1,R9
 2007b1c:	5d 86 7f ff 	LB         -1(R9),R11
 2007b20:	da 50 9f b8 	ADD        $-48,R11       | MOV        R7,R3
 2007b24:	9a 14 d6 00 	ADD        $20,R3         | CLR        R10
 2007b28:	8c 98 a7 88 	LW         (R3),R1        | MOV        R1,R4
 2007b2c:	20 40 ff ff 	AND        $65535,R4
 2007b30:	13 41 00 00 	MOV        R4,R2
 2007b34:	11 80 00 02 	LSL        $2,R2
 2007b38:	92 a0 92 90 	ADD        R4,R2          | ADD        R2,R2
 2007b3c:	92 d8 a7 88 	ADD        R11,R2         | MOV        R1,R4
 2007b40:	21 40 00 10 	LSR        $16,R4
 2007b44:	0b 41 00 00 	MOV        R4,R1
 2007b48:	09 80 00 02 	LSL        $2,R1
 2007b4c:	8a a0 8a 88 	ADD        R4,R1          | ADD        R1,R1
 2007b50:	23 40 80 00 	MOV        R2,R4
 2007b54:	21 40 00 10 	LSR        $16,R4
 2007b58:	8a a0 af 88 	ADD        R4,R1          | MOV        R1,R5
 2007b5c:	29 40 00 10 	LSR        $16,R5
 2007b60:	df a8 9a 04 	MOV        R5,R11         | ADD        $4,R3
 2007b64:	09 80 00 10 	LSL        $16,R1
 2007b68:	10 40 ff ff 	AND        $65535,R2
 2007b6c:	8a 90 8d 9c 	ADD        R2,R1          | SW         R1,$-4(R3)
 2007b70:	d2 01 d3 b0 	ADD        $1,R10         | CMP        R6,R10
 2007b74:	78 93 ff b0 	BLT        @0x02007b28    // 2007b28 <__s2b+0xec>
 2007b78:	2c 00 00 00 	CMP        $0,R5
 2007b7c:	78 88 00 e8 	BZ         @0x02007c68    // 2007c68 <__s2b+0x22c>
 2007b80:	0c 85 c0 08 	LW         8(R7),R1
 2007b84:	34 04 40 00 	CMP        R1,R6
 2007b88:	78 90 00 c8 	BLT        @0x02007c54    // 2007c54 <__s2b+0x218>
 2007b8c:	54 85 c0 04 	LW         4(R7),R10
 2007b90:	50 80 00 01 	ADD        $1,R10
 2007b94:	0c 87 00 4c 	LW         76(R12),R1
 2007b98:	0c 00 00 00 	CMP        $0,R1
 2007b9c:	78 a8 00 24 	BNZ        @0x02007bc4    // 2007bc4 <__s2b+0x188>
 2007ba0:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2007ba4:	0b 43 00 00 	MOV        R12,R1
 2007ba8:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2007bac:	02 00 b6 a4 
 2007bb0:	0c c7 00 4c 	SW         R1,$76(R12)
 2007bb4:	0c 00 00 00 	CMP        $0,R1
 2007bb8:	78 a8 00 08 	BNZ        @0x02007bc4    // 2007bc4 <__s2b+0x188>
 2007bbc:	5e 00 00 00 	CLR        R11
 2007bc0:	78 80 00 5c 	BRA        @0x02007c20    // 2007c20 <__s2b+0x1e4>
 2007bc4:	13 42 80 00 	MOV        R10,R2
 2007bc8:	11 80 00 02 	LSL        $2,R2
 2007bcc:	8a 90 dc 88 	ADD        R2,R1          | LW         (R1),R11
 2007bd0:	5c 00 00 00 	CMP        $0,R11
 2007bd4:	78 88 00 08 	BZ         @0x02007be0    // 2007be0 <__s2b+0x1a4>
 2007bd8:	94 d8 95 88 	LW         (R11),R2       | SW         R2,(R1)
 2007bdc:	78 80 00 34 	BRA        @0x02007c14    // 2007c14 <__s2b+0x1d8>
 2007be0:	26 00 00 01 	LDI        $1,R4
 2007be4:	21 86 80 00 	LSL        R10,R4
 2007be8:	9f a0 9a 05 	MOV        R4,R3          | ADD        $5,R3
 2007bec:	19 80 00 02 	LSL        $2,R3
 2007bf0:	96 01 8f e0 	LDI        $1,R2          | MOV        R12,R1
 2007bf4:	24 c7 40 00 	SW         R4,(SP)
 2007bf8:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2007bfc:	02 00 b6 a4 
 2007c00:	df 88 8b 00 	MOV        R1,R11         | CMP        $0,R1
 2007c04:	24 87 40 00 	LW         (SP),R4
 2007c08:	78 8b ff b0 	BZ         @0x02007bbc    // 2007bbc <__s2b+0x180>
 2007c0c:	54 c4 40 04 	SW         R10,$4(R1)
 2007c10:	24 c4 40 08 	SW         R4,$8(R1)
 2007c14:	06 00 00 00 	CLR        R0
 2007c18:	04 c6 c0 10 	SW         R0,$16(R11)
 2007c1c:	04 c6 c0 0c 	SW         R0,$12(R11)
 2007c20:	1c 85 c0 10 	LW         16(R7),R3
 2007c24:	18 80 00 02 	ADD        $2,R3
 2007c28:	19 80 00 02 	LSL        $2,R3
 2007c2c:	13 41 c0 0c 	MOV        $12+R7,R2
 2007c30:	0b 42 c0 0c 	MOV        $12+R11,R1
 2007c34:	87 fa fc f8 	JSR        0x02001470     // 2001470 <memcpy>
 2007c38:	02 00 14 70 
 2007c3c:	14 85 c0 04 	LW         4(R7),R2
 2007c40:	11 80 00 02 	LSL        $2,R2
 2007c44:	0c 87 00 4c 	LW         76(R12),R1
 2007c48:	8a 90 94 88 	ADD        R2,R1          | LW         (R1),R2
 2007c4c:	95 b8 bd 88 	SW         R2,(R7)        | SW         R7,(R1)
 2007c50:	3b 42 c0 00 	MOV        R11,R7
 2007c54:	8f b0 8a 05 	MOV        R6,R1          | ADD        $5,R1
 2007c58:	09 80 00 02 	LSL        $2,R1
 2007c5c:	97 b8 92 88 	MOV        R7,R2          | ADD        R1,R2
 2007c60:	ad 90 b2 01 	SW         R5,(R2)        | ADD        $1,R6
 2007c64:	34 c5 c0 10 	SW         R6,$16(R7)
 2007c68:	44 06 40 00 	CMP        R9,R8
 2007c6c:	78 88 00 08 	BZ         @0x02007c78    // 2007c78 <__s2b+0x23c>
 2007c70:	34 85 c0 10 	LW         16(R7),R6
 2007c74:	78 83 fe a0 	BRA        @0x02007b18    // 2007b18 <__s2b+0xdc>
 2007c78:	d7 e0 e4 0c 	MOV        R12,R10        | LW         12(SP),R12
 2007c7c:	8f e0 8a 78 	MOV        R12,R1         | ADD        $-8,R1
 2007c80:	c4 08 c2 88 	LW         8(SP),R8       | ADD        R1,R8
 2007c84:	8c 04 a7 88 	LW         4(SP),R1       | MOV        R1,R4
 2007c88:	a0 e0 df c0 	SUB        R12,R4         | MOV        R8,R11
 2007c8c:	da a0 e3 88 	ADD        R4,R11         | CMP        R1,R12
 2007c90:	78 90 00 0c 	BLT        @0x02007ca0    // 2007ca0 <__s2b+0x264>
 2007c94:	78 80 01 78 	BRA        @0x02007e10    // 2007e10 <__s2b+0x3d4>
 2007c98:	c2 0a e6 09 	ADD        $10,R8         | LDI        $9,R12
 2007c9c:	78 83 ff e4 	BRA        @0x02007c84    // 2007c84 <__s2b+0x248>
 2007ca0:	40 80 00 01 	ADD        $1,R8
 2007ca4:	4d 86 3f ff 	LB         -1(R8),R9
 2007ca8:	48 83 ff d0 	ADD        $-48,R9
 2007cac:	2c 85 c0 10 	LW         16(R7),R5
 2007cb0:	9f b8 9a 14 	MOV        R7,R3          | ADD        $20,R3
 2007cb4:	26 00 00 00 	CLR        R4
 2007cb8:	8c 98 b7 88 	LW         (R3),R1        | MOV        R1,R6
 2007cbc:	30 40 ff ff 	AND        $65535,R6
 2007cc0:	13 41 80 00 	MOV        R6,R2
 2007cc4:	11 80 00 02 	LSL        $2,R2
 2007cc8:	92 b0 92 90 	ADD        R6,R2          | ADD        R2,R2
 2007ccc:	92 c8 b7 88 	ADD        R9,R2          | MOV        R1,R6
 2007cd0:	31 40 00 10 	LSR        $16,R6
 2007cd4:	0b 41 80 00 	MOV        R6,R1
 2007cd8:	09 80 00 02 	LSL        $2,R1
 2007cdc:	8a b0 8a 88 	ADD        R6,R1          | ADD        R1,R1
 2007ce0:	33 40 80 00 	MOV        R2,R6
 2007ce4:	31 40 00 10 	LSR        $16,R6
 2007ce8:	8a b0 b7 88 	ADD        R6,R1          | MOV        R1,R6
 2007cec:	31 40 00 10 	LSR        $16,R6
 2007cf0:	cf b0 9a 04 	MOV        R6,R9          | ADD        $4,R3
 2007cf4:	09 80 00 10 	LSL        $16,R1
 2007cf8:	10 40 ff ff 	AND        $65535,R2
 2007cfc:	8a 90 8d 9c 	ADD        R2,R1          | SW         R1,$-4(R3)
 2007d00:	a2 01 a3 a8 	ADD        $1,R4          | CMP        R5,R4
 2007d04:	78 93 ff b0 	BLT        @0x02007cb8    // 2007cb8 <__s2b+0x27c>
 2007d08:	34 00 00 00 	CMP        $0,R6
 2007d0c:	78 88 00 e8 	BZ         @0x02007df8    // 2007df8 <__s2b+0x3bc>
 2007d10:	0c 85 c0 08 	LW         8(R7),R1
 2007d14:	2c 04 40 00 	CMP        R1,R5
 2007d18:	78 90 00 c8 	BLT        @0x02007de4    // 2007de4 <__s2b+0x3a8>
 2007d1c:	64 85 c0 04 	LW         4(R7),R12
 2007d20:	60 80 00 01 	ADD        $1,R12
 2007d24:	0c 86 80 4c 	LW         76(R10),R1
 2007d28:	0c 00 00 00 	CMP        $0,R1
 2007d2c:	78 a8 00 24 	BNZ        @0x02007d54    // 2007d54 <__s2b+0x318>
 2007d30:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2007d34:	0b 42 80 00 	MOV        R10,R1
 2007d38:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2007d3c:	02 00 b6 a4 
 2007d40:	0c c6 80 4c 	SW         R1,$76(R10)
 2007d44:	0c 00 00 00 	CMP        $0,R1
 2007d48:	78 a8 00 08 	BNZ        @0x02007d54    // 2007d54 <__s2b+0x318>
 2007d4c:	4e 00 00 00 	CLR        R9
 2007d50:	78 80 00 5c 	BRA        @0x02007db0    // 2007db0 <__s2b+0x374>
 2007d54:	13 43 00 00 	MOV        R12,R2
 2007d58:	11 80 00 02 	LSL        $2,R2
 2007d5c:	8a 90 cc 88 	ADD        R2,R1          | LW         (R1),R9
 2007d60:	4c 00 00 00 	CMP        $0,R9
 2007d64:	78 88 00 08 	BZ         @0x02007d70    // 2007d70 <__s2b+0x334>
 2007d68:	94 c8 95 88 	LW         (R9),R2        | SW         R2,(R1)
 2007d6c:	78 80 00 34 	BRA        @0x02007da4    // 2007da4 <__s2b+0x368>
 2007d70:	26 00 00 01 	LDI        $1,R4
 2007d74:	21 87 00 00 	LSL        R12,R4
 2007d78:	9f a0 9a 05 	MOV        R4,R3          | ADD        $5,R3
 2007d7c:	19 80 00 02 	LSL        $2,R3
 2007d80:	96 01 8f d0 	LDI        $1,R2          | MOV        R10,R1
 2007d84:	24 c7 40 00 	SW         R4,(SP)
 2007d88:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2007d8c:	02 00 b6 a4 
 2007d90:	cf 88 8b 00 	MOV        R1,R9          | CMP        $0,R1
 2007d94:	24 87 40 00 	LW         (SP),R4
 2007d98:	78 8b ff b0 	BZ         @0x02007d4c    // 2007d4c <__s2b+0x310>
 2007d9c:	64 c4 40 04 	SW         R12,$4(R1)
 2007da0:	24 c4 40 08 	SW         R4,$8(R1)
 2007da4:	06 00 00 00 	CLR        R0
 2007da8:	04 c6 40 10 	SW         R0,$16(R9)
 2007dac:	04 c6 40 0c 	SW         R0,$12(R9)
 2007db0:	1c 85 c0 10 	LW         16(R7),R3
 2007db4:	18 80 00 02 	ADD        $2,R3
 2007db8:	19 80 00 02 	LSL        $2,R3
 2007dbc:	13 41 c0 0c 	MOV        $12+R7,R2
 2007dc0:	0b 42 40 0c 	MOV        $12+R9,R1
 2007dc4:	87 fa fc f8 	JSR        0x02001470     // 2001470 <memcpy>
 2007dc8:	02 00 14 70 
 2007dcc:	14 85 c0 04 	LW         4(R7),R2
 2007dd0:	11 80 00 02 	LSL        $2,R2
 2007dd4:	0c 86 80 4c 	LW         76(R10),R1
 2007dd8:	8a 90 94 88 	ADD        R2,R1          | LW         (R1),R2
 2007ddc:	95 b8 bd 88 	SW         R2,(R7)        | SW         R7,(R1)
 2007de0:	3b 42 40 00 	MOV        R9,R7
 2007de4:	8f a8 8a 05 	MOV        R5,R1          | ADD        $5,R1
 2007de8:	09 80 00 02 	LSL        $2,R1
 2007dec:	97 b8 92 88 	MOV        R7,R2          | ADD        R1,R2
 2007df0:	b5 90 aa 01 	SW         R6,(R2)        | ADD        $1,R5
 2007df4:	2c c5 c0 10 	SW         R5,$16(R7)
 2007df8:	44 06 c0 00 	CMP        R11,R8
 2007dfc:	78 ab fe a0 	BNZ        @0x02007ca0    // 2007ca0 <__s2b+0x264>
 2007e00:	78 80 00 0c 	BRA        @0x02007e10    // 2007e10 <__s2b+0x3d4>
 2007e04:	06 00 00 00 	CLR        R0
 2007e08:	04 c0 00 14 	SW         R0,($20)
 2007e0c:	7f 00 00 00 	BREAK      @0x02007e10    // 2007e10 <__s2b+0x3d4>
 2007e10:	8f b8 84 10 	MOV        R7,R1          | LW         16(SP),R0
 2007e14:	ac 14 b4 18 	LW         20(SP),R5      | LW         24(SP),R6
 2007e18:	bc 1c c4 20 	LW         28(SP),R7      | LW         32(SP),R8
 2007e1c:	cc 24 d4 28 	LW         36(SP),R9      | LW         40(SP),R10
 2007e20:	dc 2c e4 30 	LW         44(SP),R11     | LW         48(SP),R12
 2007e24:	ea 34 ff 80 	ADD        $52,SP         | RTN

02007e28 <__hi0bits>:
 2007e28:	e8 04 ad 00 	SUB        $4,SP          | SW         R5,(SP)
 2007e2c:	13 40 40 00 	MOV        R1,R2
 2007e30:	10 43 00 00 	AND        $-65536,R2
 2007e34:	78 a8 00 0c 	BNZ        @0x02007e44    // 2007e44 <__hi0bits+0x1c>
 2007e38:	09 80 00 10 	LSL        $16,R1
 2007e3c:	a6 18 9e 10 	LDI        $24,R4         | LDI        $16,R3
 2007e40:	78 80 00 04 	BRA        @0x02007e48    // 2007e48 <__hi0bits+0x20>
 2007e44:	a6 08 9e 00 	LDI        $8,R4          | CLR        R3
 2007e48:	12 00 00 ff 	BREV       $255,R2
 2007e4c:	af 88 a9 90 	MOV        R1,R5          | AND        R2,R5
 2007e50:	78 a8 00 08 	BNZ        @0x02007e5c    // 2007e5c <__hi0bits+0x34>
 2007e54:	09 80 00 08 	LSL        $8,R1
 2007e58:	1b 41 00 00 	MOV        R4,R3
 2007e5c:	12 00 00 0f 	BREV       $15,R2
 2007e60:	a7 88 a1 90 	MOV        R1,R4          | AND        R2,R4
 2007e64:	78 a8 00 08 	BNZ        @0x02007e70    // 2007e70 <__hi0bits+0x48>
 2007e68:	18 80 00 04 	ADD        $4,R3
 2007e6c:	09 80 00 04 	LSL        $4,R1
 2007e70:	12 00 00 03 	BREV       $3,R2
 2007e74:	af 88 a9 90 	MOV        R1,R5          | AND        R2,R5
 2007e78:	78 a8 00 08 	BNZ        @0x02007e84    // 2007e84 <__hi0bits+0x5c>
 2007e7c:	18 80 00 02 	ADD        $2,R3
 2007e80:	09 80 00 02 	LSL        $2,R1
 2007e84:	0c 00 00 00 	CMP        $0,R1
 2007e88:	78 90 00 18 	BLT        @0x02007ea4    // 2007ea4 <__hi0bits+0x7c>
 2007e8c:	12 00 00 02 	BREV       $2,R2
 2007e90:	08 44 80 00 	AND        R2,R1
 2007e94:	78 88 00 08 	BZ         @0x02007ea0    // 2007ea0 <__hi0bits+0x78>
 2007e98:	18 80 00 01 	ADD        $1,R3
 2007e9c:	78 80 00 04 	BRA        @0x02007ea4    // 2007ea4 <__hi0bits+0x7c>
 2007ea0:	1e 00 00 20 	LDI        $32,R3
 2007ea4:	8f 98 ac 00 	MOV        R3,R1          | LW         (SP),R5
 2007ea8:	ea 04 ff 80 	ADD        $4,SP          | RTN

02007eac <__lo0bits>:
 2007eac:	a7 88 94 88 	MOV        R1,R4          | LW         (R1),R2
 2007eb0:	9f 90 99 07 	MOV        R2,R3          | AND        $7,R3
 2007eb4:	78 88 00 a8 	BZ         @0x02007f60    // 2007f60 <__lo0bits+0xb4>
 2007eb8:	8f 90 89 01 	MOV        R2,R1          | AND        $1,R1
 2007ebc:	78 a8 00 90 	BNZ        @0x02007f50    // 2007f50 <__lo0bits+0xa4>
 2007ec0:	8f 90 89 02 	MOV        R2,R1          | AND        $2,R1
 2007ec4:	78 88 00 0c 	BZ         @0x02007ed4    // 2007ed4 <__lo0bits+0x28>
 2007ec8:	11 40 00 01 	LSR        $1,R2
 2007ecc:	95 a0 8e 01 	SW         R2,(R4)        | LDI        $1,R1
 2007ed0:	7b 40 00 00 	RTN
 2007ed4:	11 40 00 02 	LSR        $2,R2
 2007ed8:	95 a0 8e 02 	SW         R2,(R4)        | LDI        $2,R1
 2007edc:	7b 40 00 00 	RTN
 2007ee0:	e8 04 ad 00 	SUB        $4,SP          | SW         R5,(SP)
 2007ee4:	0b 40 80 00 	MOV        R2,R1
 2007ee8:	08 40 ff ff 	AND        $65535,R1
 2007eec:	78 a8 00 0c 	BNZ        @0x02007efc    // 2007efc <__lo0bits+0x50>
 2007ef0:	11 40 00 10 	LSR        $16,R2
 2007ef4:	ae 18 8e 10 	LDI        $24,R5         | LDI        $16,R1
 2007ef8:	78 80 00 04 	BRA        @0x02007f00    // 2007f00 <__lo0bits+0x54>
 2007efc:	ae 08 8f 98 	LDI        $8,R5          | MOV        R3,R1
 2007f00:	1b 40 80 00 	MOV        R2,R3
 2007f04:	18 40 00 ff 	AND        $255,R3
 2007f08:	78 a8 00 08 	BNZ        @0x02007f14    // 2007f14 <__lo0bits+0x68>
 2007f0c:	11 40 00 08 	LSR        $8,R2
 2007f10:	0b 41 40 00 	MOV        R5,R1
 2007f14:	9f 90 99 0f 	MOV        R2,R3          | AND        $15,R3
 2007f18:	78 a8 00 08 	BNZ        @0x02007f24    // 2007f24 <__lo0bits+0x78>
 2007f1c:	08 80 00 04 	ADD        $4,R1
 2007f20:	11 40 00 04 	LSR        $4,R2
 2007f24:	9f 90 99 03 	MOV        R2,R3          | AND        $3,R3
 2007f28:	78 a8 00 08 	BNZ        @0x02007f34    // 2007f34 <__lo0bits+0x88>
 2007f2c:	08 80 00 02 	ADD        $2,R1
 2007f30:	11 40 00 02 	LSR        $2,R2
 2007f34:	9f 90 99 01 	MOV        R2,R3          | AND        $1,R3
 2007f38:	78 a8 00 0c 	BNZ        @0x02007f48    // 2007f48 <__lo0bits+0x9c>
 2007f3c:	11 40 00 01 	LSR        $1,R2
 2007f40:	78 88 00 10 	BZ         @0x02007f54    // 2007f54 <__lo0bits+0xa8>
 2007f44:	08 80 00 01 	ADD        $1,R1
 2007f48:	14 c5 00 00 	SW         R2,(R4)
 2007f4c:	78 80 00 08 	BRA        @0x02007f58    // 2007f58 <__lo0bits+0xac>
 2007f50:	8e 00 ff 80 	CLR        R1             | RTN
 2007f54:	0e 00 00 20 	LDI        $32,R1
 2007f58:	ac 00 ea 04 	LW         (SP),R5        | ADD        $4,SP
 2007f5c:	7b 40 00 00 	RTN
 2007f60:	78 83 ff 7c 	BRA        @0x02007ee0    // 2007ee0 <__lo0bits+0x34>

02007f64 <__i2b>:
 2007f64:	e8 0c 85 00 	SUB        $12,SP         | SW         R0,(SP)
 2007f68:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2007f6c:	af 88 b7 90 	MOV        R1,R5          | MOV        R2,R6
 2007f70:	14 84 40 4c 	LW         76(R1),R2
 2007f74:	14 00 00 00 	CMP        $0,R2
 2007f78:	78 a8 00 1c 	BNZ        @0x02007f98    // 2007f98 <__i2b+0x34>
 2007f7c:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2007f80:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2007f84:	02 00 b6 a4 
 2007f88:	0c c5 40 4c 	SW         R1,$76(R5)
 2007f8c:	0c 00 00 00 	CMP        $0,R1
 2007f90:	78 88 00 5c 	BZ         @0x02007ff0    // 2007ff0 <__i2b+0x8c>
 2007f94:	13 40 40 00 	MOV        R1,R2
 2007f98:	0c 84 80 04 	LW         4(R2),R1
 2007f9c:	0c 00 00 00 	CMP        $0,R1
 2007fa0:	78 88 00 0c 	BZ         @0x02007fb0    // 2007fb0 <__i2b+0x4c>
 2007fa4:	1c 84 40 00 	LW         (R1),R3
 2007fa8:	1c c4 80 04 	SW         R3,$4(R2)
 2007fac:	78 80 00 28 	BRA        @0x02007fd8    // 2007fd8 <__i2b+0x74>
 2007fb0:	9e 1c 96 01 	LDI        $28,R3         | LDI        $1,R2
 2007fb4:	0b 41 40 00 	MOV        R5,R1
 2007fb8:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2007fbc:	02 00 b6 a4 
 2007fc0:	0c 00 00 00 	CMP        $0,R1
 2007fc4:	78 88 00 28 	BZ         @0x02007ff0    // 2007ff0 <__i2b+0x8c>
 2007fc8:	16 00 00 01 	LDI        $1,R2
 2007fcc:	14 c4 40 04 	SW         R2,$4(R1)
 2007fd0:	1e 00 00 02 	LDI        $2,R3
 2007fd4:	1c c4 40 08 	SW         R3,$8(R1)
 2007fd8:	16 00 00 00 	CLR        R2
 2007fdc:	14 c4 40 0c 	SW         R2,$12(R1)
 2007fe0:	34 c4 40 14 	SW         R6,$20(R1)
 2007fe4:	1e 00 00 01 	LDI        $1,R3
 2007fe8:	1c c4 40 10 	SW         R3,$16(R1)
 2007fec:	78 80 00 0c 	BRA        @0x02007ffc    // 2007ffc <__i2b+0x98>
 2007ff0:	06 00 00 00 	CLR        R0
 2007ff4:	04 c0 00 14 	SW         R0,($20)
 2007ff8:	7f 00 00 00 	BREAK      @0x02007ffc    // 2007ffc <__i2b+0x98>
 2007ffc:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2008000:	b4 08 ea 0c 	LW         8(SP),R6       | ADD        $12,SP
 2008004:	7b 40 00 00 	RTN

02008008 <__multiply>:
 2008008:	e8 34 85 10 	SUB        $52,SP         | SW         R0,$16(SP)
 200800c:	ad 14 b5 18 	SW         R5,$20(SP)     | SW         R6,$24(SP)
 2008010:	bd 1c c5 20 	SW         R7,$28(SP)     | SW         R8,$32(SP)
 2008014:	cd 24 d5 28 	SW         R9,$36(SP)     | SW         R10,$40(SP)
 2008018:	dd 2c e5 30 	SW         R11,$44(SP)    | SW         R12,$48(SP)
 200801c:	d7 88 bf 90 	MOV        R1,R10         | MOV        R2,R7
 2008020:	5b 40 c0 00 	MOV        R3,R11
 2008024:	34 84 80 10 	LW         16(R2),R6
 2008028:	2c 84 c0 10 	LW         16(R3),R5
 200802c:	34 05 40 00 	CMP        R5,R6
 2008030:	0b 51 80 00 	MOV.LT     R6,R1
 2008034:	33 51 40 00 	MOV.LT     R5,R6
 2008038:	2b 50 40 00 	MOV.LT     R1,R5
 200803c:	0b 50 80 00 	MOV.LT     R2,R1
 2008040:	3b 50 c0 00 	MOV.LT     R3,R7
 2008044:	5b 50 40 00 	MOV.LT     R1,R11
 2008048:	44 85 c0 04 	LW         4(R7),R8
 200804c:	cf b0 ca a8 	MOV        R6,R9          | ADD        R5,R9
 2008050:	0c 85 c0 08 	LW         8(R7),R1
 2008054:	0c 06 40 00 	CMP        R9,R1
 2008058:	78 b0 00 04 	BGE        @0x02008060    // 2008060 <__multiply+0x58>
 200805c:	40 80 00 01 	ADD        $1,R8
 2008060:	0c 86 80 4c 	LW         76(R10),R1
 2008064:	0c 00 00 00 	CMP        $0,R1
 2008068:	78 a8 00 28 	BNZ        @0x02008094    // 2008094 <__multiply+0x8c>
 200806c:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2008070:	0b 42 80 00 	MOV        R10,R1
 2008074:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2008078:	02 00 b6 a4 
 200807c:	0c c6 80 4c 	SW         R1,$76(R10)
 2008080:	0c 00 00 00 	CMP        $0,R1
 2008084:	78 a8 00 0c 	BNZ        @0x02008094    // 2008094 <__multiply+0x8c>
 2008088:	8e 00 8d 04 	CLR        R1             | SW         R1,$4(SP)
 200808c:	66 00 00 00 	CLR        R12
 2008090:	78 80 00 5c 	BRA        @0x020080f0    // 20080f0 <__multiply+0xe8>
 2008094:	13 42 00 00 	MOV        R8,R2
 2008098:	11 80 00 02 	LSL        $2,R2
 200809c:	8a 90 94 88 	ADD        R2,R1          | LW         (R1),R2
 20080a0:	95 04 93 00 	SW         R2,$4(SP)      | CMP        $0,R2
 20080a4:	78 88 00 0c 	BZ         @0x020080b4    // 20080b4 <__multiply+0xac>
 20080a8:	9c 90 9d 88 	LW         (R2),R3        | SW         R3,(R1)
 20080ac:	0b 40 80 00 	MOV        R2,R1
 20080b0:	78 80 00 2c 	BRA        @0x020080e0    // 20080e0 <__multiply+0xd8>
 20080b4:	96 01 e6 01 	LDI        $1,R2          | LDI        $1,R12
 20080b8:	61 86 00 00 	LSL        R8,R12
 20080bc:	9f e0 9a 05 	MOV        R12,R3         | ADD        $5,R3
 20080c0:	19 80 00 02 	LSL        $2,R3
 20080c4:	0b 42 80 00 	MOV        R10,R1
 20080c8:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 20080cc:	02 00 b6 a4 
 20080d0:	8d 04 8b 00 	SW         R1,$4(SP)      | CMP        $0,R1
 20080d4:	78 8b ff b0 	BZ         @0x02008088    // 2008088 <__multiply+0x80>
 20080d8:	44 c4 40 04 	SW         R8,$4(R1)
 20080dc:	64 c4 40 08 	SW         R12,$8(R1)
 20080e0:	16 00 00 00 	CLR        R2
 20080e4:	14 c4 40 10 	SW         R2,$16(R1)
 20080e8:	14 c4 40 0c 	SW         R2,$12(R1)
 20080ec:	63 40 40 00 	MOV        R1,R12
 20080f0:	e2 14 8f c8 	ADD        $20,R12        | MOV        R9,R1
 20080f4:	09 80 00 02 	LSL        $2,R1
 20080f8:	97 e0 92 88 	MOV        R12,R2         | ADD        R1,R2
 20080fc:	95 08 8f e0 	SW         R2,$8(SP)      | MOV        R12,R1
 2008100:	64 04 80 00 	CMP        R2,R12
 2008104:	78 98 00 24 	BC         @0x0200812c    // 200812c <__multiply+0x124>
 2008108:	ba 14 bd 00 	ADD        $20,R7         | SW         R7,(SP)
 200810c:	31 80 00 02 	LSL        $2,R6
 2008110:	c7 b8 c2 b0 	MOV        R7,R8          | ADD        R6,R8
 2008114:	58 80 00 14 	ADD        $20,R11
 2008118:	29 80 00 02 	LSL        $2,R5
 200811c:	d7 d8 d2 a8 	MOV        R11,R10        | ADD        R5,R10
 2008120:	5c 06 80 00 	CMP        R10,R11
 2008124:	78 98 00 20 	BC         @0x02008148    // 2008148 <__multiply+0x140>
 2008128:	78 80 00 10 	BRA        @0x0200813c    // 200813c <__multiply+0x134>
 200812c:	9e 00 9d 88 	CLR        R3             | SW         R3,(R1)
 2008130:	8a 04 8b 90 	ADD        $4,R1          | CMP        R2,R1
 2008134:	78 9b ff f4 	BC         @0x0200812c    // 200812c <__multiply+0x124>
 2008138:	78 83 ff cc 	BRA        @0x02008108    // 2008108 <__multiply+0x100>
 200813c:	4c 00 00 01 	CMP        $1,R9
 2008140:	78 b0 00 f8 	BGE        @0x0200823c    // 200823c <__multiply+0x234>
 2008144:	78 80 01 1c 	BRA        @0x02008264    // 2008264 <__multiply+0x25c>
 2008148:	4c c7 40 0c 	SW         R9,$12(SP)
 200814c:	8c d8 b7 88 	LW         (R11),R1       | MOV        R1,R6
 2008150:	30 40 ff ff 	AND        $65535,R6
 2008154:	78 88 00 60 	BZ         @0x020081b8    // 20081b8 <__multiply+0x1b0>
 2008158:	a7 e0 ac 00 	MOV        R12,R4         | LW         (SP),R5
 200815c:	3e 00 00 00 	CLR        R7
 2008160:	8c a8 9c a0 	LW         (R5),R1        | LW         (R4),R3
 2008164:	13 40 40 00 	MOV        R1,R2
 2008168:	10 40 ff ff 	AND        $65535,R2
 200816c:	13 05 80 00 	MPY        R6,R2
 2008170:	4b 40 c0 00 	MOV        R3,R9
 2008174:	48 40 ff ff 	AND        $65535,R9
 2008178:	92 c8 92 b8 	ADD        R9,R2          | ADD        R7,R2
 200817c:	28 80 00 04 	ADD        $4,R5
 2008180:	09 40 00 10 	LSR        $16,R1
 2008184:	0b 05 80 00 	MPY        R6,R1
 2008188:	19 40 00 10 	LSR        $16,R3
 200818c:	8a 98 9f 90 	ADD        R3,R1          | MOV        R2,R3
 2008190:	19 40 00 10 	LSR        $16,R3
 2008194:	8a 98 bf 88 	ADD        R3,R1          | MOV        R1,R7
 2008198:	39 40 00 10 	LSR        $16,R7
 200819c:	20 80 00 04 	ADD        $4,R4
 20081a0:	09 80 00 10 	LSL        $16,R1
 20081a4:	10 40 ff ff 	AND        $65535,R2
 20081a8:	08 c4 80 00 	OR         R2,R1
 20081ac:	8d a4 ab c0 	SW         R1,$-4(R4)     | CMP        R8,R5
 20081b0:	78 9b ff ac 	BC         @0x02008160    // 2008160 <__multiply+0x158>
 20081b4:	bd a0 8c d8 	SW         R7,(R4)        | LW         (R11),R1
 20081b8:	33 40 40 00 	MOV        R1,R6
 20081bc:	31 40 00 10 	LSR        $16,R6
 20081c0:	78 88 00 64 	BZ         @0x02008228    // 2008228 <__multiply+0x220>
 20081c4:	8c e0 a7 88 	LW         (R12),R1       | MOV        R1,R4
 20081c8:	af e0 9c 00 	MOV        R12,R5         | LW         (SP),R3
 20081cc:	3e 00 00 00 	CLR        R7
 20081d0:	13 41 80 00 	MOV        R6,R2
 20081d4:	4d 04 c0 02 	LH         2(R3),R9
 20081d8:	13 06 40 00 	MPY        R9,R2
 20081dc:	21 40 00 10 	LSR        $16,R4
 20081e0:	92 a0 92 b8 	ADD        R4,R2          | ADD        R7,R2
 20081e4:	aa 04 a7 90 	ADD        $4,R5          | MOV        R2,R4
 20081e8:	21 80 00 10 	LSL        $16,R4
 20081ec:	08 40 ff ff 	AND        $65535,R1
 20081f0:	20 c4 40 00 	OR         R1,R4
 20081f4:	a5 ac 9a 04 	SW         R4,$-4(R5)     | ADD        $4,R3
 20081f8:	a4 a8 8f b0 	LW         (R5),R4        | MOV        R6,R1
 20081fc:	3d 04 ff fc 	LH         -4(R3),R7
 2008200:	0b 05 c0 00 	MPY        R7,R1
 2008204:	3b 41 00 00 	MOV        R4,R7
 2008208:	38 40 ff ff 	AND        $65535,R7
 200820c:	08 85 c0 00 	ADD        R7,R1
 2008210:	11 40 00 10 	LSR        $16,R2
 2008214:	8a 90 bf 88 	ADD        R2,R1          | MOV        R1,R7
 2008218:	39 40 00 10 	LSR        $16,R7
 200821c:	1c 06 00 00 	CMP        R8,R3
 2008220:	78 9b ff ac 	BC         @0x020081d0    // 20081d0 <__multiply+0x1c8>
 2008224:	0c c5 40 00 	SW         R1,(R5)
 2008228:	da 04 e2 04 	ADD        $4,R11         | ADD        $4,R12
 200822c:	5c 06 80 00 	CMP        R10,R11
 2008230:	78 9b ff 18 	BC         @0x0200814c    // 200814c <__multiply+0x144>
 2008234:	4c 87 40 0c 	LW         12(SP),R9
 2008238:	78 83 ff 00 	BRA        @0x0200813c    // 200813c <__multiply+0x134>
 200823c:	8c 08 8a 7c 	LW         8(SP),R1       | ADD        $-4,R1
 2008240:	9c 08 94 9c 	LW         8(SP),R3       | LW         -4(R3),R2
 2008244:	14 00 00 00 	CMP        $0,R2
 2008248:	78 a8 00 18 	BNZ        @0x02008264    // 2008264 <__multiply+0x25c>
 200824c:	48 83 ff ff 	ADD        $-1,R9
 2008250:	78 88 00 10 	BZ         @0x02008264    // 2008264 <__multiply+0x25c>
 2008254:	8a 7c 94 88 	ADD        $-4,R1         | LW         (R1),R2
 2008258:	14 00 00 00 	CMP        $0,R2
 200825c:	78 8b ff ec 	BZ         @0x0200824c    // 200824c <__multiply+0x244>
 2008260:	78 80 00 00 	BRA        @0x02008264    // 2008264 <__multiply+0x25c>
 2008264:	3c 87 40 04 	LW         4(SP),R7
 2008268:	4c c5 c0 10 	SW         R9,$16(R7)
 200826c:	8f b8 84 10 	MOV        R7,R1          | LW         16(SP),R0
 2008270:	ac 14 b4 18 	LW         20(SP),R5      | LW         24(SP),R6
 2008274:	bc 1c c4 20 	LW         28(SP),R7      | LW         32(SP),R8
 2008278:	cc 24 d4 28 	LW         36(SP),R9      | LW         40(SP),R10
 200827c:	dc 2c e4 30 	LW         44(SP),R11     | LW         48(SP),R12
 2008280:	ea 34 ff 80 	ADD        $52,SP         | RTN

02008284 <__pow5mult>:
 2008284:	e8 24 85 00 	SUB        $36,SP         | SW         R0,(SP)
 2008288:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200828c:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2008290:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 2008294:	dd 1c e5 20 	SW         R11,$28(SP)    | SW         R12,$32(SP)
 2008298:	bf 88 b7 90 	MOV        R1,R7          | MOV        R2,R6
 200829c:	af 98 97 98 	MOV        R3,R5          | MOV        R3,R2
 20082a0:	10 40 00 03 	AND        $3,R2
 20082a4:	78 88 01 48 	BZ         @0x020083f0    // 20083f0 <__pow5mult+0x16c>
 20082a8:	44 85 80 10 	LW         16(R6),R8
 20082ac:	8f b0 8a 14 	MOV        R6,R1          | ADD        $20,R1
 20082b0:	10 83 ff ff 	ADD        $-1,R2
 20082b4:	11 80 00 02 	LSL        $2,R2
 20082b8:	1a 03 00 40 	LDI        0x0200e528,R3  // 200e528 <p05.3316>
 20082bc:	1a 40 e5 28 
 20082c0:	9a 90 d4 98 	ADD        R2,R3          | LW         (R3),R10
 20082c4:	96 00 a6 00 	CLR        R2             | CLR        R4
 20082c8:	9c 88 df 98 	LW         (R1),R3        | MOV        R3,R11
 20082cc:	58 40 ff ff 	AND        $65535,R11
 20082d0:	5b 06 80 00 	MPY        R10,R11
 20082d4:	58 85 00 00 	ADD        R4,R11
 20082d8:	19 40 00 10 	LSR        $16,R3
 20082dc:	1b 06 80 00 	MPY        R10,R3
 20082e0:	23 42 c0 00 	MOV        R11,R4
 20082e4:	21 40 00 10 	LSR        $16,R4
 20082e8:	9a a0 cf 98 	ADD        R4,R3          | MOV        R3,R9
 20082ec:	49 40 00 10 	LSR        $16,R9
 20082f0:	a7 c8 8a 04 	MOV        R9,R4          | ADD        $4,R1
 20082f4:	19 80 00 10 	LSL        $16,R3
 20082f8:	58 40 ff ff 	AND        $65535,R11
 20082fc:	9a d8 9d 8c 	ADD        R11,R3         | SW         R3,$-4(R1)
 2008300:	92 01 93 c0 	ADD        $1,R2          | CMP        R8,R2
 2008304:	78 93 ff c0 	BLT        @0x020082c8    // 20082c8 <__pow5mult+0x44>
 2008308:	4c 00 00 00 	CMP        $0,R9
 200830c:	78 88 00 e0 	BZ         @0x020083f0    // 20083f0 <__pow5mult+0x16c>
 2008310:	0c 85 80 08 	LW         8(R6),R1
 2008314:	44 04 40 00 	CMP        R1,R8
 2008318:	78 90 00 c0 	BLT        @0x020083dc    // 20083dc <__pow5mult+0x158>
 200831c:	5c 85 80 04 	LW         4(R6),R11
 2008320:	58 80 00 01 	ADD        $1,R11
 2008324:	0c 85 c0 4c 	LW         76(R7),R1
 2008328:	0c 00 00 00 	CMP        $0,R1
 200832c:	78 a8 00 24 	BNZ        @0x02008354    // 2008354 <__pow5mult+0xd0>
 2008330:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2008334:	0b 41 c0 00 	MOV        R7,R1
 2008338:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 200833c:	02 00 b6 a4 
 2008340:	0c c5 c0 4c 	SW         R1,$76(R7)
 2008344:	0c 00 00 00 	CMP        $0,R1
 2008348:	78 a8 00 08 	BNZ        @0x02008354    // 2008354 <__pow5mult+0xd0>
 200834c:	56 00 00 00 	CLR        R10
 2008350:	78 80 00 54 	BRA        @0x020083a8    // 20083a8 <__pow5mult+0x124>
 2008354:	13 42 c0 00 	MOV        R11,R2
 2008358:	11 80 00 02 	LSL        $2,R2
 200835c:	8a 90 d4 88 	ADD        R2,R1          | LW         (R1),R10
 2008360:	54 00 00 00 	CMP        $0,R10
 2008364:	78 88 00 08 	BZ         @0x02008370    // 2008370 <__pow5mult+0xec>
 2008368:	84 d0 85 88 	LW         (R10),R0       | SW         R0,(R1)
 200836c:	78 80 00 2c 	BRA        @0x0200839c    // 200839c <__pow5mult+0x118>
 2008370:	96 01 e6 01 	LDI        $1,R2          | LDI        $1,R12
 2008374:	61 86 c0 00 	LSL        R11,R12
 2008378:	9f e0 9a 05 	MOV        R12,R3         | ADD        $5,R3
 200837c:	19 80 00 02 	LSL        $2,R3
 2008380:	0b 41 c0 00 	MOV        R7,R1
 2008384:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2008388:	02 00 b6 a4 
 200838c:	d7 88 8b 00 	MOV        R1,R10         | CMP        $0,R1
 2008390:	78 8b ff b8 	BZ         @0x0200834c    // 200834c <__pow5mult+0xc8>
 2008394:	5c c4 40 04 	SW         R11,$4(R1)
 2008398:	64 c4 40 08 	SW         R12,$8(R1)
 200839c:	0e 00 00 00 	CLR        R1
 20083a0:	0c c6 80 10 	SW         R1,$16(R10)
 20083a4:	0c c6 80 0c 	SW         R1,$12(R10)
 20083a8:	1c 85 80 10 	LW         16(R6),R3
 20083ac:	18 80 00 02 	ADD        $2,R3
 20083b0:	19 80 00 02 	LSL        $2,R3
 20083b4:	13 41 80 0c 	MOV        $12+R6,R2
 20083b8:	0b 42 80 0c 	MOV        $12+R10,R1
 20083bc:	87 fa fc f8 	JSR        0x02001470     // 2001470 <memcpy>
 20083c0:	02 00 14 70 
 20083c4:	14 85 80 04 	LW         4(R6),R2
 20083c8:	11 80 00 02 	LSL        $2,R2
 20083cc:	0c 85 c0 4c 	LW         76(R7),R1
 20083d0:	8a 90 94 88 	ADD        R2,R1          | LW         (R1),R2
 20083d4:	95 b0 b5 88 	SW         R2,(R6)        | SW         R6,(R1)
 20083d8:	33 42 80 00 	MOV        R10,R6
 20083dc:	8f c0 8a 05 	MOV        R8,R1          | ADD        $5,R1
 20083e0:	09 80 00 02 	LSL        $2,R1
 20083e4:	9f b0 9a 88 	MOV        R6,R3          | ADD        R1,R3
 20083e8:	cd 98 c2 01 	SW         R9,(R3)        | ADD        $1,R8
 20083ec:	44 c5 80 10 	SW         R8,$16(R6)
 20083f0:	29 c0 00 02 	ASR        $2,R5
 20083f4:	78 88 01 08 	BZ         @0x02008500    // 2008500 <__pow5mult+0x27c>
 20083f8:	44 85 c0 48 	LW         72(R7),R8
 20083fc:	44 00 00 00 	CMP        $0,R8
 2008400:	78 a8 00 88 	BNZ        @0x0200848c    // 200848c <__pow5mult+0x208>
 2008404:	0c 85 c0 4c 	LW         76(R7),R1
 2008408:	0c 00 00 00 	CMP        $0,R1
 200840c:	78 a8 00 1c 	BNZ        @0x0200842c    // 200842c <__pow5mult+0x1a8>
 2008410:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2008414:	0b 41 c0 00 	MOV        R7,R1
 2008418:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 200841c:	02 00 b6 a4 
 2008420:	0c c5 c0 4c 	SW         R1,$76(R7)
 2008424:	0c 00 00 00 	CMP        $0,R1
 2008428:	78 88 00 d8 	BZ         @0x02008504    // 2008504 <__pow5mult+0x280>
 200842c:	44 84 40 04 	LW         4(R1),R8
 2008430:	44 00 00 00 	CMP        $0,R8
 2008434:	78 88 00 0c 	BZ         @0x02008444    // 2008444 <__pow5mult+0x1c0>
 2008438:	14 86 00 00 	LW         (R8),R2
 200843c:	14 c4 40 04 	SW         R2,$4(R1)
 2008440:	78 80 00 28 	BRA        @0x0200846c    // 200846c <__pow5mult+0x1e8>
 2008444:	9e 1c 96 01 	LDI        $28,R3         | LDI        $1,R2
 2008448:	0b 41 c0 00 	MOV        R7,R1
 200844c:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2008450:	02 00 b6 a4 
 2008454:	c7 88 8b 00 	MOV        R1,R8          | CMP        $0,R1
 2008458:	78 88 00 a8 	BZ         @0x02008504    // 2008504 <__pow5mult+0x280>
 200845c:	1e 00 00 01 	LDI        $1,R3
 2008460:	1c c4 40 04 	SW         R3,$4(R1)
 2008464:	0e 00 00 02 	LDI        $2,R1
 2008468:	0c c6 00 08 	SW         R1,$8(R8)
 200846c:	16 00 00 00 	CLR        R2
 2008470:	14 c6 00 0c 	SW         R2,$12(R8)
 2008474:	1e 00 02 71 	LDI        $625,R3
 2008478:	1c c6 00 14 	SW         R3,$20(R8)
 200847c:	0e 00 00 01 	LDI        $1,R1
 2008480:	0c c6 00 10 	SW         R1,$16(R8)
 2008484:	44 c5 c0 48 	SW         R8,$72(R7)
 2008488:	14 c6 00 00 	SW         R2,(R8)
 200848c:	78 80 00 04 	BRA        @0x02008494    // 2008494 <__pow5mult+0x210>
 2008490:	43 40 40 00 	MOV        R1,R8
 2008494:	8f a8 89 01 	MOV        R5,R1          | AND        $1,R1
 2008498:	78 88 00 38 	BZ         @0x020084d4    // 20084d4 <__pow5mult+0x250>
 200849c:	9f c0 97 b0 	MOV        R8,R3          | MOV        R6,R2
 20084a0:	0b 41 c0 00 	MOV        R7,R1
 20084a4:	87 fa fc f8 	JSR        0x02008008     // 2008008 <__multiply>
 20084a8:	02 00 80 08 
 20084ac:	34 00 00 00 	CMP        $0,R6
 20084b0:	78 88 00 1c 	BZ         @0x020084d0    // 20084d0 <__pow5mult+0x24c>
 20084b4:	1c 85 80 04 	LW         4(R6),R3
 20084b8:	19 80 00 02 	LSL        $2,R3
 20084bc:	14 85 c0 4c 	LW         76(R7),R2
 20084c0:	92 98 9c 90 	ADD        R3,R2          | LW         (R2),R3
 20084c4:	9d b0 b5 90 	SW         R3,(R6)        | SW         R6,(R2)
 20084c8:	33 40 40 00 	MOV        R1,R6
 20084cc:	78 80 00 04 	BRA        @0x020084d4    // 20084d4 <__pow5mult+0x250>
 20084d0:	33 40 40 00 	MOV        R1,R6
 20084d4:	29 c0 00 01 	ASR        $1,R5
 20084d8:	78 88 00 34 	BZ         @0x02008510    // 2008510 <__pow5mult+0x28c>
 20084dc:	8c c0 8b 00 	LW         (R8),R1        | CMP        $0,R1
 20084e0:	78 ab ff ac 	BNZ        @0x02008490    // 2008490 <__pow5mult+0x20c>
 20084e4:	9f c0 97 c0 	MOV        R8,R3          | MOV        R8,R2
 20084e8:	0b 41 c0 00 	MOV        R7,R1
 20084ec:	87 fa fc f8 	JSR        0x02008008     // 2008008 <__multiply>
 20084f0:	02 00 80 08 
 20084f4:	8d c0 96 00 	SW         R1,(R8)        | CLR        R2
 20084f8:	14 c4 40 00 	SW         R2,(R1)
 20084fc:	78 83 ff 90 	BRA        @0x02008490    // 2008490 <__pow5mult+0x20c>
 2008500:	78 80 00 0c 	BRA        @0x02008510    // 2008510 <__pow5mult+0x28c>
 2008504:	1e 00 00 00 	CLR        R3
 2008508:	1c c0 00 14 	SW         R3,($20)
 200850c:	7f 00 00 00 	BREAK      @0x02008510    // 2008510 <__pow5mult+0x28c>
 2008510:	8f b0 84 00 	MOV        R6,R1          | LW         (SP),R0
 2008514:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 2008518:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 200851c:	cc 14 d4 18 	LW         20(SP),R9      | LW         24(SP),R10
 2008520:	dc 1c e4 20 	LW         28(SP),R11     | LW         32(SP),R12
 2008524:	ea 24 ff 80 	ADD        $36,SP         | RTN

02008528 <__lshift>:
 2008528:	e8 24 85 00 	SUB        $36,SP         | SW         R0,(SP)
 200852c:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2008530:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2008534:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 2008538:	dd 1c e5 20 	SW         R11,$28(SP)    | SW         R12,$32(SP)
 200853c:	c7 88 bf 90 	MOV        R1,R8          | MOV        R2,R7
 2008540:	af 98 d7 98 	MOV        R3,R5          | MOV        R3,R10
 2008544:	51 c0 00 05 	ASR        $5,R10
 2008548:	5c 84 80 04 	LW         4(R2),R11
 200854c:	0c 84 80 10 	LW         16(R2),R1
 2008550:	cf d0 ca 88 	MOV        R10,R9         | ADD        R1,R9
 2008554:	b7 c8 b2 01 	MOV        R9,R6          | ADD        $1,R6
 2008558:	0c 84 80 08 	LW         8(R2),R1
 200855c:	0c 05 80 00 	CMP        R6,R1
 2008560:	78 b0 00 0c 	BGE        @0x02008570    // 2008570 <__lshift+0x48>
 2008564:	da 01 8a 88 	ADD        $1,R11         | ADD        R1,R1
 2008568:	0c 05 80 00 	CMP        R6,R1
 200856c:	78 93 ff f4 	BLT        @0x02008564    // 2008564 <__lshift+0x3c>
 2008570:	0c 86 00 4c 	LW         76(R8),R1
 2008574:	0c 00 00 00 	CMP        $0,R1
 2008578:	78 a8 00 24 	BNZ        @0x020085a0    // 20085a0 <__lshift+0x78>
 200857c:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2008580:	0b 42 00 00 	MOV        R8,R1
 2008584:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2008588:	02 00 b6 a4 
 200858c:	0c c6 00 4c 	SW         R1,$76(R8)
 2008590:	0c 00 00 00 	CMP        $0,R1
 2008594:	78 a8 00 08 	BNZ        @0x020085a0    // 20085a0 <__lshift+0x78>
 2008598:	0e 00 00 00 	CLR        R1
 200859c:	78 80 00 54 	BRA        @0x020085f4    // 20085f4 <__lshift+0xcc>
 20085a0:	13 42 c0 00 	MOV        R11,R2
 20085a4:	11 80 00 02 	LSL        $2,R2
 20085a8:	8a 90 97 88 	ADD        R2,R1          | MOV        R1,R2
 20085ac:	8c 88 8b 00 	LW         (R1),R1        | CMP        $0,R1
 20085b0:	78 88 00 08 	BZ         @0x020085bc    // 20085bc <__lshift+0x94>
 20085b4:	9c 88 9d 90 	LW         (R1),R3        | SW         R3,(R2)
 20085b8:	78 80 00 2c 	BRA        @0x020085e8    // 20085e8 <__lshift+0xc0>
 20085bc:	96 01 e6 01 	LDI        $1,R2          | LDI        $1,R12
 20085c0:	61 86 c0 00 	LSL        R11,R12
 20085c4:	9f e0 9a 05 	MOV        R12,R3         | ADD        $5,R3
 20085c8:	19 80 00 02 	LSL        $2,R3
 20085cc:	0b 42 00 00 	MOV        R8,R1
 20085d0:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 20085d4:	02 00 b6 a4 
 20085d8:	0c 00 00 00 	CMP        $0,R1
 20085dc:	78 8b ff b8 	BZ         @0x02008598    // 2008598 <__lshift+0x70>
 20085e0:	5c c4 40 04 	SW         R11,$4(R1)
 20085e4:	64 c4 40 08 	SW         R12,$8(R1)
 20085e8:	16 00 00 00 	CLR        R2
 20085ec:	14 c4 40 10 	SW         R2,$16(R1)
 20085f0:	14 c4 40 0c 	SW         R2,$12(R1)
 20085f4:	97 88 92 14 	MOV        R1,R2          | ADD        $20,R2
 20085f8:	a7 90 d3 01 	MOV        R2,R4          | CMP        $1,R10
 20085fc:	78 90 00 18 	BLT        @0x02008618    // 2008618 <__lshift+0xf0>
 2008600:	51 80 00 02 	LSL        $2,R10
 2008604:	a7 90 a2 d0 	MOV        R2,R4          | ADD        R10,R4
 2008608:	92 04 9e 00 	ADD        $4,R2          | CLR        R3
 200860c:	9d 94 93 a0 	SW         R3,$-4(R2)     | CMP        R4,R2
 2008610:	78 ab ff f4 	BNZ        @0x02008608    // 2008608 <__lshift+0xe0>
 2008614:	78 80 00 00 	BRA        @0x02008618    // 2008618 <__lshift+0xf0>
 2008618:	97 b8 92 14 	MOV        R7,R2          | ADD        $20,R2
 200861c:	1c 85 c0 10 	LW         16(R7),R3
 2008620:	19 80 00 02 	LSL        $2,R3
 2008624:	d7 90 d2 98 	MOV        R2,R10         | ADD        R3,R10
 2008628:	9f d0 d7 a8 	MOV        R10,R3         | MOV        R5,R10
 200862c:	50 40 00 1f 	AND        $31,R10
 2008630:	78 88 00 38 	BZ         @0x0200866c    // 200866c <__lshift+0x144>
 2008634:	de 20 d8 d0 	LDI        $32,R11        | SUB        R10,R11
 2008638:	66 00 00 00 	CLR        R12
 200863c:	a2 04 ac 90 	ADD        $4,R4          | LW         (R2),R5
 2008640:	29 86 80 00 	LSL        R10,R5
 2008644:	28 c7 00 00 	OR         R12,R5
 2008648:	ad a4 e4 90 	SW         R5,$-4(R4)     | LW         (R2),R12
 200864c:	10 80 00 04 	ADD        $4,R2
 2008650:	61 46 c0 00 	LSR        R11,R12
 2008654:	14 04 c0 00 	CMP        R3,R2
 2008658:	78 9b ff e0 	BC         @0x0200863c    // 200863c <__lshift+0x114>
 200865c:	e5 a0 e3 00 	SW         R12,(R4)       | CMP        $0,R12
 2008660:	78 88 00 18 	BZ         @0x0200867c    // 200867c <__lshift+0x154>
 2008664:	b7 c8 b2 02 	MOV        R9,R6          | ADD        $2,R6
 2008668:	78 80 00 10 	BRA        @0x0200867c    // 200867c <__lshift+0x154>
 200866c:	a2 04 ac 90 	ADD        $4,R4          | LW         (R2),R5
 2008670:	92 04 ad a4 	ADD        $4,R2          | SW         R5,$-4(R4)
 2008674:	14 04 c0 00 	CMP        R3,R2
 2008678:	78 9b ff f0 	BC         @0x0200866c    // 200866c <__lshift+0x144>
 200867c:	30 83 ff ff 	ADD        $-1,R6
 2008680:	34 c4 40 10 	SW         R6,$16(R1)
 2008684:	1c 85 c0 04 	LW         4(R7),R3
 2008688:	19 80 00 02 	LSL        $2,R3
 200868c:	14 86 00 4c 	LW         76(R8),R2
 2008690:	92 98 d4 90 	ADD        R3,R2          | LW         (R2),R10
 2008694:	d5 b8 bd 90 	SW         R10,(R7)       | SW         R7,(R2)
 2008698:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 200869c:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 20086a0:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 20086a4:	d4 18 dc 1c 	LW         24(SP),R10     | LW         28(SP),R11
 20086a8:	e4 20 ea 24 	LW         32(SP),R12     | ADD        $36,SP
 20086ac:	7b 40 00 00 	RTN

020086b0 <__mcmp>:
 20086b0:	e8 08 ad 00 	SUB        $8,SP          | SW         R5,(SP)
 20086b4:	b5 04 af 88 	SW         R6,$4(SP)      | MOV        R1,R5
 20086b8:	0c 84 40 10 	LW         16(R1),R1
 20086bc:	1c 84 80 10 	LW         16(R2),R3
 20086c0:	08 04 c0 00 	SUB        R3,R1
 20086c4:	78 a8 00 3c 	BNZ        @0x02008704    // 2008704 <__mcmp+0x54>
 20086c8:	aa 14 a7 98 	ADD        $20,R5         | MOV        R3,R4
 20086cc:	21 80 00 02 	LSL        $2,R4
 20086d0:	9f a8 9a a0 	MOV        R5,R3          | ADD        R4,R3
 20086d4:	92 14 92 a0 	ADD        $20,R2         | ADD        R4,R2
 20086d8:	9a 7c 92 7c 	ADD        $-4,R3         | ADD        $-4,R2
 20086dc:	a4 90 b4 98 	LW         (R2),R4        | LW         (R3),R6
 20086e0:	34 05 00 00 	CMP        R4,R6
 20086e4:	78 88 00 0c 	BZ         @0x020086f4    // 20086f4 <__mcmp+0x44>
 20086e8:	78 98 00 14 	BC         @0x02008700    // 2008700 <__mcmp+0x50>
 20086ec:	0e 00 00 01 	LDI        $1,R1
 20086f0:	78 80 00 10 	BRA        @0x02008704    // 2008704 <__mcmp+0x54>
 20086f4:	2c 04 c0 00 	CMP        R3,R5
 20086f8:	78 9b ff dc 	BC         @0x020086d8    // 20086d8 <__mcmp+0x28>
 20086fc:	78 80 00 04 	BRA        @0x02008704    // 2008704 <__mcmp+0x54>
 2008700:	0e 7f ff ff 	LDI        $-1,R1
 2008704:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 2008708:	ea 08 ff 80 	ADD        $8,SP          | RTN

0200870c <__mdiff>:
 200870c:	e8 24 85 00 	SUB        $36,SP         | SW         R0,(SP)
 2008710:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2008714:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2008718:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 200871c:	dd 1c e5 20 	SW         R11,$28(SP)    | SW         R12,$32(SP)
 2008720:	c7 88 bf 90 	MOV        R1,R8          | MOV        R2,R7
 2008724:	33 40 c0 00 	MOV        R3,R6
 2008728:	2c 84 80 10 	LW         16(R2),R5
 200872c:	0c 84 c0 10 	LW         16(R3),R1
 2008730:	28 04 40 00 	SUB        R1,R5
 2008734:	78 a8 02 3c 	BNZ        @0x02008974    // 2008974 <__mdiff+0x268>
 2008738:	cf 90 ca 14 	MOV        R2,R9          | ADD        $20,R9
 200873c:	1b 40 40 00 	MOV        R1,R3
 2008740:	19 80 00 02 	LSL        $2,R3
 2008744:	8f c8 8a 98 	MOV        R9,R1          | ADD        R3,R1
 2008748:	97 b0 92 14 	MOV        R6,R2          | ADD        $20,R2
 200874c:	10 84 c0 00 	ADD        R3,R2
 2008750:	8a 7c a4 88 	ADD        $-4,R1         | LW         (R1),R4
 2008754:	92 7c 9c 90 	ADD        $-4,R2         | LW         (R2),R3
 2008758:	24 04 c0 00 	CMP        R3,R4
 200875c:	78 88 00 10 	BZ         @0x02008770    // 2008770 <__mdiff+0x64>
 2008760:	78 b8 00 8c 	BNC        @0x020087f0    // 20087f0 <__mdiff+0xe4>
 2008764:	8f b8 bf b0 	MOV        R7,R1          | MOV        R6,R7
 2008768:	b7 88 ae 01 	MOV        R1,R6          | LDI        $1,R5
 200876c:	78 80 00 80 	BRA        @0x020087f0    // 20087f0 <__mdiff+0xe4>
 2008770:	4c 04 40 00 	CMP        R1,R9
 2008774:	78 9b ff d8 	BC         @0x02008750    // 2008750 <__mdiff+0x44>
 2008778:	78 80 01 e8 	BRA        @0x02008964    // 2008964 <__mdiff+0x258>
 200877c:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2008780:	0b 42 00 00 	MOV        R8,R1
 2008784:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2008788:	02 00 b6 a4 
 200878c:	0c c6 00 4c 	SW         R1,$76(R8)
 2008790:	0c 00 00 00 	CMP        $0,R1
 2008794:	78 88 01 ec 	BZ         @0x02008984    // 2008984 <__mdiff+0x278>
 2008798:	13 40 40 00 	MOV        R1,R2
 200879c:	8c 90 8b 00 	LW         (R2),R1        | CMP        $0,R1
 20087a0:	78 88 00 08 	BZ         @0x020087ac    // 20087ac <__mdiff+0xa0>
 20087a4:	9c 88 9d 90 	LW         (R1),R3        | SW         R3,(R2)
 20087a8:	78 80 00 28 	BRA        @0x020087d4    // 20087d4 <__mdiff+0xc8>
 20087ac:	9e 18 96 01 	LDI        $24,R3         | LDI        $1,R2
 20087b0:	0b 42 00 00 	MOV        R8,R1
 20087b4:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 20087b8:	02 00 b6 a4 
 20087bc:	0c 00 00 00 	CMP        $0,R1
 20087c0:	78 88 01 c0 	BZ         @0x02008984    // 2008984 <__mdiff+0x278>
 20087c4:	16 00 00 00 	CLR        R2
 20087c8:	14 c4 40 04 	SW         R2,$4(R1)
 20087cc:	1e 00 00 01 	LDI        $1,R3
 20087d0:	1c c4 40 08 	SW         R3,$8(R1)
 20087d4:	16 00 00 00 	CLR        R2
 20087d8:	14 c4 40 0c 	SW         R2,$12(R1)
 20087dc:	1e 00 00 01 	LDI        $1,R3
 20087e0:	1c c4 40 10 	SW         R3,$16(R1)
 20087e4:	14 c4 40 14 	SW         R2,$20(R1)
 20087e8:	78 80 01 b0 	BRA        @0x0200899c    // 200899c <__mdiff+0x290>
 20087ec:	2e 00 00 00 	CLR        R5
 20087f0:	4c 85 c0 04 	LW         4(R7),R9
 20087f4:	0c 86 00 4c 	LW         76(R8),R1
 20087f8:	0c 00 00 00 	CMP        $0,R1
 20087fc:	78 88 00 18 	BZ         @0x02008818    // 2008818 <__mdiff+0x10c>
 2008800:	13 42 40 00 	MOV        R9,R2
 2008804:	11 80 00 02 	LSL        $2,R2
 2008808:	8a 90 97 88 	ADD        R2,R1          | MOV        R1,R2
 200880c:	8c 88 8b 00 	LW         (R1),R1        | CMP        $0,R1
 2008810:	78 a8 00 24 	BNZ        @0x02008838    // 2008838 <__mdiff+0x12c>
 2008814:	78 80 00 28 	BRA        @0x02008840    // 2008840 <__mdiff+0x134>
 2008818:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 200881c:	0b 42 00 00 	MOV        R8,R1
 2008820:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2008824:	02 00 b6 a4 
 2008828:	0c c6 00 4c 	SW         R1,$76(R8)
 200882c:	0c 00 00 00 	CMP        $0,R1
 2008830:	78 88 01 5c 	BZ         @0x02008990    // 2008990 <__mdiff+0x284>
 2008834:	78 83 ff c8 	BRA        @0x02008800    // 2008800 <__mdiff+0xf4>
 2008838:	9c 88 9d 90 	LW         (R1),R3        | SW         R3,(R2)
 200883c:	78 80 00 2c 	BRA        @0x0200886c    // 200886c <__mdiff+0x160>
 2008840:	96 01 d6 01 	LDI        $1,R2          | LDI        $1,R10
 2008844:	51 86 40 00 	LSL        R9,R10
 2008848:	9f d0 9a 05 	MOV        R10,R3         | ADD        $5,R3
 200884c:	19 80 00 02 	LSL        $2,R3
 2008850:	0b 42 00 00 	MOV        R8,R1
 2008854:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2008858:	02 00 b6 a4 
 200885c:	0c 00 00 00 	CMP        $0,R1
 2008860:	78 88 01 2c 	BZ         @0x02008990    // 2008990 <__mdiff+0x284>
 2008864:	4c c4 40 04 	SW         R9,$4(R1)
 2008868:	54 c4 40 08 	SW         R10,$8(R1)
 200886c:	16 00 00 00 	CLR        R2
 2008870:	14 c4 40 10 	SW         R2,$16(R1)
 2008874:	2c c4 40 0c 	SW         R5,$12(R1)
 2008878:	44 85 c0 10 	LW         16(R7),R8
 200887c:	ba 14 97 c0 	ADD        $20,R7         | MOV        R8,R2
 2008880:	11 80 00 02 	LSL        $2,R2
 2008884:	cf b8 ca 90 	MOV        R7,R9          | ADD        R2,R9
 2008888:	af b0 aa 14 	MOV        R6,R5          | ADD        $20,R5
 200888c:	14 85 80 10 	LW         16(R6),R2
 2008890:	11 80 00 02 	LSL        $2,R2
 2008894:	d7 a8 d2 90 	MOV        R5,R10         | ADD        R2,R10
 2008898:	a7 88 a2 14 	MOV        R1,R4          | ADD        $20,R4
 200889c:	36 00 00 00 	CLR        R6
 20088a0:	78 80 00 04 	BRA        @0x020088a8    // 20088a8 <__mdiff+0x19c>
 20088a4:	3b 40 80 00 	MOV        R2,R7
 20088a8:	9c b8 e4 a8 	LW         (R7),R3        | LW         (R5),R12
 20088ac:	5b 40 c0 00 	MOV        R3,R11
 20088b0:	58 40 ff ff 	AND        $65535,R11
 20088b4:	da b0 97 e0 	ADD        R6,R11         | MOV        R12,R2
 20088b8:	10 40 ff ff 	AND        $65535,R2
 20088bc:	d8 90 97 b8 	SUB        R2,R11         | MOV        R7,R2
 20088c0:	92 04 aa 04 	ADD        $4,R2          | ADD        $4,R5
 20088c4:	19 40 00 10 	LSR        $16,R3
 20088c8:	61 40 00 10 	LSR        $16,R12
 20088cc:	98 e0 b7 d8 	SUB        R12,R3         | MOV        R11,R6
 20088d0:	31 c0 00 10 	ASR        $16,R6
 20088d4:	9a b0 b7 98 	ADD        R6,R3          | MOV        R3,R6
 20088d8:	31 c0 00 10 	ASR        $16,R6
 20088dc:	20 80 00 04 	ADD        $4,R4
 20088e0:	19 80 00 10 	LSL        $16,R3
 20088e4:	58 40 ff ff 	AND        $65535,R11
 20088e8:	18 c6 c0 00 	OR         R11,R3
 20088ec:	9d a4 ab d0 	SW         R3,$-4(R4)     | CMP        R10,R5
 20088f0:	78 9b ff b0 	BC         @0x020088a4    // 20088a4 <__mdiff+0x198>
 20088f4:	14 06 40 00 	CMP        R9,R2
 20088f8:	78 b8 00 4c 	BNC        @0x02008948    // 2008948 <__mdiff+0x23c>
 20088fc:	2b 41 00 00 	MOV        R4,R5
 2008900:	9c 90 d7 98 	LW         (R2),R3        | MOV        R3,R10
 2008904:	50 40 ff ff 	AND        $65535,R10
 2008908:	d2 b0 92 04 	ADD        R6,R10         | ADD        $4,R2
 200890c:	19 40 00 10 	LSR        $16,R3
 2008910:	33 42 80 00 	MOV        R10,R6
 2008914:	31 c0 00 10 	ASR        $16,R6
 2008918:	9a b0 b7 98 	ADD        R6,R3          | MOV        R3,R6
 200891c:	31 c0 00 10 	ASR        $16,R6
 2008920:	28 80 00 04 	ADD        $4,R5
 2008924:	19 80 00 10 	LSL        $16,R3
 2008928:	50 40 ff ff 	AND        $65535,R10
 200892c:	18 c6 80 00 	OR         R10,R3
 2008930:	9d ac 93 c8 	SW         R3,$-4(R5)     | CMP        R9,R2
 2008934:	78 9b ff c8 	BC         @0x02008900    // 2008900 <__mdiff+0x1f4>
 2008938:	48 05 c0 00 	SUB        R7,R9
 200893c:	4b 42 5f fb 	MOV        $-5+R9,R9
 2008940:	c9 7c ca 04 	AND        $-4,R9         | ADD        $4,R9
 2008944:	20 86 40 00 	ADD        R9,R4
 2008948:	a2 7c 9b 00 	ADD        $-4,R4         | CMP        $0,R3
 200894c:	78 a8 00 0c 	BNZ        @0x0200895c    // 200895c <__mdiff+0x250>
 2008950:	c2 7f a2 7c 	ADD        $-1,R8         | ADD        $-4,R4
 2008954:	94 a0 93 00 	LW         (R4),R2        | CMP        $0,R2
 2008958:	78 8b ff f4 	BZ         @0x02008950    // 2008950 <__mdiff+0x244>
 200895c:	44 c4 40 10 	SW         R8,$16(R1)
 2008960:	78 80 00 38 	BRA        @0x0200899c    // 200899c <__mdiff+0x290>
 2008964:	14 86 00 4c 	LW         76(R8),R2
 2008968:	14 00 00 00 	CMP        $0,R2
 200896c:	78 ab fe 2c 	BNZ        @0x0200879c    // 200879c <__mdiff+0x90>
 2008970:	78 83 fe 08 	BRA        @0x0200877c    // 200877c <__mdiff+0x70>
 2008974:	78 b3 fe 74 	BGE        @0x020087ec    // 20087ec <__mdiff+0xe0>
 2008978:	bf 98 b7 90 	MOV        R3,R7          | MOV        R2,R6
 200897c:	2e 00 00 01 	LDI        $1,R5
 2008980:	78 83 fe 6c 	BRA        @0x020087f0    // 20087f0 <__mdiff+0xe4>
 2008984:	1e 00 00 00 	CLR        R3
 2008988:	1c c0 00 10 	SW         R3,($16)
 200898c:	7f 00 00 00 	BREAK      @0x02008990    // 2008990 <__mdiff+0x284>
 2008990:	06 00 00 00 	CLR        R0
 2008994:	04 c0 00 0c 	SW         R0,($12)
 2008998:	7f 00 00 00 	BREAK      @0x0200899c    // 200899c <__mdiff+0x290>
 200899c:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 20089a0:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 20089a4:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 20089a8:	d4 18 dc 1c 	LW         24(SP),R10     | LW         28(SP),R11
 20089ac:	e4 20 ea 24 	LW         32(SP),R12     | ADD        $36,SP
 20089b0:	7b 40 00 00 	RTN

020089b4 <__ulp>:
 20089b4:	12 00 0f fe 	BREV       $4094,R2
 20089b8:	08 44 80 00 	AND        R2,R1
 20089bc:	12 00 03 3f 	BREV       $831,R2
 20089c0:	8a 90 8b 01 	ADD        R2,R1          | CMP        $1,R1
 20089c4:	78 90 00 04 	BLT        @0x020089cc    // 20089cc <__ulp+0x18>
 20089c8:	96 00 ff 80 	CLR        R2             | RTN
 20089cc:	13 40 5f ff 	MOV        $-1+R1,R2
 20089d0:	11 03 ff ff 	XOR        $-1,R2
 20089d4:	11 c0 00 14 	ASR        $20,R2
 20089d8:	14 00 00 14 	CMP        $20,R2
 20089dc:	78 b0 00 0c 	BGE        @0x020089ec    // 20089ec <__ulp+0x38>
 20089e0:	0e 08 00 00 	LDI        $524288,R1
 20089e4:	09 c4 80 00 	ASR        R2,R1
 20089e8:	96 00 ff 80 	CLR        R2             | RTN
 20089ec:	8e 00 92 6c 	CLR        R1             | ADD        $-20,R2
 20089f0:	14 00 00 1f 	CMP        $31,R2
 20089f4:	78 b0 00 10 	BGE        @0x02008a08    // 2008a08 <__ulp+0x54>
 20089f8:	9e 1f 98 90 	LDI        $31,R3         | SUB        R2,R3
 20089fc:	16 00 00 01 	LDI        $1,R2
 2008a00:	11 84 c0 00 	LSL        R3,R2
 2008a04:	78 80 00 04 	BRA        @0x02008a0c    // 2008a0c <__ulp+0x58>
 2008a08:	16 00 00 01 	LDI        $1,R2
 2008a0c:	7b 40 00 00 	RTN

02008a10 <__b2d>:
 2008a10:	e8 18 ad 00 	SUB        $24,SP         | SW         R5,(SP)
 2008a14:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 2008a18:	c5 0c cd 10 	SW         R8,$12(SP)     | SW         R9,$16(SP)
 2008a1c:	d5 14 bf 88 	SW         R10,$20(SP)    | MOV        R1,R7
 2008a20:	38 80 00 14 	ADD        $20,R7
 2008a24:	0c 84 40 10 	LW         16(R1),R1
 2008a28:	09 80 00 02 	LSL        $2,R1
 2008a2c:	b7 b8 b2 88 	MOV        R7,R6          | ADD        R1,R6
 2008a30:	c7 b0 c2 7c 	MOV        R6,R8          | ADD        $-4,R8
 2008a34:	ac b4 8f a8 	LW         -4(R6),R5      | MOV        R5,R1
 2008a38:	08 43 00 00 	AND        $-65536,R1
 2008a3c:	78 a8 00 10 	BNZ        @0x02008a50    // 2008a50 <__b2d+0x40>
 2008a40:	1b 41 40 00 	MOV        R5,R3
 2008a44:	19 80 00 10 	LSL        $16,R3
 2008a48:	ce 18 a6 10 	LDI        $24,R9         | LDI        $16,R4
 2008a4c:	78 80 00 08 	BRA        @0x02008a58    // 2008a58 <__b2d+0x48>
 2008a50:	9f a8 ce 08 	MOV        R5,R3          | LDI        $8,R9
 2008a54:	26 00 00 00 	CLR        R4
 2008a58:	0a 00 00 ff 	BREV       $255,R1
 2008a5c:	d7 98 d1 88 	MOV        R3,R10         | AND        R1,R10
 2008a60:	78 a8 00 08 	BNZ        @0x02008a6c    // 2008a6c <__b2d+0x5c>
 2008a64:	19 80 00 08 	LSL        $8,R3
 2008a68:	23 42 40 00 	MOV        R9,R4
 2008a6c:	0a 00 00 0f 	BREV       $15,R1
 2008a70:	cf 98 c9 88 	MOV        R3,R9          | AND        R1,R9
 2008a74:	78 a8 00 08 	BNZ        @0x02008a80    // 2008a80 <__b2d+0x70>
 2008a78:	20 80 00 04 	ADD        $4,R4
 2008a7c:	19 80 00 04 	LSL        $4,R3
 2008a80:	0a 00 00 03 	BREV       $3,R1
 2008a84:	d7 98 d1 88 	MOV        R3,R10         | AND        R1,R10
 2008a88:	78 a8 00 08 	BNZ        @0x02008a94    // 2008a94 <__b2d+0x84>
 2008a8c:	20 80 00 02 	ADD        $2,R4
 2008a90:	19 80 00 02 	LSL        $2,R3
 2008a94:	1c 00 00 00 	CMP        $0,R3
 2008a98:	78 90 00 10 	BLT        @0x02008aac    // 2008aac <__b2d+0x9c>
 2008a9c:	0a 00 00 02 	BREV       $2,R1
 2008aa0:	18 44 40 00 	AND        R1,R3
 2008aa4:	78 88 00 c0 	BZ         @0x02008b68    // 2008b68 <__b2d+0x158>
 2008aa8:	20 80 00 01 	ADD        $1,R4
 2008aac:	8e 20 88 a0 	LDI        $32,R1         | SUB        R4,R1
 2008ab0:	8d 90 a3 0b 	SW         R1,(R2)        | CMP        $11,R4
 2008ab4:	78 b0 00 40 	BGE        @0x02008af8    // 2008af8 <__b2d+0xe8>
 2008ab8:	9e 0b 98 a0 	LDI        $11,R3         | SUB        R4,R3
 2008abc:	0b 41 40 00 	MOV        R5,R1
 2008ac0:	09 44 c0 00 	LSR        R3,R1
 2008ac4:	4a 00 0f fc 	BREV       $4092,R9
 2008ac8:	08 c6 40 00 	OR         R9,R1
 2008acc:	3c 06 00 00 	CMP        R8,R7
 2008ad0:	78 b8 00 10 	BNC        @0x02008ae4    // 2008ae4 <__b2d+0xd4>
 2008ad4:	14 85 bf f8 	LW         -8(R6),R2
 2008ad8:	11 44 c0 00 	LSR        R3,R2
 2008adc:	1b 40 80 00 	MOV        R2,R3
 2008ae0:	78 80 00 04 	BRA        @0x02008ae8    // 2008ae8 <__b2d+0xd8>
 2008ae4:	1e 00 00 00 	CLR        R3
 2008ae8:	13 41 40 00 	MOV        R5,R2
 2008aec:	11 85 00 15 	LSL        $21+R4,R2
 2008af0:	10 c4 c0 00 	OR         R3,R2
 2008af4:	78 80 00 b4 	BRA        @0x02008bac    // 2008bac <__b2d+0x19c>
 2008af8:	a2 75 bb c0 	ADD        $-11,R4        | CMP        R8,R7
 2008afc:	78 b8 00 90 	BNC        @0x02008b90    // 2008b90 <__b2d+0x180>
 2008b00:	1c 85 bf f8 	LW         -8(R6),R3
 2008b04:	24 00 00 00 	CMP        $0,R4
 2008b08:	78 88 00 4c 	BZ         @0x02008b58    // 2008b58 <__b2d+0x148>
 2008b0c:	c6 20 c0 a0 	LDI        $32,R8         | SUB        R4,R8
 2008b10:	0b 41 40 00 	MOV        R5,R1
 2008b14:	09 85 00 00 	LSL        R4,R1
 2008b18:	12 00 0f fc 	BREV       $4092,R2
 2008b1c:	08 c4 80 00 	OR         R2,R1
 2008b20:	13 40 c0 00 	MOV        R3,R2
 2008b24:	11 46 00 00 	LSR        R8,R2
 2008b28:	08 c4 80 00 	OR         R2,R1
 2008b2c:	97 b0 92 78 	MOV        R6,R2          | ADD        $-8,R2
 2008b30:	3c 04 80 00 	CMP        R2,R7
 2008b34:	78 98 00 0c 	BC         @0x02008b44    // 2008b44 <__b2d+0x134>
 2008b38:	13 40 c0 00 	MOV        R3,R2
 2008b3c:	11 85 00 00 	LSL        R4,R2
 2008b40:	78 80 00 10 	BRA        @0x02008b54    // 2008b54 <__b2d+0x144>
 2008b44:	14 85 bf f4 	LW         -12(R6),R2
 2008b48:	11 46 00 00 	LSR        R8,R2
 2008b4c:	19 85 00 00 	LSL        R4,R3
 2008b50:	10 c4 c0 00 	OR         R3,R2
 2008b54:	78 80 00 54 	BRA        @0x02008bac    // 2008bac <__b2d+0x19c>
 2008b58:	0a 00 0f fc 	BREV       $4092,R1
 2008b5c:	28 c4 40 00 	OR         R1,R5
 2008b60:	8f a8 97 98 	MOV        R5,R1          | MOV        R3,R2
 2008b64:	78 80 00 44 	BRA        @0x02008bac    // 2008bac <__b2d+0x19c>
 2008b68:	9d 90 bb c0 	SW         R3,(R2)        | CMP        R8,R7
 2008b6c:	78 98 00 30 	BC         @0x02008ba0    // 2008ba0 <__b2d+0x190>
 2008b70:	26 00 00 15 	LDI        $21,R4
 2008b74:	13 41 40 00 	MOV        R5,R2
 2008b78:	11 85 00 00 	LSL        R4,R2
 2008b7c:	1a 00 0f fc 	BREV       $4092,R3
 2008b80:	0b 40 80 00 	MOV        R2,R1
 2008b84:	08 c4 c0 00 	OR         R3,R1
 2008b88:	16 00 00 00 	CLR        R2
 2008b8c:	78 83 ff c4 	BRA        @0x02008b54    // 2008b54 <__b2d+0x144>
 2008b90:	24 00 00 00 	CMP        $0,R4
 2008b94:	78 ab ff dc 	BNZ        @0x02008b74    // 2008b74 <__b2d+0x164>
 2008b98:	1b 41 00 00 	MOV        R4,R3
 2008b9c:	78 83 ff b8 	BRA        @0x02008b58    // 2008b58 <__b2d+0x148>
 2008ba0:	1c 85 bf f8 	LW         -8(R6),R3
 2008ba4:	26 00 00 15 	LDI        $21,R4
 2008ba8:	78 83 ff 60 	BRA        @0x02008b0c    // 2008b0c <__b2d+0xfc>
 2008bac:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 2008bb0:	bc 08 c4 0c 	LW         8(SP),R7       | LW         12(SP),R8
 2008bb4:	cc 10 d4 14 	LW         16(SP),R9      | LW         20(SP),R10
 2008bb8:	ea 18 ff 80 	ADD        $24,SP         | RTN

02008bbc <__d2b>:
 2008bbc:	e8 20 85 04 	SUB        $32,SP         | SW         R0,$4(SP)
 2008bc0:	ad 08 b5 0c 	SW         R5,$8(SP)      | SW         R6,$12(SP)
 2008bc4:	bd 10 c5 14 	SW         R7,$16(SP)     | SW         R8,$20(SP)
 2008bc8:	cd 18 d5 1c 	SW         R9,$24(SP)     | SW         R10,$28(SP)
 2008bcc:	c7 88 b7 90 	MOV        R1,R8          | MOV        R2,R6
 2008bd0:	3b 40 c0 00 	MOV        R3,R7
 2008bd4:	14 84 40 4c 	LW         76(R1),R2
 2008bd8:	14 00 00 00 	CMP        $0,R2
 2008bdc:	78 a8 00 28 	BNZ        @0x02008c08    // 2008c08 <__d2b+0x4c>
 2008be0:	9e 21 96 04 	LDI        $33,R3         | LDI        $4,R2
 2008be4:	24 c7 40 00 	SW         R4,(SP)
 2008be8:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2008bec:	02 00 b6 a4 
 2008bf0:	0c c6 00 4c 	SW         R1,$76(R8)
 2008bf4:	97 88 8b 00 	MOV        R1,R2          | CMP        $0,R1
 2008bf8:	24 87 40 00 	LW         (SP),R4
 2008bfc:	78 a8 00 08 	BNZ        @0x02008c08    // 2008c08 <__d2b+0x4c>
 2008c00:	0e 00 00 00 	CLR        R1
 2008c04:	78 80 00 4c 	BRA        @0x02008c54    // 2008c54 <__d2b+0x98>
 2008c08:	0c 84 80 04 	LW         4(R2),R1
 2008c0c:	0c 00 00 00 	CMP        $0,R1
 2008c10:	78 88 00 0c 	BZ         @0x02008c20    // 2008c20 <__d2b+0x64>
 2008c14:	1c 84 40 00 	LW         (R1),R3
 2008c18:	1c c4 80 04 	SW         R3,$4(R2)
 2008c1c:	78 80 00 28 	BRA        @0x02008c48    // 2008c48 <__d2b+0x8c>
 2008c20:	9e 1c 96 01 	LDI        $28,R3         | LDI        $1,R2
 2008c24:	8f c0 a5 00 	MOV        R8,R1          | SW         R4,(SP)
 2008c28:	87 fa fc f8 	JSR        0x0200b6a4     // 200b6a4 <_calloc_r>
 2008c2c:	02 00 b6 a4 
 2008c30:	8b 00 a4 00 	CMP        $0,R1          | LW         (SP),R4
 2008c34:	78 8b ff c8 	BZ         @0x02008c00    // 2008c00 <__d2b+0x44>
 2008c38:	46 00 00 01 	LDI        $1,R8
 2008c3c:	44 c4 40 04 	SW         R8,$4(R1)
 2008c40:	16 00 00 02 	LDI        $2,R2
 2008c44:	14 c4 40 08 	SW         R2,$8(R1)
 2008c48:	1e 00 00 00 	CLR        R3
 2008c4c:	1c c4 40 10 	SW         R3,$16(R1)
 2008c50:	1c c4 40 0c 	SW         R3,$12(R1)
 2008c54:	46 0f ff ff 	LDI        $1048575,R8
 2008c58:	9f b0 99 c0 	MOV        R6,R3          | AND        R8,R3
 2008c5c:	13 41 80 00 	MOV        R6,R2
 2008c60:	11 40 00 14 	LSR        $20,R2
 2008c64:	10 40 07 ff 	AND        $2047,R2
 2008c68:	78 88 00 08 	BZ         @0x02008c74    // 2008c74 <__d2b+0xb8>
 2008c6c:	43 42 00 01 	MOV        $1+R8,R8
 2008c70:	18 c6 00 00 	OR         R8,R3
 2008c74:	c7 b8 bb 00 	MOV        R7,R8          | CMP        $0,R7
 2008c78:	78 88 01 00 	BZ         @0x02008d7c    // 2008d7c <__d2b+0x1c0>
 2008c7c:	b7 b8 b1 07 	MOV        R7,R6          | AND        $7,R6
 2008c80:	78 88 00 28 	BZ         @0x02008cac    // 2008cac <__d2b+0xf0>
 2008c84:	b7 b8 b1 01 	MOV        R7,R6          | AND        $1,R6
 2008c88:	78 a8 00 c8 	BNZ        @0x02008d54    // 2008d54 <__d2b+0x198>
 2008c8c:	b7 b8 b1 02 	MOV        R7,R6          | AND        $2,R6
 2008c90:	78 88 00 0c 	BZ         @0x02008ca0    // 2008ca0 <__d2b+0xe4>
 2008c94:	41 40 00 01 	LSR        $1,R8
 2008c98:	ce 1f b6 01 	LDI        $31,R9         | LDI        $1,R6
 2008c9c:	78 80 00 9c 	BRA        @0x02008d3c    // 2008d3c <__d2b+0x180>
 2008ca0:	41 40 00 02 	LSR        $2,R8
 2008ca4:	ce 1e b6 02 	LDI        $30,R9         | LDI        $2,R6
 2008ca8:	78 80 00 90 	BRA        @0x02008d3c    // 2008d3c <__d2b+0x180>
 2008cac:	38 40 ff ff 	AND        $65535,R7
 2008cb0:	78 a8 00 10 	BNZ        @0x02008cc4    // 2008cc4 <__d2b+0x108>
 2008cb4:	3b 42 00 00 	MOV        R8,R7
 2008cb8:	39 40 00 10 	LSR        $16,R7
 2008cbc:	d6 18 b6 10 	LDI        $24,R10        | LDI        $16,R6
 2008cc0:	78 80 00 04 	BRA        @0x02008cc8    // 2008cc8 <__d2b+0x10c>
 2008cc4:	bf c0 d6 08 	MOV        R8,R7          | LDI        $8,R10
 2008cc8:	4b 41 c0 00 	MOV        R7,R9
 2008ccc:	48 40 00 ff 	AND        $255,R9
 2008cd0:	78 a8 00 08 	BNZ        @0x02008cdc    // 2008cdc <__d2b+0x120>
 2008cd4:	39 40 00 08 	LSR        $8,R7
 2008cd8:	33 42 80 00 	MOV        R10,R6
 2008cdc:	cf b8 c9 0f 	MOV        R7,R9          | AND        $15,R9
 2008ce0:	78 a8 00 08 	BNZ        @0x02008cec    // 2008cec <__d2b+0x130>
 2008ce4:	30 80 00 04 	ADD        $4,R6
 2008ce8:	39 40 00 04 	LSR        $4,R7
 2008cec:	cf b8 c9 03 	MOV        R7,R9          | AND        $3,R9
 2008cf0:	78 a8 00 14 	BNZ        @0x02008d08    // 2008d08 <__d2b+0x14c>
 2008cf4:	30 80 00 02 	ADD        $2,R6
 2008cf8:	39 40 00 02 	LSR        $2,R7
 2008cfc:	cf b8 c9 01 	MOV        R7,R9          | AND        $1,R9
 2008d00:	78 88 00 0c 	BZ         @0x02008d10    // 2008d10 <__d2b+0x154>
 2008d04:	78 80 00 24 	BRA        @0x02008d2c    // 2008d2c <__d2b+0x170>
 2008d08:	cf b8 c9 01 	MOV        R7,R9          | AND        $1,R9
 2008d0c:	78 a8 00 14 	BNZ        @0x02008d24    // 2008d24 <__d2b+0x168>
 2008d10:	39 40 00 01 	LSR        $1,R7
 2008d14:	78 88 00 20 	BZ         @0x02008d38    // 2008d38 <__d2b+0x17c>
 2008d18:	b2 01 ce 20 	ADD        $1,R6          | LDI        $32,R9
 2008d1c:	c8 b0 c7 b8 	SUB        R6,R9          | MOV        R7,R8
 2008d20:	78 80 00 18 	BRA        @0x02008d3c    // 2008d3c <__d2b+0x180>
 2008d24:	34 00 00 00 	CMP        $0,R6
 2008d28:	78 88 00 28 	BZ         @0x02008d54    // 2008d54 <__d2b+0x198>
 2008d2c:	ce 20 c8 b0 	LDI        $32,R9         | SUB        R6,R9
 2008d30:	43 41 c0 00 	MOV        R7,R8
 2008d34:	78 80 00 04 	BRA        @0x02008d3c    // 2008d3c <__d2b+0x180>
 2008d38:	cf b8 b6 20 	MOV        R7,R9          | LDI        $32,R6
 2008d3c:	3b 40 c0 00 	MOV        R3,R7
 2008d40:	39 86 40 00 	LSL        R9,R7
 2008d44:	38 c6 00 00 	OR         R8,R7
 2008d48:	3c c4 40 14 	SW         R7,$20(R1)
 2008d4c:	19 45 80 00 	LSR        R6,R3
 2008d50:	78 80 00 08 	BRA        @0x02008d5c    // 2008d5c <__d2b+0x1a0>
 2008d54:	3c c4 40 14 	SW         R7,$20(R1)
 2008d58:	36 00 00 00 	CLR        R6
 2008d5c:	1c c4 40 18 	SW         R3,$24(R1)
 2008d60:	1c 00 00 00 	CMP        $0,R3
 2008d64:	1a 28 00 00 	LDI.NZ     0x00000002,R3  // 2 <_rom+0x2>
 2008d68:	1a 68 00 02 
 2008d6c:	1a 08 00 00 	LDI.Z      0x00000001,R3  // 1 <_rom+0x1>
 2008d70:	1a 48 00 01 
 2008d74:	1c c4 40 10 	SW         R3,$16(R1)
 2008d78:	78 80 00 c4 	BRA        @0x02008e40    // 2008e40 <__d2b+0x284>
 2008d7c:	b7 98 b1 07 	MOV        R3,R6          | AND        $7,R6
 2008d80:	78 88 00 28 	BZ         @0x02008dac    // 2008dac <__d2b+0x1f0>
 2008d84:	b7 98 b1 01 	MOV        R3,R6          | AND        $1,R6
 2008d88:	78 a8 00 98 	BNZ        @0x02008e24    // 2008e24 <__d2b+0x268>
 2008d8c:	b7 98 b1 02 	MOV        R3,R6          | AND        $2,R6
 2008d90:	78 88 00 0c 	BZ         @0x02008da0    // 2008da0 <__d2b+0x1e4>
 2008d94:	19 40 00 01 	LSR        $1,R3
 2008d98:	36 00 00 21 	LDI        $33,R6
 2008d9c:	78 80 00 90 	BRA        @0x02008e30    // 2008e30 <__d2b+0x274>
 2008da0:	19 40 00 02 	LSR        $2,R3
 2008da4:	36 00 00 22 	LDI        $34,R6
 2008da8:	78 80 00 84 	BRA        @0x02008e30    // 2008e30 <__d2b+0x274>
 2008dac:	33 40 c0 00 	MOV        R3,R6
 2008db0:	30 40 ff ff 	AND        $65535,R6
 2008db4:	78 a8 00 10 	BNZ        @0x02008dc8    // 2008dc8 <__d2b+0x20c>
 2008db8:	43 40 c0 00 	MOV        R3,R8
 2008dbc:	41 40 00 10 	LSR        $16,R8
 2008dc0:	ce 18 b6 10 	LDI        $24,R9         | LDI        $16,R6
 2008dc4:	78 80 00 08 	BRA        @0x02008dd0    // 2008dd0 <__d2b+0x214>
 2008dc8:	c7 98 ce 08 	MOV        R3,R8          | LDI        $8,R9
 2008dcc:	33 41 c0 00 	MOV        R7,R6
 2008dd0:	3b 42 00 00 	MOV        R8,R7
 2008dd4:	38 40 00 ff 	AND        $255,R7
 2008dd8:	78 a8 00 08 	BNZ        @0x02008de4    // 2008de4 <__d2b+0x228>
 2008ddc:	41 40 00 08 	LSR        $8,R8
 2008de0:	33 42 40 00 	MOV        R9,R6
 2008de4:	bf c0 b9 0f 	MOV        R8,R7          | AND        $15,R7
 2008de8:	78 a8 00 08 	BNZ        @0x02008df4    // 2008df4 <__d2b+0x238>
 2008dec:	30 80 00 04 	ADD        $4,R6
 2008df0:	41 40 00 04 	LSR        $4,R8
 2008df4:	bf c0 b9 03 	MOV        R8,R7          | AND        $3,R7
 2008df8:	78 a8 00 08 	BNZ        @0x02008e04    // 2008e04 <__d2b+0x248>
 2008dfc:	30 80 00 02 	ADD        $2,R6
 2008e00:	41 40 00 02 	LSR        $2,R8
 2008e04:	bf c0 b9 01 	MOV        R8,R7          | AND        $1,R7
 2008e08:	78 88 00 08 	BZ         @0x02008e14    // 2008e14 <__d2b+0x258>
 2008e0c:	b2 20 9f c0 	ADD        $32,R6         | MOV        R8,R3
 2008e10:	78 80 00 1c 	BRA        @0x02008e30    // 2008e30 <__d2b+0x274>
 2008e14:	41 40 00 01 	LSR        $1,R8
 2008e18:	78 88 00 10 	BZ         @0x02008e2c    // 2008e2c <__d2b+0x270>
 2008e1c:	b2 21 9f c0 	ADD        $33,R6         | MOV        R8,R3
 2008e20:	78 80 00 0c 	BRA        @0x02008e30    // 2008e30 <__d2b+0x274>
 2008e24:	36 00 00 20 	LDI        $32,R6
 2008e28:	78 80 00 04 	BRA        @0x02008e30    // 2008e30 <__d2b+0x274>
 2008e2c:	36 00 00 40 	LDI        $64,R6
 2008e30:	1c c4 40 14 	SW         R3,$20(R1)
 2008e34:	3e 00 00 01 	LDI        $1,R7
 2008e38:	3c c4 40 10 	SW         R7,$16(R1)
 2008e3c:	1e 00 00 01 	LDI        $1,R3
 2008e40:	14 00 00 00 	CMP        $0,R2
 2008e44:	78 88 00 14 	BZ         @0x02008e5c    // 2008e5c <__d2b+0x2a0>
 2008e48:	10 83 fb cd 	ADD        $-1075,R2
 2008e4c:	92 b0 95 a0 	ADD        R6,R2          | SW         R2,(R4)
 2008e50:	96 35 90 b0 	LDI        $53,R2         | SUB        R6,R2
 2008e54:	14 c5 40 00 	SW         R2,(R5)
 2008e58:	78 80 00 94 	BRA        @0x02008ef0    // 2008ef0 <__d2b+0x334>
 2008e5c:	30 83 fb ce 	ADD        $-1074,R6
 2008e60:	b5 a0 a7 98 	SW         R6,(R4)        | MOV        R3,R4
 2008e64:	21 80 00 05 	LSL        $5,R4
 2008e68:	19 80 00 02 	LSL        $2,R3
 2008e6c:	c7 88 c2 98 	MOV        R1,R8          | ADD        R3,R8
 2008e70:	1c 86 00 10 	LW         16(R8),R3
 2008e74:	33 40 c0 00 	MOV        R3,R6
 2008e78:	30 43 00 00 	AND        $-65536,R6
 2008e7c:	78 a8 00 0c 	BNZ        @0x02008e8c    // 2008e8c <__d2b+0x2d0>
 2008e80:	19 80 00 10 	LSL        $16,R3
 2008e84:	be 18 96 10 	LDI        $24,R7         | LDI        $16,R2
 2008e88:	78 80 00 04 	BRA        @0x02008e90    // 2008e90 <__d2b+0x2d4>
 2008e8c:	3e 00 00 08 	LDI        $8,R7
 2008e90:	32 00 00 ff 	BREV       $255,R6
 2008e94:	c7 98 c1 b0 	MOV        R3,R8          | AND        R6,R8
 2008e98:	78 a8 00 08 	BNZ        @0x02008ea4    // 2008ea4 <__d2b+0x2e8>
 2008e9c:	19 80 00 08 	LSL        $8,R3
 2008ea0:	13 41 c0 00 	MOV        R7,R2
 2008ea4:	32 00 00 0f 	BREV       $15,R6
 2008ea8:	bf 98 b9 b0 	MOV        R3,R7          | AND        R6,R7
 2008eac:	78 a8 00 08 	BNZ        @0x02008eb8    // 2008eb8 <__d2b+0x2fc>
 2008eb0:	10 80 00 04 	ADD        $4,R2
 2008eb4:	19 80 00 04 	LSL        $4,R3
 2008eb8:	32 00 00 03 	BREV       $3,R6
 2008ebc:	c7 98 c1 b0 	MOV        R3,R8          | AND        R6,R8
 2008ec0:	78 a8 00 08 	BNZ        @0x02008ecc    // 2008ecc <__d2b+0x310>
 2008ec4:	10 80 00 02 	ADD        $2,R2
 2008ec8:	19 80 00 02 	LSL        $2,R3
 2008ecc:	1c 00 00 00 	CMP        $0,R3
 2008ed0:	78 90 00 18 	BLT        @0x02008eec    // 2008eec <__d2b+0x330>
 2008ed4:	32 00 00 02 	BREV       $2,R6
 2008ed8:	18 45 80 00 	AND        R6,R3
 2008edc:	78 88 00 08 	BZ         @0x02008ee8    // 2008ee8 <__d2b+0x32c>
 2008ee0:	10 80 00 01 	ADD        $1,R2
 2008ee4:	78 80 00 04 	BRA        @0x02008eec    // 2008eec <__d2b+0x330>
 2008ee8:	16 00 00 20 	LDI        $32,R2
 2008eec:	a0 90 a5 a8 	SUB        R2,R4          | SW         R4,(R5)
 2008ef0:	84 04 ac 08 	LW         4(SP),R0       | LW         8(SP),R5
 2008ef4:	b4 0c bc 10 	LW         12(SP),R6      | LW         16(SP),R7
 2008ef8:	c4 14 cc 18 	LW         20(SP),R8      | LW         24(SP),R9
 2008efc:	d4 1c ea 20 	LW         28(SP),R10     | ADD        $32,SP
 2008f00:	7b 40 00 00 	RTN

02008f04 <__ratio>:
 2008f04:	e8 30 85 0c 	SUB        $48,SP         | SW         R0,$12(SP)
 2008f08:	ad 10 b5 14 	SW         R5,$16(SP)     | SW         R6,$20(SP)
 2008f0c:	bd 18 c5 1c 	SW         R7,$24(SP)     | SW         R8,$28(SP)
 2008f10:	cd 20 d5 24 	SW         R9,$32(SP)     | SW         R10,$36(SP)
 2008f14:	dd 28 e5 2c 	SW         R11,$40(SP)    | SW         R12,$44(SP)
 2008f18:	b7 88 b2 14 	MOV        R1,R6          | ADD        $20,R6
 2008f1c:	04 84 40 10 	LW         16(R1),R0
 2008f20:	0b 40 00 00 	MOV        R0,R1
 2008f24:	09 80 00 02 	LSL        $2,R1
 2008f28:	af b0 aa 88 	MOV        R6,R5          | ADD        R1,R5
 2008f2c:	c7 a8 c2 7c 	MOV        R5,R8          | ADD        $-4,R8
 2008f30:	a4 ac 8f a0 	LW         -4(R5),R4      | MOV        R4,R1
 2008f34:	08 43 00 00 	AND        $-65536,R1
 2008f38:	78 a8 00 10 	BNZ        @0x02008f4c    // 2008f4c <__ratio+0x48>
 2008f3c:	0b 41 00 00 	MOV        R4,R1
 2008f40:	09 80 00 10 	LSL        $16,R1
 2008f44:	ce 18 9e 10 	LDI        $24,R9         | LDI        $16,R3
 2008f48:	78 80 00 08 	BRA        @0x02008f54    // 2008f54 <__ratio+0x50>
 2008f4c:	8f a0 ce 08 	MOV        R4,R1          | LDI        $8,R9
 2008f50:	1e 00 00 00 	CLR        R3
 2008f54:	3a 00 00 ff 	BREV       $255,R7
 2008f58:	d7 88 d1 b8 	MOV        R1,R10         | AND        R7,R10
 2008f5c:	78 a8 00 08 	BNZ        @0x02008f68    // 2008f68 <__ratio+0x64>
 2008f60:	09 80 00 08 	LSL        $8,R1
 2008f64:	1b 42 40 00 	MOV        R9,R3
 2008f68:	3a 00 00 0f 	BREV       $15,R7
 2008f6c:	cf 88 c9 b8 	MOV        R1,R9          | AND        R7,R9
 2008f70:	78 a8 00 08 	BNZ        @0x02008f7c    // 2008f7c <__ratio+0x78>
 2008f74:	18 80 00 04 	ADD        $4,R3
 2008f78:	09 80 00 04 	LSL        $4,R1
 2008f7c:	3a 00 00 03 	BREV       $3,R7
 2008f80:	d7 88 d1 b8 	MOV        R1,R10         | AND        R7,R10
 2008f84:	78 a8 00 08 	BNZ        @0x02008f90    // 2008f90 <__ratio+0x8c>
 2008f88:	18 80 00 02 	ADD        $2,R3
 2008f8c:	09 80 00 02 	LSL        $2,R1
 2008f90:	0c 00 00 00 	CMP        $0,R1
 2008f94:	78 90 00 10 	BLT        @0x02008fa8    // 2008fa8 <__ratio+0xa4>
 2008f98:	3a 00 00 02 	BREV       $2,R7
 2008f9c:	08 45 c0 00 	AND        R7,R1
 2008fa0:	78 88 02 b8 	BZ         @0x0200925c    // 200925c <__ratio+0x358>
 2008fa4:	18 80 00 01 	ADD        $1,R3
 2008fa8:	8e 20 88 98 	LDI        $32,R1         | SUB        R3,R1
 2008fac:	8d 08 9b 0b 	SW         R1,$8(SP)      | CMP        $11,R3
 2008fb0:	78 90 00 0c 	BLT        @0x02008fc0    // 2008fc0 <__ratio+0xbc>
 2008fb4:	9a 75 b3 c0 	ADD        $-11,R3        | CMP        R8,R6
 2008fb8:	78 98 00 44 	BC         @0x02009000    // 2009000 <__ratio+0xfc>
 2008fbc:	78 80 02 54 	BRA        @0x02009214    // 2009214 <__ratio+0x310>
 2008fc0:	8e 0b 88 98 	LDI        $11,R1         | SUB        R3,R1
 2008fc4:	3b 41 00 00 	MOV        R4,R7
 2008fc8:	39 44 40 00 	LSR        R1,R7
 2008fcc:	4a 00 0f fc 	BREV       $4092,R9
 2008fd0:	38 c6 40 00 	OR         R9,R7
 2008fd4:	34 06 00 00 	CMP        R8,R6
 2008fd8:	78 b8 00 10 	BNC        @0x02008fec    // 2008fec <__ratio+0xe8>
 2008fdc:	2c 85 7f f8 	LW         -8(R5),R5
 2008fe0:	29 44 40 00 	LSR        R1,R5
 2008fe4:	0b 41 40 00 	MOV        R5,R1
 2008fe8:	78 80 00 04 	BRA        @0x02008ff0    // 2008ff0 <__ratio+0xec>
 2008fec:	0e 00 00 00 	CLR        R1
 2008ff0:	21 84 c0 15 	LSL        $21+R3,R4
 2008ff4:	63 41 00 00 	MOV        R4,R12
 2008ff8:	60 c4 40 00 	OR         R1,R12
 2008ffc:	78 80 00 6c 	BRA        @0x0200906c    // 200906c <__ratio+0x168>
 2009000:	44 85 7f f8 	LW         -8(R5),R8
 2009004:	1c 00 00 00 	CMP        $0,R3
 2009008:	78 88 00 50 	BZ         @0x0200905c    // 200905c <__ratio+0x158>
 200900c:	ce 20 c8 98 	LDI        $32,R9         | SUB        R3,R9
 2009010:	3b 41 00 00 	MOV        R4,R7
 2009014:	39 84 c0 00 	LSL        R3,R7
 2009018:	0a 00 0f fc 	BREV       $4092,R1
 200901c:	38 c4 40 00 	OR         R1,R7
 2009020:	0b 42 00 00 	MOV        R8,R1
 2009024:	09 46 40 00 	LSR        R9,R1
 2009028:	38 c4 40 00 	OR         R1,R7
 200902c:	8f a8 8a 78 	MOV        R5,R1          | ADD        $-8,R1
 2009030:	34 04 40 00 	CMP        R1,R6
 2009034:	78 98 00 08 	BC         @0x02009040    // 2009040 <__ratio+0x13c>
 2009038:	41 84 c0 00 	LSL        R3,R8
 200903c:	78 80 00 14 	BRA        @0x02009054    // 2009054 <__ratio+0x150>
 2009040:	0c 85 7f f4 	LW         -12(R5),R1
 2009044:	09 46 40 00 	LSR        R9,R1
 2009048:	41 84 c0 00 	LSL        R3,R8
 200904c:	08 c6 00 00 	OR         R8,R1
 2009050:	43 40 40 00 	MOV        R1,R8
 2009054:	63 42 00 00 	MOV        R8,R12
 2009058:	78 80 00 10 	BRA        @0x0200906c    // 200906c <__ratio+0x168>
 200905c:	0a 00 0f fc 	BREV       $4092,R1
 2009060:	3b 41 00 00 	MOV        R4,R7
 2009064:	38 c4 40 00 	OR         R1,R7
 2009068:	63 42 00 00 	MOV        R8,R12
 200906c:	8f b8 c7 90 	MOV        R7,R1          | MOV        R2,R8
 2009070:	40 80 00 14 	ADD        $20,R8
 2009074:	4c 84 80 10 	LW         16(R2),R9
 2009078:	13 42 40 00 	MOV        R9,R2
 200907c:	11 80 00 02 	LSL        $2,R2
 2009080:	b7 c0 b2 90 	MOV        R8,R6          | ADD        R2,R6
 2009084:	df b0 da 7c 	MOV        R6,R11         | ADD        $-4,R11
 2009088:	a4 b4 97 a0 	LW         -4(R6),R4      | MOV        R4,R2
 200908c:	10 43 00 00 	AND        $-65536,R2
 2009090:	78 a8 00 14 	BNZ        @0x020090a8    // 20090a8 <__ratio+0x1a4>
 2009094:	13 41 00 00 	MOV        R4,R2
 2009098:	11 80 00 10 	LSL        $16,R2
 200909c:	9e 18 9d 00 	LDI        $24,R3         | SW         R3,(SP)
 20090a0:	2e 00 00 10 	LDI        $16,R5
 20090a4:	78 80 00 08 	BRA        @0x020090b0    // 20090b0 <__ratio+0x1ac>
 20090a8:	97 a0 ae 08 	MOV        R4,R2          | LDI        $8,R5
 20090ac:	ad 00 ae 00 	SW         R5,(SP)        | CLR        R5
 20090b0:	53 40 80 00 	MOV        R2,R10
 20090b4:	1a 00 00 ff 	BREV       $255,R3
 20090b8:	50 44 c0 00 	AND        R3,R10
 20090bc:	78 a8 00 08 	BNZ        @0x020090c8    // 20090c8 <__ratio+0x1c4>
 20090c0:	11 80 00 08 	LSL        $8,R2
 20090c4:	2c 87 40 00 	LW         (SP),R5
 20090c8:	1a 00 00 0f 	BREV       $15,R3
 20090cc:	d7 90 d1 98 	MOV        R2,R10         | AND        R3,R10
 20090d0:	78 a8 00 08 	BNZ        @0x020090dc    // 20090dc <__ratio+0x1d8>
 20090d4:	28 80 00 04 	ADD        $4,R5
 20090d8:	11 80 00 04 	LSL        $4,R2
 20090dc:	1a 00 00 03 	BREV       $3,R3
 20090e0:	d7 90 d1 98 	MOV        R2,R10         | AND        R3,R10
 20090e4:	78 a8 00 08 	BNZ        @0x020090f0    // 20090f0 <__ratio+0x1ec>
 20090e8:	28 80 00 02 	ADD        $2,R5
 20090ec:	11 80 00 02 	LSL        $2,R2
 20090f0:	14 00 00 00 	CMP        $0,R2
 20090f4:	78 90 00 10 	BLT        @0x02009108    // 2009108 <__ratio+0x204>
 20090f8:	1a 00 00 02 	BREV       $2,R3
 20090fc:	10 44 c0 00 	AND        R3,R2
 2009100:	78 88 01 68 	BZ         @0x0200926c    // 200926c <__ratio+0x368>
 2009104:	28 80 00 01 	ADD        $1,R5
 2009108:	96 20 90 a8 	LDI        $32,R2         | SUB        R5,R2
 200910c:	2c 00 00 0b 	CMP        $11,R5
 2009110:	78 90 00 0c 	BLT        @0x02009120    // 2009120 <__ratio+0x21c>
 2009114:	aa 75 c3 d8 	ADD        $-11,R5        | CMP        R11,R8
 2009118:	78 98 00 40 	BC         @0x0200915c    // 200915c <__ratio+0x258>
 200911c:	78 80 01 20 	BRA        @0x02009240    // 2009240 <__ratio+0x33c>
 2009120:	d6 0b d0 a8 	LDI        $11,R10        | SUB        R5,R10
 2009124:	d5 04 9f a0 	SW         R10,$4(SP)     | MOV        R4,R3
 2009128:	19 46 80 00 	LSR        R10,R3
 200912c:	52 00 0f fc 	BREV       $4092,R10
 2009130:	18 c6 80 00 	OR         R10,R3
 2009134:	44 06 c0 00 	CMP        R11,R8
 2009138:	78 b8 00 10 	BNC        @0x0200914c    // 200914c <__ratio+0x248>
 200913c:	34 85 bf f8 	LW         -8(R6),R6
 2009140:	44 87 40 04 	LW         4(SP),R8
 2009144:	31 46 00 00 	LSR        R8,R6
 2009148:	78 80 00 04 	BRA        @0x02009150    // 2009150 <__ratio+0x24c>
 200914c:	36 00 00 00 	CLR        R6
 2009150:	21 85 40 15 	LSL        $21+R5,R4
 2009154:	20 c5 80 00 	OR         R6,R4
 2009158:	78 80 00 64 	BRA        @0x020091c0    // 20091c0 <__ratio+0x2bc>
 200915c:	54 85 bf f8 	LW         -8(R6),R10
 2009160:	2c 00 00 00 	CMP        $0,R5
 2009164:	78 88 00 4c 	BZ         @0x020091b4    // 20091b4 <__ratio+0x2b0>
 2009168:	de 20 d8 a8 	LDI        $32,R11        | SUB        R5,R11
 200916c:	1b 41 00 00 	MOV        R4,R3
 2009170:	19 85 40 00 	LSL        R5,R3
 2009174:	22 00 0f fc 	BREV       $4092,R4
 2009178:	18 c5 00 00 	OR         R4,R3
 200917c:	23 42 80 00 	MOV        R10,R4
 2009180:	21 46 c0 00 	LSR        R11,R4
 2009184:	18 c5 00 00 	OR         R4,R3
 2009188:	a7 b0 a2 78 	MOV        R6,R4          | ADD        $-8,R4
 200918c:	44 05 00 00 	CMP        R4,R8
 2009190:	78 98 00 0c 	BC         @0x020091a0    // 20091a0 <__ratio+0x29c>
 2009194:	23 42 80 00 	MOV        R10,R4
 2009198:	21 85 40 00 	LSL        R5,R4
 200919c:	78 80 00 10 	BRA        @0x020091b0    // 20091b0 <__ratio+0x2ac>
 20091a0:	24 85 bf f4 	LW         -12(R6),R4
 20091a4:	21 46 c0 00 	LSR        R11,R4
 20091a8:	51 85 40 00 	LSL        R5,R10
 20091ac:	20 c6 80 00 	OR         R10,R4
 20091b0:	78 80 00 0c 	BRA        @0x020091c0    // 20091c0 <__ratio+0x2bc>
 20091b4:	1a 00 0f fc 	BREV       $4092,R3
 20091b8:	20 c4 c0 00 	OR         R3,R4
 20091bc:	9f a0 a7 d0 	MOV        R4,R3          | MOV        R10,R4
 20091c0:	00 06 40 00 	SUB        R9,R0
 20091c4:	01 80 00 05 	LSL        $5,R0
 20091c8:	cc 08 c8 90 	LW         8(SP),R9       | SUB        R2,R9
 20091cc:	82 c8 83 01 	ADD        R9,R0          | CMP        $1,R0
 20091d0:	78 90 00 10 	BLT        @0x020091e4    // 20091e4 <__ratio+0x2e0>
 20091d4:	0b 40 00 00 	MOV        R0,R1
 20091d8:	09 80 00 14 	LSL        $20,R1
 20091dc:	08 85 c0 00 	ADD        R7,R1
 20091e0:	78 80 00 08 	BRA        @0x020091ec    // 20091ec <__ratio+0x2e8>
 20091e4:	01 80 00 14 	LSL        $20,R0
 20091e8:	18 04 00 00 	SUB        R0,R3
 20091ec:	13 43 00 00 	MOV        R12,R2
 20091f0:	87 fa fc f8 	JSR        0x0200d5f8     // 200d5f8 <__divdf3>
 20091f4:	02 00 d5 f8 
 20091f8:	78 80 00 84 	BRA        @0x02009280    // 2009280 <__ratio+0x37c>
 20091fc:	3b 41 00 00 	MOV        R4,R7
 2009200:	39 84 c0 00 	LSL        R3,R7
 2009204:	0a 00 0f fc 	BREV       $4092,R1
 2009208:	38 c4 40 00 	OR         R1,R7
 200920c:	46 00 00 00 	CLR        R8
 2009210:	78 83 fe 40 	BRA        @0x02009054    // 2009054 <__ratio+0x150>
 2009214:	1c 00 00 00 	CMP        $0,R3
 2009218:	78 ab ff e0 	BNZ        @0x020091fc    // 20091fc <__ratio+0x2f8>
 200921c:	43 40 c0 00 	MOV        R3,R8
 2009220:	78 83 fe 38 	BRA        @0x0200905c    // 200905c <__ratio+0x158>
 2009224:	2e 00 00 15 	LDI        $21,R5
 2009228:	1b 41 00 00 	MOV        R4,R3
 200922c:	19 85 40 00 	LSL        R5,R3
 2009230:	2a 00 0f fc 	BREV       $4092,R5
 2009234:	18 c5 40 00 	OR         R5,R3
 2009238:	26 00 00 00 	CLR        R4
 200923c:	78 83 ff 70 	BRA        @0x020091b0    // 20091b0 <__ratio+0x2ac>
 2009240:	2c 00 00 00 	CMP        $0,R5
 2009244:	78 ab ff e0 	BNZ        @0x02009228    // 2009228 <__ratio+0x324>
 2009248:	53 41 40 00 	MOV        R5,R10
 200924c:	78 83 ff 64 	BRA        @0x020091b4    // 20091b4 <__ratio+0x2b0>
 2009250:	44 85 7f f8 	LW         -8(R5),R8
 2009254:	9e 15 8d 08 	LDI        $21,R3         | SW         R1,$8(SP)
 2009258:	78 83 fd b0 	BRA        @0x0200900c    // 200900c <__ratio+0x108>
 200925c:	34 06 00 00 	CMP        R8,R6
 2009260:	78 9b ff ec 	BC         @0x02009250    // 2009250 <__ratio+0x34c>
 2009264:	8d 08 9e 15 	SW         R1,$8(SP)      | LDI        $21,R3
 2009268:	78 83 ff 90 	BRA        @0x020091fc    // 20091fc <__ratio+0x2f8>
 200926c:	44 06 c0 00 	CMP        R11,R8
 2009270:	78 bb ff b0 	BNC        @0x02009224    // 2009224 <__ratio+0x320>
 2009274:	54 85 bf f8 	LW         -8(R6),R10
 2009278:	2e 00 00 15 	LDI        $21,R5
 200927c:	78 83 fe e8 	BRA        @0x02009168    // 2009168 <__ratio+0x264>
 2009280:	84 0c ac 10 	LW         12(SP),R0      | LW         16(SP),R5
 2009284:	b4 14 bc 18 	LW         20(SP),R6      | LW         24(SP),R7
 2009288:	c4 1c cc 20 	LW         28(SP),R8      | LW         32(SP),R9
 200928c:	d4 24 dc 28 	LW         36(SP),R10     | LW         40(SP),R11
 2009290:	e4 2c ea 30 	LW         44(SP),R12     | ADD        $48,SP
 2009294:	7b 40 00 00 	RTN

02009298 <_mprec_log10>:
 2009298:	e8 10 85 00 	SUB        $16,SP         | SW         R0,(SP)
 200929c:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 20092a0:	bd 0c af 88 	SW         R7,$12(SP)     | MOV        R1,R5
 20092a4:	0c 00 00 18 	CMP        $24,R1
 20092a8:	78 b0 00 18 	BGE        @0x020092c4    // 20092c4 <_mprec_log10+0x2c>
 20092ac:	29 80 00 03 	LSL        $3,R5
 20092b0:	12 03 00 40 	LDI        0x0200e584,R2  // 200e584 <__mprec_tens>
 20092b4:	12 40 e5 84 
 20092b8:	92 a8 8c 90 	ADD        R5,R2          | LW         (R2),R1
 20092bc:	14 84 80 04 	LW         4(R2),R2
 20092c0:	78 80 00 24 	BRA        @0x020092e8    // 20092e8 <_mprec_log10+0x50>
 20092c4:	0a 00 0f fc 	BREV       $4092,R1
 20092c8:	16 00 00 00 	CLR        R2
 20092cc:	32 00 24 02 	BREV       $9218,R6
 20092d0:	3e 00 00 00 	CLR        R7
 20092d4:	9f b0 a7 b8 	MOV        R6,R3          | MOV        R7,R4
 20092d8:	87 fa fc f8 	JSR        0x0200d250     // 200d250 <__muldf3>
 20092dc:	02 00 d2 50 
 20092e0:	28 83 ff ff 	ADD        $-1,R5
 20092e4:	78 ab ff ec 	BNZ        @0x020092d4    // 20092d4 <_mprec_log10+0x3c>
 20092e8:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 20092ec:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 20092f0:	ea 10 ff 80 	ADD        $16,SP         | RTN

020092f4 <__copybits>:
 20092f4:	e8 0c ad 00 	SUB        $12,SP         | SW         R5,(SP)
 20092f8:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 20092fc:	10 83 ff ff 	ADD        $-1,R2
 2009300:	11 c0 00 05 	ASR        $5,R2
 2009304:	10 80 00 01 	ADD        $1,R2
 2009308:	11 80 00 02 	LSL        $2,R2
 200930c:	b7 88 b2 90 	MOV        R1,R6          | ADD        R2,R6
 2009310:	97 98 92 14 	MOV        R3,R2          | ADD        $20,R2
 2009314:	24 84 c0 10 	LW         16(R3),R4
 2009318:	21 80 00 02 	LSL        $2,R4
 200931c:	af 90 aa a0 	MOV        R2,R5          | ADD        R4,R5
 2009320:	14 05 40 00 	CMP        R5,R2
 2009324:	78 b8 00 24 	BNC        @0x0200934c    // 200934c <__copybits+0x58>
 2009328:	23 40 40 00 	MOV        R1,R4
 200932c:	a2 04 bc 90 	ADD        $4,R4          | LW         (R2),R7
 2009330:	92 04 bd a4 	ADD        $4,R2          | SW         R7,$-4(R4)
 2009334:	14 05 40 00 	CMP        R5,R2
 2009338:	78 9b ff f0 	BC         @0x0200932c    // 200932c <__copybits+0x38>
 200933c:	28 04 c0 00 	SUB        R3,R5
 2009340:	2b 41 5f eb 	MOV        $-21+R5,R5
 2009344:	a9 7c aa 04 	AND        $-4,R5         | ADD        $4,R5
 2009348:	08 85 40 00 	ADD        R5,R1
 200934c:	0c 05 80 00 	CMP        R6,R1
 2009350:	78 b8 00 0c 	BNC        @0x02009360    // 2009360 <__copybits+0x6c>
 2009354:	8a 04 96 00 	ADD        $4,R1          | CLR        R2
 2009358:	95 8c 8b b0 	SW         R2,$-4(R1)     | CMP        R6,R1
 200935c:	78 9b ff f4 	BC         @0x02009354    // 2009354 <__copybits+0x60>
 2009360:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 2009364:	bc 08 ea 0c 	LW         8(SP),R7       | ADD        $12,SP
 2009368:	7b 40 00 00 	RTN

0200936c <__any_on>:
 200936c:	a7 88 a2 14 	MOV        R1,R4          | ADD        $20,R4
 2009370:	0c 84 40 10 	LW         16(R1),R1
 2009374:	1b 40 80 00 	MOV        R2,R3
 2009378:	19 c0 00 05 	ASR        $5,R3
 200937c:	0c 04 c0 00 	CMP        R3,R1
 2009380:	78 b0 00 10 	BGE        @0x02009394    // 2009394 <__any_on+0x28>
 2009384:	09 80 00 02 	LSL        $2,R1
 2009388:	97 a0 92 88 	MOV        R4,R2          | ADD        R1,R2
 200938c:	0b 40 80 00 	MOV        R2,R1
 2009390:	78 80 00 9c 	BRA        @0x02009430    // 2009430 <__any_on+0xc4>
 2009394:	1c 04 40 00 	CMP        R1,R3
 2009398:	78 90 00 0c 	BLT        @0x020093a8    // 20093a8 <__any_on+0x3c>
 200939c:	19 80 00 02 	LSL        $2,R3
 20093a0:	8f a0 8a 98 	MOV        R4,R1          | ADD        R3,R1
 20093a4:	78 80 00 88 	BRA        @0x02009430    // 2009430 <__any_on+0xc4>
 20093a8:	10 40 00 1f 	AND        $31,R2
 20093ac:	78 a8 00 bc 	BNZ        @0x0200946c    // 200946c <__any_on+0x100>
 20093b0:	19 80 00 02 	LSL        $2,R3
 20093b4:	8f a0 8a 98 	MOV        R4,R1          | ADD        R3,R1
 20093b8:	78 80 00 74 	BRA        @0x02009430    // 2009430 <__any_on+0xc4>
 20093bc:	e8 04 ad 00 	SUB        $4,SP          | SW         R5,(SP)
 20093c0:	19 80 00 02 	LSL        $2,R3
 20093c4:	8f a0 8a 98 	MOV        R4,R1          | ADD        R3,R1
 20093c8:	ac 88 9f a8 	LW         (R1),R5        | MOV        R5,R3
 20093cc:	19 44 80 00 	LSR        R2,R3
 20093d0:	19 84 80 00 	LSL        R2,R3
 20093d4:	2c 04 c0 00 	CMP        R3,R5
 20093d8:	78 a8 00 30 	BNZ        @0x0200940c    // 200940c <__any_on+0xa0>
 20093dc:	24 04 40 00 	CMP        R1,R4
 20093e0:	78 b8 00 30 	BNC        @0x02009414    // 2009414 <__any_on+0xa8>
 20093e4:	97 88 92 7c 	MOV        R1,R2          | ADD        $-4,R2
 20093e8:	8c 8c 8b 00 	LW         -4(R1),R1      | CMP        $0,R1
 20093ec:	78 88 00 10 	BZ         @0x02009400    // 2009400 <__any_on+0x94>
 20093f0:	78 80 00 28 	BRA        @0x0200941c    // 200941c <__any_on+0xb0>
 20093f4:	92 7c 9c 90 	ADD        $-4,R2         | LW         (R2),R3
 20093f8:	1c 00 00 00 	CMP        $0,R3
 20093fc:	78 a8 00 24 	BNZ        @0x02009424    // 2009424 <__any_on+0xb8>
 2009400:	24 04 80 00 	CMP        R2,R4
 2009404:	78 9b ff ec 	BC         @0x020093f4    // 20093f4 <__any_on+0x88>
 2009408:	78 80 00 1c 	BRA        @0x02009428    // 2009428 <__any_on+0xbc>
 200940c:	0e 00 00 01 	LDI        $1,R1
 2009410:	78 80 00 14 	BRA        @0x02009428    // 2009428 <__any_on+0xbc>
 2009414:	0e 00 00 00 	CLR        R1
 2009418:	78 80 00 0c 	BRA        @0x02009428    // 2009428 <__any_on+0xbc>
 200941c:	0e 00 00 01 	LDI        $1,R1
 2009420:	78 80 00 04 	BRA        @0x02009428    // 2009428 <__any_on+0xbc>
 2009424:	0e 00 00 01 	LDI        $1,R1
 2009428:	ac 00 ea 04 	LW         (SP),R5        | ADD        $4,SP
 200942c:	7b 40 00 00 	RTN
 2009430:	24 04 40 00 	CMP        R1,R4
 2009434:	78 b8 00 28 	BNC        @0x02009460    // 2009460 <__any_on+0xf4>
 2009438:	97 88 92 7c 	MOV        R1,R2          | ADD        $-4,R2
 200943c:	8c 8c 8b 00 	LW         -4(R1),R1      | CMP        $0,R1
 2009440:	78 88 00 10 	BZ         @0x02009454    // 2009454 <__any_on+0xe8>
 2009444:	78 80 00 1c 	BRA        @0x02009464    // 2009464 <__any_on+0xf8>
 2009448:	92 7c 9c 90 	ADD        $-4,R2         | LW         (R2),R3
 200944c:	1c 00 00 00 	CMP        $0,R3
 2009450:	78 a8 00 14 	BNZ        @0x02009468    // 2009468 <__any_on+0xfc>
 2009454:	24 04 80 00 	CMP        R2,R4
 2009458:	78 9b ff ec 	BC         @0x02009448    // 2009448 <__any_on+0xdc>
 200945c:	7b 40 00 00 	RTN
 2009460:	8e 00 ff 80 	CLR        R1             | RTN
 2009464:	8e 01 ff 80 	LDI        $1,R1          | RTN
 2009468:	8e 01 ff 80 	LDI        $1,R1          | RTN
 200946c:	78 83 ff 4c 	BRA        @0x020093bc    // 20093bc <__any_on+0x50>

02009470 <_realloc_r>:
 2009470:	14 00 00 00 	CMP        $0,R2
 2009474:	78 a8 00 0c 	BNZ        @0x02009484    // 2009484 <_realloc_r+0x14>
 2009478:	13 40 c0 00 	MOV        R3,R2
 200947c:	7c 87 c0 00 	LJMP       @0x02000ab8    // 2000ab8 <_malloc_r>
 2009480:	02 00 0a b8 
 2009484:	e8 28 85 04 	SUB        $40,SP         | SW         R0,$4(SP)
 2009488:	ad 08 b5 0c 	SW         R5,$8(SP)      | SW         R6,$12(SP)
 200948c:	bd 10 c5 14 	SW         R7,$16(SP)     | SW         R8,$20(SP)
 2009490:	cd 18 d5 1c 	SW         R9,$24(SP)     | SW         R10,$28(SP)
 2009494:	dd 20 e5 24 	SW         R11,$32(SP)    | SW         R12,$36(SP)
 2009498:	c7 88 b7 98 	MOV        R1,R8          | MOV        R3,R6
 200949c:	2b 40 80 00 	MOV        R2,R5
 20094a0:	87 fa fc f8 	JSR        0x0200188c     // 200188c <__malloc_lock>
 20094a4:	02 00 18 8c 
 20094a8:	cf a8 ca 78 	MOV        R5,R9          | ADD        $-8,R9
 20094ac:	8c ac d7 88 	LW         -4(R5),R1      | MOV        R1,R10
 20094b0:	d1 7c bf b0 	AND        $-4,R10        | MOV        R6,R7
 20094b4:	ba 0b bb 17 	ADD        $11,R7         | CMP        $23,R7
 20094b8:	78 98 00 0c 	BC         @0x020094c8    // 20094c8 <_realloc_r+0x58>
 20094bc:	b9 78 97 b8 	AND        $-8,R7         | MOV        R7,R2
 20094c0:	11 40 00 1f 	LSR        $31,R2
 20094c4:	78 80 00 04 	BRA        @0x020094cc    // 20094cc <_realloc_r+0x5c>
 20094c8:	96 00 be 10 	CLR        R2             | LDI        $16,R7
 20094cc:	3c 05 80 00 	CMP        R6,R7
 20094d0:	10 d8 00 01 	OR.C       $1,R2
 20094d4:	14 00 00 00 	CMP        $0,R2
 20094d8:	78 88 00 0c 	BZ         @0x020094e8    // 20094e8 <_realloc_r+0x78>
 20094dc:	8e 0c 8d c0 	LDI        $12,R1         | SW         R1,(R8)
 20094e0:	36 00 00 00 	CLR        R6
 20094e4:	78 80 05 18 	BRA        @0x02009a00    // 2009a00 <_realloc_r+0x590>
 20094e8:	54 05 c0 00 	CMP        R7,R10
 20094ec:	78 b8 03 f8 	BNC        @0x020098e8    // 20098e8 <_realloc_r+0x478>
 20094f0:	97 c8 92 d0 	MOV        R9,R2          | ADD        R10,R2
 20094f4:	62 03 00 40 	LDI        0x0200ecc4,R12 // 200ecc4 <__malloc_av_>
 20094f8:	62 40 ec c4 
 20094fc:	1c 87 00 08 	LW         8(R12),R3
 2009500:	14 04 c0 00 	CMP        R3,R2
 2009504:	78 88 04 6c 	BZ         @0x02009974    // 2009974 <_realloc_r+0x504>
 2009508:	24 84 80 04 	LW         4(R2),R4
 200950c:	9f a0 99 7e 	MOV        R4,R3          | AND        $-2,R3
 2009510:	87 90 82 98 	MOV        R2,R0          | ADD        R3,R0
 2009514:	1c 84 00 04 	LW         4(R0),R3
 2009518:	18 40 00 01 	AND        $1,R3
 200951c:	78 88 04 44 	BZ         @0x02009964    // 2009964 <_realloc_r+0x4f4>
 2009520:	78 80 04 7c 	BRA        @0x020099a0    // 20099a0 <_realloc_r+0x530>
 2009524:	48 85 c0 00 	ADD        R7,R9
 2009528:	4c c7 00 08 	SW         R9,$8(R12)
 200952c:	18 05 c0 00 	SUB        R7,R3
 2009530:	18 c0 00 01 	OR         $1,R3
 2009534:	1c c6 40 04 	SW         R3,$4(R9)
 2009538:	8c ac 89 01 	LW         -4(R5),R1      | AND        $1,R1
 200953c:	08 c5 c0 00 	OR         R7,R1
 2009540:	8d ac 8f c0 	SW         R1,$-4(R5)     | MOV        R8,R1
 2009544:	87 fa fc f8 	JSR        0x02001890     // 2001890 <__malloc_unlock>
 2009548:	02 00 18 90 
 200954c:	33 41 40 00 	MOV        R5,R6
 2009550:	78 80 04 ac 	BRA        @0x02009a00    // 2009a00 <_realloc_r+0x590>
 2009554:	0c 84 80 0c 	LW         12(R2),R1
 2009558:	14 84 80 08 	LW         8(R2),R2
 200955c:	0c c4 80 0c 	SW         R1,$12(R2)
 2009560:	14 c4 40 08 	SW         R2,$8(R1)
 2009564:	b7 a8 d7 98 	MOV        R5,R6          | MOV        R3,R10
 2009568:	78 80 03 80 	BRA        @0x020098ec    // 20098ec <_realloc_r+0x47c>
 200956c:	0c 86 c0 0c 	LW         12(R11),R1
 2009570:	14 86 c0 08 	LW         8(R11),R2
 2009574:	0c c4 80 0c 	SW         R1,$12(R2)
 2009578:	14 c4 40 08 	SW         R2,$8(R1)
 200957c:	b7 d8 b2 08 	MOV        R11,R6         | ADD        $8,R6
 2009580:	d2 7c d3 25 	ADD        $-4,R10        | CMP        $37,R10
 2009584:	78 b8 00 88 	BNC        @0x02009610    // 2009610 <_realloc_r+0x1a0>
 2009588:	8f b0 97 a8 	MOV        R6,R1          | MOV        R5,R2
 200958c:	54 00 00 14 	CMP        $20,R10
 2009590:	78 98 00 64 	BC         @0x020095f8    // 20095f8 <_realloc_r+0x188>
 2009594:	0c 85 40 00 	LW         (R5),R1
 2009598:	0c c6 c0 08 	SW         R1,$8(R11)
 200959c:	04 85 40 04 	LW         4(R5),R0
 20095a0:	04 c6 c0 0c 	SW         R0,$12(R11)
 20095a4:	54 00 00 1c 	CMP        $28,R10
 20095a8:	78 b8 00 0c 	BNC        @0x020095b8    // 20095b8 <_realloc_r+0x148>
 20095ac:	8f d8 8a 10 	MOV        R11,R1         | ADD        $16,R1
 20095b0:	97 a8 92 08 	MOV        R5,R2          | ADD        $8,R2
 20095b4:	78 80 00 40 	BRA        @0x020095f8    // 20095f8 <_realloc_r+0x188>
 20095b8:	0c 85 40 08 	LW         8(R5),R1
 20095bc:	0c c6 c0 10 	SW         R1,$16(R11)
 20095c0:	04 85 40 0c 	LW         12(R5),R0
 20095c4:	04 c6 c0 14 	SW         R0,$20(R11)
 20095c8:	54 00 00 24 	CMP        $36,R10
 20095cc:	78 88 00 0c 	BZ         @0x020095dc    // 20095dc <_realloc_r+0x16c>
 20095d0:	8f d8 8a 18 	MOV        R11,R1         | ADD        $24,R1
 20095d4:	97 a8 92 10 	MOV        R5,R2          | ADD        $16,R2
 20095d8:	78 80 00 1c 	BRA        @0x020095f8    // 20095f8 <_realloc_r+0x188>
 20095dc:	0c 85 40 10 	LW         16(R5),R1
 20095e0:	0c c6 c0 18 	SW         R1,$24(R11)
 20095e4:	8f d8 8a 20 	MOV        R11,R1         | ADD        $32,R1
 20095e8:	97 a8 92 18 	MOV        R5,R2          | ADD        $24,R2
 20095ec:	2c 85 40 14 	LW         20(R5),R5
 20095f0:	2c c6 c0 1c 	SW         R5,$28(R11)
 20095f4:	78 80 00 00 	BRA        @0x020095f8    // 20095f8 <_realloc_r+0x188>
 20095f8:	84 90 85 88 	LW         (R2),R0        | SW         R0,(R1)
 20095fc:	04 84 80 04 	LW         4(R2),R0
 2009600:	04 c4 40 04 	SW         R0,$4(R1)
 2009604:	14 84 80 08 	LW         8(R2),R2
 2009608:	14 c4 40 08 	SW         R2,$8(R1)
 200960c:	78 80 00 14 	BRA        @0x02009624    // 2009624 <_realloc_r+0x1b4>
 2009610:	9f d0 97 a8 	MOV        R10,R3         | MOV        R5,R2
 2009614:	8f b0 a5 00 	MOV        R6,R1          | SW         R4,(SP)
 2009618:	87 fa fc f8 	JSR        0x020075f4     // 20075f4 <memmove>
 200961c:	02 00 75 f4 
 2009620:	24 87 40 00 	LW         (SP),R4
 2009624:	8f d8 8a b8 	MOV        R11,R1         | ADD        R7,R1
 2009628:	0c c7 00 08 	SW         R1,$8(R12)
 200962c:	20 05 c0 00 	SUB        R7,R4
 2009630:	20 c0 00 01 	OR         $1,R4
 2009634:	24 c4 40 04 	SW         R4,$4(R1)
 2009638:	0c 86 c0 04 	LW         4(R11),R1
 200963c:	08 40 00 01 	AND        $1,R1
 2009640:	08 c5 c0 00 	OR         R7,R1
 2009644:	0c c6 c0 04 	SW         R1,$4(R11)
 2009648:	0b 42 00 00 	MOV        R8,R1
 200964c:	87 fa fc f8 	JSR        0x02001890     // 2001890 <__malloc_unlock>
 2009650:	02 00 18 90 
 2009654:	78 80 03 a8 	BRA        @0x02009a00    // 2009a00 <_realloc_r+0x590>
 2009658:	0c 84 80 0c 	LW         12(R2),R1
 200965c:	14 84 80 08 	LW         8(R2),R2
 2009660:	0c c4 80 0c 	SW         R1,$12(R2)
 2009664:	14 c4 40 08 	SW         R2,$8(R1)
 2009668:	0c 86 c0 0c 	LW         12(R11),R1
 200966c:	14 86 c0 08 	LW         8(R11),R2
 2009670:	0c c4 80 0c 	SW         R1,$12(R2)
 2009674:	14 c4 40 08 	SW         R2,$8(R1)
 2009678:	b7 d8 b2 08 	MOV        R11,R6         | ADD        $8,R6
 200967c:	d2 7c d3 25 	ADD        $-4,R10        | CMP        $37,R10
 2009680:	78 b8 00 8c 	BNC        @0x02009710    // 2009710 <_realloc_r+0x2a0>
 2009684:	8f b0 97 a8 	MOV        R6,R1          | MOV        R5,R2
 2009688:	54 00 00 14 	CMP        $20,R10
 200968c:	78 98 00 64 	BC         @0x020096f4    // 20096f4 <_realloc_r+0x284>
 2009690:	0c 85 40 00 	LW         (R5),R1
 2009694:	0c c6 c0 08 	SW         R1,$8(R11)
 2009698:	04 85 40 04 	LW         4(R5),R0
 200969c:	04 c6 c0 0c 	SW         R0,$12(R11)
 20096a0:	54 00 00 1c 	CMP        $28,R10
 20096a4:	78 b8 00 0c 	BNC        @0x020096b4    // 20096b4 <_realloc_r+0x244>
 20096a8:	8f d8 8a 10 	MOV        R11,R1         | ADD        $16,R1
 20096ac:	97 a8 92 08 	MOV        R5,R2          | ADD        $8,R2
 20096b0:	78 80 00 40 	BRA        @0x020096f4    // 20096f4 <_realloc_r+0x284>
 20096b4:	0c 85 40 08 	LW         8(R5),R1
 20096b8:	0c c6 c0 10 	SW         R1,$16(R11)
 20096bc:	04 85 40 0c 	LW         12(R5),R0
 20096c0:	04 c6 c0 14 	SW         R0,$20(R11)
 20096c4:	54 00 00 24 	CMP        $36,R10
 20096c8:	78 88 00 0c 	BZ         @0x020096d8    // 20096d8 <_realloc_r+0x268>
 20096cc:	8f d8 8a 18 	MOV        R11,R1         | ADD        $24,R1
 20096d0:	97 a8 92 10 	MOV        R5,R2          | ADD        $16,R2
 20096d4:	78 80 00 1c 	BRA        @0x020096f4    // 20096f4 <_realloc_r+0x284>
 20096d8:	0c 85 40 10 	LW         16(R5),R1
 20096dc:	0c c6 c0 18 	SW         R1,$24(R11)
 20096e0:	8f d8 8a 20 	MOV        R11,R1         | ADD        $32,R1
 20096e4:	97 a8 92 18 	MOV        R5,R2          | ADD        $24,R2
 20096e8:	2c 85 40 14 	LW         20(R5),R5
 20096ec:	2c c6 c0 1c 	SW         R5,$28(R11)
 20096f0:	78 80 00 00 	BRA        @0x020096f4    // 20096f4 <_realloc_r+0x284>
 20096f4:	84 90 85 88 	LW         (R2),R0        | SW         R0,(R1)
 20096f8:	04 84 80 04 	LW         4(R2),R0
 20096fc:	04 c4 40 04 	SW         R0,$4(R1)
 2009700:	14 84 80 08 	LW         8(R2),R2
 2009704:	14 c4 40 08 	SW         R2,$8(R1)
 2009708:	d7 e0 cf d8 	MOV        R12,R10        | MOV        R11,R9
 200970c:	78 80 01 dc 	BRA        @0x020098ec    // 20098ec <_realloc_r+0x47c>
 2009710:	9f d0 97 a8 	MOV        R10,R3         | MOV        R5,R2
 2009714:	0b 41 80 00 	MOV        R6,R1
 2009718:	87 fa fc f8 	JSR        0x020075f4     // 20075f4 <memmove>
 200971c:	02 00 75 f4 
 2009720:	d7 e0 cf d8 	MOV        R12,R10        | MOV        R11,R9
 2009724:	78 80 01 c4 	BRA        @0x020098ec    // 20098ec <_realloc_r+0x47c>
 2009728:	e7 d0 e2 88 	MOV        R10,R12        | ADD        R1,R12
 200972c:	64 05 c0 00 	CMP        R7,R12
 2009730:	78 98 00 c0 	BC         @0x020097f4    // 20097f4 <_realloc_r+0x384>
 2009734:	0c 86 c0 0c 	LW         12(R11),R1
 2009738:	14 86 c0 08 	LW         8(R11),R2
 200973c:	0c c4 80 0c 	SW         R1,$12(R2)
 2009740:	14 c4 40 08 	SW         R2,$8(R1)
 2009744:	b7 d8 b2 08 	MOV        R11,R6         | ADD        $8,R6
 2009748:	d2 7c d3 25 	ADD        $-4,R10        | CMP        $37,R10
 200974c:	78 b8 00 8c 	BNC        @0x020097dc    // 20097dc <_realloc_r+0x36c>
 2009750:	8f b0 97 a8 	MOV        R6,R1          | MOV        R5,R2
 2009754:	54 00 00 14 	CMP        $20,R10
 2009758:	78 98 00 64 	BC         @0x020097c0    // 20097c0 <_realloc_r+0x350>
 200975c:	0c 85 40 00 	LW         (R5),R1
 2009760:	0c c6 c0 08 	SW         R1,$8(R11)
 2009764:	04 85 40 04 	LW         4(R5),R0
 2009768:	04 c6 c0 0c 	SW         R0,$12(R11)
 200976c:	54 00 00 1c 	CMP        $28,R10
 2009770:	78 b8 00 0c 	BNC        @0x02009780    // 2009780 <_realloc_r+0x310>
 2009774:	8f d8 8a 10 	MOV        R11,R1         | ADD        $16,R1
 2009778:	97 a8 92 08 	MOV        R5,R2          | ADD        $8,R2
 200977c:	78 80 00 40 	BRA        @0x020097c0    // 20097c0 <_realloc_r+0x350>
 2009780:	0c 85 40 08 	LW         8(R5),R1
 2009784:	0c c6 c0 10 	SW         R1,$16(R11)
 2009788:	04 85 40 0c 	LW         12(R5),R0
 200978c:	04 c6 c0 14 	SW         R0,$20(R11)
 2009790:	54 00 00 24 	CMP        $36,R10
 2009794:	78 88 00 0c 	BZ         @0x020097a4    // 20097a4 <_realloc_r+0x334>
 2009798:	8f d8 8a 18 	MOV        R11,R1         | ADD        $24,R1
 200979c:	97 a8 92 10 	MOV        R5,R2          | ADD        $16,R2
 20097a0:	78 80 00 1c 	BRA        @0x020097c0    // 20097c0 <_realloc_r+0x350>
 20097a4:	0c 85 40 10 	LW         16(R5),R1
 20097a8:	0c c6 c0 18 	SW         R1,$24(R11)
 20097ac:	8f d8 8a 20 	MOV        R11,R1         | ADD        $32,R1
 20097b0:	97 a8 92 18 	MOV        R5,R2          | ADD        $24,R2
 20097b4:	2c 85 40 14 	LW         20(R5),R5
 20097b8:	2c c6 c0 1c 	SW         R5,$28(R11)
 20097bc:	78 80 00 00 	BRA        @0x020097c0    // 20097c0 <_realloc_r+0x350>
 20097c0:	84 90 85 88 	LW         (R2),R0        | SW         R0,(R1)
 20097c4:	04 84 80 04 	LW         4(R2),R0
 20097c8:	04 c4 40 04 	SW         R0,$4(R1)
 20097cc:	14 84 80 08 	LW         8(R2),R2
 20097d0:	14 c4 40 08 	SW         R2,$8(R1)
 20097d4:	d7 e0 cf d8 	MOV        R12,R10        | MOV        R11,R9
 20097d8:	78 80 01 10 	BRA        @0x020098ec    // 20098ec <_realloc_r+0x47c>
 20097dc:	9f d0 97 a8 	MOV        R10,R3         | MOV        R5,R2
 20097e0:	0b 41 80 00 	MOV        R6,R1
 20097e4:	87 fa fc f8 	JSR        0x020075f4     // 20075f4 <memmove>
 20097e8:	02 00 75 f4 
 20097ec:	d7 e0 cf d8 	MOV        R12,R10        | MOV        R11,R9
 20097f0:	78 80 00 f8 	BRA        @0x020098ec    // 20098ec <_realloc_r+0x47c>
 20097f4:	97 b0 8f c0 	MOV        R6,R2          | MOV        R8,R1
 20097f8:	87 fa fc f8 	JSR        0x02000ab8     // 2000ab8 <_malloc_r>
 20097fc:	02 00 0a b8 
 2009800:	b7 88 8b 00 	MOV        R1,R6          | CMP        $0,R1
 2009804:	78 a8 00 10 	BNZ        @0x02009818    // 2009818 <_realloc_r+0x3a8>
 2009808:	0b 42 00 00 	MOV        R8,R1
 200980c:	87 fa fc f8 	JSR        0x02001890     // 2001890 <__malloc_unlock>
 2009810:	02 00 18 90 
 2009814:	78 80 01 e8 	BRA        @0x02009a00    // 2009a00 <_realloc_r+0x590>
 2009818:	9f 88 9a 78 	MOV        R1,R3          | ADD        $-8,R3
 200981c:	94 ac 91 7e 	LW         -4(R5),R2      | AND        $-2,R2
 2009820:	87 c8 82 90 	MOV        R9,R0          | ADD        R2,R0
 2009824:	1c 04 00 00 	CMP        R0,R3
 2009828:	78 a8 00 0c 	BNZ        @0x02009838    // 2009838 <_realloc_r+0x3c8>
 200982c:	8c 8c 89 7c 	LW         -4(R1),R1      | AND        $-4,R1
 2009830:	d2 88 b7 a8 	ADD        R1,R10         | MOV        R5,R6
 2009834:	78 80 00 b4 	BRA        @0x020098ec    // 20098ec <_realloc_r+0x47c>
 2009838:	d2 7c d3 25 	ADD        $-4,R10        | CMP        $37,R10
 200983c:	78 b8 00 80 	BNC        @0x020098c0    // 20098c0 <_realloc_r+0x450>
 2009840:	97 a8 d3 14 	MOV        R5,R2          | CMP        $20,R10
 2009844:	78 98 00 60 	BC         @0x020098a8    // 20098a8 <_realloc_r+0x438>
 2009848:	8c a8 8d b0 	LW         (R5),R1        | SW         R1,(R6)
 200984c:	04 85 40 04 	LW         4(R5),R0
 2009850:	04 c5 80 04 	SW         R0,$4(R6)
 2009854:	54 00 00 1c 	CMP        $28,R10
 2009858:	78 b8 00 0c 	BNC        @0x02009868    // 2009868 <_realloc_r+0x3f8>
 200985c:	8f b0 8a 08 	MOV        R6,R1          | ADD        $8,R1
 2009860:	97 a8 92 08 	MOV        R5,R2          | ADD        $8,R2
 2009864:	78 80 00 40 	BRA        @0x020098a8    // 20098a8 <_realloc_r+0x438>
 2009868:	0c 85 40 08 	LW         8(R5),R1
 200986c:	0c c5 80 08 	SW         R1,$8(R6)
 2009870:	04 85 40 0c 	LW         12(R5),R0
 2009874:	04 c5 80 0c 	SW         R0,$12(R6)
 2009878:	54 00 00 24 	CMP        $36,R10
 200987c:	78 88 00 0c 	BZ         @0x0200988c    // 200988c <_realloc_r+0x41c>
 2009880:	8f b0 8a 10 	MOV        R6,R1          | ADD        $16,R1
 2009884:	97 a8 92 10 	MOV        R5,R2          | ADD        $16,R2
 2009888:	78 80 00 1c 	BRA        @0x020098a8    // 20098a8 <_realloc_r+0x438>
 200988c:	0c 85 40 10 	LW         16(R5),R1
 2009890:	0c c5 80 10 	SW         R1,$16(R6)
 2009894:	8f b0 8a 18 	MOV        R6,R1          | ADD        $24,R1
 2009898:	97 a8 92 18 	MOV        R5,R2          | ADD        $24,R2
 200989c:	04 85 40 14 	LW         20(R5),R0
 20098a0:	04 c5 80 14 	SW         R0,$20(R6)
 20098a4:	78 80 00 00 	BRA        @0x020098a8    // 20098a8 <_realloc_r+0x438>
 20098a8:	84 90 85 88 	LW         (R2),R0        | SW         R0,(R1)
 20098ac:	04 84 80 04 	LW         4(R2),R0
 20098b0:	04 c4 40 04 	SW         R0,$4(R1)
 20098b4:	14 84 80 08 	LW         8(R2),R2
 20098b8:	14 c4 40 08 	SW         R2,$8(R1)
 20098bc:	78 80 00 0c 	BRA        @0x020098cc    // 20098cc <_realloc_r+0x45c>
 20098c0:	9f d0 97 a8 	MOV        R10,R3         | MOV        R5,R2
 20098c4:	87 fa fc f8 	JSR        0x020075f4     // 20075f4 <memmove>
 20098c8:	02 00 75 f4 
 20098cc:	97 a8 8f c0 	MOV        R5,R2          | MOV        R8,R1
 20098d0:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 20098d4:	02 00 66 a8 
 20098d8:	0b 42 00 00 	MOV        R8,R1
 20098dc:	87 fa fc f8 	JSR        0x02001890     // 2001890 <__malloc_unlock>
 20098e0:	02 00 18 90 
 20098e4:	78 80 01 18 	BRA        @0x02009a00    // 2009a00 <_realloc_r+0x590>
 20098e8:	33 41 40 00 	MOV        R5,R6
 20098ec:	8f d0 88 b8 	MOV        R10,R1         | SUB        R7,R1
 20098f0:	0c 00 00 10 	CMP        $16,R1
 20098f4:	78 98 00 3c 	BC         @0x02009934    // 2009934 <_realloc_r+0x4c4>
 20098f8:	97 c8 92 b8 	MOV        R9,R2          | ADD        R7,R2
 20098fc:	1c 86 40 04 	LW         4(R9),R3
 2009900:	18 40 00 01 	AND        $1,R3
 2009904:	18 c5 c0 00 	OR         R7,R3
 2009908:	1c c6 40 04 	SW         R3,$4(R9)
 200990c:	08 c0 00 01 	OR         $1,R1
 2009910:	0c c4 80 04 	SW         R1,$4(R2)
 2009914:	48 86 80 00 	ADD        R10,R9
 2009918:	0c 86 40 04 	LW         4(R9),R1
 200991c:	08 c0 00 01 	OR         $1,R1
 2009920:	0c c6 40 04 	SW         R1,$4(R9)
 2009924:	92 08 8f c0 	ADD        $8,R2          | MOV        R8,R1
 2009928:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200992c:	02 00 66 a8 
 2009930:	78 80 00 20 	BRA        @0x02009954    // 2009954 <_realloc_r+0x4e4>
 2009934:	0c 86 40 04 	LW         4(R9),R1
 2009938:	08 40 00 01 	AND        $1,R1
 200993c:	08 c6 80 00 	OR         R10,R1
 2009940:	0c c6 40 04 	SW         R1,$4(R9)
 2009944:	48 86 80 00 	ADD        R10,R9
 2009948:	0c 86 40 04 	LW         4(R9),R1
 200994c:	08 c0 00 01 	OR         $1,R1
 2009950:	0c c6 40 04 	SW         R1,$4(R9)
 2009954:	0b 42 00 00 	MOV        R8,R1
 2009958:	87 fa fc f8 	JSR        0x02001890     // 2001890 <__malloc_unlock>
 200995c:	02 00 18 90 
 2009960:	78 80 00 9c 	BRA        @0x02009a00    // 2009a00 <_realloc_r+0x590>
 2009964:	a1 7c 9f d0 	AND        $-4,R4         | MOV        R10,R3
 2009968:	9a a0 9b b8 	ADD        R4,R3          | CMP        R7,R3
 200996c:	78 bb fb e4 	BNC        @0x02009554    // 2009554 <_realloc_r+0xe4>
 2009970:	78 80 00 58 	BRA        @0x020099cc    // 20099cc <_realloc_r+0x55c>
 2009974:	1c 84 80 04 	LW         4(R2),R3
 2009978:	99 7c 9a d0 	AND        $-4,R3         | ADD        R10,R3
 200997c:	97 b8 92 10 	MOV        R7,R2          | ADD        $16,R2
 2009980:	1c 04 80 00 	CMP        R2,R3
 2009984:	78 98 00 6c 	BC         @0x020099f4    // 20099f4 <_realloc_r+0x584>
 2009988:	78 83 fb 98 	BRA        @0x02009524    // 2009524 <_realloc_r+0xb4>
 200998c:	0c 85 7f f8 	LW         -8(R5),R1
 2009990:	df c8 d8 88 	MOV        R9,R11         | SUB        R1,R11
 2009994:	0c 86 c0 04 	LW         4(R11),R1
 2009998:	08 43 ff fc 	AND        $-4,R1
 200999c:	78 83 fd 88 	BRA        @0x02009728    // 2009728 <_realloc_r+0x2b8>
 20099a0:	08 40 00 01 	AND        $1,R1
 20099a4:	78 ab fe 4c 	BNZ        @0x020097f4    // 20097f4 <_realloc_r+0x384>
 20099a8:	78 83 ff e0 	BRA        @0x0200998c    // 200998c <_realloc_r+0x51c>
 20099ac:	0c 85 7f f8 	LW         -8(R5),R1
 20099b0:	df c8 d8 88 	MOV        R9,R11         | SUB        R1,R11
 20099b4:	0c 86 c0 04 	LW         4(R11),R1
 20099b8:	89 7c e7 88 	AND        $-4,R1         | MOV        R1,R12
 20099bc:	e2 a0 e2 d0 	ADD        R4,R12         | ADD        R10,R12
 20099c0:	64 05 c0 00 	CMP        R7,R12
 20099c4:	78 bb fc 90 	BNC        @0x02009658    // 2009658 <_realloc_r+0x1e8>
 20099c8:	78 83 fd 5c 	BRA        @0x02009728    // 2009728 <_realloc_r+0x2b8>
 20099cc:	08 40 00 01 	AND        $1,R1
 20099d0:	78 8b ff d8 	BZ         @0x020099ac    // 20099ac <_realloc_r+0x53c>
 20099d4:	78 83 fe 1c 	BRA        @0x020097f4    // 20097f4 <_realloc_r+0x384>
 20099d8:	0c 85 7f f8 	LW         -8(R5),R1
 20099dc:	df c8 d8 88 	MOV        R9,R11         | SUB        R1,R11
 20099e0:	0c 86 c0 04 	LW         4(R11),R1
 20099e4:	89 7c a7 88 	AND        $-4,R1         | MOV        R1,R4
 20099e8:	a2 98 a3 90 	ADD        R3,R4          | CMP        R2,R4
 20099ec:	78 bb fb 7c 	BNC        @0x0200956c    // 200956c <_realloc_r+0xfc>
 20099f0:	78 83 fd 34 	BRA        @0x02009728    // 2009728 <_realloc_r+0x2b8>
 20099f4:	08 40 00 01 	AND        $1,R1
 20099f8:	78 8b ff dc 	BZ         @0x020099d8    // 20099d8 <_realloc_r+0x568>
 20099fc:	78 83 fd f4 	BRA        @0x020097f4    // 20097f4 <_realloc_r+0x384>
 2009a00:	8f b0 84 04 	MOV        R6,R1          | LW         4(SP),R0
 2009a04:	ac 08 b4 0c 	LW         8(SP),R5       | LW         12(SP),R6
 2009a08:	bc 10 c4 14 	LW         16(SP),R7      | LW         20(SP),R8
 2009a0c:	cc 18 d4 1c 	LW         24(SP),R9      | LW         28(SP),R10
 2009a10:	dc 20 e4 24 	LW         32(SP),R11     | LW         36(SP),R12
 2009a14:	ea 28 ff 80 	ADD        $40,SP         | RTN

02009a18 <__sread>:
 2009a18:	e8 10 85 00 	SUB        $16,SP         | SW         R0,(SP)
 2009a1c:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2009a20:	bd 0c af 90 	SW         R7,$12(SP)     | MOV        R2,R5
 2009a24:	15 04 80 0e 	LH         14(R2),R2
 2009a28:	11 80 00 10 	LSL        $16,R2
 2009a2c:	11 c0 00 10 	ASR        $16,R2
 2009a30:	87 fa fc f8 	JSR        0x0200c74c     // 200c74c <_read_r>
 2009a34:	02 00 c7 4c 
 2009a38:	0c 00 00 00 	CMP        $0,R1
 2009a3c:	78 90 00 28 	BLT        @0x02009a68    // 2009a68 <__sread+0x50>
 2009a40:	bf 88 b7 88 	MOV        R1,R7          | MOV        R1,R6
 2009a44:	31 c0 00 1f 	ASR        $31,R6
 2009a48:	14 85 40 50 	LW         80(R5),R2
 2009a4c:	1c 85 40 54 	LW         84(R5),R3
 2009a50:	18 85 c0 00 	ADD        R7,R3
 2009a54:	10 98 00 01 	ADD.C      $1,R2
 2009a58:	10 85 80 00 	ADD        R6,R2
 2009a5c:	14 c5 40 50 	SW         R2,$80(R5)
 2009a60:	1c c5 40 54 	SW         R3,$84(R5)
 2009a64:	78 80 00 0c 	BRA        @0x02009a74    // 2009a74 <__sread+0x5c>
 2009a68:	15 05 40 0c 	LH         12(R5),R2
 2009a6c:	10 40 ef ff 	AND        $61439,R2
 2009a70:	15 45 40 0c 	SH         R2,$12(R5)
 2009a74:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2009a78:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 2009a7c:	ea 10 ff 80 	ADD        $16,SP         | RTN

02009a80 <__seofread>:
 2009a80:	8e 00 ff 80 	CLR        R1             | RTN

02009a84 <__swrite>:
 2009a84:	e8 18 85 00 	SUB        $24,SP         | SW         R0,(SP)
 2009a88:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2009a8c:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2009a90:	cd 14 bf 88 	SW         R9,$20(SP)     | MOV        R1,R7
 2009a94:	b7 90 c7 98 	MOV        R2,R6          | MOV        R3,R8
 2009a98:	4b 41 00 00 	MOV        R4,R9
 2009a9c:	15 04 80 0c 	LH         12(R2),R2
 2009aa0:	1b 40 80 00 	MOV        R2,R3
 2009aa4:	18 40 01 00 	AND        $256,R3
 2009aa8:	78 88 00 20 	BZ         @0x02009acc    // 2009acc <__swrite+0x48>
 2009aac:	15 05 80 0e 	LH         14(R6),R2
 2009ab0:	ae 02 9e 00 	LDI        $2,R5          | CLR        R3
 2009ab4:	26 00 00 00 	CLR        R4
 2009ab8:	11 80 00 10 	LSL        $16,R2
 2009abc:	11 c0 00 10 	ASR        $16,R2
 2009ac0:	87 fa fc f8 	JSR        0x0200c738     // 200c738 <_lseek_r>
 2009ac4:	02 00 c7 38 
 2009ac8:	15 05 80 0c 	LH         12(R6),R2
 2009acc:	10 43 ef ff 	AND        $-4097,R2
 2009ad0:	15 45 80 0c 	SH         R2,$12(R6)
 2009ad4:	15 05 80 0e 	LH         14(R6),R2
 2009ad8:	a7 c8 9f c0 	MOV        R9,R4          | MOV        R8,R3
 2009adc:	11 80 00 10 	LSL        $16,R2
 2009ae0:	11 c0 00 10 	ASR        $16,R2
 2009ae4:	8f b8 84 00 	MOV        R7,R1          | LW         (SP),R0
 2009ae8:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 2009aec:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 2009af0:	cc 14 ea 18 	LW         20(SP),R9      | ADD        $24,SP
 2009af4:	7c 87 c0 00 	LJMP       @0x0200c97c    // 200c97c <_write_r>
 2009af8:	02 00 c9 7c 

02009afc <__sseek>:
 2009afc:	e8 0c 85 00 	SUB        $12,SP         | SW         R0,(SP)
 2009b00:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2009b04:	33 40 80 00 	MOV        R2,R6
 2009b08:	15 04 80 0e 	LH         14(R2),R2
 2009b0c:	11 80 00 10 	LSL        $16,R2
 2009b10:	11 c0 00 10 	ASR        $16,R2
 2009b14:	87 fa fc f8 	JSR        0x0200c738     // 200c738 <_lseek_r>
 2009b18:	02 00 c7 38 
 2009b1c:	0c 03 ff ff 	CMP        $-1,R1
 2009b20:	14 0b ff ff 	CMP.Z      $-1,R2
 2009b24:	78 a8 00 10 	BNZ        @0x02009b38    // 2009b38 <__sseek+0x3c>
 2009b28:	1d 05 80 0c 	LH         12(R6),R3
 2009b2c:	18 40 ef ff 	AND        $61439,R3
 2009b30:	1d 45 80 0c 	SH         R3,$12(R6)
 2009b34:	78 80 00 14 	BRA        @0x02009b4c    // 2009b4c <__sseek+0x50>
 2009b38:	1d 05 80 0c 	LH         12(R6),R3
 2009b3c:	18 c0 10 00 	OR         $4096,R3
 2009b40:	1d 45 80 0c 	SH         R3,$12(R6)
 2009b44:	0c c5 80 50 	SW         R1,$80(R6)
 2009b48:	14 c5 80 54 	SW         R2,$84(R6)
 2009b4c:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2009b50:	b4 08 ea 0c 	LW         8(SP),R6       | ADD        $12,SP
 2009b54:	7b 40 00 00 	RTN

02009b58 <__sclose>:
 2009b58:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 2009b5c:	15 04 80 0e 	LH         14(R2),R2
 2009b60:	11 80 00 10 	LSL        $16,R2
 2009b64:	11 c0 00 10 	ASR        $16,R2
 2009b68:	84 00 ea 04 	LW         (SP),R0        | ADD        $4,SP
 2009b6c:	7c 87 c0 00 	LJMP       @0x0200c6d8    // 200c6d8 <_close_r>
 2009b70:	02 00 c6 d8 

02009b74 <strcmp>:
 2009b74:	e8 1c ad 00 	SUB        $28,SP         | SW         R5,(SP)
 2009b78:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 2009b7c:	c5 0c cd 10 	SW         R8,$12(SP)     | SW         R9,$16(SP)
 2009b80:	d5 14 dd 18 	SW         R10,$20(SP)    | SW         R11,$24(SP)
 2009b84:	1b 40 40 00 	MOV        R1,R3
 2009b88:	18 c4 80 00 	OR         R2,R3
 2009b8c:	18 40 00 07 	AND        $7,R3
 2009b90:	78 a8 00 a8 	BNZ        @0x02009c3c    // 2009c3c <strcmp+0xc8>
 2009b94:	44 84 80 00 	LW         (R2),R8
 2009b98:	4c 84 80 04 	LW         4(R2),R9
 2009b9c:	24 84 40 00 	LW         (R1),R4
 2009ba0:	2c 84 40 04 	LW         4(R1),R5
 2009ba4:	44 05 00 00 	CMP        R4,R8
 2009ba8:	4c 0d 40 00 	CMP.Z      R5,R9
 2009bac:	78 a8 00 8c 	BNZ        @0x02009c3c    // 2009c3c <strcmp+0xc8>
 2009bb0:	32 01 7f 7f 	LDI        0xfefefefe,R6  // fefefefe <_top_of_stack+0xfbfefefe>
 2009bb4:	32 40 fe fe 
 2009bb8:	bf b1 a7 c0 	MOV        $1+R6,R7       | MOV        R8,R4
 2009bbc:	af c8 aa b8 	MOV        R9,R5          | ADD        R7,R5
 2009bc0:	20 98 00 01 	ADD.C      $1,R4
 2009bc4:	20 85 80 00 	ADD        R6,R4
 2009bc8:	49 03 ff ff 	XOR        $-1,R9
 2009bcc:	41 03 ff ff 	XOR        $-1,R8
 2009bd0:	c9 a8 c1 a0 	AND        R5,R9          | AND        R4,R8
 2009bd4:	52 01 01 01 	LDI        0x80808080,R10 // 80808080 <_top_of_stack+0x7d808080>
 2009bd8:	52 40 80 80 
 2009bdc:	df d0 c9 d8 	MOV        R10,R11        | AND        R11,R9
 2009be0:	c1 d0 c3 00 	AND        R10,R8         | CMP        $0,R8
 2009be4:	4c 08 00 00 	CMP.Z      $0,R9
 2009be8:	78 a8 00 a4 	BNZ        @0x02009c90    // 2009c90 <strcmp+0x11c>
 2009bec:	78 80 00 2c 	BRA        @0x02009c1c    // 2009c1c <strcmp+0xa8>
 2009bf0:	c7 a0 cf a8 	MOV        R4,R8          | MOV        R5,R9
 2009bf4:	48 85 c0 00 	ADD        R7,R9
 2009bf8:	40 98 00 01 	ADD.C      $1,R8
 2009bfc:	40 85 80 00 	ADD        R6,R8
 2009c00:	29 03 ff ff 	XOR        $-1,R5
 2009c04:	21 03 ff ff 	XOR        $-1,R4
 2009c08:	a9 c8 a1 c0 	AND        R9,R5          | AND        R8,R4
 2009c0c:	a9 d8 a1 d0 	AND        R11,R5         | AND        R10,R4
 2009c10:	24 00 00 00 	CMP        $0,R4
 2009c14:	2c 08 00 00 	CMP.Z      $0,R5
 2009c18:	78 a8 00 7c 	BNZ        @0x02009c98    // 2009c98 <strcmp+0x124>
 2009c1c:	8a 08 92 08 	ADD        $8,R1          | ADD        $8,R2
 2009c20:	24 84 40 00 	LW         (R1),R4
 2009c24:	2c 84 40 04 	LW         4(R1),R5
 2009c28:	44 84 80 00 	LW         (R2),R8
 2009c2c:	4c 84 80 04 	LW         4(R2),R9
 2009c30:	24 06 00 00 	CMP        R8,R4
 2009c34:	2c 0e 40 00 	CMP.Z      R9,R5
 2009c38:	78 8b ff b4 	BZ         @0x02009bf0    // 2009bf0 <strcmp+0x7c>
 2009c3c:	1d 84 40 00 	LB         (R1),R3
 2009c40:	1c 00 00 00 	CMP        $0,R3
 2009c44:	78 a8 00 08 	BNZ        @0x02009c50    // 2009c50 <strcmp+0xdc>
 2009c48:	25 84 80 00 	LB         (R2),R4
 2009c4c:	78 80 00 38 	BRA        @0x02009c88    // 2009c88 <strcmp+0x114>
 2009c50:	25 84 80 00 	LB         (R2),R4
 2009c54:	1c 05 00 00 	CMP        R4,R3
 2009c58:	78 88 00 04 	BZ         @0x02009c60    // 2009c60 <strcmp+0xec>
 2009c5c:	78 80 00 28 	BRA        @0x02009c88    // 2009c88 <strcmp+0x114>
 2009c60:	8a 01 af 90 	ADD        $1,R1          | MOV        R2,R5
 2009c64:	28 80 00 01 	ADD        $1,R5
 2009c68:	1d 84 40 00 	LB         (R1),R3
 2009c6c:	1c 00 00 00 	CMP        $0,R3
 2009c70:	78 a8 00 08 	BNZ        @0x02009c7c    // 2009c7c <strcmp+0x108>
 2009c74:	25 84 80 01 	LB         1(R2),R4
 2009c78:	78 80 00 0c 	BRA        @0x02009c88    // 2009c88 <strcmp+0x114>
 2009c7c:	25 84 80 01 	LB         1(R2),R4
 2009c80:	97 a8 9b a0 	MOV        R5,R2          | CMP        R4,R3
 2009c84:	78 8b ff d8 	BZ         @0x02009c60    // 2009c60 <strcmp+0xec>
 2009c88:	8f 98 88 a0 	MOV        R3,R1          | SUB        R4,R1
 2009c8c:	78 80 00 0c 	BRA        @0x02009c9c    // 2009c9c <strcmp+0x128>
 2009c90:	0b 40 c0 00 	MOV        R3,R1
 2009c94:	78 80 00 04 	BRA        @0x02009c9c    // 2009c9c <strcmp+0x128>
 2009c98:	0e 00 00 00 	CLR        R1
 2009c9c:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 2009ca0:	bc 08 c4 0c 	LW         8(SP),R7       | LW         12(SP),R8
 2009ca4:	cc 10 d4 14 	LW         16(SP),R9      | LW         20(SP),R10
 2009ca8:	dc 18 ea 1c 	LW         24(SP),R11     | ADD        $28,SP
 2009cac:	7b 40 00 00 	RTN

02009cb0 <__sprint_r>:
 2009cb0:	e8 24 85 00 	SUB        $36,SP         | SW         R0,(SP)
 2009cb4:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 2009cb8:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 2009cbc:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 2009cc0:	dd 1c e5 20 	SW         R11,$28(SP)    | SW         R12,$32(SP)
 2009cc4:	4b 40 c0 00 	MOV        R3,R9
 2009cc8:	24 84 c0 08 	LW         8(R3),R4
 2009ccc:	24 00 00 00 	CMP        $0,R4
 2009cd0:	78 a8 00 0c 	BNZ        @0x02009ce0    // 2009ce0 <__sprint_r+0x30>
 2009cd4:	24 c4 c0 04 	SW         R4,$4(R3)
 2009cd8:	0b 41 00 00 	MOV        R4,R1
 2009cdc:	78 80 00 84 	BRA        @0x02009d64    // 2009d64 <__sprint_r+0xb4>
 2009ce0:	33 40 80 00 	MOV        R2,R6
 2009ce4:	2c 84 80 68 	LW         104(R2),R5
 2009ce8:	28 40 20 00 	AND        $8192,R5
 2009cec:	78 88 00 5c 	BZ         @0x02009d4c    // 2009d4c <__sprint_r+0x9c>
 2009cf0:	bf 88 d4 98 	MOV        R1,R7          | LW         (R3),R10
 2009cf4:	2c 86 80 00 	LW         (R10),R5
 2009cf8:	5c 86 80 04 	LW         4(R10),R11
 2009cfc:	43 42 c0 00 	MOV        R11,R8
 2009d00:	41 40 00 02 	LSR        $2,R8
 2009d04:	78 88 00 2c 	BZ         @0x02009d34    // 2009d34 <__sprint_r+0x84>
 2009d08:	66 00 00 00 	CLR        R12
 2009d0c:	9f b0 94 a8 	MOV        R6,R3          | LW         (R5),R2
 2009d10:	0b 41 c0 00 	MOV        R7,R1
 2009d14:	87 fa fc f8 	JSR        0x0200ba3c     // 200ba3c <_fputwc_r>
 2009d18:	02 00 ba 3c 
 2009d1c:	0c 03 ff ff 	CMP        $-1,R1
 2009d20:	78 88 00 34 	BZ         @0x02009d58    // 2009d58 <__sprint_r+0xa8>
 2009d24:	e2 01 aa 04 	ADD        $1,R12         | ADD        $4,R5
 2009d28:	44 07 00 00 	CMP        R12,R8
 2009d2c:	78 ab ff dc 	BNZ        @0x02009d0c    // 2009d0c <__sprint_r+0x5c>
 2009d30:	24 86 40 08 	LW         8(R9),R4
 2009d34:	d9 7c a0 d8 	AND        $-4,R11        | SUB        R11,R4
 2009d38:	24 c6 40 08 	SW         R4,$8(R9)
 2009d3c:	d2 08 a3 00 	ADD        $8,R10         | CMP        $0,R4
 2009d40:	78 ab ff b0 	BNZ        @0x02009cf4    // 2009cf4 <__sprint_r+0x44>
 2009d44:	0b 41 00 00 	MOV        R4,R1
 2009d48:	78 80 00 0c 	BRA        @0x02009d58    // 2009d58 <__sprint_r+0xa8>
 2009d4c:	87 fa fc f8 	JSR        0x02006a24     // 2006a24 <__sfvwrite_r>
 2009d50:	02 00 6a 24 
 2009d54:	78 80 00 00 	BRA        @0x02009d58    // 2009d58 <__sprint_r+0xa8>
 2009d58:	16 00 00 00 	CLR        R2
 2009d5c:	14 c6 40 08 	SW         R2,$8(R9)
 2009d60:	14 c6 40 04 	SW         R2,$4(R9)
 2009d64:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 2009d68:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 2009d6c:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 2009d70:	d4 18 dc 1c 	LW         24(SP),R10     | LW         28(SP),R11
 2009d74:	e4 20 ea 24 	LW         32(SP),R12     | ADD        $36,SP
 2009d78:	7b 40 00 00 	RTN

02009d7c <_vfiprintf_r>:
 2009d7c:	68 00 00 e0 	SUB        $224,SP
 2009d80:	04 c7 40 bc 	SW         R0,$188(SP)
 2009d84:	2c c7 40 c0 	SW         R5,$192(SP)
 2009d88:	34 c7 40 c4 	SW         R6,$196(SP)
 2009d8c:	3c c7 40 c8 	SW         R7,$200(SP)
 2009d90:	44 c7 40 cc 	SW         R8,$204(SP)
 2009d94:	4c c7 40 d0 	SW         R9,$208(SP)
 2009d98:	54 c7 40 d4 	SW         R10,$212(SP)
 2009d9c:	5c c7 40 d8 	SW         R11,$216(SP)
 2009da0:	64 c7 40 dc 	SW         R12,$220(SP)
 2009da4:	c7 88 d7 90 	MOV        R1,R8          | MOV        R2,R10
 2009da8:	af 98 a5 18 	MOV        R3,R5          | SW         R4,$24(SP)
 2009dac:	0c 00 00 00 	CMP        $0,R1
 2009db0:	78 88 00 14 	BZ         @0x02009dc8    // 2009dc8 <_vfiprintf_r+0x4c>
 2009db4:	14 84 40 38 	LW         56(R1),R2
 2009db8:	14 00 00 00 	CMP        $0,R2
 2009dbc:	78 a8 00 08 	BNZ        @0x02009dc8    // 2009dc8 <_vfiprintf_r+0x4c>
 2009dc0:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 2009dc4:	02 00 63 48 
 2009dc8:	15 06 80 0c 	LH         12(R10),R2
 2009dcc:	0b 40 80 00 	MOV        R2,R1
 2009dd0:	08 40 ff ff 	AND        $65535,R1
 2009dd4:	1b 40 40 00 	MOV        R1,R3
 2009dd8:	18 40 20 00 	AND        $8192,R3
 2009ddc:	78 a8 00 20 	BNZ        @0x02009e00    // 2009e00 <_vfiprintf_r+0x84>
 2009de0:	1c 86 80 68 	LW         104(R10),R3
 2009de4:	0b 40 80 00 	MOV        R2,R1
 2009de8:	08 c0 20 00 	OR         $8192,R1
 2009dec:	0d 46 80 0c 	SH         R1,$12(R10)
 2009df0:	13 40 c0 00 	MOV        R3,R2
 2009df4:	10 43 df ff 	AND        $-8193,R2
 2009df8:	14 c6 80 68 	SW         R2,$104(R10)
 2009dfc:	08 40 ff ff 	AND        $65535,R1
 2009e00:	97 88 91 08 	MOV        R1,R2          | AND        $8,R2
 2009e04:	78 88 00 0c 	BZ         @0x02009e14    // 2009e14 <_vfiprintf_r+0x98>
 2009e08:	14 86 80 10 	LW         16(R10),R2
 2009e0c:	14 00 00 00 	CMP        $0,R2
 2009e10:	78 a8 00 18 	BNZ        @0x02009e2c    // 2009e2c <_vfiprintf_r+0xb0>
 2009e14:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 2009e18:	87 fa fc f8 	JSR        0x02003cb4     // 2003cb4 <__swsetup_r>
 2009e1c:	02 00 3c b4 
 2009e20:	0c 00 00 00 	CMP        $0,R1
 2009e24:	78 a8 15 4c 	BNZ        @0x0200b374    // 200b374 <_vfiprintf_r+0x15f8>
 2009e28:	0d 06 80 0c 	LH         12(R10),R1
 2009e2c:	89 1a 8b 0a 	AND        $26,R1         | CMP        $10,R1
 2009e30:	78 a8 00 2c 	BNZ        @0x02009e60    // 2009e60 <_vfiprintf_r+0xe4>
 2009e34:	0d 06 80 0e 	LH         14(R10),R1
 2009e38:	09 80 00 10 	LSL        $16,R1
 2009e3c:	09 c0 00 10 	ASR        $16,R1
 2009e40:	0c 00 00 00 	CMP        $0,R1
 2009e44:	78 90 00 18 	BLT        @0x02009e60    // 2009e60 <_vfiprintf_r+0xe4>
 2009e48:	a4 18 9f a8 	LW         24(SP),R4      | MOV        R5,R3
 2009e4c:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 2009e50:	87 fa fc f8 	JSR        0x0200b5ac     // 200b5ac <__sbprintf>
 2009e54:	02 00 b5 ac 
 2009e58:	0c c7 40 1c 	SW         R1,$28(SP)
 2009e5c:	78 80 16 fc 	BRA        @0x0200b55c    // 200b55c <_vfiprintf_r+0x17e0>
 2009e60:	4b 43 40 00 	MOV        SP,R9
 2009e64:	48 80 00 7c 	ADD        $124,R9
 2009e68:	4c c7 40 00 	SW         R9,(SP)
 2009e6c:	4c c7 40 48 	SW         R9,$72(SP)
 2009e70:	0e 00 00 00 	CLR        R1
 2009e74:	0c c7 40 50 	SW         R1,$80(SP)
 2009e78:	0c c7 40 4c 	SW         R1,$76(SP)
 2009e7c:	ad 08 8d 2c 	SW         R5,$8(SP)      | SW         R1,$44(SP)
 2009e80:	0c c7 40 1c 	SW         R1,$28(SP)
 2009e84:	2c 87 40 08 	LW         8(SP),R5
 2009e88:	15 85 40 00 	LB         (R5),R2
 2009e8c:	93 25 8e 00 	CMP        $37,R2         | CLR        R1
 2009e90:	0a 68 00 01 	LDILO.NZ   $1,R1
 2009e94:	93 00 9e 00 	CMP        $0,R2          | CLR        R3
 2009e98:	1a 68 00 01 	LDILO.NZ   $1,R3
 2009e9c:	08 44 c0 00 	AND        R3,R1
 2009ea0:	78 88 01 08 	BZ         @0x02009fac    // 2009fac <_vfiprintf_r+0x230>
 2009ea4:	28 80 00 01 	ADD        $1,R5
 2009ea8:	15 85 40 00 	LB         (R5),R2
 2009eac:	93 00 8e 00 	CMP        $0,R2          | CLR        R1
 2009eb0:	0a 68 00 01 	LDILO.NZ   $1,R1
 2009eb4:	93 25 9e 00 	CMP        $37,R2         | CLR        R3
 2009eb8:	1a 68 00 01 	LDILO.NZ   $1,R3
 2009ebc:	08 44 c0 00 	AND        R3,R1
 2009ec0:	78 ab ff e0 	BNZ        @0x02009ea4    // 2009ea4 <_vfiprintf_r+0x128>
 2009ec4:	b7 a8 8c 08 	MOV        R5,R6          | LW         8(SP),R1
 2009ec8:	30 04 40 00 	SUB        R1,R6
 2009ecc:	78 88 00 dc 	BZ         @0x02009fac    // 2009fac <_vfiprintf_r+0x230>
 2009ed0:	0c c6 40 00 	SW         R1,(R9)
 2009ed4:	34 c6 40 04 	SW         R6,$4(R9)
 2009ed8:	0c 87 40 50 	LW         80(SP),R1
 2009edc:	97 b0 92 88 	MOV        R6,R2          | ADD        R1,R2
 2009ee0:	14 c7 40 50 	SW         R2,$80(SP)
 2009ee4:	0c 87 40 4c 	LW         76(SP),R1
 2009ee8:	08 80 00 01 	ADD        $1,R1
 2009eec:	0c c7 40 4c 	SW         R1,$76(SP)
 2009ef0:	ca 08 8b 08 	ADD        $8,R9          | CMP        $8,R1
 2009ef4:	78 90 00 a4 	BLT        @0x02009f9c    // 2009f9c <_vfiprintf_r+0x220>
 2009ef8:	14 00 00 00 	CMP        $0,R2
 2009efc:	78 a8 00 0c 	BNZ        @0x02009f0c    // 2009f0c <_vfiprintf_r+0x190>
 2009f00:	14 c7 40 4c 	SW         R2,$76(SP)
 2009f04:	4b 43 40 7c 	MOV        $124+SP,R9
 2009f08:	78 80 00 90 	BRA        @0x02009f9c    // 2009f9c <_vfiprintf_r+0x220>
 2009f0c:	3c 86 80 68 	LW         104(R10),R7
 2009f10:	38 40 20 00 	AND        $8192,R7
 2009f14:	78 88 00 60 	BZ         @0x02009f78    // 2009f78 <_vfiprintf_r+0x1fc>
 2009f18:	5c 87 40 48 	LW         72(SP),R11
 2009f1c:	2c c7 40 08 	SW         R5,$8(SP)
 2009f20:	3c 86 c0 00 	LW         (R11),R7
 2009f24:	64 86 c0 04 	LW         4(R11),R12
 2009f28:	4b 43 00 00 	MOV        R12,R9
 2009f2c:	49 40 00 02 	LSR        $2,R9
 2009f30:	78 88 00 2c 	BZ         @0x02009f60    // 2009f60 <_vfiprintf_r+0x1e4>
 2009f34:	2e 00 00 00 	CLR        R5
 2009f38:	9f d0 94 b8 	MOV        R10,R3         | LW         (R7),R2
 2009f3c:	0b 42 00 00 	MOV        R8,R1
 2009f40:	87 fa fc f8 	JSR        0x0200ba3c     // 200ba3c <_fputwc_r>
 2009f44:	02 00 ba 3c 
 2009f48:	0c 03 ff ff 	CMP        $-1,R1
 2009f4c:	78 88 13 c4 	BZ         @0x0200b314    // 200b314 <_vfiprintf_r+0x1598>
 2009f50:	aa 01 ba 04 	ADD        $1,R5          | ADD        $4,R7
 2009f54:	4c 05 40 00 	CMP        R5,R9
 2009f58:	78 ab ff dc 	BNZ        @0x02009f38    // 2009f38 <_vfiprintf_r+0x1bc>
 2009f5c:	14 87 40 50 	LW         80(SP),R2
 2009f60:	e1 7c 90 e0 	AND        $-4,R12        | SUB        R12,R2
 2009f64:	14 c7 40 50 	SW         R2,$80(SP)
 2009f68:	da 08 93 00 	ADD        $8,R11         | CMP        $0,R2
 2009f6c:	78 ab ff b0 	BNZ        @0x02009f20    // 2009f20 <_vfiprintf_r+0x1a4>
 2009f70:	2c 87 40 08 	LW         8(SP),R5
 2009f74:	78 80 14 04 	BRA        @0x0200b37c    // 200b37c <_vfiprintf_r+0x1600>
 2009f78:	1b 43 40 48 	MOV        $72+SP,R3
 2009f7c:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 2009f80:	87 fa fc f8 	JSR        0x02006a24     // 2006a24 <__sfvwrite_r>
 2009f84:	02 00 6a 24 
 2009f88:	3c c7 40 50 	SW         R7,$80(SP)
 2009f8c:	3c c7 40 4c 	SW         R7,$76(SP)
 2009f90:	0c 00 00 00 	CMP        $0,R1
 2009f94:	78 a8 13 80 	BNZ        @0x0200b318    // 200b318 <_vfiprintf_r+0x159c>
 2009f98:	4b 43 40 7c 	MOV        $124+SP,R9
 2009f9c:	94 1c 92 b0 	LW         28(SP),R2      | ADD        R6,R2
 2009fa0:	14 c7 40 1c 	SW         R2,$28(SP)
 2009fa4:	15 85 40 00 	LB         (R5),R2
 2009fa8:	78 80 00 00 	BRA        @0x02009fac    // 2009fac <_vfiprintf_r+0x230>
 2009fac:	14 00 00 00 	CMP        $0,R2
 2009fb0:	78 88 12 d8 	BZ         @0x0200b28c    // 200b28c <_vfiprintf_r+0x1510>
 2009fb4:	8f a8 8a 01 	MOV        R5,R1          | ADD        $1,R1
 2009fb8:	1e 00 00 00 	CLR        R3
 2009fbc:	1d c7 40 45 	SB         R3,$69(SP)
 2009fc0:	9e 00 de 00 	CLR        R3             | CLR        R11
 2009fc4:	e6 ff ae 00 	LDI        $-1,R12        | CLR        R5
 2009fc8:	9d 0c a6 01 	SW         R3,$12(SP)     | LDI        $1,R4
 2009fcc:	b6 2b be 20 	LDI        $43,R6         | LDI        $32,R7
 2009fd0:	4c c7 40 04 	SW         R9,$4(SP)
 2009fd4:	78 80 00 18 	BRA        @0x02009ff0    // 2009ff0 <_vfiprintf_r+0x274>
 2009fd8:	9f a0 df b0 	MOV        R4,R3          | MOV        R6,R11
 2009fdc:	78 80 00 0c 	BRA        @0x02009fec    // 2009fec <_vfiprintf_r+0x270>
 2009fe0:	9f a0 df b8 	MOV        R4,R3          | MOV        R7,R11
 2009fe4:	78 80 00 04 	BRA        @0x02009fec    // 2009fec <_vfiprintf_r+0x270>
 2009fe8:	0c c7 40 18 	SW         R1,$24(SP)
 2009fec:	0b 40 80 00 	MOV        R2,R1
 2009ff0:	97 88 92 01 	MOV        R1,R2          | ADD        $1,R2
 2009ff4:	0d 84 40 00 	LB         (R1),R1
 2009ff8:	0c 00 00 58 	CMP        $88,R1
 2009ffc:	78 88 01 38 	BZ         @0x0200a138    // 200a138 <_vfiprintf_r+0x3bc>
 200a000:	0c 00 00 59 	CMP        $89,R1
 200a004:	78 b0 00 8c 	BGE        @0x0200a094    // 200a094 <_vfiprintf_r+0x318>
 200a008:	0c 00 00 2e 	CMP        $46,R1
 200a00c:	78 88 01 80 	BZ         @0x0200a190    // 200a190 <_vfiprintf_r+0x414>
 200a010:	0c 00 00 2f 	CMP        $47,R1
 200a014:	78 b0 00 3c 	BGE        @0x0200a054    // 200a054 <_vfiprintf_r+0x2d8>
 200a018:	0c 00 00 2a 	CMP        $42,R1
 200a01c:	78 88 01 4c 	BZ         @0x0200a16c    // 200a16c <_vfiprintf_r+0x3f0>
 200a020:	0c 00 00 2b 	CMP        $43,R1
 200a024:	78 b0 00 18 	BGE        @0x0200a040    // 200a040 <_vfiprintf_r+0x2c4>
 200a028:	0c 00 00 20 	CMP        $32,R1
 200a02c:	78 88 01 28 	BZ         @0x0200a158    // 200a158 <_vfiprintf_r+0x3dc>
 200a030:	0c 00 00 23 	CMP        $35,R1
 200a034:	78 88 01 2c 	BZ         @0x0200a164    // 200a164 <_vfiprintf_r+0x3e8>
 200a038:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a03c:	78 80 07 d8 	BRA        @0x0200a818    // 200a818 <_vfiprintf_r+0xa9c>
 200a040:	78 8b ff 94 	BZ         @0x02009fd8    // 2009fd8 <_vfiprintf_r+0x25c>
 200a044:	0c 00 00 2d 	CMP        $45,R1
 200a048:	78 88 01 3c 	BZ         @0x0200a188    // 200a188 <_vfiprintf_r+0x40c>
 200a04c:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a050:	78 80 07 c4 	BRA        @0x0200a818    // 200a818 <_vfiprintf_r+0xa9c>
 200a054:	0c 00 00 3a 	CMP        $58,R1
 200a058:	78 b0 00 18 	BGE        @0x0200a074    // 200a074 <_vfiprintf_r+0x2f8>
 200a05c:	0c 00 00 31 	CMP        $49,R1
 200a060:	78 b0 01 a0 	BGE        @0x0200a204    // 200a204 <_vfiprintf_r+0x488>
 200a064:	0c 00 00 30 	CMP        $48,R1
 200a068:	78 88 01 90 	BZ         @0x0200a1fc    // 200a1fc <_vfiprintf_r+0x480>
 200a06c:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a070:	78 80 07 a4 	BRA        @0x0200a818    // 200a818 <_vfiprintf_r+0xa9c>
 200a074:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a078:	0c 00 00 4f 	CMP        $79,R1
 200a07c:	78 88 03 30 	BZ         @0x0200a3b0    // 200a3b0 <_vfiprintf_r+0x634>
 200a080:	0c 00 00 55 	CMP        $85,R1
 200a084:	78 88 04 50 	BZ         @0x0200a4d8    // 200a4d8 <_vfiprintf_r+0x75c>
 200a088:	0c 00 00 44 	CMP        $68,R1
 200a08c:	78 a8 07 88 	BNZ        @0x0200a818    // 200a818 <_vfiprintf_r+0xa9c>
 200a090:	78 80 01 ec 	BRA        @0x0200a280    // 200a280 <_vfiprintf_r+0x504>
 200a094:	0c 00 00 6e 	CMP        $110,R1
 200a098:	78 88 02 b8 	BZ         @0x0200a354    // 200a354 <_vfiprintf_r+0x5d8>
 200a09c:	0c 00 00 6f 	CMP        $111,R1
 200a0a0:	78 b0 00 3c 	BGE        @0x0200a0e0    // 200a0e0 <_vfiprintf_r+0x364>
 200a0a4:	0c 00 00 68 	CMP        $104,R1
 200a0a8:	78 88 01 90 	BZ         @0x0200a23c    // 200a23c <_vfiprintf_r+0x4c0>
 200a0ac:	0c 00 00 69 	CMP        $105,R1
 200a0b0:	78 b0 00 18 	BGE        @0x0200a0cc    // 200a0cc <_vfiprintf_r+0x350>
 200a0b4:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a0b8:	0c 00 00 63 	CMP        $99,R1
 200a0bc:	78 88 01 94 	BZ         @0x0200a254    // 200a254 <_vfiprintf_r+0x4d8>
 200a0c0:	0c 00 00 64 	CMP        $100,R1
 200a0c4:	78 88 00 60 	BZ         @0x0200a128    // 200a128 <_vfiprintf_r+0x3ac>
 200a0c8:	78 80 07 4c 	BRA        @0x0200a818    // 200a818 <_vfiprintf_r+0xa9c>
 200a0cc:	78 88 00 54 	BZ         @0x0200a124    // 200a124 <_vfiprintf_r+0x3a8>
 200a0d0:	0c 00 00 6c 	CMP        $108,R1
 200a0d4:	78 88 01 6c 	BZ         @0x0200a244    // 200a244 <_vfiprintf_r+0x4c8>
 200a0d8:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a0dc:	78 80 07 38 	BRA        @0x0200a818    // 200a818 <_vfiprintf_r+0xa9c>
 200a0e0:	0c 00 00 71 	CMP        $113,R1
 200a0e4:	78 88 01 64 	BZ         @0x0200a24c    // 200a24c <_vfiprintf_r+0x4d0>
 200a0e8:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a0ec:	0c 00 00 72 	CMP        $114,R1
 200a0f0:	78 b0 00 14 	BGE        @0x0200a108    // 200a108 <_vfiprintf_r+0x38c>
 200a0f4:	0c 00 00 6f 	CMP        $111,R1
 200a0f8:	78 88 02 b8 	BZ         @0x0200a3b4    // 200a3b4 <_vfiprintf_r+0x638>
 200a0fc:	0c 00 00 70 	CMP        $112,R1
 200a100:	78 88 03 10 	BZ         @0x0200a414    // 200a414 <_vfiprintf_r+0x698>
 200a104:	78 80 07 10 	BRA        @0x0200a818    // 200a818 <_vfiprintf_r+0xa9c>
 200a108:	0c 00 00 75 	CMP        $117,R1
 200a10c:	78 88 03 cc 	BZ         @0x0200a4dc    // 200a4dc <_vfiprintf_r+0x760>
 200a110:	0c 00 00 78 	CMP        $120,R1
 200a114:	78 88 04 24 	BZ         @0x0200a53c    // 200a53c <_vfiprintf_r+0x7c0>
 200a118:	0c 00 00 73 	CMP        $115,R1
 200a11c:	78 a8 06 f8 	BNZ        @0x0200a818    // 200a818 <_vfiprintf_r+0xa9c>
 200a120:	78 80 03 2c 	BRA        @0x0200a450    // 200a450 <_vfiprintf_r+0x6d4>
 200a124:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a128:	1c 00 00 00 	CMP        $0,R3
 200a12c:	78 88 01 5c 	BZ         @0x0200a28c    // 200a28c <_vfiprintf_r+0x510>
 200a130:	5d c7 40 45 	SB         R11,$69(SP)
 200a134:	78 80 01 54 	BRA        @0x0200a28c    // 200a28c <_vfiprintf_r+0x510>
 200a138:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a13c:	1c 00 00 00 	CMP        $0,R3
 200a140:	5d ef 40 45 	SB.NZ      R11,$69(SP)
 200a144:	1e 00 00 58 	LDI        $88,R3
 200a148:	0a 03 00 40 	LDI        0x0200e4b4,R1  // 200e4b4 <_global_impure_ptr+0x18>
 200a14c:	0a 40 e4 b4 
 200a150:	0c c7 40 2c 	SW         R1,$44(SP)
 200a154:	78 80 03 fc 	BRA        @0x0200a554    // 200a554 <_vfiprintf_r+0x7d8>
 200a158:	5c 00 00 00 	CMP        $0,R11
 200a15c:	78 8b fe 80 	BZ         @0x02009fe0    // 2009fe0 <_vfiprintf_r+0x264>
 200a160:	78 83 fe 88 	BRA        @0x02009fec    // 2009fec <_vfiprintf_r+0x270>
 200a164:	28 c0 00 01 	OR         $1,R5
 200a168:	78 83 fe 80 	BRA        @0x02009fec    // 2009fec <_vfiprintf_r+0x270>
 200a16c:	8c 18 8a 04 	LW         24(SP),R1      | ADD        $4,R1
 200a170:	cc 18 cc c8 	LW         24(SP),R9      | LW         (R9),R9
 200a174:	cd 0c cb 00 	SW         R9,$12(SP)     | CMP        $0,R9
 200a178:	78 b3 fe 6c 	BGE        @0x02009fe8    // 2009fe8 <_vfiprintf_r+0x26c>
 200a17c:	4b 42 5f ff 	MOV        $-1+R9,R9
 200a180:	49 03 ff ff 	XOR        $-1,R9
 200a184:	cd 0c 8d 18 	SW         R9,$12(SP)     | SW         R1,$24(SP)
 200a188:	28 c0 00 04 	OR         $4,R5
 200a18c:	78 83 fe 5c 	BRA        @0x02009fec    // 2009fec <_vfiprintf_r+0x270>
 200a190:	e7 90 e2 01 	MOV        R2,R12         | ADD        $1,R12
 200a194:	0d 84 80 00 	LB         (R2),R1
 200a198:	0c 00 00 2a 	CMP        $42,R1
 200a19c:	78 88 00 14 	BZ         @0x0200a1b4    // 200a1b4 <_vfiprintf_r+0x438>
 200a1a0:	cf 88 ca 50 	MOV        R1,R9          | ADD        $-48,R9
 200a1a4:	4c 00 00 0a 	CMP        $10,R9
 200a1a8:	78 98 00 24 	BC         @0x0200a1d0    // 200a1d0 <_vfiprintf_r+0x454>
 200a1ac:	97 e0 e6 00 	MOV        R12,R2         | CLR        R12
 200a1b0:	78 83 fe 44 	BRA        @0x02009ff8    // 2009ff8 <_vfiprintf_r+0x27c>
 200a1b4:	8f e0 cc 18 	MOV        R12,R1         | LW         24(SP),R9
 200a1b8:	e4 c8 96 ff 	LW         (R9),R12       | LDI        $-1,R2
 200a1bc:	64 04 80 00 	CMP        R2,R12
 200a1c0:	63 50 80 00 	MOV.LT     R2,R12
 200a1c4:	4b 42 40 04 	MOV        $4+R9,R9
 200a1c8:	cd 18 97 88 	SW         R9,$24(SP)     | MOV        R1,R2
 200a1cc:	78 83 fe 1c 	BRA        @0x02009fec    // 2009fec <_vfiprintf_r+0x270>
 200a1d0:	97 e0 e6 00 	MOV        R12,R2         | CLR        R12
 200a1d4:	0b 43 00 00 	MOV        R12,R1
 200a1d8:	09 80 00 02 	LSL        $2,R1
 200a1dc:	8a e0 8a 88 	ADD        R12,R1         | ADD        R1,R1
 200a1e0:	e7 88 e2 c8 	MOV        R1,R12         | ADD        R9,R12
 200a1e4:	10 80 00 01 	ADD        $1,R2
 200a1e8:	0d 84 bf ff 	LB         -1(R2),R1
 200a1ec:	cf 88 ca 50 	MOV        R1,R9          | ADD        $-48,R9
 200a1f0:	4c 00 00 0a 	CMP        $10,R9
 200a1f4:	78 9b ff dc 	BC         @0x0200a1d4    // 200a1d4 <_vfiprintf_r+0x458>
 200a1f8:	78 83 fd fc 	BRA        @0x02009ff8    // 2009ff8 <_vfiprintf_r+0x27c>
 200a1fc:	28 c0 00 80 	OR         $128,R5
 200a200:	78 83 fd e8 	BRA        @0x02009fec    // 2009fec <_vfiprintf_r+0x270>
 200a204:	ce 00 cd 0c 	CLR        R9             | SW         R9,$12(SP)
 200a208:	4b 40 5f d0 	MOV        $-48+R1,R9
 200a20c:	ad 08 ae 00 	SW         R5,$8(SP)      | CLR        R5
 200a210:	0b 41 40 00 	MOV        R5,R1
 200a214:	09 80 00 02 	LSL        $2,R1
 200a218:	8a a8 8a 88 	ADD        R5,R1          | ADD        R1,R1
 200a21c:	af c8 aa 88 	MOV        R9,R5          | ADD        R1,R5
 200a220:	10 80 00 01 	ADD        $1,R2
 200a224:	0d 84 bf ff 	LB         -1(R2),R1
 200a228:	cf 88 ca 50 	MOV        R1,R9          | ADD        $-48,R9
 200a22c:	4c 00 00 0a 	CMP        $10,R9
 200a230:	78 9b ff dc 	BC         @0x0200a210    // 200a210 <_vfiprintf_r+0x494>
 200a234:	ad 0c ac 08 	SW         R5,$12(SP)     | LW         8(SP),R5
 200a238:	78 83 fd bc 	BRA        @0x02009ff8    // 2009ff8 <_vfiprintf_r+0x27c>
 200a23c:	28 c0 00 40 	OR         $64,R5
 200a240:	78 83 fd a8 	BRA        @0x02009fec    // 2009fec <_vfiprintf_r+0x270>
 200a244:	28 c0 00 10 	OR         $16,R5
 200a248:	78 83 fd a0 	BRA        @0x02009fec    // 2009fec <_vfiprintf_r+0x270>
 200a24c:	28 c0 00 10 	OR         $16,R5
 200a250:	78 83 fd 98 	BRA        @0x02009fec    // 2009fec <_vfiprintf_r+0x270>
 200a254:	94 18 8c 90 	LW         24(SP),R2      | LW         (R2),R1
 200a258:	0d c7 40 54 	SB         R1,$84(SP)
 200a25c:	1e 00 00 00 	CLR        R3
 200a260:	1d c7 40 45 	SB         R3,$69(SP)
 200a264:	13 40 80 04 	MOV        $4+R2,R2
 200a268:	95 18 a6 01 	SW         R2,$24(SP)     | LDI        $1,R4
 200a26c:	a5 04 a5 14 	SW         R4,$4(SP)      | SW         R4,$20(SP)
 200a270:	23 43 40 00 	MOV        SP,R4
 200a274:	20 80 00 54 	ADD        $84,R4
 200a278:	24 c7 40 30 	SW         R4,$48(SP)
 200a27c:	78 80 11 08 	BRA        @0x0200b388    // 200b388 <_vfiprintf_r+0x160c>
 200a280:	1c 00 00 00 	CMP        $0,R3
 200a284:	5d ef 40 45 	SB.NZ      R11,$69(SP)
 200a288:	28 c0 00 10 	OR         $16,R5
 200a28c:	8f a8 89 10 	MOV        R5,R1          | AND        $16,R1
 200a290:	78 88 00 24 	BZ         @0x0200a2b8    // 200a2b8 <_vfiprintf_r+0x53c>
 200a294:	94 18 8c 90 	LW         24(SP),R2      | LW         (R2),R1
 200a298:	14 84 80 04 	LW         4(R2),R2
 200a29c:	0c c7 40 3c 	SW         R1,$60(SP)
 200a2a0:	14 c7 40 40 	SW         R2,$64(SP)
 200a2a4:	8d 24 95 28 	SW         R1,$36(SP)     | SW         R2,$40(SP)
 200a2a8:	1c 87 40 18 	LW         24(SP),R3
 200a2ac:	1b 40 c0 08 	MOV        $8+R3,R3
 200a2b0:	1c c7 40 18 	SW         R3,$24(SP)
 200a2b4:	78 80 00 60 	BRA        @0x0200a318    // 200a318 <_vfiprintf_r+0x59c>
 200a2b8:	0b 41 40 00 	MOV        R5,R1
 200a2bc:	08 40 00 40 	AND        $64,R1
 200a2c0:	78 88 00 30 	BZ         @0x0200a2f4    // 200a2f4 <_vfiprintf_r+0x578>
 200a2c4:	a4 18 8c a0 	LW         24(SP),R4      | LW         (R4),R1
 200a2c8:	09 80 00 10 	LSL        $16,R1
 200a2cc:	09 c0 00 10 	ASR        $16,R1
 200a2d0:	8d 28 97 88 	SW         R1,$40(SP)     | MOV        R1,R2
 200a2d4:	11 c0 00 1f 	ASR        $31,R2
 200a2d8:	14 c7 40 24 	SW         R2,$36(SP)
 200a2dc:	0c c7 40 40 	SW         R1,$64(SP)
 200a2e0:	14 c7 40 3c 	SW         R2,$60(SP)
 200a2e4:	23 41 00 04 	MOV        $4+R4,R4
 200a2e8:	a5 18 8c 3c 	SW         R4,$24(SP)     | LW         60(SP),R1
 200a2ec:	14 87 40 40 	LW         64(SP),R2
 200a2f0:	78 80 00 24 	BRA        @0x0200a318    // 200a318 <_vfiprintf_r+0x59c>
 200a2f4:	94 18 8c 90 	LW         24(SP),R2      | LW         (R2),R1
 200a2f8:	8d 28 97 88 	SW         R1,$40(SP)     | MOV        R1,R2
 200a2fc:	11 c0 00 1f 	ASR        $31,R2
 200a300:	14 c7 40 24 	SW         R2,$36(SP)
 200a304:	0c c7 40 40 	SW         R1,$64(SP)
 200a308:	95 3c 9c 18 	SW         R2,$60(SP)     | LW         24(SP),R3
 200a30c:	1b 40 c0 04 	MOV        $4+R3,R3
 200a310:	9d 18 8c 3c 	SW         R3,$24(SP)     | LW         60(SP),R1
 200a314:	14 87 40 40 	LW         64(SP),R2
 200a318:	0c 00 00 00 	CMP        $0,R1
 200a31c:	78 90 00 0c 	BLT        @0x0200a32c    // 200a32c <_vfiprintf_r+0x5b0>
 200a320:	35 87 40 45 	LB         69(SP),R6
 200a324:	1e 00 00 01 	LDI        $1,R3
 200a328:	78 80 02 cc 	BRA        @0x0200a5f8    // 200a5f8 <_vfiprintf_r+0x87c>
 200a32c:	94 24 9c 28 	LW         36(SP),R2      | LW         40(SP),R3
 200a330:	19 03 ff ff 	XOR        $-1,R3
 200a334:	11 03 ff ff 	XOR        $-1,R2
 200a338:	18 80 00 01 	ADD        $1,R3
 200a33c:	10 98 00 01 	ADD.C      $1,R2
 200a340:	95 24 9d 28 	SW         R2,$36(SP)     | SW         R3,$40(SP)
 200a344:	1e 00 00 2d 	LDI        $45,R3
 200a348:	1d c7 40 45 	SB         R3,$69(SP)
 200a34c:	b6 2d 9e 01 	LDI        $45,R6         | LDI        $1,R3
 200a350:	78 80 02 a4 	BRA        @0x0200a5f8    // 200a5f8 <_vfiprintf_r+0x87c>
 200a354:	95 08 cc 04 	SW         R2,$8(SP)      | LW         4(SP),R9
 200a358:	1c 00 00 00 	CMP        $0,R3
 200a35c:	5d ef 40 45 	SB.NZ      R11,$69(SP)
 200a360:	8f a8 89 10 	MOV        R5,R1          | AND        $16,R1
 200a364:	78 88 00 24 	BZ         @0x0200a38c    // 200a38c <_vfiprintf_r+0x610>
 200a368:	ac 18 8c a8 	LW         24(SP),R5      | LW         (R5),R1
 200a36c:	2c 87 40 1c 	LW         28(SP),R5
 200a370:	2c c4 40 04 	SW         R5,$4(R1)
 200a374:	13 41 40 00 	MOV        R5,R2
 200a378:	11 c0 00 1f 	ASR        $31,R2
 200a37c:	95 88 ac 18 	SW         R2,(R1)        | LW         24(SP),R5
 200a380:	2b 41 40 04 	MOV        $4+R5,R5
 200a384:	2c c7 40 18 	SW         R5,$24(SP)
 200a388:	78 83 fa f8 	BRA        @0x02009e84    // 2009e84 <_vfiprintf_r+0x108>
 200a38c:	28 40 00 40 	AND        $64,R5
 200a390:	ac 18 8c a8 	LW         24(SP),R5      | LW         (R5),R1
 200a394:	2c 87 40 1c 	LW         28(SP),R5
 200a398:	2d 6c 40 00 	SH.NZ      R5,(R1)
 200a39c:	2c cc 40 00 	SW.Z       R5,(R1)
 200a3a0:	2c 87 40 18 	LW         24(SP),R5
 200a3a4:	2b 41 40 04 	MOV        $4+R5,R5
 200a3a8:	2c c7 40 18 	SW         R5,$24(SP)
 200a3ac:	78 83 fa d4 	BRA        @0x02009e84    // 2009e84 <_vfiprintf_r+0x108>
 200a3b0:	28 c0 00 10 	OR         $16,R5
 200a3b4:	8f a8 89 10 	MOV        R5,R1          | AND        $16,R1
 200a3b8:	78 88 00 1c 	BZ         @0x0200a3d8    // 200a3d8 <_vfiprintf_r+0x65c>
 200a3bc:	94 18 8c 90 	LW         24(SP),R2      | LW         (R2),R1
 200a3c0:	14 84 80 04 	LW         4(R2),R2
 200a3c4:	8d 24 95 28 	SW         R1,$36(SP)     | SW         R2,$40(SP)
 200a3c8:	1c 87 40 18 	LW         24(SP),R3
 200a3cc:	1b 40 c0 08 	MOV        $8+R3,R3
 200a3d0:	9d 18 9e 00 	SW         R3,$24(SP)     | CLR        R3
 200a3d4:	78 80 02 14 	BRA        @0x0200a5ec    // 200a5ec <_vfiprintf_r+0x870>
 200a3d8:	13 41 40 00 	MOV        R5,R2
 200a3dc:	10 40 00 40 	AND        $64,R2
 200a3e0:	78 88 00 18 	BZ         @0x0200a3fc    // 200a3fc <_vfiprintf_r+0x680>
 200a3e4:	a4 18 94 a0 	LW         24(SP),R4      | LW         (R4),R2
 200a3e8:	10 40 ff ff 	AND        $65535,R2
 200a3ec:	95 28 8d 24 	SW         R2,$40(SP)     | SW         R1,$36(SP)
 200a3f0:	23 41 00 04 	MOV        $4+R4,R4
 200a3f4:	a5 18 9e 00 	SW         R4,$24(SP)     | CLR        R3
 200a3f8:	78 80 01 f0 	BRA        @0x0200a5ec    // 200a5ec <_vfiprintf_r+0x870>
 200a3fc:	8c 18 8c 88 	LW         24(SP),R1      | LW         (R1),R1
 200a400:	8d 28 95 24 	SW         R1,$40(SP)     | SW         R2,$36(SP)
 200a404:	14 87 40 18 	LW         24(SP),R2
 200a408:	13 40 80 04 	MOV        $4+R2,R2
 200a40c:	95 18 9e 00 	SW         R2,$24(SP)     | CLR        R3
 200a410:	78 80 01 d8 	BRA        @0x0200a5ec    // 200a5ec <_vfiprintf_r+0x870>
 200a414:	9c 18 9c 98 	LW         24(SP),R3      | LW         (R3),R3
 200a418:	9d 28 a6 00 	SW         R3,$40(SP)     | CLR        R4
 200a41c:	24 c7 40 24 	SW         R4,$36(SP)
 200a420:	28 c0 00 02 	OR         $2,R5
 200a424:	0e 00 00 30 	LDI        $48,R1
 200a428:	0d c7 40 46 	SB         R1,$70(SP)
 200a42c:	16 00 00 78 	LDI        $120,R2
 200a430:	15 c7 40 47 	SB         R2,$71(SP)
 200a434:	1c 87 40 18 	LW         24(SP),R3
 200a438:	1b 40 c0 04 	MOV        $4+R3,R3
 200a43c:	1c c7 40 18 	SW         R3,$24(SP)
 200a440:	22 03 00 40 	LDI        0x0200e4c8,R4  // 200e4c8 <_global_impure_ptr+0x2c>
 200a444:	22 40 e4 c8 
 200a448:	a5 2c 9e 02 	SW         R4,$44(SP)     | LDI        $2,R3
 200a44c:	78 80 01 9c 	BRA        @0x0200a5ec    // 200a5ec <_vfiprintf_r+0x870>
 200a450:	bc 18 ba 04 	LW         24(SP),R7      | ADD        $4,R7
 200a454:	8c 18 8c 88 	LW         24(SP),R1      | LW         (R1),R1
 200a458:	8d 30 96 00 	SW         R1,$48(SP)     | CLR        R2
 200a45c:	15 c7 40 45 	SB         R2,$69(SP)
 200a460:	0c 00 00 00 	CMP        $0,R1
 200a464:	78 a8 00 20 	BNZ        @0x0200a488    // 200a488 <_vfiprintf_r+0x70c>
 200a468:	8e 06 e3 88 	LDI        $6,R1          | CMP        R1,R12
 200a46c:	0b 5b 00 00 	MOV.C      R12,R1
 200a470:	8d 14 8d 04 	SW         R1,$20(SP)     | SW         R1,$4(SP)
 200a474:	3c c7 40 18 	SW         R7,$24(SP)
 200a478:	22 03 00 40 	LDI        0x0200e4dc,R4  // 200e4dc <_global_impure_ptr+0x40>
 200a47c:	22 40 e4 dc 
 200a480:	24 c7 40 30 	SW         R4,$48(SP)
 200a484:	78 80 0f 00 	BRA        @0x0200b388    // 200b388 <_vfiprintf_r+0x160c>
 200a488:	64 03 ff ff 	CMP        $-1,R12
 200a48c:	78 88 00 2c 	BZ         @0x0200a4bc    // 200a4bc <_vfiprintf_r+0x740>
 200a490:	9f e0 96 00 	MOV        R12,R3         | CLR        R2
 200a494:	87 fa fc f8 	JSR        0x02007470     // 2007470 <memchr>
 200a498:	02 00 74 70 
 200a49c:	0c 00 00 00 	CMP        $0,R1
 200a4a0:	78 88 03 a4 	BZ         @0x0200a848    // 200a848 <_vfiprintf_r+0xacc>
 200a4a4:	a4 30 88 a0 	LW         48(SP),R4      | SUB        R4,R1
 200a4a8:	0c c7 40 14 	SW         R1,$20(SP)
 200a4ac:	35 87 40 45 	LB         69(SP),R6
 200a4b0:	bd 18 ad 10 	SW         R7,$24(SP)     | SW         R5,$16(SP)
 200a4b4:	e6 00 af 88 	CLR        R12            | MOV        R1,R5
 200a4b8:	78 80 03 9c 	BRA        @0x0200a858    // 200a858 <_vfiprintf_r+0xadc>
 200a4bc:	87 fa fc f8 	JSR        0x02001a38     // 2001a38 <strlen>
 200a4c0:	02 00 1a 38 
 200a4c4:	0c c7 40 14 	SW         R1,$20(SP)
 200a4c8:	35 87 40 45 	LB         69(SP),R6
 200a4cc:	bd 18 ad 10 	SW         R7,$24(SP)     | SW         R5,$16(SP)
 200a4d0:	e6 00 af 88 	CLR        R12            | MOV        R1,R5
 200a4d4:	78 80 03 80 	BRA        @0x0200a858    // 200a858 <_vfiprintf_r+0xadc>
 200a4d8:	28 c0 00 10 	OR         $16,R5
 200a4dc:	8f a8 89 10 	MOV        R5,R1          | AND        $16,R1
 200a4e0:	78 88 00 1c 	BZ         @0x0200a500    // 200a500 <_vfiprintf_r+0x784>
 200a4e4:	94 18 8c 90 	LW         24(SP),R2      | LW         (R2),R1
 200a4e8:	14 84 80 04 	LW         4(R2),R2
 200a4ec:	8d 24 95 28 	SW         R1,$36(SP)     | SW         R2,$40(SP)
 200a4f0:	1c 87 40 18 	LW         24(SP),R3
 200a4f4:	1b 40 c0 08 	MOV        $8+R3,R3
 200a4f8:	9d 18 9e 01 	SW         R3,$24(SP)     | LDI        $1,R3
 200a4fc:	78 80 00 ec 	BRA        @0x0200a5ec    // 200a5ec <_vfiprintf_r+0x870>
 200a500:	13 41 40 00 	MOV        R5,R2
 200a504:	10 40 00 40 	AND        $64,R2
 200a508:	78 88 00 18 	BZ         @0x0200a524    // 200a524 <_vfiprintf_r+0x7a8>
 200a50c:	a4 18 94 a0 	LW         24(SP),R4      | LW         (R4),R2
 200a510:	10 40 ff ff 	AND        $65535,R2
 200a514:	95 28 8d 24 	SW         R2,$40(SP)     | SW         R1,$36(SP)
 200a518:	23 41 00 04 	MOV        $4+R4,R4
 200a51c:	a5 18 9e 01 	SW         R4,$24(SP)     | LDI        $1,R3
 200a520:	78 80 00 c8 	BRA        @0x0200a5ec    // 200a5ec <_vfiprintf_r+0x870>
 200a524:	8c 18 8c 88 	LW         24(SP),R1      | LW         (R1),R1
 200a528:	8d 28 95 24 	SW         R1,$40(SP)     | SW         R2,$36(SP)
 200a52c:	14 87 40 18 	LW         24(SP),R2
 200a530:	13 40 80 04 	MOV        $4+R2,R2
 200a534:	95 18 9e 01 	SW         R2,$24(SP)     | LDI        $1,R3
 200a538:	78 80 00 b0 	BRA        @0x0200a5ec    // 200a5ec <_vfiprintf_r+0x870>
 200a53c:	1c 00 00 00 	CMP        $0,R3
 200a540:	5d ef 40 45 	SB.NZ      R11,$69(SP)
 200a544:	1e 00 00 78 	LDI        $120,R3
 200a548:	22 03 00 40 	LDI        0x0200e4c8,R4  // 200e4c8 <_global_impure_ptr+0x2c>
 200a54c:	22 40 e4 c8 
 200a550:	24 c7 40 2c 	SW         R4,$44(SP)
 200a554:	8f a8 89 10 	MOV        R5,R1          | AND        $16,R1
 200a558:	78 88 00 1c 	BZ         @0x0200a578    // 200a578 <_vfiprintf_r+0x7fc>
 200a55c:	94 18 8c 90 	LW         24(SP),R2      | LW         (R2),R1
 200a560:	14 84 80 04 	LW         4(R2),R2
 200a564:	8d 24 95 28 	SW         R1,$36(SP)     | SW         R2,$40(SP)
 200a568:	24 87 40 18 	LW         24(SP),R4
 200a56c:	23 41 00 08 	MOV        $8+R4,R4
 200a570:	24 c7 40 18 	SW         R4,$24(SP)
 200a574:	78 80 00 38 	BRA        @0x0200a5b0    // 200a5b0 <_vfiprintf_r+0x834>
 200a578:	13 41 40 00 	MOV        R5,R2
 200a57c:	10 40 00 40 	AND        $64,R2
 200a580:	78 88 00 18 	BZ         @0x0200a59c    // 200a59c <_vfiprintf_r+0x820>
 200a584:	a4 18 94 a0 	LW         24(SP),R4      | LW         (R4),R2
 200a588:	10 40 ff ff 	AND        $65535,R2
 200a58c:	95 28 8d 24 	SW         R2,$40(SP)     | SW         R1,$36(SP)
 200a590:	23 41 00 04 	MOV        $4+R4,R4
 200a594:	24 c7 40 18 	SW         R4,$24(SP)
 200a598:	78 80 00 14 	BRA        @0x0200a5b0    // 200a5b0 <_vfiprintf_r+0x834>
 200a59c:	8c 18 8c 88 	LW         24(SP),R1      | LW         (R1),R1
 200a5a0:	8d 28 95 24 	SW         R1,$40(SP)     | SW         R2,$36(SP)
 200a5a4:	14 87 40 18 	LW         24(SP),R2
 200a5a8:	13 40 80 04 	MOV        $4+R2,R2
 200a5ac:	14 c7 40 18 	SW         R2,$24(SP)
 200a5b0:	8f a8 89 01 	MOV        R5,R1          | AND        $1,R1
 200a5b4:	78 88 00 28 	BZ         @0x0200a5e0    // 200a5e0 <_vfiprintf_r+0x864>
 200a5b8:	8c 24 94 28 	LW         36(SP),R1      | LW         40(SP),R2
 200a5bc:	0c 00 00 00 	CMP        $0,R1
 200a5c0:	14 08 00 00 	CMP.Z      $0,R2
 200a5c4:	78 88 00 20 	BZ         @0x0200a5e8    // 200a5e8 <_vfiprintf_r+0x86c>
 200a5c8:	16 00 00 30 	LDI        $48,R2
 200a5cc:	15 c7 40 46 	SB         R2,$70(SP)
 200a5d0:	1d c7 40 47 	SB         R3,$71(SP)
 200a5d4:	28 c0 00 02 	OR         $2,R5
 200a5d8:	1e 00 00 02 	LDI        $2,R3
 200a5dc:	78 80 00 0c 	BRA        @0x0200a5ec    // 200a5ec <_vfiprintf_r+0x870>
 200a5e0:	1e 00 00 02 	LDI        $2,R3
 200a5e4:	78 80 00 04 	BRA        @0x0200a5ec    // 200a5ec <_vfiprintf_r+0x870>
 200a5e8:	1e 00 00 02 	LDI        $2,R3
 200a5ec:	26 00 00 00 	CLR        R4
 200a5f0:	25 c7 40 45 	SB         R4,$69(SP)
 200a5f4:	36 00 00 00 	CLR        R6
 200a5f8:	64 03 ff ff 	CMP        $-1,R12
 200a5fc:	78 88 00 30 	BZ         @0x0200a630    // 200a630 <_vfiprintf_r+0x8b4>
 200a600:	23 41 40 00 	MOV        R5,R4
 200a604:	20 43 ff 7f 	AND        $-129,R4
 200a608:	a5 10 8c 24 	SW         R4,$16(SP)     | LW         36(SP),R1
 200a60c:	14 87 40 28 	LW         40(SP),R2
 200a610:	08 c4 80 00 	OR         R2,R1
 200a614:	0e 00 00 00 	CLR        R1
 200a618:	0a 68 00 01 	LDILO.NZ   $1,R1
 200a61c:	64 00 00 00 	CMP        $0,R12
 200a620:	08 e8 00 01 	OR.NZ      $1,R1
 200a624:	0c 00 00 00 	CMP        $0,R1
 200a628:	78 88 01 a8 	BZ         @0x0200a7d4    // 200a7d4 <_vfiprintf_r+0xa58>
 200a62c:	2b 41 00 00 	MOV        R4,R5
 200a630:	1c 00 00 01 	CMP        $1,R3
 200a634:	78 88 00 9c 	BZ         @0x0200a6d4    // 200a6d4 <_vfiprintf_r+0x958>
 200a638:	1c 00 00 02 	CMP        $2,R3
 200a63c:	78 88 01 2c 	BZ         @0x0200a76c    // 200a76c <_vfiprintf_r+0x9f0>
 200a640:	13 43 40 7c 	MOV        $124+SP,R2
 200a644:	ad 04 e5 10 	SW         R5,$4(SP)      | SW         R12,$16(SP)
 200a648:	a4 24 ac 28 	LW         36(SP),R4      | LW         40(SP),R5
 200a64c:	78 80 00 04 	BRA        @0x0200a654    // 200a654 <_vfiprintf_r+0x8d8>
 200a650:	13 41 c0 00 	MOV        R7,R2
 200a654:	bf 90 ba 7f 	MOV        R2,R7          | ADD        $-1,R7
 200a658:	8f a8 89 07 	MOV        R5,R1          | AND        $7,R1
 200a65c:	08 80 00 30 	ADD        $48,R1
 200a660:	0d c4 bf ff 	SB         R1,$-1(R2)
 200a664:	5b 41 00 00 	MOV        R4,R11
 200a668:	59 80 00 1d 	LSL        $29,R11
 200a66c:	1b 41 40 00 	MOV        R5,R3
 200a670:	19 40 00 03 	LSR        $3,R3
 200a674:	63 41 00 00 	MOV        R4,R12
 200a678:	61 40 00 03 	LSR        $3,R12
 200a67c:	a7 e0 af d8 	MOV        R12,R4         | MOV        R11,R5
 200a680:	28 c4 c0 00 	OR         R3,R5
 200a684:	24 00 00 00 	CMP        $0,R4
 200a688:	2c 08 00 00 	CMP.Z      $0,R5
 200a68c:	78 ab ff c0 	BNZ        @0x0200a650    // 200a650 <_vfiprintf_r+0x8d4>
 200a690:	e4 10 a5 24 	LW         16(SP),R12     | SW         R4,$36(SP)
 200a694:	ad 28 ac 04 	SW         R5,$40(SP)     | LW         4(SP),R5
 200a698:	8b 30 8e 00 	CMP        $48,R1         | CLR        R1
 200a69c:	0a 68 00 01 	LDILO.NZ   $1,R1
 200a6a0:	9f a8 99 88 	MOV        R5,R3          | AND        R1,R3
 200a6a4:	78 a8 00 10 	BNZ        @0x0200a6b8    // 200a6b8 <_vfiprintf_r+0x93c>
 200a6a8:	a4 00 a0 b8 	LW         (SP),R4        | SUB        R7,R4
 200a6ac:	a5 14 ad 10 	SW         R4,$20(SP)     | SW         R5,$16(SP)
 200a6b0:	bd 30 af a0 	SW         R7,$48(SP)     | MOV        R4,R5
 200a6b4:	78 80 01 a0 	BRA        @0x0200a858    // 200a858 <_vfiprintf_r+0xadc>
 200a6b8:	92 7e 95 30 	ADD        $-2,R2         | SW         R2,$48(SP)
 200a6bc:	0e 00 00 30 	LDI        $48,R1
 200a6c0:	0d c5 ff ff 	SB         R1,$-1(R7)
 200a6c4:	9c 00 98 90 	LW         (SP),R3        | SUB        R2,R3
 200a6c8:	9d 14 ad 10 	SW         R3,$20(SP)     | SW         R5,$16(SP)
 200a6cc:	2b 40 c0 00 	MOV        R3,R5
 200a6d0:	78 80 01 84 	BRA        @0x0200a858    // 200a858 <_vfiprintf_r+0xadc>
 200a6d4:	8c 24 94 28 	LW         36(SP),R1      | LW         40(SP),R2
 200a6d8:	0c 00 00 00 	CMP        $0,R1
 200a6dc:	78 a8 00 24 	BNZ        @0x0200a704    // 200a704 <_vfiprintf_r+0x988>
 200a6e0:	14 00 00 0a 	CMP        $10,R2
 200a6e4:	78 b8 00 1c 	BNC        @0x0200a704    // 200a704 <_vfiprintf_r+0x988>
 200a6e8:	8f 90 8a 30 	MOV        R2,R1          | ADD        $48,R1
 200a6ec:	0d c7 40 7b 	SB         R1,$123(SP)
 200a6f0:	ad 10 9d 14 	SW         R5,$16(SP)     | SW         R3,$20(SP)
 200a6f4:	23 43 40 00 	MOV        SP,R4
 200a6f8:	20 80 00 7b 	ADD        $123,R4
 200a6fc:	a5 30 af 98 	SW         R4,$48(SP)     | MOV        R3,R5
 200a700:	78 80 01 54 	BRA        @0x0200a858    // 200a858 <_vfiprintf_r+0xadc>
 200a704:	23 43 40 7c 	MOV        $124+SP,R4
 200a708:	a5 30 ad 04 	SW         R4,$48(SP)     | SW         R5,$4(SP)
 200a70c:	af a0 df b0 	MOV        R4,R5          | MOV        R6,R11
 200a710:	b4 24 bc 28 	LW         36(SP),R6      | LW         40(SP),R7
 200a714:	aa 7f 9e 00 	ADD        $-1,R5         | CLR        R3
 200a718:	a6 0a 8f b0 	LDI        $10,R4         | MOV        R6,R1
 200a71c:	13 41 c0 00 	MOV        R7,R2
 200a720:	87 fa fc f8 	JSR        0x0200c594     // 200c594 <__umoddi3>
 200a724:	02 00 c5 94 
 200a728:	10 80 00 30 	ADD        $48,R2
 200a72c:	15 c5 40 00 	SB         R2,(R5)
 200a730:	9e 00 a6 0a 	CLR        R3             | LDI        $10,R4
 200a734:	8f b0 97 b8 	MOV        R6,R1          | MOV        R7,R2
 200a738:	87 fa fc f8 	JSR        0x0200c03c     // 200c03c <__udivdi3>
 200a73c:	02 00 c0 3c 
 200a740:	b7 88 bf 90 	MOV        R1,R6          | MOV        R2,R7
 200a744:	0c 00 00 00 	CMP        $0,R1
 200a748:	14 08 00 00 	CMP.Z      $0,R2
 200a74c:	78 ab ff c4 	BNZ        @0x0200a714    // 200a714 <_vfiprintf_r+0x998>
 200a750:	ad 30 ac 04 	SW         R5,$48(SP)     | LW         4(SP),R5
 200a754:	8d 24 95 28 	SW         R1,$36(SP)     | SW         R2,$40(SP)
 200a758:	b7 d8 8c 00 	MOV        R11,R6         | LW         (SP),R1
 200a75c:	a4 30 88 a0 	LW         48(SP),R4      | SUB        R4,R1
 200a760:	8d 14 ad 10 	SW         R1,$20(SP)     | SW         R5,$16(SP)
 200a764:	2b 40 40 00 	MOV        R1,R5
 200a768:	78 80 00 ec 	BRA        @0x0200a858    // 200a858 <_vfiprintf_r+0xadc>
 200a76c:	23 43 40 7c 	MOV        $124+SP,R4
 200a770:	a5 30 8f a0 	SW         R4,$48(SP)     | MOV        R4,R1
 200a774:	ad 04 94 24 	SW         R5,$4(SP)      | LW         36(SP),R2
 200a778:	9c 28 dc 2c 	LW         40(SP),R3      | LW         44(SP),R11
 200a77c:	8a 7f a7 98 	ADD        $-1,R1         | MOV        R3,R4
 200a780:	a1 0f af d8 	AND        $15,R4         | MOV        R11,R5
 200a784:	28 85 00 00 	ADD        R4,R5
 200a788:	25 85 40 00 	LB         (R5),R4
 200a78c:	25 c4 40 00 	SB         R4,(R1)
 200a790:	2b 40 80 00 	MOV        R2,R5
 200a794:	29 80 00 1c 	LSL        $28,R5
 200a798:	23 40 c0 00 	MOV        R3,R4
 200a79c:	21 40 00 04 	LSR        $4,R4
 200a7a0:	3b 40 80 00 	MOV        R2,R7
 200a7a4:	39 40 00 04 	LSR        $4,R7
 200a7a8:	97 b8 9f a8 	MOV        R7,R2          | MOV        R5,R3
 200a7ac:	18 c5 00 00 	OR         R4,R3
 200a7b0:	14 00 00 00 	CMP        $0,R2
 200a7b4:	1c 08 00 00 	CMP.Z      $0,R3
 200a7b8:	78 ab ff c0 	BNZ        @0x0200a77c    // 200a77c <_vfiprintf_r+0xa00>
 200a7bc:	8d 30 ac 04 	SW         R1,$48(SP)     | LW         4(SP),R5
 200a7c0:	95 24 9d 28 	SW         R2,$36(SP)     | SW         R3,$40(SP)
 200a7c4:	94 00 90 88 	LW         (SP),R2        | SUB        R1,R2
 200a7c8:	95 14 ad 10 	SW         R2,$20(SP)     | SW         R5,$16(SP)
 200a7cc:	2b 40 80 00 	MOV        R2,R5
 200a7d0:	78 80 00 84 	BRA        @0x0200a858    // 200a858 <_vfiprintf_r+0xadc>
 200a7d4:	1c 00 00 00 	CMP        $0,R3
 200a7d8:	78 a8 00 20 	BNZ        @0x0200a7fc    // 200a7fc <_vfiprintf_r+0xa80>
 200a7dc:	a9 01 ad 14 	AND        $1,R5          | SW         R5,$20(SP)
 200a7e0:	78 88 00 28 	BZ         @0x0200a80c    // 200a80c <_vfiprintf_r+0xa90>
 200a7e4:	1e 00 00 30 	LDI        $48,R3
 200a7e8:	1d c7 40 7b 	SB         R3,$123(SP)
 200a7ec:	23 43 40 00 	MOV        SP,R4
 200a7f0:	20 80 00 7b 	ADD        $123,R4
 200a7f4:	24 c7 40 30 	SW         R4,$48(SP)
 200a7f8:	78 80 00 5c 	BRA        @0x0200a858    // 200a858 <_vfiprintf_r+0xadc>
 200a7fc:	ae 00 ad 14 	CLR        R5             | SW         R5,$20(SP)
 200a800:	23 43 40 7c 	MOV        $124+SP,R4
 200a804:	24 c7 40 30 	SW         R4,$48(SP)
 200a808:	78 80 00 4c 	BRA        @0x0200a858    // 200a858 <_vfiprintf_r+0xadc>
 200a80c:	2b 43 40 7c 	MOV        $124+SP,R5
 200a810:	ad 30 ac 14 	SW         R5,$48(SP)     | LW         20(SP),R5
 200a814:	78 80 00 40 	BRA        @0x0200a858    // 200a858 <_vfiprintf_r+0xadc>
 200a818:	1c 00 00 00 	CMP        $0,R3
 200a81c:	5d ef 40 45 	SB.NZ      R11,$69(SP)
 200a820:	0c 00 00 00 	CMP        $0,R1
 200a824:	78 88 0a 64 	BZ         @0x0200b28c    // 200b28c <_vfiprintf_r+0x1510>
 200a828:	0d c7 40 54 	SB         R1,$84(SP)
 200a82c:	0e 00 00 00 	CLR        R1
 200a830:	0d c7 40 45 	SB         R1,$69(SP)
 200a834:	a6 01 a5 04 	LDI        $1,R4          | SW         R4,$4(SP)
 200a838:	a5 14 a7 e8 	SW         R4,$20(SP)     | MOV        SP,R4
 200a83c:	20 80 00 54 	ADD        $84,R4
 200a840:	24 c7 40 30 	SW         R4,$48(SP)
 200a844:	78 80 0b 40 	BRA        @0x0200b388    // 200b388 <_vfiprintf_r+0x160c>
 200a848:	35 87 40 45 	LB         69(SP),R6
 200a84c:	bd 18 e5 14 	SW         R7,$24(SP)     | SW         R12,$20(SP)
 200a850:	ad 10 e6 00 	SW         R5,$16(SP)     | CLR        R12
 200a854:	2c 87 40 14 	LW         20(SP),R5
 200a858:	2c 07 00 00 	CMP        R12,R5
 200a85c:	2b 53 00 00 	MOV.LT     R12,R5
 200a860:	ad 04 b3 00 	SW         R5,$4(SP)      | CMP        $0,R6
 200a864:	78 88 00 04 	BZ         @0x0200a86c    // 200a86c <_vfiprintf_r+0xaf0>
 200a868:	aa 01 ad 04 	ADD        $1,R5          | SW         R5,$4(SP)
 200a86c:	a4 10 a1 02 	LW         16(SP),R4      | AND        $2,R4
 200a870:	24 c7 40 20 	SW         R4,$32(SP)
 200a874:	78 88 00 08 	BZ         @0x0200a880    // 200a880 <_vfiprintf_r+0xb04>
 200a878:	ac 04 aa 02 	LW         4(SP),R5       | ADD        $2,R5
 200a87c:	2c c7 40 04 	SW         R5,$4(SP)
 200a880:	5c 87 40 10 	LW         16(SP),R11
 200a884:	58 40 00 84 	AND        $132,R11
 200a888:	78 88 00 10 	BZ         @0x0200a89c    // 200a89c <_vfiprintf_r+0xb20>
 200a88c:	1c 87 40 50 	LW         80(SP),R3
 200a890:	0c 87 40 4c 	LW         76(SP),R1
 200a894:	97 88 92 01 	MOV        R1,R2          | ADD        $1,R2
 200a898:	78 80 01 e0 	BRA        @0x0200aa7c    // 200aa7c <_vfiprintf_r+0xd00>
 200a89c:	ac 0c a4 04 	LW         12(SP),R5      | LW         4(SP),R4
 200a8a0:	a8 a0 ab 01 	SUB        R4,R5          | CMP        $1,R5
 200a8a4:	78 b0 00 10 	BGE        @0x0200a8b8    // 200a8b8 <_vfiprintf_r+0xb3c>
 200a8a8:	1c 87 40 50 	LW         80(SP),R3
 200a8ac:	0c 87 40 4c 	LW         76(SP),R1
 200a8b0:	97 88 92 01 	MOV        R1,R2          | ADD        $1,R2
 200a8b4:	78 80 01 c4 	BRA        @0x0200aa7c    // 200aa7c <_vfiprintf_r+0xd00>
 200a8b8:	2c 00 00 11 	CMP        $17,R5
 200a8bc:	78 b0 00 10 	BGE        @0x0200a8d0    // 200a8d0 <_vfiprintf_r+0xb54>
 200a8c0:	14 87 40 50 	LW         80(SP),R2
 200a8c4:	0c 87 40 4c 	LW         76(SP),R1
 200a8c8:	08 80 00 01 	ADD        $1,R1
 200a8cc:	78 80 00 ec 	BRA        @0x0200a9bc    // 200a9bc <_vfiprintf_r+0xc40>
 200a8d0:	14 87 40 50 	LW         80(SP),R2
 200a8d4:	24 87 40 4c 	LW         76(SP),R4
 200a8d8:	64 c7 40 34 	SW         R12,$52(SP)
 200a8dc:	0a 03 00 40 	LDI        0x0200e65c,R1  // 200e65c <blanks.4472>
 200a8e0:	0a 40 e6 5c 
 200a8e4:	8d c8 9e 10 	SW         R1,(R9)        | LDI        $16,R3
 200a8e8:	1c c6 40 04 	SW         R3,$4(R9)
 200a8ec:	10 84 c0 00 	ADD        R3,R2
 200a8f0:	14 c7 40 50 	SW         R2,$80(SP)
 200a8f4:	9f a0 9a 01 	MOV        R4,R3          | ADD        $1,R3
 200a8f8:	1c c7 40 4c 	SW         R3,$76(SP)
 200a8fc:	1c 00 00 08 	CMP        $8,R3
 200a900:	78 b0 00 0c 	BGE        @0x0200a910    // 200a910 <_vfiprintf_r+0xb94>
 200a904:	ca 08 8f a0 	ADD        $8,R9          | MOV        R4,R1
 200a908:	8a 02 a7 98 	ADD        $2,R1          | MOV        R3,R4
 200a90c:	78 80 00 a0 	BRA        @0x0200a9b0    // 200a9b0 <_vfiprintf_r+0xc34>
 200a910:	14 00 00 00 	CMP        $0,R2
 200a914:	78 a8 00 0c 	BNZ        @0x0200a924    // 200a924 <_vfiprintf_r+0xba8>
 200a918:	a7 d8 8e 01 	MOV        R11,R4         | LDI        $1,R1
 200a91c:	4b 43 40 7c 	MOV        $124+SP,R9
 200a920:	78 80 00 8c 	BRA        @0x0200a9b0    // 200a9b0 <_vfiprintf_r+0xc34>
 200a924:	0c 86 80 68 	LW         104(R10),R1
 200a928:	08 40 20 00 	AND        $8192,R1
 200a92c:	78 88 00 60 	BZ         @0x0200a990    // 200a990 <_vfiprintf_r+0xc14>
 200a930:	4c 87 40 48 	LW         72(SP),R9
 200a934:	2c c7 40 38 	SW         R5,$56(SP)
 200a938:	34 86 40 00 	LW         (R9),R6
 200a93c:	64 86 40 04 	LW         4(R9),R12
 200a940:	3b 43 00 00 	MOV        R12,R7
 200a944:	39 40 00 02 	LSR        $2,R7
 200a948:	78 88 00 2c 	BZ         @0x0200a978    // 200a978 <_vfiprintf_r+0xbfc>
 200a94c:	2b 42 c0 00 	MOV        R11,R5
 200a950:	9f d0 94 b0 	MOV        R10,R3         | LW         (R6),R2
 200a954:	0b 42 00 00 	MOV        R8,R1
 200a958:	87 fa fc f8 	JSR        0x0200ba3c     // 200ba3c <_fputwc_r>
 200a95c:	02 00 ba 3c 
 200a960:	0c 03 ff ff 	CMP        $-1,R1
 200a964:	78 88 09 b4 	BZ         @0x0200b31c    // 200b31c <_vfiprintf_r+0x15a0>
 200a968:	aa 01 b2 04 	ADD        $1,R5          | ADD        $4,R6
 200a96c:	3c 05 40 00 	CMP        R5,R7
 200a970:	78 ab ff dc 	BNZ        @0x0200a950    // 200a950 <_vfiprintf_r+0xbd4>
 200a974:	14 87 40 50 	LW         80(SP),R2
 200a978:	e1 7c 90 e0 	AND        $-4,R12        | SUB        R12,R2
 200a97c:	14 c7 40 50 	SW         R2,$80(SP)
 200a980:	ca 08 93 00 	ADD        $8,R9          | CMP        $0,R2
 200a984:	78 ab ff b0 	BNZ        @0x0200a938    // 200a938 <_vfiprintf_r+0xbbc>
 200a988:	2c 87 40 38 	LW         56(SP),R5
 200a98c:	78 80 0a 00 	BRA        @0x0200b390    // 200b390 <_vfiprintf_r+0x1614>
 200a990:	1b 43 40 48 	MOV        $72+SP,R3
 200a994:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200a998:	87 fa fc f8 	JSR        0x02006a24     // 2006a24 <__sfvwrite_r>
 200a99c:	02 00 6a 24 
 200a9a0:	a7 88 8b 00 	MOV        R1,R4          | CMP        $0,R1
 200a9a4:	78 a8 09 78 	BNZ        @0x0200b320    // 200b320 <_vfiprintf_r+0x15a4>
 200a9a8:	8e 01 97 a0 	LDI        $1,R1          | MOV        R4,R2
 200a9ac:	4b 43 40 7c 	MOV        $124+SP,R9
 200a9b0:	aa 70 ab 11 	ADD        $-16,R5        | CMP        $17,R5
 200a9b4:	78 b3 ff 24 	BGE        @0x0200a8dc    // 200a8dc <_vfiprintf_r+0xb60>
 200a9b8:	64 87 40 34 	LW         52(SP),R12
 200a9bc:	22 03 00 40 	LDI        0x0200e65c,R4  // 200e65c <blanks.4472>
 200a9c0:	22 40 e6 5c 
 200a9c4:	24 c6 40 00 	SW         R4,(R9)
 200a9c8:	2c c6 40 04 	SW         R5,$4(R9)
 200a9cc:	9f a8 9a 90 	MOV        R5,R3          | ADD        R2,R3
 200a9d0:	1c c7 40 50 	SW         R3,$80(SP)
 200a9d4:	0c c7 40 4c 	SW         R1,$76(SP)
 200a9d8:	0c 00 00 08 	CMP        $8,R1
 200a9dc:	78 b0 00 0c 	BGE        @0x0200a9ec    // 200a9ec <_vfiprintf_r+0xc70>
 200a9e0:	ca 08 97 88 	ADD        $8,R9          | MOV        R1,R2
 200a9e4:	10 80 00 01 	ADD        $1,R2
 200a9e8:	78 80 00 90 	BRA        @0x0200aa7c    // 200aa7c <_vfiprintf_r+0xd00>
 200a9ec:	1c 00 00 00 	CMP        $0,R3
 200a9f0:	78 88 0a 60 	BZ         @0x0200b454    // 200b454 <_vfiprintf_r+0x16d8>
 200a9f4:	0c 86 80 68 	LW         104(R10),R1
 200a9f8:	08 40 20 00 	AND        $8192,R1
 200a9fc:	78 88 00 60 	BZ         @0x0200aa60    // 200aa60 <_vfiprintf_r+0xce4>
 200aa00:	4c 87 40 48 	LW         72(SP),R9
 200aa04:	64 c7 40 34 	SW         R12,$52(SP)
 200aa08:	2c 86 40 00 	LW         (R9),R5
 200aa0c:	3c 86 40 04 	LW         4(R9),R7
 200aa10:	33 41 c0 00 	MOV        R7,R6
 200aa14:	31 40 00 02 	LSR        $2,R6
 200aa18:	78 88 00 2c 	BZ         @0x0200aa48    // 200aa48 <_vfiprintf_r+0xccc>
 200aa1c:	63 42 c0 00 	MOV        R11,R12
 200aa20:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200aa24:	0b 42 00 00 	MOV        R8,R1
 200aa28:	87 fa fc f8 	JSR        0x0200ba3c     // 200ba3c <_fputwc_r>
 200aa2c:	02 00 ba 3c 
 200aa30:	0c 03 ff ff 	CMP        $-1,R1
 200aa34:	78 88 08 ec 	BZ         @0x0200b324    // 200b324 <_vfiprintf_r+0x15a8>
 200aa38:	e2 01 aa 04 	ADD        $1,R12         | ADD        $4,R5
 200aa3c:	34 07 00 00 	CMP        R12,R6
 200aa40:	78 ab ff dc 	BNZ        @0x0200aa20    // 200aa20 <_vfiprintf_r+0xca4>
 200aa44:	1c 87 40 50 	LW         80(SP),R3
 200aa48:	b9 7c 98 b8 	AND        $-4,R7         | SUB        R7,R3
 200aa4c:	1c c7 40 50 	SW         R3,$80(SP)
 200aa50:	ca 08 9b 00 	ADD        $8,R9          | CMP        $0,R3
 200aa54:	78 ab ff b0 	BNZ        @0x0200aa08    // 200aa08 <_vfiprintf_r+0xc8c>
 200aa58:	64 87 40 34 	LW         52(SP),R12
 200aa5c:	78 80 09 f4 	BRA        @0x0200b454    // 200b454 <_vfiprintf_r+0x16d8>
 200aa60:	1b 43 40 48 	MOV        $72+SP,R3
 200aa64:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200aa68:	87 fa fc f8 	JSR        0x02006a24     // 2006a24 <__sfvwrite_r>
 200aa6c:	02 00 6a 24 
 200aa70:	0c 00 00 00 	CMP        $0,R1
 200aa74:	78 88 09 dc 	BZ         @0x0200b454    // 200b454 <_vfiprintf_r+0x16d8>
 200aa78:	78 80 08 ec 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200aa7c:	25 87 40 45 	LB         69(SP),R4
 200aa80:	24 00 00 00 	CMP        $0,R4
 200aa84:	78 88 00 bc 	BZ         @0x0200ab44    // 200ab44 <_vfiprintf_r+0xdc8>
 200aa88:	2b 43 40 45 	MOV        $69+SP,R5
 200aa8c:	ad c8 8e 01 	SW         R5,(R9)        | LDI        $1,R1
 200aa90:	0c c6 40 04 	SW         R1,$4(R9)
 200aa94:	18 84 40 00 	ADD        R1,R3
 200aa98:	1c c7 40 50 	SW         R3,$80(SP)
 200aa9c:	14 c7 40 4c 	SW         R2,$76(SP)
 200aaa0:	14 00 00 08 	CMP        $8,R2
 200aaa4:	78 b0 00 0c 	BGE        @0x0200aab4    // 200aab4 <_vfiprintf_r+0xd38>
 200aaa8:	ca 08 8f 90 	ADD        $8,R9          | MOV        R2,R1
 200aaac:	13 40 80 01 	MOV        $1+R2,R2
 200aab0:	78 80 00 90 	BRA        @0x0200ab44    // 200ab44 <_vfiprintf_r+0xdc8>
 200aab4:	1c 00 00 00 	CMP        $0,R3
 200aab8:	78 88 09 c4 	BZ         @0x0200b480    // 200b480 <_vfiprintf_r+0x1704>
 200aabc:	0c 86 80 68 	LW         104(R10),R1
 200aac0:	08 40 20 00 	AND        $8192,R1
 200aac4:	78 88 00 60 	BZ         @0x0200ab28    // 200ab28 <_vfiprintf_r+0xdac>
 200aac8:	4c 87 40 48 	LW         72(SP),R9
 200aacc:	5c c7 40 34 	SW         R11,$52(SP)
 200aad0:	2c 86 40 00 	LW         (R9),R5
 200aad4:	3c 86 40 04 	LW         4(R9),R7
 200aad8:	33 41 c0 00 	MOV        R7,R6
 200aadc:	31 40 00 02 	LSR        $2,R6
 200aae0:	78 88 00 2c 	BZ         @0x0200ab10    // 200ab10 <_vfiprintf_r+0xd94>
 200aae4:	5e 00 00 00 	CLR        R11
 200aae8:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200aaec:	0b 42 00 00 	MOV        R8,R1
 200aaf0:	87 fa fc f8 	JSR        0x0200ba3c     // 200ba3c <_fputwc_r>
 200aaf4:	02 00 ba 3c 
 200aaf8:	0c 03 ff ff 	CMP        $-1,R1
 200aafc:	78 88 08 28 	BZ         @0x0200b328    // 200b328 <_vfiprintf_r+0x15ac>
 200ab00:	da 01 aa 04 	ADD        $1,R11         | ADD        $4,R5
 200ab04:	34 06 c0 00 	CMP        R11,R6
 200ab08:	78 ab ff dc 	BNZ        @0x0200aae8    // 200aae8 <_vfiprintf_r+0xd6c>
 200ab0c:	1c 87 40 50 	LW         80(SP),R3
 200ab10:	b9 7c 98 b8 	AND        $-4,R7         | SUB        R7,R3
 200ab14:	1c c7 40 50 	SW         R3,$80(SP)
 200ab18:	ca 08 9b 00 	ADD        $8,R9          | CMP        $0,R3
 200ab1c:	78 ab ff b0 	BNZ        @0x0200aad0    // 200aad0 <_vfiprintf_r+0xd54>
 200ab20:	5c 87 40 34 	LW         52(SP),R11
 200ab24:	78 80 09 58 	BRA        @0x0200b480    // 200b480 <_vfiprintf_r+0x1704>
 200ab28:	1b 43 40 48 	MOV        $72+SP,R3
 200ab2c:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200ab30:	87 fa fc f8 	JSR        0x02006a24     // 2006a24 <__sfvwrite_r>
 200ab34:	02 00 6a 24 
 200ab38:	0c 00 00 00 	CMP        $0,R1
 200ab3c:	78 88 09 40 	BZ         @0x0200b480    // 200b480 <_vfiprintf_r+0x1704>
 200ab40:	78 80 08 24 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200ab44:	a4 20 a3 00 	LW         32(SP),R4      | CMP        $0,R4
 200ab48:	78 88 00 d0 	BZ         @0x0200ac1c    // 200ac1c <_vfiprintf_r+0xea0>
 200ab4c:	2b 43 40 46 	MOV        $70+SP,R5
 200ab50:	ad c8 8e 02 	SW         R5,(R9)        | LDI        $2,R1
 200ab54:	0c c6 40 04 	SW         R1,$4(R9)
 200ab58:	18 84 40 00 	ADD        R1,R3
 200ab5c:	1c c7 40 50 	SW         R3,$80(SP)
 200ab60:	14 c7 40 4c 	SW         R2,$76(SP)
 200ab64:	14 00 00 08 	CMP        $8,R2
 200ab68:	78 b0 00 10 	BGE        @0x0200ab7c    // 200ab7c <_vfiprintf_r+0xe00>
 200ab6c:	0b 40 80 00 	MOV        R2,R1
 200ab70:	ca 08 97 88 	ADD        $8,R9          | MOV        R1,R2
 200ab74:	10 80 00 01 	ADD        $1,R2
 200ab78:	78 80 00 a0 	BRA        @0x0200ac1c    // 200ac1c <_vfiprintf_r+0xea0>
 200ab7c:	1c 00 00 00 	CMP        $0,R3
 200ab80:	78 a8 00 0c 	BNZ        @0x0200ab90    // 200ab90 <_vfiprintf_r+0xe14>
 200ab84:	96 01 8e 00 	LDI        $1,R2          | CLR        R1
 200ab88:	4b 43 40 7c 	MOV        $124+SP,R9
 200ab8c:	78 80 00 8c 	BRA        @0x0200ac1c    // 200ac1c <_vfiprintf_r+0xea0>
 200ab90:	0c 86 80 68 	LW         104(R10),R1
 200ab94:	08 40 20 00 	AND        $8192,R1
 200ab98:	78 88 00 60 	BZ         @0x0200abfc    // 200abfc <_vfiprintf_r+0xe80>
 200ab9c:	4c 87 40 48 	LW         72(SP),R9
 200aba0:	5c c7 40 20 	SW         R11,$32(SP)
 200aba4:	2c 86 40 00 	LW         (R9),R5
 200aba8:	3c 86 40 04 	LW         4(R9),R7
 200abac:	33 41 c0 00 	MOV        R7,R6
 200abb0:	31 40 00 02 	LSR        $2,R6
 200abb4:	78 88 00 2c 	BZ         @0x0200abe4    // 200abe4 <_vfiprintf_r+0xe68>
 200abb8:	5e 00 00 00 	CLR        R11
 200abbc:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200abc0:	0b 42 00 00 	MOV        R8,R1
 200abc4:	87 fa fc f8 	JSR        0x0200ba3c     // 200ba3c <_fputwc_r>
 200abc8:	02 00 ba 3c 
 200abcc:	0c 03 ff ff 	CMP        $-1,R1
 200abd0:	78 88 07 58 	BZ         @0x0200b32c    // 200b32c <_vfiprintf_r+0x15b0>
 200abd4:	da 01 aa 04 	ADD        $1,R11         | ADD        $4,R5
 200abd8:	34 06 c0 00 	CMP        R11,R6
 200abdc:	78 ab ff dc 	BNZ        @0x0200abbc    // 200abbc <_vfiprintf_r+0xe40>
 200abe0:	1c 87 40 50 	LW         80(SP),R3
 200abe4:	b9 7c 98 b8 	AND        $-4,R7         | SUB        R7,R3
 200abe8:	1c c7 40 50 	SW         R3,$80(SP)
 200abec:	ca 08 9b 00 	ADD        $8,R9          | CMP        $0,R3
 200abf0:	78 ab ff b0 	BNZ        @0x0200aba4    // 200aba4 <_vfiprintf_r+0xe28>
 200abf4:	5c 87 40 20 	LW         32(SP),R11
 200abf8:	78 80 07 a0 	BRA        @0x0200b39c    // 200b39c <_vfiprintf_r+0x1620>
 200abfc:	1b 43 40 48 	MOV        $72+SP,R3
 200ac00:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200ac04:	87 fa fc f8 	JSR        0x02006a24     // 2006a24 <__sfvwrite_r>
 200ac08:	02 00 6a 24 
 200ac0c:	0c 00 00 00 	CMP        $0,R1
 200ac10:	78 a8 07 1c 	BNZ        @0x0200b330    // 200b330 <_vfiprintf_r+0x15b4>
 200ac14:	96 01 9f 88 	LDI        $1,R2          | MOV        R1,R3
 200ac18:	4b 43 40 7c 	MOV        $124+SP,R9
 200ac1c:	5c 00 00 80 	CMP        $128,R11
 200ac20:	78 a8 01 c0 	BNZ        @0x0200ade4    // 200ade4 <_vfiprintf_r+0x1068>
 200ac24:	b4 0c a4 04 	LW         12(SP),R6      | LW         4(SP),R4
 200ac28:	b0 a0 b3 01 	SUB        R4,R6          | CMP        $1,R6
 200ac2c:	78 90 01 b4 	BLT        @0x0200ade4    // 200ade4 <_vfiprintf_r+0x1068>
 200ac30:	34 00 00 11 	CMP        $17,R6
 200ac34:	78 90 00 e0 	BLT        @0x0200ad18    // 200ad18 <_vfiprintf_r+0xf9c>
 200ac38:	64 c7 40 20 	SW         R12,$32(SP)
 200ac3c:	2a 03 00 40 	LDI        0x0200e64c,R5  // 200e64c <zeroes.4473>
 200ac40:	2a 40 e6 4c 
 200ac44:	ad c8 96 10 	SW         R5,(R9)        | LDI        $16,R2
 200ac48:	14 c6 40 04 	SW         R2,$4(R9)
 200ac4c:	18 84 80 00 	ADD        R2,R3
 200ac50:	1c c7 40 50 	SW         R3,$80(SP)
 200ac54:	97 88 92 01 	MOV        R1,R2          | ADD        $1,R2
 200ac58:	14 c7 40 4c 	SW         R2,$76(SP)
 200ac5c:	14 00 00 08 	CMP        $8,R2
 200ac60:	78 b0 00 0c 	BGE        @0x0200ac70    // 200ac70 <_vfiprintf_r+0xef4>
 200ac64:	ca 08 a7 88 	ADD        $8,R9          | MOV        R1,R4
 200ac68:	a2 02 8f 90 	ADD        $2,R4          | MOV        R2,R1
 200ac6c:	78 80 00 98 	BRA        @0x0200ad08    // 200ad08 <_vfiprintf_r+0xf8c>
 200ac70:	1c 00 00 00 	CMP        $0,R3
 200ac74:	78 a8 00 0c 	BNZ        @0x0200ac84    // 200ac84 <_vfiprintf_r+0xf08>
 200ac78:	a6 01 8e 00 	LDI        $1,R4          | CLR        R1
 200ac7c:	4b 43 40 7c 	MOV        $124+SP,R9
 200ac80:	78 80 00 84 	BRA        @0x0200ad08    // 200ad08 <_vfiprintf_r+0xf8c>
 200ac84:	0c 86 80 68 	LW         104(R10),R1
 200ac88:	08 40 20 00 	AND        $8192,R1
 200ac8c:	78 88 00 58 	BZ         @0x0200ace8    // 200ace8 <_vfiprintf_r+0xf6c>
 200ac90:	4c 87 40 48 	LW         72(SP),R9
 200ac94:	2c 86 40 00 	LW         (R9),R5
 200ac98:	5c 86 40 04 	LW         4(R9),R11
 200ac9c:	3b 42 c0 00 	MOV        R11,R7
 200aca0:	39 40 00 02 	LSR        $2,R7
 200aca4:	78 88 00 2c 	BZ         @0x0200acd4    // 200acd4 <_vfiprintf_r+0xf58>
 200aca8:	66 00 00 00 	CLR        R12
 200acac:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200acb0:	0b 42 00 00 	MOV        R8,R1
 200acb4:	87 fa fc f8 	JSR        0x0200ba3c     // 200ba3c <_fputwc_r>
 200acb8:	02 00 ba 3c 
 200acbc:	0c 03 ff ff 	CMP        $-1,R1
 200acc0:	78 88 06 70 	BZ         @0x0200b334    // 200b334 <_vfiprintf_r+0x15b8>
 200acc4:	e2 01 aa 04 	ADD        $1,R12         | ADD        $4,R5
 200acc8:	3c 07 00 00 	CMP        R12,R7
 200accc:	78 ab ff dc 	BNZ        @0x0200acac    // 200acac <_vfiprintf_r+0xf30>
 200acd0:	1c 87 40 50 	LW         80(SP),R3
 200acd4:	d9 7c 98 d8 	AND        $-4,R11        | SUB        R11,R3
 200acd8:	1c c7 40 50 	SW         R3,$80(SP)
 200acdc:	ca 08 9b 00 	ADD        $8,R9          | CMP        $0,R3
 200ace0:	78 ab ff b0 	BNZ        @0x0200ac94    // 200ac94 <_vfiprintf_r+0xf18>
 200ace4:	78 80 06 c0 	BRA        @0x0200b3a8    // 200b3a8 <_vfiprintf_r+0x162c>
 200ace8:	1b 43 40 48 	MOV        $72+SP,R3
 200acec:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200acf0:	87 fa fc f8 	JSR        0x02006a24     // 2006a24 <__sfvwrite_r>
 200acf4:	02 00 6a 24 
 200acf8:	0c 00 00 00 	CMP        $0,R1
 200acfc:	78 a8 06 38 	BNZ        @0x0200b338    // 200b338 <_vfiprintf_r+0x15bc>
 200ad00:	a6 01 9f 88 	LDI        $1,R4          | MOV        R1,R3
 200ad04:	4b 43 40 7c 	MOV        $124+SP,R9
 200ad08:	b2 70 b3 11 	ADD        $-16,R6        | CMP        $17,R6
 200ad0c:	78 b3 ff 2c 	BGE        @0x0200ac3c    // 200ac3c <_vfiprintf_r+0xec0>
 200ad10:	64 87 40 20 	LW         32(SP),R12
 200ad14:	78 80 00 04 	BRA        @0x0200ad1c    // 200ad1c <_vfiprintf_r+0xfa0>
 200ad18:	23 40 80 00 	MOV        R2,R4
 200ad1c:	2a 03 00 40 	LDI        0x0200e64c,R5  // 200e64c <zeroes.4473>
 200ad20:	2a 40 e6 4c 
 200ad24:	2c c6 40 00 	SW         R5,(R9)
 200ad28:	34 c6 40 04 	SW         R6,$4(R9)
 200ad2c:	18 85 80 00 	ADD        R6,R3
 200ad30:	1c c7 40 50 	SW         R3,$80(SP)
 200ad34:	24 c7 40 4c 	SW         R4,$76(SP)
 200ad38:	24 00 00 08 	CMP        $8,R4
 200ad3c:	78 b0 00 0c 	BGE        @0x0200ad4c    // 200ad4c <_vfiprintf_r+0xfd0>
 200ad40:	ca 08 97 a0 	ADD        $8,R9          | MOV        R4,R2
 200ad44:	92 01 8f a0 	ADD        $1,R2          | MOV        R4,R1
 200ad48:	78 80 00 98 	BRA        @0x0200ade4    // 200ade4 <_vfiprintf_r+0x1068>
 200ad4c:	1c 00 00 00 	CMP        $0,R3
 200ad50:	78 a8 00 0c 	BNZ        @0x0200ad60    // 200ad60 <_vfiprintf_r+0xfe4>
 200ad54:	96 01 8e 00 	LDI        $1,R2          | CLR        R1
 200ad58:	4b 43 40 7c 	MOV        $124+SP,R9
 200ad5c:	78 80 00 84 	BRA        @0x0200ade4    // 200ade4 <_vfiprintf_r+0x1068>
 200ad60:	0c 86 80 68 	LW         104(R10),R1
 200ad64:	08 40 20 00 	AND        $8192,R1
 200ad68:	78 88 00 58 	BZ         @0x0200adc4    // 200adc4 <_vfiprintf_r+0x1048>
 200ad6c:	5c 87 40 48 	LW         72(SP),R11
 200ad70:	2c 86 c0 00 	LW         (R11),R5
 200ad74:	3c 86 c0 04 	LW         4(R11),R7
 200ad78:	33 41 c0 00 	MOV        R7,R6
 200ad7c:	31 40 00 02 	LSR        $2,R6
 200ad80:	78 88 00 2c 	BZ         @0x0200adb0    // 200adb0 <_vfiprintf_r+0x1034>
 200ad84:	4e 00 00 00 	CLR        R9
 200ad88:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200ad8c:	0b 42 00 00 	MOV        R8,R1
 200ad90:	87 fa fc f8 	JSR        0x0200ba3c     // 200ba3c <_fputwc_r>
 200ad94:	02 00 ba 3c 
 200ad98:	0c 03 ff ff 	CMP        $-1,R1
 200ad9c:	78 88 05 9c 	BZ         @0x0200b33c    // 200b33c <_vfiprintf_r+0x15c0>
 200ada0:	ca 01 aa 04 	ADD        $1,R9          | ADD        $4,R5
 200ada4:	34 06 40 00 	CMP        R9,R6
 200ada8:	78 ab ff dc 	BNZ        @0x0200ad88    // 200ad88 <_vfiprintf_r+0x100c>
 200adac:	1c 87 40 50 	LW         80(SP),R3
 200adb0:	b9 7c 98 b8 	AND        $-4,R7         | SUB        R7,R3
 200adb4:	1c c7 40 50 	SW         R3,$80(SP)
 200adb8:	da 08 9b 00 	ADD        $8,R11         | CMP        $0,R3
 200adbc:	78 ab ff b0 	BNZ        @0x0200ad70    // 200ad70 <_vfiprintf_r+0xff4>
 200adc0:	78 80 05 f0 	BRA        @0x0200b3b4    // 200b3b4 <_vfiprintf_r+0x1638>
 200adc4:	1b 43 40 48 	MOV        $72+SP,R3
 200adc8:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200adcc:	87 fa fc f8 	JSR        0x02006a24     // 2006a24 <__sfvwrite_r>
 200add0:	02 00 6a 24 
 200add4:	0c 00 00 00 	CMP        $0,R1
 200add8:	78 a8 05 64 	BNZ        @0x0200b340    // 200b340 <_vfiprintf_r+0x15c4>
 200addc:	96 01 9f 88 	LDI        $1,R2          | MOV        R1,R3
 200ade0:	4b 43 40 7c 	MOV        $124+SP,R9
 200ade4:	b7 e0 a4 14 	MOV        R12,R6         | LW         20(SP),R4
 200ade8:	b0 a0 b3 01 	SUB        R4,R6          | CMP        $1,R6
 200adec:	78 90 01 94 	BLT        @0x0200af84    // 200af84 <_vfiprintf_r+0x1208>
 200adf0:	34 00 00 11 	CMP        $17,R6
 200adf4:	78 90 00 d4 	BLT        @0x0200aecc    // 200aecc <_vfiprintf_r+0x1150>
 200adf8:	2a 03 00 40 	LDI        0x0200e64c,R5  // 200e64c <zeroes.4473>
 200adfc:	2a 40 e6 4c 
 200ae00:	ad c8 96 10 	SW         R5,(R9)        | LDI        $16,R2
 200ae04:	14 c6 40 04 	SW         R2,$4(R9)
 200ae08:	18 84 80 00 	ADD        R2,R3
 200ae0c:	1c c7 40 50 	SW         R3,$80(SP)
 200ae10:	a7 88 a2 01 	MOV        R1,R4          | ADD        $1,R4
 200ae14:	24 c7 40 4c 	SW         R4,$76(SP)
 200ae18:	24 00 00 08 	CMP        $8,R4
 200ae1c:	78 b0 00 0c 	BGE        @0x0200ae2c    // 200ae2c <_vfiprintf_r+0x10b0>
 200ae20:	ca 08 97 88 	ADD        $8,R9          | MOV        R1,R2
 200ae24:	92 02 8f a0 	ADD        $2,R2          | MOV        R4,R1
 200ae28:	78 80 00 98 	BRA        @0x0200aec4    // 200aec4 <_vfiprintf_r+0x1148>
 200ae2c:	1c 00 00 00 	CMP        $0,R3
 200ae30:	78 a8 00 0c 	BNZ        @0x0200ae40    // 200ae40 <_vfiprintf_r+0x10c4>
 200ae34:	96 01 8e 00 	LDI        $1,R2          | CLR        R1
 200ae38:	4b 43 40 7c 	MOV        $124+SP,R9
 200ae3c:	78 80 00 84 	BRA        @0x0200aec4    // 200aec4 <_vfiprintf_r+0x1148>
 200ae40:	0c 86 80 68 	LW         104(R10),R1
 200ae44:	08 40 20 00 	AND        $8192,R1
 200ae48:	78 88 00 58 	BZ         @0x0200aea4    // 200aea4 <_vfiprintf_r+0x1128>
 200ae4c:	4c 87 40 48 	LW         72(SP),R9
 200ae50:	2c 86 40 00 	LW         (R9),R5
 200ae54:	5c 86 40 04 	LW         4(R9),R11
 200ae58:	3b 42 c0 00 	MOV        R11,R7
 200ae5c:	39 40 00 02 	LSR        $2,R7
 200ae60:	78 88 00 2c 	BZ         @0x0200ae90    // 200ae90 <_vfiprintf_r+0x1114>
 200ae64:	66 00 00 00 	CLR        R12
 200ae68:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200ae6c:	0b 42 00 00 	MOV        R8,R1
 200ae70:	87 fa fc f8 	JSR        0x0200ba3c     // 200ba3c <_fputwc_r>
 200ae74:	02 00 ba 3c 
 200ae78:	0c 03 ff ff 	CMP        $-1,R1
 200ae7c:	78 88 04 c4 	BZ         @0x0200b344    // 200b344 <_vfiprintf_r+0x15c8>
 200ae80:	e2 01 aa 04 	ADD        $1,R12         | ADD        $4,R5
 200ae84:	3c 07 00 00 	CMP        R12,R7
 200ae88:	78 ab ff dc 	BNZ        @0x0200ae68    // 200ae68 <_vfiprintf_r+0x10ec>
 200ae8c:	1c 87 40 50 	LW         80(SP),R3
 200ae90:	d9 7c 98 d8 	AND        $-4,R11        | SUB        R11,R3
 200ae94:	1c c7 40 50 	SW         R3,$80(SP)
 200ae98:	ca 08 9b 00 	ADD        $8,R9          | CMP        $0,R3
 200ae9c:	78 ab ff b0 	BNZ        @0x0200ae50    // 200ae50 <_vfiprintf_r+0x10d4>
 200aea0:	78 80 05 1c 	BRA        @0x0200b3c0    // 200b3c0 <_vfiprintf_r+0x1644>
 200aea4:	1b 43 40 48 	MOV        $72+SP,R3
 200aea8:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200aeac:	87 fa fc f8 	JSR        0x02006a24     // 2006a24 <__sfvwrite_r>
 200aeb0:	02 00 6a 24 
 200aeb4:	0c 00 00 00 	CMP        $0,R1
 200aeb8:	78 a8 04 8c 	BNZ        @0x0200b348    // 200b348 <_vfiprintf_r+0x15cc>
 200aebc:	96 01 9f 88 	LDI        $1,R2          | MOV        R1,R3
 200aec0:	4b 43 40 7c 	MOV        $124+SP,R9
 200aec4:	b2 70 b3 11 	ADD        $-16,R6        | CMP        $17,R6
 200aec8:	78 b3 ff 2c 	BGE        @0x0200adf8    // 200adf8 <_vfiprintf_r+0x107c>
 200aecc:	22 03 00 40 	LDI        0x0200e64c,R4  // 200e64c <zeroes.4473>
 200aed0:	22 40 e6 4c 
 200aed4:	24 c6 40 00 	SW         R4,(R9)
 200aed8:	34 c6 40 04 	SW         R6,$4(R9)
 200aedc:	18 85 80 00 	ADD        R6,R3
 200aee0:	1c c7 40 50 	SW         R3,$80(SP)
 200aee4:	14 c7 40 4c 	SW         R2,$76(SP)
 200aee8:	14 00 00 08 	CMP        $8,R2
 200aeec:	78 b0 00 0c 	BGE        @0x0200aefc    // 200aefc <_vfiprintf_r+0x1180>
 200aef0:	ca 08 92 01 	ADD        $8,R9          | ADD        $1,R2
 200aef4:	24 87 40 14 	LW         20(SP),R4
 200aef8:	78 80 00 88 	BRA        @0x0200af84    // 200af84 <_vfiprintf_r+0x1208>
 200aefc:	1c 00 00 00 	CMP        $0,R3
 200af00:	78 88 05 94 	BZ         @0x0200b498    // 200b498 <_vfiprintf_r+0x171c>
 200af04:	0c 86 80 68 	LW         104(R10),R1
 200af08:	08 40 20 00 	AND        $8192,R1
 200af0c:	78 88 00 58 	BZ         @0x0200af68    // 200af68 <_vfiprintf_r+0x11ec>
 200af10:	3c 87 40 48 	LW         72(SP),R7
 200af14:	2c 85 c0 00 	LW         (R7),R5
 200af18:	5c 85 c0 04 	LW         4(R7),R11
 200af1c:	4b 42 c0 00 	MOV        R11,R9
 200af20:	49 40 00 02 	LSR        $2,R9
 200af24:	78 88 00 2c 	BZ         @0x0200af54    // 200af54 <_vfiprintf_r+0x11d8>
 200af28:	36 00 00 00 	CLR        R6
 200af2c:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200af30:	0b 42 00 00 	MOV        R8,R1
 200af34:	87 fa fc f8 	JSR        0x0200ba3c     // 200ba3c <_fputwc_r>
 200af38:	02 00 ba 3c 
 200af3c:	0c 03 ff ff 	CMP        $-1,R1
 200af40:	78 88 04 08 	BZ         @0x0200b34c    // 200b34c <_vfiprintf_r+0x15d0>
 200af44:	b2 01 aa 04 	ADD        $1,R6          | ADD        $4,R5
 200af48:	4c 05 80 00 	CMP        R6,R9
 200af4c:	78 ab ff dc 	BNZ        @0x0200af2c    // 200af2c <_vfiprintf_r+0x11b0>
 200af50:	1c 87 40 50 	LW         80(SP),R3
 200af54:	d9 7c 98 d8 	AND        $-4,R11        | SUB        R11,R3
 200af58:	1c c7 40 50 	SW         R3,$80(SP)
 200af5c:	ba 08 9b 00 	ADD        $8,R7          | CMP        $0,R3
 200af60:	78 ab ff b0 	BNZ        @0x0200af14    // 200af14 <_vfiprintf_r+0x1198>
 200af64:	78 80 05 30 	BRA        @0x0200b498    // 200b498 <_vfiprintf_r+0x171c>
 200af68:	1b 43 40 48 	MOV        $72+SP,R3
 200af6c:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200af70:	87 fa fc f8 	JSR        0x02006a24     // 2006a24 <__sfvwrite_r>
 200af74:	02 00 6a 24 
 200af78:	0c 00 00 00 	CMP        $0,R1
 200af7c:	78 88 05 18 	BZ         @0x0200b498    // 200b498 <_vfiprintf_r+0x171c>
 200af80:	78 80 03 e4 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200af84:	ac 30 ad c8 	LW         48(SP),R5      | SW         R5,(R9)
 200af88:	24 c6 40 04 	SW         R4,$4(R9)
 200af8c:	8f a0 8a 98 	MOV        R4,R1          | ADD        R3,R1
 200af90:	0c c7 40 50 	SW         R1,$80(SP)
 200af94:	14 c7 40 4c 	SW         R2,$76(SP)
 200af98:	14 00 00 08 	CMP        $8,R2
 200af9c:	78 90 00 8c 	BLT        @0x0200b02c    // 200b02c <_vfiprintf_r+0x12b0>
 200afa0:	0c 00 00 00 	CMP        $0,R1
 200afa4:	78 88 04 48 	BZ         @0x0200b3f0    // 200b3f0 <_vfiprintf_r+0x1674>
 200afa8:	2c 86 80 68 	LW         104(R10),R5
 200afac:	28 40 20 00 	AND        $8192,R5
 200afb0:	78 88 00 58 	BZ         @0x0200b00c    // 200b00c <_vfiprintf_r+0x1290>
 200afb4:	4c 87 40 48 	LW         72(SP),R9
 200afb8:	2c 86 40 00 	LW         (R9),R5
 200afbc:	5c 86 40 04 	LW         4(R9),R11
 200afc0:	3b 42 c0 00 	MOV        R11,R7
 200afc4:	39 40 00 02 	LSR        $2,R7
 200afc8:	78 88 00 2c 	BZ         @0x0200aff8    // 200aff8 <_vfiprintf_r+0x127c>
 200afcc:	36 00 00 00 	CLR        R6
 200afd0:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200afd4:	0b 42 00 00 	MOV        R8,R1
 200afd8:	87 fa fc f8 	JSR        0x0200ba3c     // 200ba3c <_fputwc_r>
 200afdc:	02 00 ba 3c 
 200afe0:	0c 03 ff ff 	CMP        $-1,R1
 200afe4:	78 88 03 68 	BZ         @0x0200b350    // 200b350 <_vfiprintf_r+0x15d4>
 200afe8:	b2 01 aa 04 	ADD        $1,R6          | ADD        $4,R5
 200afec:	3c 05 80 00 	CMP        R6,R7
 200aff0:	78 ab ff dc 	BNZ        @0x0200afd0    // 200afd0 <_vfiprintf_r+0x1254>
 200aff4:	0c 87 40 50 	LW         80(SP),R1
 200aff8:	d9 7c 88 d8 	AND        $-4,R11        | SUB        R11,R1
 200affc:	0c c7 40 50 	SW         R1,$80(SP)
 200b000:	ca 08 8b 00 	ADD        $8,R9          | CMP        $0,R1
 200b004:	78 ab ff b0 	BNZ        @0x0200afb8    // 200afb8 <_vfiprintf_r+0x123c>
 200b008:	78 80 03 c0 	BRA        @0x0200b3cc    // 200b3cc <_vfiprintf_r+0x1650>
 200b00c:	1b 43 40 48 	MOV        $72+SP,R3
 200b010:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200b014:	87 fa fc f8 	JSR        0x02006a24     // 2006a24 <__sfvwrite_r>
 200b018:	02 00 6a 24 
 200b01c:	2c c7 40 50 	SW         R5,$80(SP)
 200b020:	0c 00 00 00 	CMP        $0,R1
 200b024:	78 88 03 c8 	BZ         @0x0200b3f0    // 200b3f0 <_vfiprintf_r+0x1674>
 200b028:	78 80 03 3c 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b02c:	ca 08 9c 10 	ADD        $8,R9          | LW         16(SP),R3
 200b030:	18 40 00 04 	AND        $4,R3
 200b034:	78 88 01 ac 	BZ         @0x0200b1e4    // 200b1e4 <_vfiprintf_r+0x1468>
 200b038:	b4 0c ac 04 	LW         12(SP),R6      | LW         4(SP),R5
 200b03c:	b0 a8 b3 01 	SUB        R5,R6          | CMP        $1,R6
 200b040:	78 b0 00 10 	BGE        @0x0200b054    // 200b054 <_vfiprintf_r+0x12d8>
 200b044:	78 80 01 9c 	BRA        @0x0200b1e4    // 200b1e4 <_vfiprintf_r+0x1468>
 200b048:	96 00 8e 00 	CLR        R2             | CLR        R1
 200b04c:	4b 43 40 7c 	MOV        $124+SP,R9
 200b050:	78 80 00 00 	BRA        @0x0200b054    // 200b054 <_vfiprintf_r+0x12d8>
 200b054:	a7 90 a2 01 	MOV        R2,R4          | ADD        $1,R4
 200b058:	34 00 00 11 	CMP        $17,R6
 200b05c:	78 90 00 d4 	BLT        @0x0200b134    // 200b134 <_vfiprintf_r+0x13b8>
 200b060:	1a 03 00 40 	LDI        0x0200e65c,R3  // 200e65c <blanks.4472>
 200b064:	1a 40 e6 5c 
 200b068:	9d c8 a6 10 	SW         R3,(R9)        | LDI        $16,R4
 200b06c:	24 c6 40 04 	SW         R4,$4(R9)
 200b070:	08 85 00 00 	ADD        R4,R1
 200b074:	0c c7 40 50 	SW         R1,$80(SP)
 200b078:	9f 90 9a 01 	MOV        R2,R3          | ADD        $1,R3
 200b07c:	1c c7 40 4c 	SW         R3,$76(SP)
 200b080:	1c 00 00 08 	CMP        $8,R3
 200b084:	78 88 00 0c 	BZ         @0x0200b094    // 200b094 <_vfiprintf_r+0x1318>
 200b088:	ca 08 a7 90 	ADD        $8,R9          | MOV        R2,R4
 200b08c:	a2 02 97 98 	ADD        $2,R4          | MOV        R3,R2
 200b090:	78 80 00 98 	BRA        @0x0200b12c    // 200b12c <_vfiprintf_r+0x13b0>
 200b094:	0c 00 00 00 	CMP        $0,R1
 200b098:	78 a8 00 0c 	BNZ        @0x0200b0a8    // 200b0a8 <_vfiprintf_r+0x132c>
 200b09c:	a6 01 97 88 	LDI        $1,R4          | MOV        R1,R2
 200b0a0:	4b 43 40 7c 	MOV        $124+SP,R9
 200b0a4:	78 80 00 84 	BRA        @0x0200b12c    // 200b12c <_vfiprintf_r+0x13b0>
 200b0a8:	14 86 80 68 	LW         104(R10),R2
 200b0ac:	10 40 20 00 	AND        $8192,R2
 200b0b0:	78 88 00 58 	BZ         @0x0200b10c    // 200b10c <_vfiprintf_r+0x1390>
 200b0b4:	4c 87 40 48 	LW         72(SP),R9
 200b0b8:	2c 86 40 00 	LW         (R9),R5
 200b0bc:	5c 86 40 04 	LW         4(R9),R11
 200b0c0:	3b 42 c0 00 	MOV        R11,R7
 200b0c4:	39 40 00 02 	LSR        $2,R7
 200b0c8:	78 88 00 2c 	BZ         @0x0200b0f8    // 200b0f8 <_vfiprintf_r+0x137c>
 200b0cc:	66 00 00 00 	CLR        R12
 200b0d0:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200b0d4:	0b 42 00 00 	MOV        R8,R1
 200b0d8:	87 fa fc f8 	JSR        0x0200ba3c     // 200ba3c <_fputwc_r>
 200b0dc:	02 00 ba 3c 
 200b0e0:	0c 03 ff ff 	CMP        $-1,R1
 200b0e4:	78 88 02 6c 	BZ         @0x0200b354    // 200b354 <_vfiprintf_r+0x15d8>
 200b0e8:	e2 01 aa 04 	ADD        $1,R12         | ADD        $4,R5
 200b0ec:	3c 07 00 00 	CMP        R12,R7
 200b0f0:	78 ab ff dc 	BNZ        @0x0200b0d0    // 200b0d0 <_vfiprintf_r+0x1354>
 200b0f4:	0c 87 40 50 	LW         80(SP),R1
 200b0f8:	d9 7c 88 d8 	AND        $-4,R11        | SUB        R11,R1
 200b0fc:	0c c7 40 50 	SW         R1,$80(SP)
 200b100:	ca 08 8b 00 	ADD        $8,R9          | CMP        $0,R1
 200b104:	78 ab ff b0 	BNZ        @0x0200b0b8    // 200b0b8 <_vfiprintf_r+0x133c>
 200b108:	78 80 02 f0 	BRA        @0x0200b3fc    // 200b3fc <_vfiprintf_r+0x1680>
 200b10c:	1b 43 40 48 	MOV        $72+SP,R3
 200b110:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200b114:	87 fa fc f8 	JSR        0x02006a24     // 2006a24 <__sfvwrite_r>
 200b118:	02 00 6a 24 
 200b11c:	97 88 8b 00 	MOV        R1,R2          | CMP        $0,R1
 200b120:	78 a8 02 34 	BNZ        @0x0200b358    // 200b358 <_vfiprintf_r+0x15dc>
 200b124:	a6 01 8f 88 	LDI        $1,R4          | MOV        R1,R1
 200b128:	4b 43 40 7c 	MOV        $124+SP,R9
 200b12c:	b2 70 b3 11 	ADD        $-16,R6        | CMP        $17,R6
 200b130:	78 b3 ff 2c 	BGE        @0x0200b060    // 200b060 <_vfiprintf_r+0x12e4>
 200b134:	2a 03 00 40 	LDI        0x0200e65c,R5  // 200e65c <blanks.4472>
 200b138:	2a 40 e6 5c 
 200b13c:	2c c6 40 00 	SW         R5,(R9)
 200b140:	34 c6 40 04 	SW         R6,$4(R9)
 200b144:	08 85 80 00 	ADD        R6,R1
 200b148:	0c c7 40 50 	SW         R1,$80(SP)
 200b14c:	24 c7 40 4c 	SW         R4,$76(SP)
 200b150:	24 00 00 08 	CMP        $8,R4
 200b154:	78 a8 00 8c 	BNZ        @0x0200b1e4    // 200b1e4 <_vfiprintf_r+0x1468>
 200b158:	0c 00 00 00 	CMP        $0,R1
 200b15c:	78 88 02 c0 	BZ         @0x0200b420    // 200b420 <_vfiprintf_r+0x16a4>
 200b160:	2c 86 80 68 	LW         104(R10),R5
 200b164:	28 40 20 00 	AND        $8192,R5
 200b168:	78 88 00 58 	BZ         @0x0200b1c4    // 200b1c4 <_vfiprintf_r+0x1448>
 200b16c:	5c 87 40 48 	LW         72(SP),R11
 200b170:	2c 86 c0 00 	LW         (R11),R5
 200b174:	4c 86 c0 04 	LW         4(R11),R9
 200b178:	3b 42 40 00 	MOV        R9,R7
 200b17c:	39 40 00 02 	LSR        $2,R7
 200b180:	78 88 00 2c 	BZ         @0x0200b1b0    // 200b1b0 <_vfiprintf_r+0x1434>
 200b184:	36 00 00 00 	CLR        R6
 200b188:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200b18c:	0b 42 00 00 	MOV        R8,R1
 200b190:	87 fa fc f8 	JSR        0x0200ba3c     // 200ba3c <_fputwc_r>
 200b194:	02 00 ba 3c 
 200b198:	0c 03 ff ff 	CMP        $-1,R1
 200b19c:	78 88 01 bc 	BZ         @0x0200b35c    // 200b35c <_vfiprintf_r+0x15e0>
 200b1a0:	b2 01 aa 04 	ADD        $1,R6          | ADD        $4,R5
 200b1a4:	3c 05 80 00 	CMP        R6,R7
 200b1a8:	78 ab ff dc 	BNZ        @0x0200b188    // 200b188 <_vfiprintf_r+0x140c>
 200b1ac:	0c 87 40 50 	LW         80(SP),R1
 200b1b0:	c9 7c 88 c8 	AND        $-4,R9         | SUB        R9,R1
 200b1b4:	0c c7 40 50 	SW         R1,$80(SP)
 200b1b8:	da 08 8b 00 	ADD        $8,R11         | CMP        $0,R1
 200b1bc:	78 ab ff b0 	BNZ        @0x0200b170    // 200b170 <_vfiprintf_r+0x13f4>
 200b1c0:	78 80 02 44 	BRA        @0x0200b408    // 200b408 <_vfiprintf_r+0x168c>
 200b1c4:	1b 43 40 48 	MOV        $72+SP,R3
 200b1c8:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200b1cc:	87 fa fc f8 	JSR        0x02006a24     // 2006a24 <__sfvwrite_r>
 200b1d0:	02 00 6a 24 
 200b1d4:	2c c7 40 50 	SW         R5,$80(SP)
 200b1d8:	0c 00 00 00 	CMP        $0,R1
 200b1dc:	78 88 02 40 	BZ         @0x0200b420    // 200b420 <_vfiprintf_r+0x16a4>
 200b1e0:	78 80 01 84 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b1e4:	94 0c cc 04 	LW         12(SP),R2      | LW         4(SP),R9
 200b1e8:	14 06 40 00 	CMP        R9,R2
 200b1ec:	13 52 40 00 	MOV.LT     R9,R2
 200b1f0:	ac 1c aa 90 	LW         28(SP),R5      | ADD        R2,R5
 200b1f4:	ad 1c 8b 00 	SW         R5,$28(SP)     | CMP        $0,R1
 200b1f8:	78 88 00 80 	BZ         @0x0200b27c    // 200b27c <_vfiprintf_r+0x1500>
 200b1fc:	2c 86 80 68 	LW         104(R10),R5
 200b200:	28 40 20 00 	AND        $8192,R5
 200b204:	78 88 00 58 	BZ         @0x0200b260    // 200b260 <_vfiprintf_r+0x14e4>
 200b208:	4c 87 40 48 	LW         72(SP),R9
 200b20c:	2c 86 40 00 	LW         (R9),R5
 200b210:	5c 86 40 04 	LW         4(R9),R11
 200b214:	3b 42 c0 00 	MOV        R11,R7
 200b218:	39 40 00 02 	LSR        $2,R7
 200b21c:	78 88 00 2c 	BZ         @0x0200b24c    // 200b24c <_vfiprintf_r+0x14d0>
 200b220:	36 00 00 00 	CLR        R6
 200b224:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200b228:	0b 42 00 00 	MOV        R8,R1
 200b22c:	87 fa fc f8 	JSR        0x0200ba3c     // 200ba3c <_fputwc_r>
 200b230:	02 00 ba 3c 
 200b234:	0c 03 ff ff 	CMP        $-1,R1
 200b238:	78 88 01 24 	BZ         @0x0200b360    // 200b360 <_vfiprintf_r+0x15e4>
 200b23c:	b2 01 aa 04 	ADD        $1,R6          | ADD        $4,R5
 200b240:	3c 05 80 00 	CMP        R6,R7
 200b244:	78 ab ff dc 	BNZ        @0x0200b224    // 200b224 <_vfiprintf_r+0x14a8>
 200b248:	0c 87 40 50 	LW         80(SP),R1
 200b24c:	d9 7c 88 d8 	AND        $-4,R11        | SUB        R11,R1
 200b250:	0c c7 40 50 	SW         R1,$80(SP)
 200b254:	ca 08 8b 00 	ADD        $8,R9          | CMP        $0,R1
 200b258:	78 ab ff b0 	BNZ        @0x0200b20c    // 200b20c <_vfiprintf_r+0x1490>
 200b25c:	78 80 00 1c 	BRA        @0x0200b27c    // 200b27c <_vfiprintf_r+0x1500>
 200b260:	1b 43 40 48 	MOV        $72+SP,R3
 200b264:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200b268:	87 fa fc f8 	JSR        0x02006a24     // 2006a24 <__sfvwrite_r>
 200b26c:	02 00 6a 24 
 200b270:	2c c7 40 50 	SW         R5,$80(SP)
 200b274:	0c 00 00 00 	CMP        $0,R1
 200b278:	78 a8 00 e8 	BNZ        @0x0200b364    // 200b364 <_vfiprintf_r+0x15e8>
 200b27c:	4e 00 00 00 	CLR        R9
 200b280:	4c c7 40 4c 	SW         R9,$76(SP)
 200b284:	4b 43 40 7c 	MOV        $124+SP,R9
 200b288:	78 83 eb f8 	BRA        @0x02009e84    // 2009e84 <_vfiprintf_r+0x108>
 200b28c:	0c 87 40 50 	LW         80(SP),R1
 200b290:	0c 00 00 00 	CMP        $0,R1
 200b294:	78 88 00 d0 	BZ         @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b298:	14 86 80 68 	LW         104(R10),R2
 200b29c:	10 40 20 00 	AND        $8192,R2
 200b2a0:	78 88 00 58 	BZ         @0x0200b2fc    // 200b2fc <_vfiprintf_r+0x1580>
 200b2a4:	3c 87 40 48 	LW         72(SP),R7
 200b2a8:	2c 85 c0 00 	LW         (R7),R5
 200b2ac:	5c 85 c0 04 	LW         4(R7),R11
 200b2b0:	4b 42 c0 00 	MOV        R11,R9
 200b2b4:	49 40 00 02 	LSR        $2,R9
 200b2b8:	78 88 00 2c 	BZ         @0x0200b2e8    // 200b2e8 <_vfiprintf_r+0x156c>
 200b2bc:	36 00 00 00 	CLR        R6
 200b2c0:	9f d0 94 a8 	MOV        R10,R3         | LW         (R5),R2
 200b2c4:	0b 42 00 00 	MOV        R8,R1
 200b2c8:	87 fa fc f8 	JSR        0x0200ba3c     // 200ba3c <_fputwc_r>
 200b2cc:	02 00 ba 3c 
 200b2d0:	0c 03 ff ff 	CMP        $-1,R1
 200b2d4:	78 88 00 90 	BZ         @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b2d8:	b2 01 aa 04 	ADD        $1,R6          | ADD        $4,R5
 200b2dc:	4c 05 80 00 	CMP        R6,R9
 200b2e0:	78 ab ff dc 	BNZ        @0x0200b2c0    // 200b2c0 <_vfiprintf_r+0x1544>
 200b2e4:	0c 87 40 50 	LW         80(SP),R1
 200b2e8:	d9 7c 88 d8 	AND        $-4,R11        | SUB        R11,R1
 200b2ec:	0c c7 40 50 	SW         R1,$80(SP)
 200b2f0:	ba 08 8b 00 	ADD        $8,R7          | CMP        $0,R1
 200b2f4:	78 ab ff b0 	BNZ        @0x0200b2a8    // 200b2a8 <_vfiprintf_r+0x152c>
 200b2f8:	78 80 00 6c 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b2fc:	1b 43 40 00 	MOV        SP,R3
 200b300:	18 80 00 48 	ADD        $72,R3
 200b304:	97 d0 8f c0 	MOV        R10,R2         | MOV        R8,R1
 200b308:	87 fa fc f8 	JSR        0x02006a24     // 2006a24 <__sfvwrite_r>
 200b30c:	02 00 6a 24 
 200b310:	78 80 00 54 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b314:	78 80 00 50 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b318:	78 80 00 4c 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b31c:	78 80 00 48 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b320:	78 80 00 44 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b324:	78 80 00 40 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b328:	78 80 00 3c 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b32c:	78 80 00 38 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b330:	78 80 00 34 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b334:	78 80 00 30 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b338:	78 80 00 2c 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b33c:	78 80 00 28 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b340:	78 80 00 24 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b344:	78 80 00 20 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b348:	78 80 00 1c 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b34c:	78 80 00 18 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b350:	78 80 00 14 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b354:	78 80 00 10 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b358:	78 80 00 0c 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b35c:	78 80 00 08 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b360:	78 80 00 04 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b364:	78 80 00 00 	BRA        @0x0200b368    // 200b368 <_vfiprintf_r+0x15ec>
 200b368:	0d 06 80 0c 	LH         12(R10),R1
 200b36c:	08 40 00 40 	AND        $64,R1
 200b370:	78 88 01 e8 	BZ         @0x0200b55c    // 200b55c <_vfiprintf_r+0x17e0>
 200b374:	ae ff ad 1c 	LDI        $-1,R5         | SW         R5,$28(SP)
 200b378:	78 80 01 e0 	BRA        @0x0200b55c    // 200b55c <_vfiprintf_r+0x17e0>
 200b37c:	14 c7 40 4c 	SW         R2,$76(SP)
 200b380:	4b 43 40 7c 	MOV        $124+SP,R9
 200b384:	78 83 ec 14 	BRA        @0x02009f9c    // 2009f9c <_vfiprintf_r+0x220>
 200b388:	ad 10 e6 00 	SW         R5,$16(SP)     | CLR        R12
 200b38c:	78 83 f4 dc 	BRA        @0x0200a86c    // 200a86c <_vfiprintf_r+0xaf0>
 200b390:	a7 d8 8e 01 	MOV        R11,R4         | LDI        $1,R1
 200b394:	4b 43 40 7c 	MOV        $124+SP,R9
 200b398:	78 83 f6 14 	BRA        @0x0200a9b0    // 200a9b0 <_vfiprintf_r+0xc34>
 200b39c:	96 01 8e 00 	LDI        $1,R2          | CLR        R1
 200b3a0:	4b 43 40 7c 	MOV        $124+SP,R9
 200b3a4:	78 83 f8 74 	BRA        @0x0200ac1c    // 200ac1c <_vfiprintf_r+0xea0>
 200b3a8:	a6 01 8e 00 	LDI        $1,R4          | CLR        R1
 200b3ac:	4b 43 40 7c 	MOV        $124+SP,R9
 200b3b0:	78 83 f9 54 	BRA        @0x0200ad08    // 200ad08 <_vfiprintf_r+0xf8c>
 200b3b4:	96 01 8e 00 	LDI        $1,R2          | CLR        R1
 200b3b8:	4b 43 40 7c 	MOV        $124+SP,R9
 200b3bc:	78 83 fa 24 	BRA        @0x0200ade4    // 200ade4 <_vfiprintf_r+0x1068>
 200b3c0:	96 01 8e 00 	LDI        $1,R2          | CLR        R1
 200b3c4:	4b 43 40 7c 	MOV        $124+SP,R9
 200b3c8:	78 83 fa f8 	BRA        @0x0200aec4    // 200aec4 <_vfiprintf_r+0x1148>
 200b3cc:	94 10 91 04 	LW         16(SP),R2      | AND        $4,R2
 200b3d0:	78 a8 01 70 	BNZ        @0x0200b544    // 200b544 <_vfiprintf_r+0x17c8>
 200b3d4:	78 80 00 e8 	BRA        @0x0200b4c0    // 200b4c0 <_vfiprintf_r+0x1744>
 200b3d8:	8c 0c cc 04 	LW         12(SP),R1      | LW         4(SP),R9
 200b3dc:	0c 06 40 00 	CMP        R9,R1
 200b3e0:	0b 52 40 00 	MOV.LT     R9,R1
 200b3e4:	ac 1c aa 88 	LW         28(SP),R5      | ADD        R1,R5
 200b3e8:	2c c7 40 1c 	SW         R5,$28(SP)
 200b3ec:	78 83 fe 8c 	BRA        @0x0200b27c    // 200b27c <_vfiprintf_r+0x1500>
 200b3f0:	8c 10 89 04 	LW         16(SP),R1      | AND        $4,R1
 200b3f4:	78 a8 00 f4 	BNZ        @0x0200b4ec    // 200b4ec <_vfiprintf_r+0x1770>
 200b3f8:	78 83 ff dc 	BRA        @0x0200b3d8    // 200b3d8 <_vfiprintf_r+0x165c>
 200b3fc:	a6 01 97 88 	LDI        $1,R4          | MOV        R1,R2
 200b400:	4b 43 40 7c 	MOV        $124+SP,R9
 200b404:	78 83 fd 24 	BRA        @0x0200b12c    // 200b12c <_vfiprintf_r+0x13b0>
 200b408:	8c 0c cc 04 	LW         12(SP),R1      | LW         4(SP),R9
 200b40c:	0c 06 40 00 	CMP        R9,R1
 200b410:	0b 52 40 00 	MOV.LT     R9,R1
 200b414:	ac 1c aa 88 	LW         28(SP),R5      | ADD        R1,R5
 200b418:	2c c7 40 1c 	SW         R5,$28(SP)
 200b41c:	78 83 fe 5c 	BRA        @0x0200b27c    // 200b27c <_vfiprintf_r+0x1500>
 200b420:	8c 0c cc 04 	LW         12(SP),R1      | LW         4(SP),R9
 200b424:	0c 06 40 00 	CMP        R9,R1
 200b428:	0b 52 40 00 	MOV.LT     R9,R1
 200b42c:	ac 1c aa 88 	LW         28(SP),R5      | ADD        R1,R5
 200b430:	2c c7 40 1c 	SW         R5,$28(SP)
 200b434:	78 83 fe 44 	BRA        @0x0200b27c    // 200b27c <_vfiprintf_r+0x1500>
 200b438:	4b 43 40 45 	MOV        $69+SP,R9
 200b43c:	4c c7 40 7c 	SW         R9,$124(SP)
 200b440:	0e 00 00 01 	LDI        $1,R1
 200b444:	0c c7 40 80 	SW         R1,$128(SP)
 200b448:	96 01 9e 01 	LDI        $1,R2          | LDI        $1,R3
 200b44c:	4b 43 40 7c 	MOV        $124+SP,R9
 200b450:	78 83 f6 54 	BRA        @0x0200aaa8    // 200aaa8 <_vfiprintf_r+0xd2c>
 200b454:	0d 87 40 45 	LB         69(SP),R1
 200b458:	0c 00 00 00 	CMP        $0,R1
 200b45c:	78 ab ff d8 	BNZ        @0x0200b438    // 200b438 <_vfiprintf_r+0x16bc>
 200b460:	78 80 00 b4 	BRA        @0x0200b518    // 200b518 <_vfiprintf_r+0x179c>
 200b464:	13 43 40 46 	MOV        $70+SP,R2
 200b468:	14 c7 40 7c 	SW         R2,$124(SP)
 200b46c:	1e 00 00 02 	LDI        $2,R3
 200b470:	1c c7 40 80 	SW         R3,$128(SP)
 200b474:	0e 00 00 01 	LDI        $1,R1
 200b478:	4b 43 40 7c 	MOV        $124+SP,R9
 200b47c:	78 83 f6 f0 	BRA        @0x0200ab70    // 200ab70 <_vfiprintf_r+0xdf4>
 200b480:	a4 20 a3 00 	LW         32(SP),R4      | CMP        $0,R4
 200b484:	78 ab ff dc 	BNZ        @0x0200b464    // 200b464 <_vfiprintf_r+0x16e8>
 200b488:	8e 00 96 01 	CLR        R1             | LDI        $1,R2
 200b48c:	1b 41 00 00 	MOV        R4,R3
 200b490:	4b 43 40 7c 	MOV        $124+SP,R9
 200b494:	78 83 f7 84 	BRA        @0x0200ac1c    // 200ac1c <_vfiprintf_r+0xea0>
 200b498:	2c 87 40 30 	LW         48(SP),R5
 200b49c:	2c c7 40 7c 	SW         R5,$124(SP)
 200b4a0:	0c 87 40 14 	LW         20(SP),R1
 200b4a4:	0c c7 40 80 	SW         R1,$128(SP)
 200b4a8:	0c c7 40 50 	SW         R1,$80(SP)
 200b4ac:	4e 00 00 01 	LDI        $1,R9
 200b4b0:	4c c7 40 4c 	SW         R9,$76(SP)
 200b4b4:	16 00 00 01 	LDI        $1,R2
 200b4b8:	4b 43 40 7c 	MOV        $124+SP,R9
 200b4bc:	78 83 fb 6c 	BRA        @0x0200b02c    // 200b02c <_vfiprintf_r+0x12b0>
 200b4c0:	8c 0c a4 04 	LW         12(SP),R1      | LW         4(SP),R4
 200b4c4:	0c 05 00 00 	CMP        R4,R1
 200b4c8:	0b 51 00 00 	MOV.LT     R4,R1
 200b4cc:	ac 1c aa 88 	LW         28(SP),R5      | ADD        R1,R5
 200b4d0:	2c c7 40 1c 	SW         R5,$28(SP)
 200b4d4:	78 83 fd a4 	BRA        @0x0200b27c    // 200b27c <_vfiprintf_r+0x1500>
 200b4d8:	8c 0c 8b c8 	LW         12(SP),R1      | CMP        R9,R1
 200b4dc:	0b 52 40 00 	MOV.LT     R9,R1
 200b4e0:	ac 1c aa 88 	LW         28(SP),R5      | ADD        R1,R5
 200b4e4:	2c c7 40 1c 	SW         R5,$28(SP)
 200b4e8:	78 83 fd 90 	BRA        @0x0200b27c    // 200b27c <_vfiprintf_r+0x1500>
 200b4ec:	b4 0c cc 04 	LW         12(SP),R6      | LW         4(SP),R9
 200b4f0:	b0 c8 b3 01 	SUB        R9,R6          | CMP        $1,R6
 200b4f4:	78 b3 fb 50 	BGE        @0x0200b048    // 200b048 <_vfiprintf_r+0x12cc>
 200b4f8:	78 83 ff dc 	BRA        @0x0200b4d8    // 200b4d8 <_vfiprintf_r+0x175c>
 200b4fc:	0b 43 40 46 	MOV        $70+SP,R1
 200b500:	0c c7 40 7c 	SW         R1,$124(SP)
 200b504:	16 00 00 02 	LDI        $2,R2
 200b508:	14 c7 40 80 	SW         R2,$128(SP)
 200b50c:	8e 01 9e 02 	LDI        $1,R1          | LDI        $2,R3
 200b510:	4b 43 40 7c 	MOV        $124+SP,R9
 200b514:	78 83 f6 58 	BRA        @0x0200ab70    // 200ab70 <_vfiprintf_r+0xdf4>
 200b518:	a4 20 a3 00 	LW         32(SP),R4      | CMP        $0,R4
 200b51c:	78 ab ff dc 	BNZ        @0x0200b4fc    // 200b4fc <_vfiprintf_r+0x1780>
 200b520:	8e 00 96 01 	CLR        R1             | LDI        $1,R2
 200b524:	1b 41 00 00 	MOV        R4,R3
 200b528:	4b 43 40 7c 	MOV        $124+SP,R9
 200b52c:	78 83 f8 b4 	BRA        @0x0200ade4    // 200ade4 <_vfiprintf_r+0x1068>
 200b530:	8c 0c 8b a0 	LW         12(SP),R1      | CMP        R4,R1
 200b534:	0b 51 00 00 	MOV.LT     R4,R1
 200b538:	cc 1c ca 88 	LW         28(SP),R9      | ADD        R1,R9
 200b53c:	4c c7 40 1c 	SW         R9,$28(SP)
 200b540:	78 83 fd 38 	BRA        @0x0200b27c    // 200b27c <_vfiprintf_r+0x1500>
 200b544:	b4 0c a4 04 	LW         12(SP),R6      | LW         4(SP),R4
 200b548:	b0 a0 97 88 	SUB        R4,R6          | MOV        R1,R2
 200b54c:	4b 43 40 7c 	MOV        $124+SP,R9
 200b550:	34 00 00 01 	CMP        $1,R6
 200b554:	78 b3 fa fc 	BGE        @0x0200b054    // 200b054 <_vfiprintf_r+0x12d8>
 200b558:	78 83 ff d4 	BRA        @0x0200b530    // 200b530 <_vfiprintf_r+0x17b4>
 200b55c:	0c 87 40 1c 	LW         28(SP),R1
 200b560:	04 87 40 bc 	LW         188(SP),R0
 200b564:	2c 87 40 c0 	LW         192(SP),R5
 200b568:	34 87 40 c4 	LW         196(SP),R6
 200b56c:	3c 87 40 c8 	LW         200(SP),R7
 200b570:	44 87 40 cc 	LW         204(SP),R8
 200b574:	4c 87 40 d0 	LW         208(SP),R9
 200b578:	54 87 40 d4 	LW         212(SP),R10
 200b57c:	5c 87 40 d8 	LW         216(SP),R11
 200b580:	64 87 40 dc 	LW         220(SP),R12
 200b584:	68 80 00 e0 	ADD        $224,SP
 200b588:	7b 40 00 00 	RTN

0200b58c <vfiprintf>:
 200b58c:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 200b590:	a7 98 9f 90 	MOV        R3,R4          | MOV        R2,R3
 200b594:	13 40 40 00 	MOV        R1,R2
 200b598:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 200b59c:	0a 40 e8 84 
 200b5a0:	8c 88 84 00 	LW         (R1),R1        | LW         (SP),R0
 200b5a4:	68 80 00 04 	ADD        $4,SP
 200b5a8:	78 83 e7 d0 	BRA        @0x02009d7c    // 2009d7c <_vfiprintf_r>

0200b5ac <__sbprintf>:
 200b5ac:	68 00 04 7c 	SUB        $1148,SP
 200b5b0:	04 c7 44 6c 	SW         R0,$1132(SP)
 200b5b4:	2c c7 44 70 	SW         R5,$1136(SP)
 200b5b8:	34 c7 44 74 	SW         R6,$1140(SP)
 200b5bc:	3c c7 44 78 	SW         R7,$1144(SP)
 200b5c0:	bf 88 af 90 	MOV        R1,R7          | MOV        R2,R5
 200b5c4:	15 04 80 0c 	LH         12(R2),R2
 200b5c8:	10 40 ff fd 	AND        $65533,R2
 200b5cc:	15 47 40 0c 	SH         R2,$12(SP)
 200b5d0:	04 85 40 68 	LW         104(R5),R0
 200b5d4:	04 c7 40 68 	SW         R0,$104(SP)
 200b5d8:	05 05 40 0e 	LH         14(R5),R0
 200b5dc:	05 47 40 0e 	SH         R0,$14(SP)
 200b5e0:	04 85 40 1c 	LW         28(R5),R0
 200b5e4:	04 c7 40 1c 	SW         R0,$28(SP)
 200b5e8:	04 85 40 24 	LW         36(R5),R0
 200b5ec:	85 24 97 e8 	SW         R0,$36(SP)     | MOV        SP,R2
 200b5f0:	10 80 00 6c 	ADD        $108,R2
 200b5f4:	95 00 95 10 	SW         R2,(SP)        | SW         R2,$16(SP)
 200b5f8:	06 00 04 00 	LDI        $1024,R0
 200b5fc:	85 08 85 14 	SW         R0,$8(SP)      | SW         R0,$20(SP)
 200b600:	86 00 85 18 	CLR        R0             | SW         R0,$24(SP)
 200b604:	13 43 40 00 	MOV        SP,R2
 200b608:	87 fa fc f8 	JSR        0x02009d7c     // 2009d7c <_vfiprintf_r>
 200b60c:	02 00 9d 7c 
 200b610:	b7 88 8b 00 	MOV        R1,R6          | CMP        $0,R1
 200b614:	78 90 00 14 	BLT        @0x0200b62c    // 200b62c <__sbprintf+0x80>
 200b618:	97 e8 8f b8 	MOV        SP,R2          | MOV        R7,R1
 200b61c:	87 fa fc f8 	JSR        0x0200577c     // 200577c <_fflush_r>
 200b620:	02 00 57 7c 
 200b624:	0c 00 00 00 	CMP        $0,R1
 200b628:	32 2b ff ff 	BREV.NZ    $-1,R6
 200b62c:	0d 07 40 0c 	LH         12(SP),R1
 200b630:	08 40 00 40 	AND        $64,R1
 200b634:	78 88 00 0c 	BZ         @0x0200b644    // 200b644 <__sbprintf+0x98>
 200b638:	0d 05 40 0c 	LH         12(R5),R1
 200b63c:	08 c0 00 40 	OR         $64,R1
 200b640:	0d 45 40 0c 	SH         R1,$12(R5)
 200b644:	0b 41 80 00 	MOV        R6,R1
 200b648:	04 87 44 6c 	LW         1132(SP),R0
 200b64c:	2c 87 44 70 	LW         1136(SP),R5
 200b650:	34 87 44 74 	LW         1140(SP),R6
 200b654:	3c 87 44 78 	LW         1144(SP),R7
 200b658:	68 80 04 7c 	ADD        $1148,SP
 200b65c:	7b 40 00 00 	RTN

0200b660 <_wctomb_r>:
 200b660:	e8 08 85 00 	SUB        $8,SP          | SW         R0,(SP)
 200b664:	ad 04 84 00 	SW         R5,$4(SP)      | LW         (SP),R0
 200b668:	ac 04 ea 08 	LW         4(SP),R5       | ADD        $8,SP
 200b66c:	7c 85 40 e0 	LW         224(R5),PC

0200b670 <__ascii_wctomb>:
 200b670:	14 00 00 00 	CMP        $0,R2
 200b674:	78 88 00 24 	BZ         @0x0200b69c    // 200b69c <__ascii_wctomb+0x2c>
 200b678:	1c 00 01 00 	CMP        $256,R3
 200b67c:	12 38 00 00 	LDI.NC     0x0000008a,R2  // 8a <_rom+0x8a>
 200b680:	12 78 00 8a 
 200b684:	14 fc 40 00 	SW.NC      R2,(R1)
 200b688:	0a 3b ff ff 	BREV.NC    $-1,R1
 200b68c:	1d dc 80 00 	SB.C       R3,(R2)
 200b690:	0a 18 00 00 	LDI.C      0x00000001,R1  // 1 <_rom+0x1>
 200b694:	0a 58 00 01 
 200b698:	7b 40 00 00 	RTN
 200b69c:	0b 40 80 00 	MOV        R2,R1
 200b6a0:	7b 40 00 00 	RTN

0200b6a4 <_calloc_r>:
 200b6a4:	e8 08 85 00 	SUB        $8,SP          | SW         R0,(SP)
 200b6a8:	2c c7 40 04 	SW         R5,$4(SP)
 200b6ac:	13 04 c0 00 	MPY        R3,R2
 200b6b0:	87 fa fc f8 	JSR        0x02000ab8     // 2000ab8 <_malloc_r>
 200b6b4:	02 00 0a b8 
 200b6b8:	af 88 8b 00 	MOV        R1,R5          | CMP        $0,R1
 200b6bc:	78 88 00 74 	BZ         @0x0200b734    // 200b734 <_calloc_r+0x90>
 200b6c0:	9c 8c 99 7c 	LW         -4(R1),R3      | AND        $-4,R3
 200b6c4:	9a 7c 9b 25 	ADD        $-4,R3         | CMP        $37,R3
 200b6c8:	78 b8 00 5c 	BNC        @0x0200b728    // 200b728 <_calloc_r+0x84>
 200b6cc:	1c 00 00 14 	CMP        $20,R3
 200b6d0:	78 98 00 44 	BC         @0x0200b718    // 200b718 <_calloc_r+0x74>
 200b6d4:	8e 00 8d a8 	CLR        R1             | SW         R1,(R5)
 200b6d8:	0c c5 40 04 	SW         R1,$4(R5)
 200b6dc:	8f a8 8a 08 	MOV        R5,R1          | ADD        $8,R1
 200b6e0:	1c 00 00 1c 	CMP        $28,R3
 200b6e4:	78 98 00 30 	BC         @0x0200b718    // 200b718 <_calloc_r+0x74>
 200b6e8:	16 00 00 00 	CLR        R2
 200b6ec:	14 c5 40 08 	SW         R2,$8(R5)
 200b6f0:	14 c5 40 0c 	SW         R2,$12(R5)
 200b6f4:	8f a8 8a 10 	MOV        R5,R1          | ADD        $16,R1
 200b6f8:	1c 00 00 24 	CMP        $36,R3
 200b6fc:	78 a8 00 18 	BNZ        @0x0200b718    // 200b718 <_calloc_r+0x74>
 200b700:	0e 00 00 00 	CLR        R1
 200b704:	0c c5 40 10 	SW         R1,$16(R5)
 200b708:	8f a8 8a 18 	MOV        R5,R1          | ADD        $24,R1
 200b70c:	16 00 00 00 	CLR        R2
 200b710:	14 c5 40 14 	SW         R2,$20(R5)
 200b714:	78 80 00 00 	BRA        @0x0200b718    // 200b718 <_calloc_r+0x74>
 200b718:	96 00 95 88 	CLR        R2             | SW         R2,(R1)
 200b71c:	14 c4 40 04 	SW         R2,$4(R1)
 200b720:	14 c4 40 08 	SW         R2,$8(R1)
 200b724:	78 80 00 0c 	BRA        @0x0200b734    // 200b734 <_calloc_r+0x90>
 200b728:	16 00 00 00 	CLR        R2
 200b72c:	87 fa fc f8 	JSR        0x02001640     // 2001640 <memset>
 200b730:	02 00 16 40 
 200b734:	8f a8 84 00 	MOV        R5,R1          | LW         (SP),R0
 200b738:	ac 04 ea 08 	LW         4(SP),R5       | ADD        $8,SP
 200b73c:	7b 40 00 00 	RTN

0200b740 <_fclose_r>:
 200b740:	e8 10 85 00 	SUB        $16,SP         | SW         R0,(SP)
 200b744:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200b748:	bd 0c 93 00 	SW         R7,$12(SP)     | CMP        $0,R2
 200b74c:	78 a8 00 08 	BNZ        @0x0200b758    // 200b758 <_fclose_r+0x18>
 200b750:	3e 00 00 00 	CLR        R7
 200b754:	78 80 00 e8 	BRA        @0x0200b840    // 200b840 <_fclose_r+0x100>
 200b758:	b7 88 af 90 	MOV        R1,R6          | MOV        R2,R5
 200b75c:	0c 00 00 00 	CMP        $0,R1
 200b760:	78 88 00 14 	BZ         @0x0200b778    // 200b778 <_fclose_r+0x38>
 200b764:	14 84 40 38 	LW         56(R1),R2
 200b768:	14 00 00 00 	CMP        $0,R2
 200b76c:	78 a8 00 08 	BNZ        @0x0200b778    // 200b778 <_fclose_r+0x38>
 200b770:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 200b774:	02 00 63 48 
 200b778:	0d 05 40 0c 	LH         12(R5),R1
 200b77c:	09 80 00 10 	LSL        $16,R1
 200b780:	09 c0 00 10 	ASR        $16,R1
 200b784:	0c 00 00 00 	CMP        $0,R1
 200b788:	78 8b ff c4 	BZ         @0x0200b750    // 200b750 <_fclose_r+0x10>
 200b78c:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 200b790:	87 fa fc f8 	JSR        0x02005a50     // 2005a50 <__sflush_r>
 200b794:	02 00 5a 50 
 200b798:	3b 40 40 00 	MOV        R1,R7
 200b79c:	1c 85 40 2c 	LW         44(R5),R3
 200b7a0:	1c 00 00 00 	CMP        $0,R3
 200b7a4:	78 88 00 14 	BZ         @0x0200b7bc    // 200b7bc <_fclose_r+0x7c>
 200b7a8:	14 85 40 1c 	LW         28(R5),R2
 200b7ac:	0b 41 80 00 	MOV        R6,R1
 200b7b0:	87 f9 ff 98 	JSR        R3
 200b7b4:	0c 00 00 00 	CMP        $0,R1
 200b7b8:	3a 13 ff ff 	BREV.LT    $-1,R7
 200b7bc:	0d 05 40 0c 	LH         12(R5),R1
 200b7c0:	08 40 00 80 	AND        $128,R1
 200b7c4:	78 88 00 10 	BZ         @0x0200b7d8    // 200b7d8 <_fclose_r+0x98>
 200b7c8:	14 85 40 10 	LW         16(R5),R2
 200b7cc:	0b 41 80 00 	MOV        R6,R1
 200b7d0:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200b7d4:	02 00 66 a8 
 200b7d8:	14 85 40 30 	LW         48(R5),R2
 200b7dc:	14 00 00 00 	CMP        $0,R2
 200b7e0:	78 88 00 24 	BZ         @0x0200b808    // 200b808 <_fclose_r+0xc8>
 200b7e4:	0b 41 40 00 	MOV        R5,R1
 200b7e8:	08 80 00 40 	ADD        $64,R1
 200b7ec:	14 04 40 00 	CMP        R1,R2
 200b7f0:	78 88 00 0c 	BZ         @0x0200b800    // 200b800 <_fclose_r+0xc0>
 200b7f4:	0b 41 80 00 	MOV        R6,R1
 200b7f8:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200b7fc:	02 00 66 a8 
 200b800:	06 00 00 00 	CLR        R0
 200b804:	04 c5 40 30 	SW         R0,$48(R5)
 200b808:	14 85 40 44 	LW         68(R5),R2
 200b80c:	14 00 00 00 	CMP        $0,R2
 200b810:	78 88 00 14 	BZ         @0x0200b828    // 200b828 <_fclose_r+0xe8>
 200b814:	0b 41 80 00 	MOV        R6,R1
 200b818:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200b81c:	02 00 66 a8 
 200b820:	06 00 00 00 	CLR        R0
 200b824:	04 c5 40 44 	SW         R0,$68(R5)
 200b828:	87 fa fc f8 	JSR        0x020064dc     // 20064dc <__sfp_lock_acquire>
 200b82c:	02 00 64 dc 
 200b830:	06 00 00 00 	CLR        R0
 200b834:	05 45 40 0c 	SH         R0,$12(R5)
 200b838:	87 fa fc f8 	JSR        0x020064e0     // 20064e0 <__sfp_lock_release>
 200b83c:	02 00 64 e0 
 200b840:	8f b8 84 00 	MOV        R7,R1          | LW         (SP),R0
 200b844:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 200b848:	bc 0c ea 10 	LW         12(SP),R7      | ADD        $16,SP
 200b84c:	7b 40 00 00 	RTN

0200b850 <fclose>:
 200b850:	e8 10 85 00 	SUB        $16,SP         | SW         R0,(SP)
 200b854:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200b858:	3c c7 40 0c 	SW         R7,$12(SP)
 200b85c:	12 03 00 40 	LDI        0x0200e884,R2  // 200e884 <_impure_ptr>
 200b860:	12 40 e8 84 
 200b864:	b4 90 8b 00 	LW         (R2),R6        | CMP        $0,R1
 200b868:	78 a8 00 08 	BNZ        @0x0200b874    // 200b874 <fclose+0x24>
 200b86c:	3e 00 00 00 	CLR        R7
 200b870:	78 80 00 e8 	BRA        @0x0200b95c    // 200b95c <fclose+0x10c>
 200b874:	af 88 b3 00 	MOV        R1,R5          | CMP        $0,R6
 200b878:	78 88 00 18 	BZ         @0x0200b894    // 200b894 <fclose+0x44>
 200b87c:	0c 85 80 38 	LW         56(R6),R1
 200b880:	0c 00 00 00 	CMP        $0,R1
 200b884:	78 a8 00 0c 	BNZ        @0x0200b894    // 200b894 <fclose+0x44>
 200b888:	0b 41 80 00 	MOV        R6,R1
 200b88c:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 200b890:	02 00 63 48 
 200b894:	0d 05 40 0c 	LH         12(R5),R1
 200b898:	09 80 00 10 	LSL        $16,R1
 200b89c:	09 c0 00 10 	ASR        $16,R1
 200b8a0:	0c 00 00 00 	CMP        $0,R1
 200b8a4:	78 8b ff c4 	BZ         @0x0200b86c    // 200b86c <fclose+0x1c>
 200b8a8:	97 a8 8f b0 	MOV        R5,R2          | MOV        R6,R1
 200b8ac:	87 fa fc f8 	JSR        0x02005a50     // 2005a50 <__sflush_r>
 200b8b0:	02 00 5a 50 
 200b8b4:	3b 40 40 00 	MOV        R1,R7
 200b8b8:	1c 85 40 2c 	LW         44(R5),R3
 200b8bc:	1c 00 00 00 	CMP        $0,R3
 200b8c0:	78 88 00 14 	BZ         @0x0200b8d8    // 200b8d8 <fclose+0x88>
 200b8c4:	14 85 40 1c 	LW         28(R5),R2
 200b8c8:	0b 41 80 00 	MOV        R6,R1
 200b8cc:	87 f9 ff 98 	JSR        R3
 200b8d0:	0c 00 00 00 	CMP        $0,R1
 200b8d4:	3a 13 ff ff 	BREV.LT    $-1,R7
 200b8d8:	0d 05 40 0c 	LH         12(R5),R1
 200b8dc:	08 40 00 80 	AND        $128,R1
 200b8e0:	78 88 00 10 	BZ         @0x0200b8f4    // 200b8f4 <fclose+0xa4>
 200b8e4:	14 85 40 10 	LW         16(R5),R2
 200b8e8:	0b 41 80 00 	MOV        R6,R1
 200b8ec:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200b8f0:	02 00 66 a8 
 200b8f4:	14 85 40 30 	LW         48(R5),R2
 200b8f8:	14 00 00 00 	CMP        $0,R2
 200b8fc:	78 88 00 24 	BZ         @0x0200b924    // 200b924 <fclose+0xd4>
 200b900:	0b 41 40 00 	MOV        R5,R1
 200b904:	08 80 00 40 	ADD        $64,R1
 200b908:	14 04 40 00 	CMP        R1,R2
 200b90c:	78 88 00 0c 	BZ         @0x0200b91c    // 200b91c <fclose+0xcc>
 200b910:	0b 41 80 00 	MOV        R6,R1
 200b914:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200b918:	02 00 66 a8 
 200b91c:	06 00 00 00 	CLR        R0
 200b920:	04 c5 40 30 	SW         R0,$48(R5)
 200b924:	14 85 40 44 	LW         68(R5),R2
 200b928:	14 00 00 00 	CMP        $0,R2
 200b92c:	78 88 00 14 	BZ         @0x0200b944    // 200b944 <fclose+0xf4>
 200b930:	0b 41 80 00 	MOV        R6,R1
 200b934:	87 fa fc f8 	JSR        0x020066a8     // 20066a8 <_free_r>
 200b938:	02 00 66 a8 
 200b93c:	06 00 00 00 	CLR        R0
 200b940:	04 c5 40 44 	SW         R0,$68(R5)
 200b944:	87 fa fc f8 	JSR        0x020064dc     // 20064dc <__sfp_lock_acquire>
 200b948:	02 00 64 dc 
 200b94c:	06 00 00 00 	CLR        R0
 200b950:	05 45 40 0c 	SH         R0,$12(R5)
 200b954:	87 fa fc f8 	JSR        0x020064e0     // 20064e0 <__sfp_lock_release>
 200b958:	02 00 64 e0 
 200b95c:	8f b8 84 00 	MOV        R7,R1          | LW         (SP),R0
 200b960:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 200b964:	bc 0c ea 10 	LW         12(SP),R7      | ADD        $16,SP
 200b968:	7b 40 00 00 	RTN

0200b96c <__fputwc>:
 200b96c:	e8 14 85 04 	SUB        $20,SP         | SW         R0,$4(SP)
 200b970:	ad 08 b5 0c 	SW         R5,$8(SP)      | SW         R6,$12(SP)
 200b974:	bd 10 bf 88 	SW         R7,$16(SP)     | MOV        R1,R7
 200b978:	b7 90 af 98 	MOV        R2,R6          | MOV        R3,R5
 200b97c:	87 fa fc f8 	JSR        0x020070a8     // 20070a8 <__locale_mb_cur_max>
 200b980:	02 00 70 a8 
 200b984:	0c 00 00 01 	CMP        $1,R1
 200b988:	78 a8 00 14 	BNZ        @0x0200b9a0    // 200b9a0 <__fputwc+0x34>
 200b98c:	8f b0 8a 7f 	MOV        R6,R1          | ADD        $-1,R1
 200b990:	0c 00 00 ff 	CMP        $255,R1
 200b994:	78 b8 00 08 	BNC        @0x0200b9a0    // 200b9a0 <__fputwc+0x34>
 200b998:	35 c7 40 03 	SB         R6,$3(SP)
 200b99c:	78 80 00 3c 	BRA        @0x0200b9dc    // 200b9dc <__fputwc+0x70>
 200b9a0:	23 41 40 60 	MOV        $96+R5,R4
 200b9a4:	9f b0 97 eb 	MOV        R6,R3          | MOV        $3+SP,R2
 200b9a8:	0b 41 c0 00 	MOV        R7,R1
 200b9ac:	87 fa fc f8 	JSR        0x0200bed8     // 200bed8 <_wcrtomb_r>
 200b9b0:	02 00 be d8 
 200b9b4:	0c 03 ff ff 	CMP        $-1,R1
 200b9b8:	78 a8 00 10 	BNZ        @0x0200b9cc    // 200b9cc <__fputwc+0x60>
 200b9bc:	15 05 40 0c 	LH         12(R5),R2
 200b9c0:	10 c0 00 40 	OR         $64,R2
 200b9c4:	15 45 40 0c 	SH         R2,$12(R5)
 200b9c8:	78 80 00 64 	BRA        @0x0200ba30    // 200ba30 <__fputwc+0xc4>
 200b9cc:	0c 00 00 00 	CMP        $0,R1
 200b9d0:	78 a8 00 08 	BNZ        @0x0200b9dc    // 200b9dc <__fputwc+0x70>
 200b9d4:	0b 41 80 00 	MOV        R6,R1
 200b9d8:	78 80 00 54 	BRA        @0x0200ba30    // 200ba30 <__fputwc+0xc4>
 200b9dc:	15 87 40 03 	LB         3(SP),R2
 200b9e0:	1c 85 40 08 	LW         8(R5),R3
 200b9e4:	18 83 ff ff 	ADD        $-1,R3
 200b9e8:	1c c5 40 08 	SW         R3,$8(R5)
 200b9ec:	78 b0 00 1c 	BGE        @0x0200ba0c    // 200ba0c <__fputwc+0xa0>
 200b9f0:	0c 85 40 18 	LW         24(R5),R1
 200b9f4:	9b 88 9e 00 	CMP        R1,R3          | CLR        R3
 200b9f8:	1a 70 00 01 	LDILO.GE   $1,R3
 200b9fc:	93 0a 8e 00 	CMP        $10,R2         | CLR        R1
 200ba00:	0a 68 00 01 	LDILO.NZ   $1,R1
 200ba04:	18 44 40 00 	AND        R1,R3
 200ba08:	78 88 00 10 	BZ         @0x0200ba1c    // 200ba1c <__fputwc+0xb0>
 200ba0c:	9c a8 8f 98 	LW         (R5),R3        | MOV        R3,R1
 200ba10:	8a 01 8d a8 	ADD        $1,R1          | SW         R1,(R5)
 200ba14:	15 c4 c0 00 	SB         R2,(R3)
 200ba18:	78 83 ff b8 	BRA        @0x0200b9d4    // 200b9d4 <__fputwc+0x68>
 200ba1c:	9f a8 8f b8 	MOV        R5,R3          | MOV        R7,R1
 200ba20:	87 fa fc f8 	JSR        0x0200bc54     // 200bc54 <__swbuf_r>
 200ba24:	02 00 bc 54 
 200ba28:	0c 03 ff ff 	CMP        $-1,R1
 200ba2c:	78 ab ff a4 	BNZ        @0x0200b9d4    // 200b9d4 <__fputwc+0x68>
 200ba30:	84 04 ac 08 	LW         4(SP),R0       | LW         8(SP),R5
 200ba34:	b4 0c bc 10 	LW         12(SP),R6      | LW         16(SP),R7
 200ba38:	ea 14 ff 80 	ADD        $20,SP         | RTN

0200ba3c <_fputwc_r>:
 200ba3c:	e8 14 85 04 	SUB        $20,SP         | SW         R0,$4(SP)
 200ba40:	ad 08 b5 0c 	SW         R5,$8(SP)      | SW         R6,$12(SP)
 200ba44:	bd 10 bf 88 	SW         R7,$16(SP)     | MOV        R1,R7
 200ba48:	b7 90 af 98 	MOV        R2,R6          | MOV        R3,R5
 200ba4c:	0d 04 c0 0c 	LH         12(R3),R1
 200ba50:	13 40 40 00 	MOV        R1,R2
 200ba54:	10 40 20 00 	AND        $8192,R2
 200ba58:	78 a8 00 18 	BNZ        @0x0200ba74    // 200ba74 <_fputwc_r+0x38>
 200ba5c:	14 84 c0 68 	LW         104(R3),R2
 200ba60:	08 c0 20 00 	OR         $8192,R1
 200ba64:	0d 44 c0 0c 	SH         R1,$12(R3)
 200ba68:	0b 40 80 00 	MOV        R2,R1
 200ba6c:	08 c0 20 00 	OR         $8192,R1
 200ba70:	0c c4 c0 68 	SW         R1,$104(R3)
 200ba74:	87 fa fc f8 	JSR        0x020070a8     // 20070a8 <__locale_mb_cur_max>
 200ba78:	02 00 70 a8 
 200ba7c:	0c 00 00 01 	CMP        $1,R1
 200ba80:	78 a8 00 14 	BNZ        @0x0200ba98    // 200ba98 <_fputwc_r+0x5c>
 200ba84:	8f b0 8a 7f 	MOV        R6,R1          | ADD        $-1,R1
 200ba88:	0c 00 00 ff 	CMP        $255,R1
 200ba8c:	78 b8 00 08 	BNC        @0x0200ba98    // 200ba98 <_fputwc_r+0x5c>
 200ba90:	35 c7 40 03 	SB         R6,$3(SP)
 200ba94:	78 80 00 3c 	BRA        @0x0200bad4    // 200bad4 <_fputwc_r+0x98>
 200ba98:	23 41 40 60 	MOV        $96+R5,R4
 200ba9c:	9f b0 97 eb 	MOV        R6,R3          | MOV        $3+SP,R2
 200baa0:	0b 41 c0 00 	MOV        R7,R1
 200baa4:	87 fa fc f8 	JSR        0x0200bed8     // 200bed8 <_wcrtomb_r>
 200baa8:	02 00 be d8 
 200baac:	0c 03 ff ff 	CMP        $-1,R1
 200bab0:	78 a8 00 10 	BNZ        @0x0200bac4    // 200bac4 <_fputwc_r+0x88>
 200bab4:	15 05 40 0c 	LH         12(R5),R2
 200bab8:	10 c0 00 40 	OR         $64,R2
 200babc:	15 45 40 0c 	SH         R2,$12(R5)
 200bac0:	78 80 00 64 	BRA        @0x0200bb28    // 200bb28 <_fputwc_r+0xec>
 200bac4:	0c 00 00 00 	CMP        $0,R1
 200bac8:	78 a8 00 08 	BNZ        @0x0200bad4    // 200bad4 <_fputwc_r+0x98>
 200bacc:	0b 41 80 00 	MOV        R6,R1
 200bad0:	78 80 00 54 	BRA        @0x0200bb28    // 200bb28 <_fputwc_r+0xec>
 200bad4:	15 87 40 03 	LB         3(SP),R2
 200bad8:	1c 85 40 08 	LW         8(R5),R3
 200badc:	18 83 ff ff 	ADD        $-1,R3
 200bae0:	1c c5 40 08 	SW         R3,$8(R5)
 200bae4:	78 b0 00 1c 	BGE        @0x0200bb04    // 200bb04 <_fputwc_r+0xc8>
 200bae8:	0c 85 40 18 	LW         24(R5),R1
 200baec:	9b 88 9e 00 	CMP        R1,R3          | CLR        R3
 200baf0:	1a 70 00 01 	LDILO.GE   $1,R3
 200baf4:	93 0a 8e 00 	CMP        $10,R2         | CLR        R1
 200baf8:	0a 68 00 01 	LDILO.NZ   $1,R1
 200bafc:	18 44 40 00 	AND        R1,R3
 200bb00:	78 88 00 10 	BZ         @0x0200bb14    // 200bb14 <_fputwc_r+0xd8>
 200bb04:	9c a8 8f 98 	LW         (R5),R3        | MOV        R3,R1
 200bb08:	8a 01 8d a8 	ADD        $1,R1          | SW         R1,(R5)
 200bb0c:	15 c4 c0 00 	SB         R2,(R3)
 200bb10:	78 83 ff b8 	BRA        @0x0200bacc    // 200bacc <_fputwc_r+0x90>
 200bb14:	9f a8 8f b8 	MOV        R5,R3          | MOV        R7,R1
 200bb18:	87 fa fc f8 	JSR        0x0200bc54     // 200bc54 <__swbuf_r>
 200bb1c:	02 00 bc 54 
 200bb20:	0c 03 ff ff 	CMP        $-1,R1
 200bb24:	78 ab ff a4 	BNZ        @0x0200bacc    // 200bacc <_fputwc_r+0x90>
 200bb28:	84 04 ac 08 	LW         4(SP),R0       | LW         8(SP),R5
 200bb2c:	b4 0c bc 10 	LW         12(SP),R6      | LW         16(SP),R7
 200bb30:	ea 14 ff 80 	ADD        $20,SP         | RTN

0200bb34 <fputwc>:
 200bb34:	e8 14 85 04 	SUB        $20,SP         | SW         R0,$4(SP)
 200bb38:	ad 08 b5 0c 	SW         R5,$8(SP)      | SW         R6,$12(SP)
 200bb3c:	bd 10 b7 88 	SW         R7,$16(SP)     | MOV        R1,R6
 200bb40:	2b 40 80 00 	MOV        R2,R5
 200bb44:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 200bb48:	0a 40 e8 84 
 200bb4c:	bc 88 bb 00 	LW         (R1),R7        | CMP        $0,R7
 200bb50:	78 88 00 18 	BZ         @0x0200bb6c    // 200bb6c <fputwc+0x38>
 200bb54:	0c 85 c0 38 	LW         56(R7),R1
 200bb58:	0c 00 00 00 	CMP        $0,R1
 200bb5c:	78 a8 00 0c 	BNZ        @0x0200bb6c    // 200bb6c <fputwc+0x38>
 200bb60:	0b 41 c0 00 	MOV        R7,R1
 200bb64:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 200bb68:	02 00 63 48 
 200bb6c:	0d 05 40 0c 	LH         12(R5),R1
 200bb70:	13 40 40 00 	MOV        R1,R2
 200bb74:	10 40 20 00 	AND        $8192,R2
 200bb78:	78 a8 00 18 	BNZ        @0x0200bb94    // 200bb94 <fputwc+0x60>
 200bb7c:	14 85 40 68 	LW         104(R5),R2
 200bb80:	08 c0 20 00 	OR         $8192,R1
 200bb84:	0d 45 40 0c 	SH         R1,$12(R5)
 200bb88:	0b 40 80 00 	MOV        R2,R1
 200bb8c:	08 c0 20 00 	OR         $8192,R1
 200bb90:	0c c5 40 68 	SW         R1,$104(R5)
 200bb94:	87 fa fc f8 	JSR        0x020070a8     // 20070a8 <__locale_mb_cur_max>
 200bb98:	02 00 70 a8 
 200bb9c:	0c 00 00 01 	CMP        $1,R1
 200bba0:	78 a8 00 14 	BNZ        @0x0200bbb8    // 200bbb8 <fputwc+0x84>
 200bba4:	8f b0 8a 7f 	MOV        R6,R1          | ADD        $-1,R1
 200bba8:	0c 00 00 ff 	CMP        $255,R1
 200bbac:	78 b8 00 08 	BNC        @0x0200bbb8    // 200bbb8 <fputwc+0x84>
 200bbb0:	35 c7 40 03 	SB         R6,$3(SP)
 200bbb4:	78 80 00 3c 	BRA        @0x0200bbf4    // 200bbf4 <fputwc+0xc0>
 200bbb8:	23 41 40 60 	MOV        $96+R5,R4
 200bbbc:	9f b0 97 eb 	MOV        R6,R3          | MOV        $3+SP,R2
 200bbc0:	0b 41 c0 00 	MOV        R7,R1
 200bbc4:	87 fa fc f8 	JSR        0x0200bed8     // 200bed8 <_wcrtomb_r>
 200bbc8:	02 00 be d8 
 200bbcc:	0c 03 ff ff 	CMP        $-1,R1
 200bbd0:	78 a8 00 10 	BNZ        @0x0200bbe4    // 200bbe4 <fputwc+0xb0>
 200bbd4:	15 05 40 0c 	LH         12(R5),R2
 200bbd8:	10 c0 00 40 	OR         $64,R2
 200bbdc:	15 45 40 0c 	SH         R2,$12(R5)
 200bbe0:	78 80 00 64 	BRA        @0x0200bc48    // 200bc48 <fputwc+0x114>
 200bbe4:	0c 00 00 00 	CMP        $0,R1
 200bbe8:	78 a8 00 08 	BNZ        @0x0200bbf4    // 200bbf4 <fputwc+0xc0>
 200bbec:	0b 41 80 00 	MOV        R6,R1
 200bbf0:	78 80 00 54 	BRA        @0x0200bc48    // 200bc48 <fputwc+0x114>
 200bbf4:	15 87 40 03 	LB         3(SP),R2
 200bbf8:	1c 85 40 08 	LW         8(R5),R3
 200bbfc:	18 83 ff ff 	ADD        $-1,R3
 200bc00:	1c c5 40 08 	SW         R3,$8(R5)
 200bc04:	78 b0 00 1c 	BGE        @0x0200bc24    // 200bc24 <fputwc+0xf0>
 200bc08:	0c 85 40 18 	LW         24(R5),R1
 200bc0c:	9b 88 9e 00 	CMP        R1,R3          | CLR        R3
 200bc10:	1a 70 00 01 	LDILO.GE   $1,R3
 200bc14:	93 0a 8e 00 	CMP        $10,R2         | CLR        R1
 200bc18:	0a 68 00 01 	LDILO.NZ   $1,R1
 200bc1c:	18 44 40 00 	AND        R1,R3
 200bc20:	78 88 00 10 	BZ         @0x0200bc34    // 200bc34 <fputwc+0x100>
 200bc24:	9c a8 8f 98 	LW         (R5),R3        | MOV        R3,R1
 200bc28:	8a 01 8d a8 	ADD        $1,R1          | SW         R1,(R5)
 200bc2c:	15 c4 c0 00 	SB         R2,(R3)
 200bc30:	78 83 ff b8 	BRA        @0x0200bbec    // 200bbec <fputwc+0xb8>
 200bc34:	9f a8 8f b8 	MOV        R5,R3          | MOV        R7,R1
 200bc38:	87 fa fc f8 	JSR        0x0200bc54     // 200bc54 <__swbuf_r>
 200bc3c:	02 00 bc 54 
 200bc40:	0c 03 ff ff 	CMP        $-1,R1
 200bc44:	78 ab ff a4 	BNZ        @0x0200bbec    // 200bbec <fputwc+0xb8>
 200bc48:	84 04 ac 08 	LW         4(SP),R0       | LW         8(SP),R5
 200bc4c:	b4 0c bc 10 	LW         12(SP),R6      | LW         16(SP),R7
 200bc50:	ea 14 ff 80 	ADD        $20,SP         | RTN

0200bc54 <__swbuf_r>:
 200bc54:	e8 14 85 00 	SUB        $20,SP         | SW         R0,(SP)
 200bc58:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200bc5c:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 200bc60:	bf 88 b7 90 	MOV        R1,R7          | MOV        R2,R6
 200bc64:	af 98 8b 00 	MOV        R3,R5          | CMP        $0,R1
 200bc68:	78 88 00 14 	BZ         @0x0200bc80    // 200bc80 <__swbuf_r+0x2c>
 200bc6c:	14 84 40 38 	LW         56(R1),R2
 200bc70:	14 00 00 00 	CMP        $0,R2
 200bc74:	78 a8 00 08 	BNZ        @0x0200bc80    // 200bc80 <__swbuf_r+0x2c>
 200bc78:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 200bc7c:	02 00 63 48 
 200bc80:	0c 85 40 18 	LW         24(R5),R1
 200bc84:	0c c5 40 08 	SW         R1,$8(R5)
 200bc88:	15 05 40 0c 	LH         12(R5),R2
 200bc8c:	0b 40 80 00 	MOV        R2,R1
 200bc90:	08 40 ff ff 	AND        $65535,R1
 200bc94:	9f 88 99 08 	MOV        R1,R3          | AND        $8,R3
 200bc98:	78 88 00 0c 	BZ         @0x0200bca8    // 200bca8 <__swbuf_r+0x54>
 200bc9c:	1c 85 40 10 	LW         16(R5),R3
 200bca0:	1c 00 00 00 	CMP        $0,R3
 200bca4:	78 a8 00 2c 	BNZ        @0x0200bcd4    // 200bcd4 <__swbuf_r+0x80>
 200bca8:	97 a8 8f b8 	MOV        R5,R2          | MOV        R7,R1
 200bcac:	87 fa fc f8 	JSR        0x02003cb4     // 2003cb4 <__swsetup_r>
 200bcb0:	02 00 3c b4 
 200bcb4:	0c 00 00 00 	CMP        $0,R1
 200bcb8:	78 88 00 08 	BZ         @0x0200bcc4    // 200bcc4 <__swbuf_r+0x70>
 200bcbc:	36 7f ff ff 	LDI        $-1,R6
 200bcc0:	78 80 00 bc 	BRA        @0x0200bd80    // 200bd80 <__swbuf_r+0x12c>
 200bcc4:	15 05 40 0c 	LH         12(R5),R2
 200bcc8:	0b 40 80 00 	MOV        R2,R1
 200bccc:	08 40 ff ff 	AND        $65535,R1
 200bcd0:	1c 85 40 10 	LW         16(R5),R3
 200bcd4:	43 41 80 00 	MOV        R6,R8
 200bcd8:	40 40 00 ff 	AND        $255,R8
 200bcdc:	30 40 00 ff 	AND        $255,R6
 200bce0:	08 40 20 00 	AND        $8192,R1
 200bce4:	78 a8 00 18 	BNZ        @0x0200bd00    // 200bd00 <__swbuf_r+0xac>
 200bce8:	10 c0 20 00 	OR         $8192,R2
 200bcec:	15 45 40 0c 	SH         R2,$12(R5)
 200bcf0:	7f 40 00 00 	LOCK
 200bcf4:	14 85 40 68 	LW         104(R5),R2
 200bcf8:	10 43 df ff 	AND        $-8193,R2
 200bcfc:	14 c5 40 68 	SW         R2,$104(R5)
 200bd00:	94 a8 8f 90 	LW         (R5),R2        | MOV        R2,R1
 200bd04:	08 04 c0 00 	SUB        R3,R1
 200bd08:	1c 85 40 14 	LW         20(R5),R3
 200bd0c:	0c 04 c0 00 	CMP        R3,R1
 200bd10:	78 b0 00 08 	BGE        @0x0200bd1c    // 200bd1c <__swbuf_r+0xc8>
 200bd14:	08 80 00 01 	ADD        $1,R1
 200bd18:	78 80 00 18 	BRA        @0x0200bd34    // 200bd34 <__swbuf_r+0xe0>
 200bd1c:	97 a8 8f b8 	MOV        R5,R2          | MOV        R7,R1
 200bd20:	87 fa fc f8 	JSR        0x0200577c     // 200577c <_fflush_r>
 200bd24:	02 00 57 7c 
 200bd28:	0c 00 00 00 	CMP        $0,R1
 200bd2c:	78 ab ff 8c 	BNZ        @0x0200bcbc    // 200bcbc <__swbuf_r+0x68>
 200bd30:	94 a8 8e 01 	LW         (R5),R2        | LDI        $1,R1
 200bd34:	1c 85 40 08 	LW         8(R5),R3
 200bd38:	18 83 ff ff 	ADD        $-1,R3
 200bd3c:	1c c5 40 08 	SW         R3,$8(R5)
 200bd40:	9f 90 9a 01 	MOV        R2,R3          | ADD        $1,R3
 200bd44:	1c c5 40 00 	SW         R3,(R5)
 200bd48:	45 c4 80 00 	SB         R8,(R2)
 200bd4c:	14 85 40 14 	LW         20(R5),R2
 200bd50:	14 04 40 00 	CMP        R1,R2
 200bd54:	78 88 00 14 	BZ         @0x0200bd6c    // 200bd6c <__swbuf_r+0x118>
 200bd58:	b3 0a 8e 00 	CMP        $10,R6         | CLR        R1
 200bd5c:	0a 48 00 01 	LDILO.Z    $1,R1
 200bd60:	15 85 40 0d 	LB         13(R5),R2
 200bd64:	08 44 80 00 	AND        R2,R1
 200bd68:	78 88 00 14 	BZ         @0x0200bd80    // 200bd80 <__swbuf_r+0x12c>
 200bd6c:	97 a8 8f b8 	MOV        R5,R2          | MOV        R7,R1
 200bd70:	87 fa fc f8 	JSR        0x0200577c     // 200577c <_fflush_r>
 200bd74:	02 00 57 7c 
 200bd78:	0c 00 00 00 	CMP        $0,R1
 200bd7c:	78 ab ff 3c 	BNZ        @0x0200bcbc    // 200bcbc <__swbuf_r+0x68>
 200bd80:	8f b0 84 00 	MOV        R6,R1          | LW         (SP),R0
 200bd84:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 200bd88:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 200bd8c:	ea 14 ff 80 	ADD        $20,SP         | RTN

0200bd90 <__swbuf>:
 200bd90:	e8 14 85 00 	SUB        $20,SP         | SW         R0,(SP)
 200bd94:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200bd98:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 200bd9c:	b7 88 af 90 	MOV        R1,R6          | MOV        R2,R5
 200bda0:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 200bda4:	0a 40 e8 84 
 200bda8:	bc 88 bb 00 	LW         (R1),R7        | CMP        $0,R7
 200bdac:	78 88 00 18 	BZ         @0x0200bdc8    // 200bdc8 <__swbuf+0x38>
 200bdb0:	0c 85 c0 38 	LW         56(R7),R1
 200bdb4:	0c 00 00 00 	CMP        $0,R1
 200bdb8:	78 a8 00 0c 	BNZ        @0x0200bdc8    // 200bdc8 <__swbuf+0x38>
 200bdbc:	0b 41 c0 00 	MOV        R7,R1
 200bdc0:	87 fa fc f8 	JSR        0x02006348     // 2006348 <__sinit>
 200bdc4:	02 00 63 48 
 200bdc8:	0c 85 40 18 	LW         24(R5),R1
 200bdcc:	0c c5 40 08 	SW         R1,$8(R5)
 200bdd0:	15 05 40 0c 	LH         12(R5),R2
 200bdd4:	0b 40 80 00 	MOV        R2,R1
 200bdd8:	08 40 ff ff 	AND        $65535,R1
 200bddc:	9f 88 99 08 	MOV        R1,R3          | AND        $8,R3
 200bde0:	78 88 00 0c 	BZ         @0x0200bdf0    // 200bdf0 <__swbuf+0x60>
 200bde4:	1c 85 40 10 	LW         16(R5),R3
 200bde8:	1c 00 00 00 	CMP        $0,R3
 200bdec:	78 a8 00 2c 	BNZ        @0x0200be1c    // 200be1c <__swbuf+0x8c>
 200bdf0:	97 a8 8f b8 	MOV        R5,R2          | MOV        R7,R1
 200bdf4:	87 fa fc f8 	JSR        0x02003cb4     // 2003cb4 <__swsetup_r>
 200bdf8:	02 00 3c b4 
 200bdfc:	0c 00 00 00 	CMP        $0,R1
 200be00:	78 88 00 08 	BZ         @0x0200be0c    // 200be0c <__swbuf+0x7c>
 200be04:	36 7f ff ff 	LDI        $-1,R6
 200be08:	78 80 00 bc 	BRA        @0x0200bec8    // 200bec8 <__swbuf+0x138>
 200be0c:	15 05 40 0c 	LH         12(R5),R2
 200be10:	0b 40 80 00 	MOV        R2,R1
 200be14:	08 40 ff ff 	AND        $65535,R1
 200be18:	1c 85 40 10 	LW         16(R5),R3
 200be1c:	43 41 80 00 	MOV        R6,R8
 200be20:	40 40 00 ff 	AND        $255,R8
 200be24:	30 40 00 ff 	AND        $255,R6
 200be28:	08 40 20 00 	AND        $8192,R1
 200be2c:	78 a8 00 18 	BNZ        @0x0200be48    // 200be48 <__swbuf+0xb8>
 200be30:	10 c0 20 00 	OR         $8192,R2
 200be34:	15 45 40 0c 	SH         R2,$12(R5)
 200be38:	7f 40 00 00 	LOCK
 200be3c:	14 85 40 68 	LW         104(R5),R2
 200be40:	10 43 df ff 	AND        $-8193,R2
 200be44:	14 c5 40 68 	SW         R2,$104(R5)
 200be48:	94 a8 8f 90 	LW         (R5),R2        | MOV        R2,R1
 200be4c:	08 04 c0 00 	SUB        R3,R1
 200be50:	1c 85 40 14 	LW         20(R5),R3
 200be54:	0c 04 c0 00 	CMP        R3,R1
 200be58:	78 b0 00 08 	BGE        @0x0200be64    // 200be64 <__swbuf+0xd4>
 200be5c:	08 80 00 01 	ADD        $1,R1
 200be60:	78 80 00 18 	BRA        @0x0200be7c    // 200be7c <__swbuf+0xec>
 200be64:	97 a8 8f b8 	MOV        R5,R2          | MOV        R7,R1
 200be68:	87 fa fc f8 	JSR        0x0200577c     // 200577c <_fflush_r>
 200be6c:	02 00 57 7c 
 200be70:	0c 00 00 00 	CMP        $0,R1
 200be74:	78 ab ff 8c 	BNZ        @0x0200be04    // 200be04 <__swbuf+0x74>
 200be78:	94 a8 8e 01 	LW         (R5),R2        | LDI        $1,R1
 200be7c:	1c 85 40 08 	LW         8(R5),R3
 200be80:	18 83 ff ff 	ADD        $-1,R3
 200be84:	1c c5 40 08 	SW         R3,$8(R5)
 200be88:	9f 90 9a 01 	MOV        R2,R3          | ADD        $1,R3
 200be8c:	1c c5 40 00 	SW         R3,(R5)
 200be90:	45 c4 80 00 	SB         R8,(R2)
 200be94:	14 85 40 14 	LW         20(R5),R2
 200be98:	14 04 40 00 	CMP        R1,R2
 200be9c:	78 88 00 14 	BZ         @0x0200beb4    // 200beb4 <__swbuf+0x124>
 200bea0:	b3 0a 8e 00 	CMP        $10,R6         | CLR        R1
 200bea4:	0a 48 00 01 	LDILO.Z    $1,R1
 200bea8:	15 85 40 0d 	LB         13(R5),R2
 200beac:	08 44 80 00 	AND        R2,R1
 200beb0:	78 88 00 14 	BZ         @0x0200bec8    // 200bec8 <__swbuf+0x138>
 200beb4:	97 a8 8f b8 	MOV        R5,R2          | MOV        R7,R1
 200beb8:	87 fa fc f8 	JSR        0x0200577c     // 200577c <_fflush_r>
 200bebc:	02 00 57 7c 
 200bec0:	0c 00 00 00 	CMP        $0,R1
 200bec4:	78 ab ff 3c 	BNZ        @0x0200be04    // 200be04 <__swbuf+0x74>
 200bec8:	8f b0 84 00 	MOV        R6,R1          | LW         (SP),R0
 200becc:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 200bed0:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 200bed4:	ea 14 ff 80 	ADD        $20,SP         | RTN

0200bed8 <_wcrtomb_r>:
 200bed8:	e8 1c 85 0c 	SUB        $28,SP         | SW         R0,$12(SP)
 200bedc:	ad 10 b5 14 	SW         R5,$16(SP)     | SW         R6,$20(SP)
 200bee0:	bd 18 b7 88 	SW         R7,$24(SP)     | MOV        R1,R6
 200bee4:	bf a0 93 00 	MOV        R4,R7          | CMP        $0,R2
 200bee8:	78 a8 00 30 	BNZ        @0x0200bf1c    // 200bf1c <_wcrtomb_r+0x44>
 200beec:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 200bef0:	0a 40 e8 84 
 200bef4:	0c 84 40 00 	LW         (R1),R1
 200bef8:	2c 84 40 34 	LW         52(R1),R5
 200befc:	2c 00 00 00 	CMP        $0,R5
 200bf00:	2a 0b 00 40 	LDI.Z      0x0200f0cc,R5  // 200f0cc <__global_locale>
 200bf04:	2a 48 f0 cc 
 200bf08:	9e 00 97 ea 	CLR        R3             | MOV        $2+SP,R2
 200bf0c:	0b 41 80 00 	MOV        R6,R1
 200bf10:	03 43 c0 01 	IJSR       #224(R5)
 200bf14:	7c 85 40 e0 
 200bf18:	78 80 00 28 	BRA        @0x0200bf44    // 200bf44 <_wcrtomb_r+0x6c>
 200bf1c:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 200bf20:	0a 40 e8 84 
 200bf24:	0c 84 40 00 	LW         (R1),R1
 200bf28:	2c 84 40 34 	LW         52(R1),R5
 200bf2c:	2c 00 00 00 	CMP        $0,R5
 200bf30:	2a 0b 00 40 	LDI.Z      0x0200f0cc,R5  // 200f0cc <__global_locale>
 200bf34:	2a 48 f0 cc 
 200bf38:	0b 41 80 00 	MOV        R6,R1
 200bf3c:	03 43 c0 01 	IJSR       #224(R5)
 200bf40:	7c 85 40 e0 
 200bf44:	0c 03 ff ff 	CMP        $-1,R1
 200bf48:	12 08 00 00 	CLR.Z      $0,R2
 200bf4c:	14 cd c0 00 	SW.Z       R2,(R7)
 200bf50:	12 08 00 00 	LDI.Z      0x0000008a,R2  // 8a <_rom+0x8a>
 200bf54:	12 48 00 8a 
 200bf58:	14 cd 80 00 	SW.Z       R2,(R6)
 200bf5c:	84 0c ac 10 	LW         12(SP),R0      | LW         16(SP),R5
 200bf60:	b4 14 bc 18 	LW         20(SP),R6      | LW         24(SP),R7
 200bf64:	ea 1c ff 80 	ADD        $28,SP         | RTN

0200bf68 <wcrtomb>:
 200bf68:	e8 1c 85 0c 	SUB        $28,SP         | SW         R0,$12(SP)
 200bf6c:	ad 10 b5 14 	SW         R5,$16(SP)     | SW         R6,$20(SP)
 200bf70:	bd 18 bf 98 	SW         R7,$24(SP)     | MOV        R3,R7
 200bf74:	1a 03 00 40 	LDI        0x0200e884,R3  // 200e884 <_impure_ptr>
 200bf78:	1a 40 e8 84 
 200bf7c:	ac 98 8b 00 	LW         (R3),R5        | CMP        $0,R1
 200bf80:	78 a8 00 24 	BNZ        @0x0200bfa8    // 200bfa8 <wcrtomb+0x40>
 200bf84:	34 85 40 34 	LW         52(R5),R6
 200bf88:	34 00 00 00 	CMP        $0,R6
 200bf8c:	32 0b 00 40 	LDI.Z      0x0200f0cc,R6  // 200f0cc <__global_locale>
 200bf90:	32 48 f0 cc 
 200bf94:	a7 b8 9e 00 	MOV        R7,R4          | CLR        R3
 200bf98:	97 ea 8f a8 	MOV        $2+SP,R2       | MOV        R5,R1
 200bf9c:	03 43 c0 01 	IJSR       #224(R6)
 200bfa0:	7c 85 80 e0 
 200bfa4:	78 80 00 20 	BRA        @0x0200bfc8    // 200bfc8 <wcrtomb+0x60>
 200bfa8:	34 85 40 34 	LW         52(R5),R6
 200bfac:	34 00 00 00 	CMP        $0,R6
 200bfb0:	32 0b 00 40 	LDI.Z      0x0200f0cc,R6  // 200f0cc <__global_locale>
 200bfb4:	32 48 f0 cc 
 200bfb8:	a7 b8 9f 90 	MOV        R7,R4          | MOV        R2,R3
 200bfbc:	97 88 8f a8 	MOV        R1,R2          | MOV        R5,R1
 200bfc0:	03 43 c0 01 	IJSR       #224(R6)
 200bfc4:	7c 85 80 e0 
 200bfc8:	0c 03 ff ff 	CMP        $-1,R1
 200bfcc:	12 08 00 00 	CLR.Z      $0,R2
 200bfd0:	14 cd c0 00 	SW.Z       R2,(R7)
 200bfd4:	12 08 00 00 	LDI.Z      0x0000008a,R2  // 8a <_rom+0x8a>
 200bfd8:	12 48 00 8a 
 200bfdc:	14 cd 40 00 	SW.Z       R2,(R5)
 200bfe0:	84 0c ac 10 	LW         12(SP),R0      | LW         16(SP),R5
 200bfe4:	b4 14 bc 18 	LW         20(SP),R6      | LW         24(SP),R7
 200bfe8:	ea 1c ff 80 	ADD        $28,SP         | RTN

0200bfec <cltz>:
 200bfec:	9f 88 8e 00 	MOV        R1,R3          | CLR        R1
 200bff0:	1c 00 00 00 	CMP        $0,R3
 200bff4:	1b 48 80 00 	MOV.Z      R2,R3
 200bff8:	08 88 00 20 	ADD.Z      $32,R1
 200bffc:	1a 04 c0 00 	BREV       R3,R3
 200c000:	1c 40 ff ff 	TST        $65535,R3
 200c004:	08 88 00 10 	ADD.Z      $16,R1
 200c008:	19 48 00 10 	LSR.Z      $16,R3
 200c00c:	1c 40 00 ff 	TST        $255,R3
 200c010:	08 88 00 08 	ADD.Z      $8,R1
 200c014:	19 48 00 08 	LSR.Z      $8,R3
 200c018:	1c 40 00 0f 	TST        $15,R3
 200c01c:	08 88 00 04 	ADD.Z      $4,R1
 200c020:	19 48 00 04 	LSR.Z      $4,R3
 200c024:	1c 40 00 03 	TST        $3,R3
 200c028:	08 88 00 02 	ADD.Z      $2,R1
 200c02c:	19 48 00 02 	LSR.Z      $2,R3
 200c030:	1c 40 00 01 	TST        $1,R3
 200c034:	08 88 00 01 	ADD.Z      $1,R1
 200c038:	7b 40 00 00 	RTN

0200c03c <__udivdi3>:
 200c03c:	68 00 00 40 	SUB        $64,SP
 200c040:	85 1c ad 20 	SW         R0,$28(SP)     | SW         R5,$32(SP)
 200c044:	b5 24 bd 28 	SW         R6,$36(SP)     | SW         R7,$40(SP)
 200c048:	c5 2c cd 30 	SW         R8,$44(SP)     | SW         R9,$48(SP)
 200c04c:	d5 34 dd 38 	SW         R10,$52(SP)    | SW         R11,$56(SP)
 200c050:	e5 3c 8b 98 	SW         R12,$60(SP)    | CMP        R3,R1
 200c054:	78 98 00 08 	BC         @0x0200c060    // 200c060 <__udivdi3+0x24>
 200c058:	14 0d 00 00 	CMP.Z      R4,R2
 200c05c:	78 b8 00 08 	BNC        @0x0200c068    // 200c068 <__udivdi3+0x2c>
 200c060:	b6 00 be 00 	CLR        R6             | CLR        R7
 200c064:	78 80 02 24 	BRA        @0x0200c28c    // 200c28c <__udivdi3+0x250>
 200c068:	bf 98 b6 00 	MOV        R3,R7          | CLR        R6
 200c06c:	34 00 00 00 	CMP        $0,R6
 200c070:	3c 08 00 00 	CMP.Z      $0,R7
 200c074:	78 a8 00 1c 	BNZ        @0x0200c094    // 200c094 <__udivdi3+0x58>
 200c078:	cf 88 c7 b0 	MOV        R1,R9          | MOV        R6,R8
 200c07c:	44 00 00 00 	CMP        $0,R8
 200c080:	4c 08 00 00 	CMP.Z      $0,R9
 200c084:	78 a8 00 0c 	BNZ        @0x0200c094    // 200c094 <__udivdi3+0x58>
 200c088:	3b 40 80 00 	MOV        R2,R7
 200c08c:	3b 85 00 00 	DIVU       R4,R7
 200c090:	78 80 01 f8 	BRA        @0x0200c28c    // 200c28c <__udivdi3+0x250>
 200c094:	b7 98 bf a0 	MOV        R3,R6          | MOV        R4,R7
 200c098:	c7 88 cf 90 	MOV        R1,R8          | MOV        R2,R9
 200c09c:	87 fa fc f8 	JSR        0x0200bfec     // 200bfec <cltz>
 200c0a0:	02 00 bf ec 
 200c0a4:	af 88 8f b0 	MOV        R1,R5          | MOV        R6,R1
 200c0a8:	13 41 c0 00 	MOV        R7,R2
 200c0ac:	87 fa fc f8 	JSR        0x0200bfec     // 200bfec <cltz>
 200c0b0:	02 00 bf ec 
 200c0b4:	a7 a8 a2 60 	MOV        R5,R4          | ADD        $-32,R4
 200c0b8:	78 90 00 10 	BLT        @0x0200c0cc    // 200c0cc <__udivdi3+0x90>
 200c0bc:	53 42 40 00 	MOV        R9,R10
 200c0c0:	51 85 00 00 	LSL        R4,R10
 200c0c4:	5e 00 00 00 	CLR        R11
 200c0c8:	78 80 00 24 	BRA        @0x0200c0f0    // 200c0f0 <__udivdi3+0xb4>
 200c0cc:	13 42 40 00 	MOV        R9,R2
 200c0d0:	11 40 00 01 	LSR        $1,R2
 200c0d4:	9e 1f 98 a8 	LDI        $31,R3         | SUB        R5,R3
 200c0d8:	11 44 c0 00 	LSR        R3,R2
 200c0dc:	53 42 00 00 	MOV        R8,R10
 200c0e0:	51 85 40 00 	LSL        R5,R10
 200c0e4:	10 c6 80 00 	OR         R10,R2
 200c0e8:	d7 90 df c8 	MOV        R2,R10         | MOV        R9,R11
 200c0ec:	59 85 40 00 	LSL        R5,R11
 200c0f0:	c7 88 c0 a8 	MOV        R1,R8          | SUB        R5,R8
 200c0f4:	44 00 00 20 	CMP        $32,R8
 200c0f8:	78 b0 00 60 	BGE        @0x0200c15c    // 200c15c <__udivdi3+0x120>
 200c0fc:	24 00 00 00 	CMP        $0,R4
 200c100:	78 90 00 10 	BLT        @0x0200c114    // 200c114 <__udivdi3+0xd8>
 200c104:	13 41 c0 00 	MOV        R7,R2
 200c108:	11 85 00 00 	LSL        R4,R2
 200c10c:	1e 00 00 00 	CLR        R3
 200c110:	78 80 00 24 	BRA        @0x0200c138    // 200c138 <__udivdi3+0xfc>
 200c114:	23 41 c0 00 	MOV        R7,R4
 200c118:	21 40 00 01 	LSR        $1,R4
 200c11c:	96 1f 90 a8 	LDI        $31,R2         | SUB        R5,R2
 200c120:	21 44 80 00 	LSR        R2,R4
 200c124:	13 41 80 00 	MOV        R6,R2
 200c128:	11 85 40 00 	LSL        R5,R2
 200c12c:	20 c4 80 00 	OR         R2,R4
 200c130:	97 a0 9f b8 	MOV        R4,R2          | MOV        R7,R3
 200c134:	19 85 40 00 	LSL        R5,R3
 200c138:	a6 00 ae ff 	CLR        R4             | LDI        $-1,R5
 200c13c:	a9 98 a1 90 	AND        R3,R5          | AND        R2,R4
 200c140:	24 00 00 00 	CMP        $0,R4
 200c144:	2c 08 00 00 	CMP.Z      $0,R5
 200c148:	78 a8 00 10 	BNZ        @0x0200c15c    // 200c15c <__udivdi3+0x120>
 200c14c:	3b 42 80 00 	MOV        R10,R7
 200c150:	3b 84 80 00 	DIVU       R2,R7
 200c154:	36 00 00 00 	CLR        R6
 200c158:	78 80 01 30 	BRA        @0x0200c28c    // 200c28c <__udivdi3+0x250>
 200c15c:	a7 88 a2 60 	MOV        R1,R4          | ADD        $-32,R4
 200c160:	78 90 00 10 	BLT        @0x0200c174    // 200c174 <__udivdi3+0x138>
 200c164:	13 41 c0 00 	MOV        R7,R2
 200c168:	11 85 00 00 	LSL        R4,R2
 200c16c:	1e 00 00 00 	CLR        R3
 200c170:	78 80 00 24 	BRA        @0x0200c198    // 200c198 <__udivdi3+0x15c>
 200c174:	23 41 c0 00 	MOV        R7,R4
 200c178:	21 40 00 01 	LSR        $1,R4
 200c17c:	96 1f 90 88 	LDI        $31,R2         | SUB        R1,R2
 200c180:	21 44 80 00 	LSR        R2,R4
 200c184:	13 41 80 00 	MOV        R6,R2
 200c188:	11 84 40 00 	LSL        R1,R2
 200c18c:	20 c4 80 00 	OR         R2,R4
 200c190:	97 a0 9f b8 	MOV        R4,R2          | MOV        R7,R3
 200c194:	19 84 40 00 	LSL        R1,R3
 200c198:	8f c0 8a 60 	MOV        R8,R1          | ADD        $-32,R1
 200c19c:	78 90 00 10 	BLT        @0x0200c1b0    // 200c1b0 <__udivdi3+0x174>
 200c1a0:	b6 01 a6 01 	LDI        $1,R6          | LDI        $1,R4
 200c1a4:	21 84 40 00 	LSL        R1,R4
 200c1a8:	2e 00 00 00 	CLR        R5
 200c1ac:	78 80 00 0c 	BRA        @0x0200c1bc    // 200c1bc <__udivdi3+0x180>
 200c1b0:	a6 00 ae 00 	CLR        R4             | CLR        R5
 200c1b4:	8e 01 ae 01 	LDI        $1,R1          | LDI        $1,R5
 200c1b8:	29 86 00 00 	LSL        R8,R5
 200c1bc:	24 00 00 00 	CMP        $0,R4
 200c1c0:	2c 08 00 00 	CMP.Z      $0,R5
 200c1c4:	78 8b fe 98 	BZ         @0x0200c060    // 200c060 <__udivdi3+0x24>
 200c1c8:	b6 00 be 00 	CLR        R6             | CLR        R7
 200c1cc:	8e 00 e6 00 	CLR        R1             | CLR        R12
 200c1d0:	b5 00 bd 04 	SW         R6,(SP)        | SW         R7,$4(SP)
 200c1d4:	0c c7 40 18 	SW         R1,$24(SP)
 200c1d8:	b4 00 bc 04 	LW         (SP),R6        | LW         4(SP),R7
 200c1dc:	38 c5 40 00 	OR         R5,R7
 200c1e0:	30 c5 00 00 	OR         R4,R6
 200c1e4:	b5 10 bd 14 	SW         R6,$16(SP)     | SW         R7,$20(SP)
 200c1e8:	54 04 80 00 	CMP        R2,R10
 200c1ec:	5c 0c c0 00 	CMP.Z      R3,R11
 200c1f0:	78 98 00 0c 	BC         @0x0200c200    // 200c200 <__udivdi3+0x1c4>
 200c1f4:	95 08 9d 0c 	SW         R2,$8(SP)      | SW         R3,$12(SP)
 200c1f8:	b7 90 bf 98 	MOV        R2,R6          | MOV        R3,R7
 200c1fc:	78 80 00 0c 	BRA        @0x0200c20c    // 200c20c <__udivdi3+0x1d0>
 200c200:	bc 18 bd 08 	LW         24(SP),R7      | SW         R7,$8(SP)
 200c204:	e5 0c b4 08 	SW         R12,$12(SP)    | LW         8(SP),R6
 200c208:	3c 87 40 0c 	LW         12(SP),R7
 200c20c:	c7 d0 cf d8 	MOV        R10,R8         | MOV        R11,R9
 200c210:	48 05 c0 00 	SUB        R7,R9
 200c214:	40 18 00 01 	SUB.C      $1,R8
 200c218:	c0 b0 c5 08 	SUB        R6,R8          | SW         R8,$8(SP)
 200c21c:	cd 0c d3 90 	SW         R9,$12(SP)     | CMP        R2,R10
 200c220:	5c 0c c0 00 	CMP.Z      R3,R11
 200c224:	78 98 00 08 	BC         @0x0200c230    // 200c230 <__udivdi3+0x1f4>
 200c228:	dc 10 d4 14 	LW         16(SP),R11     | LW         20(SP),R10
 200c22c:	78 80 00 04 	BRA        @0x0200c234    // 200c234 <__udivdi3+0x1f8>
 200c230:	dc 00 d4 04 	LW         (SP),R11       | LW         4(SP),R10
 200c234:	dd 00 d5 04 	SW         R11,(SP)       | SW         R10,$4(SP)
 200c238:	5b 41 00 00 	MOV        R4,R11
 200c23c:	59 80 00 1f 	LSL        $31,R11
 200c240:	53 41 40 00 	MOV        R5,R10
 200c244:	51 40 00 01 	LSR        $1,R10
 200c248:	0b 41 00 00 	MOV        R4,R1
 200c24c:	09 40 00 01 	LSR        $1,R1
 200c250:	a7 88 af d8 	MOV        R1,R4          | MOV        R11,R5
 200c254:	28 c6 80 00 	OR         R10,R5
 200c258:	5b 40 80 00 	MOV        R2,R11
 200c25c:	59 80 00 1f 	LSL        $31,R11
 200c260:	53 40 c0 00 	MOV        R3,R10
 200c264:	51 40 00 01 	LSR        $1,R10
 200c268:	0b 40 80 00 	MOV        R2,R1
 200c26c:	09 40 00 01 	LSR        $1,R1
 200c270:	97 88 9f d8 	MOV        R1,R2          | MOV        R11,R3
 200c274:	18 c6 80 00 	OR         R10,R3
 200c278:	d4 08 dc 0c 	LW         8(SP),R10      | LW         12(SP),R11
 200c27c:	24 00 00 00 	CMP        $0,R4
 200c280:	2c 08 00 00 	CMP.Z      $0,R5
 200c284:	78 ab ff 50 	BNZ        @0x0200c1d8    // 200c1d8 <__udivdi3+0x19c>
 200c288:	b4 00 bc 04 	LW         (SP),R6        | LW         4(SP),R7
 200c28c:	8f b0 97 b8 	MOV        R6,R1          | MOV        R7,R2
 200c290:	84 1c ac 20 	LW         28(SP),R0      | LW         32(SP),R5
 200c294:	b4 24 bc 28 	LW         36(SP),R6      | LW         40(SP),R7
 200c298:	c4 2c cc 30 	LW         44(SP),R8      | LW         48(SP),R9
 200c29c:	d4 34 dc 38 	LW         52(SP),R10     | LW         56(SP),R11
 200c2a0:	64 87 40 3c 	LW         60(SP),R12
 200c2a4:	68 80 00 40 	ADD        $64,SP
 200c2a8:	7b 40 00 00 	RTN

0200c2ac <__divdi3>:
 200c2ac:	68 00 00 44 	SUB        $68,SP
 200c2b0:	85 20 ad 24 	SW         R0,$32(SP)     | SW         R5,$36(SP)
 200c2b4:	b5 28 bd 2c 	SW         R6,$40(SP)     | SW         R7,$44(SP)
 200c2b8:	c5 30 cd 34 	SW         R8,$48(SP)     | SW         R9,$52(SP)
 200c2bc:	d5 38 dd 3c 	SW         R10,$56(SP)    | SW         R11,$60(SP)
 200c2c0:	64 c7 40 40 	SW         R12,$64(SP)
 200c2c4:	c7 88 cf 90 	MOV        R1,R8          | MOV        R2,R9
 200c2c8:	b7 98 bf a0 	MOV        R3,R6          | MOV        R4,R7
 200c2cc:	0c 00 00 00 	CMP        $0,R1
 200c2d0:	78 90 00 0c 	BLT        @0x0200c2e0    // 200c2e0 <__divdi3+0x34>
 200c2d4:	78 a8 00 20 	BNZ        @0x0200c2f8    // 200c2f8 <__divdi3+0x4c>
 200c2d8:	14 00 00 00 	CMP        $0,R2
 200c2dc:	78 b8 00 18 	BNC        @0x0200c2f8    // 200c2f8 <__divdi3+0x4c>
 200c2e0:	49 03 ff ff 	XOR        $-1,R9
 200c2e4:	41 03 ff ff 	XOR        $-1,R8
 200c2e8:	48 80 00 01 	ADD        $1,R9
 200c2ec:	40 98 00 01 	ADD.C      $1,R8
 200c2f0:	8e 00 e6 01 	CLR        R1             | LDI        $1,R12
 200c2f4:	78 80 00 04 	BRA        @0x0200c2fc    // 200c2fc <__divdi3+0x50>
 200c2f8:	8e 01 e6 00 	LDI        $1,R1          | CLR        R12
 200c2fc:	34 00 00 00 	CMP        $0,R6
 200c300:	78 90 00 0c 	BLT        @0x0200c310    // 200c310 <__divdi3+0x64>
 200c304:	78 a8 00 1c 	BNZ        @0x0200c324    // 200c324 <__divdi3+0x78>
 200c308:	3c 00 00 00 	CMP        $0,R7
 200c30c:	78 b8 00 14 	BNC        @0x0200c324    // 200c324 <__divdi3+0x78>
 200c310:	39 03 ff ff 	XOR        $-1,R7
 200c314:	31 03 ff ff 	XOR        $-1,R6
 200c318:	38 80 00 01 	ADD        $1,R7
 200c31c:	30 98 00 01 	ADD.C      $1,R6
 200c320:	63 40 40 00 	MOV        R1,R12
 200c324:	44 05 80 00 	CMP        R6,R8
 200c328:	78 98 00 08 	BC         @0x0200c334    // 200c334 <__divdi3+0x88>
 200c32c:	4c 0d c0 00 	CMP.Z      R7,R9
 200c330:	78 b8 00 08 	BNC        @0x0200c33c    // 200c33c <__divdi3+0x90>
 200c334:	96 00 9e 00 	CLR        R2             | CLR        R3
 200c338:	78 80 02 20 	BRA        @0x0200c55c    // 200c55c <__divdi3+0x2b0>
 200c33c:	9f b0 96 00 	MOV        R6,R3          | CLR        R2
 200c340:	14 00 00 00 	CMP        $0,R2
 200c344:	1c 08 00 00 	CMP.Z      $0,R3
 200c348:	78 a8 00 1c 	BNZ        @0x0200c368    // 200c368 <__divdi3+0xbc>
 200c34c:	af c0 a7 90 	MOV        R8,R5          | MOV        R2,R4
 200c350:	24 00 00 00 	CMP        $0,R4
 200c354:	2c 08 00 00 	CMP.Z      $0,R5
 200c358:	78 a8 00 0c 	BNZ        @0x0200c368    // 200c368 <__divdi3+0xbc>
 200c35c:	1b 42 40 00 	MOV        R9,R3
 200c360:	1b 85 c0 00 	DIVU       R7,R3
 200c364:	78 80 01 f4 	BRA        @0x0200c55c    // 200c55c <__divdi3+0x2b0>
 200c368:	8f c0 97 c8 	MOV        R8,R1          | MOV        R9,R2
 200c36c:	87 fa fc f8 	JSR        0x0200bfec     // 200bfec <cltz>
 200c370:	02 00 bf ec 
 200c374:	af 88 8f b0 	MOV        R1,R5          | MOV        R6,R1
 200c378:	13 41 c0 00 	MOV        R7,R2
 200c37c:	87 fa fc f8 	JSR        0x0200bfec     // 200bfec <cltz>
 200c380:	02 00 bf ec 
 200c384:	9f a8 9a 60 	MOV        R5,R3          | ADD        $-32,R3
 200c388:	78 90 00 10 	BLT        @0x0200c39c    // 200c39c <__divdi3+0xf0>
 200c38c:	53 42 40 00 	MOV        R9,R10
 200c390:	51 84 c0 00 	LSL        R3,R10
 200c394:	5e 00 00 00 	CLR        R11
 200c398:	78 80 00 24 	BRA        @0x0200c3c0    // 200c3c0 <__divdi3+0x114>
 200c39c:	13 42 40 00 	MOV        R9,R2
 200c3a0:	11 40 00 01 	LSR        $1,R2
 200c3a4:	a6 1f a0 a8 	LDI        $31,R4         | SUB        R5,R4
 200c3a8:	11 45 00 00 	LSR        R4,R2
 200c3ac:	53 42 00 00 	MOV        R8,R10
 200c3b0:	51 85 40 00 	LSL        R5,R10
 200c3b4:	10 c6 80 00 	OR         R10,R2
 200c3b8:	d7 90 df c8 	MOV        R2,R10         | MOV        R9,R11
 200c3bc:	59 85 40 00 	LSL        R5,R11
 200c3c0:	97 88 90 a8 	MOV        R1,R2          | SUB        R5,R2
 200c3c4:	14 00 00 20 	CMP        $32,R2
 200c3c8:	78 b0 00 60 	BGE        @0x0200c42c    // 200c42c <__divdi3+0x180>
 200c3cc:	1c 00 00 00 	CMP        $0,R3
 200c3d0:	78 90 00 10 	BLT        @0x0200c3e4    // 200c3e4 <__divdi3+0x138>
 200c3d4:	43 41 c0 00 	MOV        R7,R8
 200c3d8:	41 84 c0 00 	LSL        R3,R8
 200c3dc:	4e 00 00 00 	CLR        R9
 200c3e0:	78 80 00 24 	BRA        @0x0200c408    // 200c408 <__divdi3+0x15c>
 200c3e4:	1b 41 c0 00 	MOV        R7,R3
 200c3e8:	19 40 00 01 	LSR        $1,R3
 200c3ec:	a6 1f a0 a8 	LDI        $31,R4         | SUB        R5,R4
 200c3f0:	19 45 00 00 	LSR        R4,R3
 200c3f4:	43 41 80 00 	MOV        R6,R8
 200c3f8:	41 85 40 00 	LSL        R5,R8
 200c3fc:	18 c6 00 00 	OR         R8,R3
 200c400:	c7 98 cf b8 	MOV        R3,R8          | MOV        R7,R9
 200c404:	49 85 40 00 	LSL        R5,R9
 200c408:	a6 00 ae ff 	CLR        R4             | LDI        $-1,R5
 200c40c:	a9 c8 a1 c0 	AND        R9,R5          | AND        R8,R4
 200c410:	24 00 00 00 	CMP        $0,R4
 200c414:	2c 08 00 00 	CMP.Z      $0,R5
 200c418:	78 a8 00 10 	BNZ        @0x0200c42c    // 200c42c <__divdi3+0x180>
 200c41c:	1b 42 80 00 	MOV        R10,R3
 200c420:	1b 86 00 00 	DIVU       R8,R3
 200c424:	16 00 00 00 	CLR        R2
 200c428:	78 80 01 30 	BRA        @0x0200c55c    // 200c55c <__divdi3+0x2b0>
 200c42c:	9f 88 9a 60 	MOV        R1,R3          | ADD        $-32,R3
 200c430:	78 90 00 10 	BLT        @0x0200c444    // 200c444 <__divdi3+0x198>
 200c434:	23 41 c0 00 	MOV        R7,R4
 200c438:	21 84 c0 00 	LSL        R3,R4
 200c43c:	2e 00 00 00 	CLR        R5
 200c440:	78 80 00 24 	BRA        @0x0200c468    // 200c468 <__divdi3+0x1bc>
 200c444:	1b 41 c0 00 	MOV        R7,R3
 200c448:	19 40 00 01 	LSR        $1,R3
 200c44c:	a6 1f a0 88 	LDI        $31,R4         | SUB        R1,R4
 200c450:	19 45 00 00 	LSR        R4,R3
 200c454:	23 41 80 00 	MOV        R6,R4
 200c458:	21 84 40 00 	LSL        R1,R4
 200c45c:	18 c5 00 00 	OR         R4,R3
 200c460:	a7 98 af b8 	MOV        R3,R4          | MOV        R7,R5
 200c464:	29 84 40 00 	LSL        R1,R5
 200c468:	8f 90 8a 60 	MOV        R2,R1          | ADD        $-32,R1
 200c46c:	78 90 00 10 	BLT        @0x0200c480    // 200c480 <__divdi3+0x1d4>
 200c470:	96 01 c6 01 	LDI        $1,R2          | LDI        $1,R8
 200c474:	41 84 40 00 	LSL        R1,R8
 200c478:	4e 00 00 00 	CLR        R9
 200c47c:	78 80 00 0c 	BRA        @0x0200c48c    // 200c48c <__divdi3+0x1e0>
 200c480:	c6 00 ce 00 	CLR        R8             | CLR        R9
 200c484:	8e 01 ce 01 	LDI        $1,R1          | LDI        $1,R9
 200c488:	49 84 80 00 	LSL        R2,R9
 200c48c:	44 00 00 00 	CMP        $0,R8
 200c490:	4c 08 00 00 	CMP.Z      $0,R9
 200c494:	78 8b fe 9c 	BZ         @0x0200c334    // 200c334 <__divdi3+0x88>
 200c498:	8e 00 96 00 	CLR        R1             | CLR        R2
 200c49c:	8d 10 95 14 	SW         R1,$16(SP)     | SW         R2,$20(SP)
 200c4a0:	8c 10 9c 14 	LW         16(SP),R1      | LW         20(SP),R3
 200c4a4:	e5 1c e7 88 	SW         R12,$28(SP)    | MOV        R1,R12
 200c4a8:	b4 10 bc 14 	LW         16(SP),R6      | LW         20(SP),R7
 200c4ac:	38 c6 40 00 	OR         R9,R7
 200c4b0:	30 c6 00 00 	OR         R8,R6
 200c4b4:	b5 00 bd 04 	SW         R6,(SP)        | SW         R7,$4(SP)
 200c4b8:	54 05 00 00 	CMP        R4,R10
 200c4bc:	5c 0d 40 00 	CMP.Z      R5,R11
 200c4c0:	78 98 00 0c 	BC         @0x0200c4d0    // 200c4d0 <__divdi3+0x224>
 200c4c4:	a5 08 ad 0c 	SW         R4,$8(SP)      | SW         R5,$12(SP)
 200c4c8:	b7 a0 bf a8 	MOV        R4,R6          | MOV        R5,R7
 200c4cc:	78 80 00 08 	BRA        @0x0200c4d8    // 200c4d8 <__divdi3+0x22c>
 200c4d0:	e5 08 9d 0c 	SW         R12,$8(SP)     | SW         R3,$12(SP)
 200c4d4:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 200c4d8:	8f d0 97 d8 	MOV        R10,R1         | MOV        R11,R2
 200c4dc:	10 05 c0 00 	SUB        R7,R2
 200c4e0:	08 18 00 01 	SUB.C      $1,R1
 200c4e4:	88 b0 8d 08 	SUB        R6,R1          | SW         R1,$8(SP)
 200c4e8:	95 0c d3 a0 	SW         R2,$12(SP)     | CMP        R4,R10
 200c4ec:	5c 0d 40 00 	CMP.Z      R5,R11
 200c4f0:	78 98 00 08 	BC         @0x0200c4fc    // 200c4fc <__divdi3+0x250>
 200c4f4:	b4 00 8c 04 	LW         (SP),R6        | LW         4(SP),R1
 200c4f8:	78 80 00 04 	BRA        @0x0200c500    // 200c500 <__divdi3+0x254>
 200c4fc:	b4 10 8c 14 	LW         16(SP),R6      | LW         20(SP),R1
 200c500:	b5 10 8d 14 	SW         R6,$16(SP)     | SW         R1,$20(SP)
 200c504:	53 42 00 00 	MOV        R8,R10
 200c508:	51 80 00 1f 	LSL        $31,R10
 200c50c:	3b 42 40 00 	MOV        R9,R7
 200c510:	39 40 00 01 	LSR        $1,R7
 200c514:	5b 42 00 00 	MOV        R8,R11
 200c518:	59 40 00 01 	LSR        $1,R11
 200c51c:	c7 d8 cf d0 	MOV        R11,R8         | MOV        R10,R9
 200c520:	48 c5 c0 00 	OR         R7,R9
 200c524:	53 41 00 00 	MOV        R4,R10
 200c528:	51 80 00 1f 	LSL        $31,R10
 200c52c:	3b 41 40 00 	MOV        R5,R7
 200c530:	39 40 00 01 	LSR        $1,R7
 200c534:	5b 41 00 00 	MOV        R4,R11
 200c538:	59 40 00 01 	LSR        $1,R11
 200c53c:	a7 d8 af d0 	MOV        R11,R4         | MOV        R10,R5
 200c540:	28 c5 c0 00 	OR         R7,R5
 200c544:	d4 08 dc 0c 	LW         8(SP),R10      | LW         12(SP),R11
 200c548:	44 00 00 00 	CMP        $0,R8
 200c54c:	4c 08 00 00 	CMP.Z      $0,R9
 200c550:	78 ab ff 54 	BNZ        @0x0200c4a8    // 200c4a8 <__divdi3+0x1fc>
 200c554:	e4 1c 97 b0 	LW         28(SP),R12     | MOV        R6,R2
 200c558:	1b 40 40 00 	MOV        R1,R3
 200c55c:	64 00 00 00 	CMP        $0,R12
 200c560:	78 88 00 10 	BZ         @0x0200c574    // 200c574 <__divdi3+0x2c8>
 200c564:	19 03 ff ff 	XOR        $-1,R3
 200c568:	11 03 ff ff 	XOR        $-1,R2
 200c56c:	18 80 00 01 	ADD        $1,R3
 200c570:	10 98 00 01 	ADD.C      $1,R2
 200c574:	8f 90 97 98 	MOV        R2,R1          | MOV        R3,R2
 200c578:	84 20 ac 24 	LW         32(SP),R0      | LW         36(SP),R5
 200c57c:	b4 28 bc 2c 	LW         40(SP),R6      | LW         44(SP),R7
 200c580:	c4 30 cc 34 	LW         48(SP),R8      | LW         52(SP),R9
 200c584:	d4 38 dc 3c 	LW         56(SP),R10     | LW         60(SP),R11
 200c588:	64 87 40 40 	LW         64(SP),R12
 200c58c:	68 80 00 44 	ADD        $68,SP
 200c590:	7b 40 00 00 	RTN

0200c594 <__umoddi3>:
 200c594:	e8 18 85 00 	SUB        $24,SP         | SW         R0,(SP)
 200c598:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200c59c:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 200c5a0:	cd 14 c7 88 	SW         R9,$20(SP)     | MOV        R1,R8
 200c5a4:	cf 90 b7 98 	MOV        R2,R9          | MOV        R3,R6
 200c5a8:	3b 41 00 00 	MOV        R4,R7
 200c5ac:	87 fa fc f8 	JSR        0x0200c03c     // 200c03c <__udivdi3>
 200c5b0:	02 00 c0 3c 
 200c5b4:	33 04 80 00 	MPY        R2,R6
 200c5b8:	0b 05 c0 00 	MPY        R7,R1
 200c5bc:	af 90 a7 90 	MOV        R2,R5          | MOV        R2,R4
 200c5c0:	2b 05 c0 00 	MPY        R7,R5
 200c5c4:	22 85 c0 00 	MPYUHI     R7,R4
 200c5c8:	a2 88 a2 b0 	ADD        R1,R4          | ADD        R6,R4
 200c5cc:	8f c0 97 c8 	MOV        R8,R1          | MOV        R9,R2
 200c5d0:	10 05 40 00 	SUB        R5,R2
 200c5d4:	08 18 00 01 	SUB.C      $1,R1
 200c5d8:	88 a0 84 00 	SUB        R4,R1          | LW         (SP),R0
 200c5dc:	ac 04 b4 08 	LW         4(SP),R5       | LW         8(SP),R6
 200c5e0:	bc 0c c4 10 	LW         12(SP),R7      | LW         16(SP),R8
 200c5e4:	cc 14 ea 18 	LW         20(SP),R9      | ADD        $24,SP
 200c5e8:	7b 40 00 00 	RTN

0200c5ec <_outbyte>:
 200c5ec:	08 40 00 ff 	AND        $255,R1
 200c5f0:	0c 00 00 0a 	CMP        $10,R1
 200c5f4:	78 a8 00 18 	BNZ        @0x0200c610    // 200c610 <_outbyte+0x24>
 200c5f8:	1a 00 03 00 	BREV       $768,R3
 200c5fc:	14 84 c0 04 	LW         4(R3),R2
 200c600:	10 41 00 00 	AND        $65536,R2
 200c604:	78 8b ff f4 	BZ         @0x0200c5fc    // 200c5fc <_outbyte+0x10>
 200c608:	16 00 00 0d 	LDI        $13,R2
 200c60c:	14 c4 c0 0c 	SW         R2,$12(R3)
 200c610:	1a 00 03 00 	BREV       $768,R3
 200c614:	14 84 c0 04 	LW         4(R3),R2
 200c618:	10 41 00 00 	AND        $65536,R2
 200c61c:	78 8b ff f4 	BZ         @0x0200c614    // 200c614 <_outbyte+0x28>
 200c620:	0c c4 c0 0c 	SW         R1,$12(R3)
 200c624:	7b 40 00 00 	RTN

0200c628 <_inbyte>:
 200c628:	0a 00 03 00 	BREV       $768,R1
 200c62c:	0c 84 40 08 	LW         8(R1),R1
 200c630:	13 40 40 00 	MOV        R1,R2
 200c634:	10 40 01 00 	AND        $256,R2
 200c638:	78 a8 00 8c 	BNZ        @0x0200c6c8    // 200c6c8 <_inbyte+0xa0>
 200c63c:	0c 00 00 0d 	CMP        $13,R1
 200c640:	78 a8 00 14 	BNZ        @0x0200c658    // 200c658 <_inbyte+0x30>
 200c644:	0a 03 20 40 	LDI        0x0204f2ac,R1  // 204f2ac <last_was_cr.3000>
 200c648:	0a 40 f2 ac 
 200c64c:	96 01 95 88 	LDI        $1,R2          | SW         R2,(R1)
 200c650:	a6 0a 8f a0 	LDI        $10,R4         | MOV        R4,R1
 200c654:	78 80 00 78 	BRA        @0x0200c6d0    // 200c6d0 <_inbyte+0xa8>
 200c658:	0c 00 00 0a 	CMP        $10,R1
 200c65c:	78 a8 00 18 	BNZ        @0x0200c678    // 200c678 <_inbyte+0x50>
 200c660:	1a 03 20 40 	LDI        0x0204f2ac,R3  // 204f2ac <last_was_cr.3000>
 200c664:	1a 40 f2 ac 
 200c668:	a4 98 a3 00 	LW         (R3),R4        | CMP        $0,R4
 200c66c:	78 88 00 5c 	BZ         @0x0200c6cc    // 200c6cc <_inbyte+0xa4>
 200c670:	95 98 8e ff 	SW         R2,(R3)        | LDI        $-1,R1
 200c674:	7b 40 00 00 	RTN
 200c678:	1a 03 20 40 	LDI        0x0204f2ac,R3  // 204f2ac <last_was_cr.3000>
 200c67c:	1a 40 f2 ac 
 200c680:	95 98 97 88 	SW         R2,(R3)        | MOV        R1,R2
 200c684:	10 40 00 ff 	AND        $255,R2
 200c688:	23 40 40 00 	MOV        R1,R4
 200c68c:	20 40 00 ff 	AND        $255,R4
 200c690:	14 00 00 0a 	CMP        $10,R2
 200c694:	78 a8 00 18 	BNZ        @0x0200c6b0    // 200c6b0 <_inbyte+0x88>
 200c698:	78 80 00 34 	BRA        @0x0200c6d0    // 200c6d0 <_inbyte+0xa8>
 200c69c:	14 84 c0 04 	LW         4(R3),R2
 200c6a0:	10 41 00 00 	AND        $65536,R2
 200c6a4:	78 8b ff f4 	BZ         @0x0200c69c    // 200c69c <_inbyte+0x74>
 200c6a8:	16 00 00 0d 	LDI        $13,R2
 200c6ac:	14 c4 c0 0c 	SW         R2,$12(R3)
 200c6b0:	1a 00 03 00 	BREV       $768,R3
 200c6b4:	14 84 c0 04 	LW         4(R3),R2
 200c6b8:	10 41 00 00 	AND        $65536,R2
 200c6bc:	78 8b ff f4 	BZ         @0x0200c6b4    // 200c6b4 <_inbyte+0x8c>
 200c6c0:	24 c4 c0 0c 	SW         R4,$12(R3)
 200c6c4:	7b 40 00 00 	RTN
 200c6c8:	8e ff ff 80 	LDI        $-1,R1         | RTN
 200c6cc:	23 40 40 00 	MOV        R1,R4
 200c6d0:	1a 00 03 00 	BREV       $768,R3
 200c6d4:	78 83 ff c4 	BRA        @0x0200c69c    // 200c69c <_inbyte+0x74>

0200c6d8 <_close_r>:
 200c6d8:	96 09 95 88 	LDI        $9,R2          | SW         R2,(R1)
 200c6dc:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c6e0 <_execve_r>:
 200c6e0:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200c6e4:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c6e8 <_fork_r>:
 200c6e8:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200c6ec:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c6f0 <_fstat_r>:
 200c6f0:	14 00 00 03 	CMP        $3,R2
 200c6f4:	78 b8 00 0c 	BNC        @0x0200c704    // 200c704 <_fstat_r+0x14>
 200c6f8:	0e 00 20 00 	LDI        $8192,R1
 200c6fc:	0c c4 c0 04 	SW         R1,$4(R3)
 200c700:	8e 00 ff 80 	CLR        R1             | RTN
 200c704:	96 09 95 88 	LDI        $9,R2          | SW         R2,(R1)
 200c708:	0e 7f ff ff 	LDI        $-1,R1
 200c70c:	7b 40 00 00 	RTN

0200c710 <_getpid_r>:
 200c710:	8e 01 ff 80 	LDI        $1,R1          | RTN

0200c714 <_gettimeofday_r>:
 200c714:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200c718:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c71c <_isatty_r>:
 200c71c:	93 03 8e 00 	CMP        $3,R2          | CLR        R1
 200c720:	0a 58 00 01 	LDILO.C    $1,R1
 200c724:	7b 40 00 00 	RTN

0200c728 <_kill_r>:
 200c728:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200c72c:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c730 <_link_r>:
 200c730:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200c734:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c738 <_lseek_r>:
 200c738:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200c73c:	8e ff 96 ff 	LDI        $-1,R1         | LDI        $-1,R2
 200c740:	7b 40 00 00 	RTN

0200c744 <_open_r>:
 200c744:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200c748:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c74c <_read_r>:
 200c74c:	e8 24 85 00 	SUB        $36,SP         | SW         R0,(SP)
 200c750:	ad 04 b5 08 	SW         R5,$4(SP)      | SW         R6,$8(SP)
 200c754:	bd 0c c5 10 	SW         R7,$12(SP)     | SW         R8,$16(SP)
 200c758:	cd 14 d5 18 	SW         R9,$20(SP)     | SW         R10,$24(SP)
 200c75c:	dd 1c e5 20 	SW         R11,$28(SP)    | SW         R12,$32(SP)
 200c760:	14 00 00 00 	CMP        $0,R2
 200c764:	78 a8 01 a0 	BNZ        @0x0200c908    // 200c908 <_read_r+0x1bc>
 200c768:	0a 03 20 40 	LDI        0x0204f2ac,R1  // 204f2ac <last_was_cr.3000>
 200c76c:	0a 40 f2 ac 
 200c770:	44 84 40 00 	LW         (R1),R8
 200c774:	2a 00 03 00 	BREV       $768,R5
 200c778:	cf 90 b6 01 	MOV        R2,R9          | LDI        $1,R6
 200c77c:	0c 85 40 08 	LW         8(R5),R1
 200c780:	3b 40 40 00 	MOV        R1,R7
 200c784:	38 40 01 00 	AND        $256,R7
 200c788:	78 ab ff f0 	BNZ        @0x0200c77c    // 200c77c <_read_r+0x30>
 200c78c:	0c 00 00 0d 	CMP        $13,R1
 200c790:	78 88 00 38 	BZ         @0x0200c7cc    // 200c7cc <_read_r+0x80>
 200c794:	0c 00 00 0a 	CMP        $10,R1
 200c798:	78 a8 00 10 	BNZ        @0x0200c7ac    // 200c7ac <_read_r+0x60>
 200c79c:	44 00 00 00 	CMP        $0,R8
 200c7a0:	78 a8 01 78 	BNZ        @0x0200c91c    // 200c91c <_read_r+0x1d0>
 200c7a4:	33 40 40 00 	MOV        R1,R6
 200c7a8:	78 80 00 28 	BRA        @0x0200c7d4    // 200c7d4 <_read_r+0x88>
 200c7ac:	43 40 40 00 	MOV        R1,R8
 200c7b0:	40 40 00 ff 	AND        $255,R8
 200c7b4:	33 40 40 00 	MOV        R1,R6
 200c7b8:	30 40 00 ff 	AND        $255,R6
 200c7bc:	96 01 c3 0a 	LDI        $1,R2          | CMP        $10,R8
 200c7c0:	78 a8 00 30 	BNZ        @0x0200c7f4    // 200c7f4 <_read_r+0xa8>
 200c7c4:	c7 b8 96 01 	MOV        R7,R8          | LDI        $1,R2
 200c7c8:	78 80 00 08 	BRA        @0x0200c7d4    // 200c7d4 <_read_r+0x88>
 200c7cc:	96 01 c6 01 	LDI        $1,R2          | LDI        $1,R8
 200c7d0:	36 00 00 0a 	LDI        $10,R6
 200c7d4:	2a 00 03 00 	BREV       $768,R5
 200c7d8:	0c 85 40 04 	LW         4(R5),R1
 200c7dc:	08 41 00 00 	AND        $65536,R1
 200c7e0:	78 8b ff f4 	BZ         @0x0200c7d8    // 200c7d8 <_read_r+0x8c>
 200c7e4:	0e 00 00 0d 	LDI        $13,R1
 200c7e8:	0c c5 40 0c 	SW         R1,$12(R5)
 200c7ec:	bf c0 c6 0a 	MOV        R8,R7          | LDI        $10,R8
 200c7f0:	78 80 00 00 	BRA        @0x0200c7f4    // 200c7f4 <_read_r+0xa8>
 200c7f4:	2a 00 03 00 	BREV       $768,R5
 200c7f8:	0c 85 40 04 	LW         4(R5),R1
 200c7fc:	08 41 00 00 	AND        $65536,R1
 200c800:	78 8b ff f4 	BZ         @0x0200c7f8    // 200c7f8 <_read_r+0xac>
 200c804:	34 c5 40 0c 	SW         R6,$12(R5)
 200c808:	14 00 00 00 	CMP        $0,R2
 200c80c:	12 2b 20 40 	LDI.NZ     0x0204f2ac,R2  // 204f2ac <last_was_cr.3000>
 200c810:	12 68 f2 ac 
 200c814:	3c ec 80 00 	SW.NZ      R7,(R2)
 200c818:	b7 98 b2 01 	MOV        R3,R6          | ADD        $1,R6
 200c81c:	45 c4 c0 00 	SB         R8,(R3)
 200c820:	8e 01 a3 02 	LDI        $1,R1          | CMP        $2,R4
 200c824:	78 98 01 0c 	BC         @0x0200c934    // 200c934 <_read_r+0x1e8>
 200c828:	78 80 00 18 	BRA        @0x0200c844    // 200c844 <_read_r+0xf8>
 200c82c:	4c 00 00 00 	CMP        $0,R9
 200c830:	78 88 01 00 	BZ         @0x0200c934    // 200c934 <_read_r+0x1e8>
 200c834:	1a 03 20 40 	LDI        0x0204f2ac,R3  // 204f2ac <last_was_cr.3000>
 200c838:	1a 40 f2 ac 
 200c83c:	44 c4 c0 00 	SW         R8,(R3)
 200c840:	78 80 00 f0 	BRA        @0x0200c934    // 200c934 <_read_r+0x1e8>
 200c844:	0a 03 20 40 	LDI        0x0204f2ac,R1  // 204f2ac <last_was_cr.3000>
 200c848:	0a 40 f2 ac 
 200c84c:	c4 88 ce 00 	LW         (R1),R8        | CLR        R9
 200c850:	0e 00 00 01 	LDI        $1,R1
 200c854:	1a 00 03 00 	BREV       $768,R3
 200c858:	de 0a d6 01 	LDI        $10,R11        | LDI        $1,R10
 200c85c:	66 00 00 01 	LDI        $1,R12
 200c860:	2c 84 c0 08 	LW         8(R3),R5
 200c864:	13 41 40 00 	MOV        R5,R2
 200c868:	10 40 01 00 	AND        $256,R2
 200c86c:	78 a8 00 b4 	BNZ        @0x0200c924    // 200c924 <_read_r+0x1d8>
 200c870:	2c 00 00 0d 	CMP        $13,R5
 200c874:	78 88 00 3c 	BZ         @0x0200c8b4    // 200c8b4 <_read_r+0x168>
 200c878:	2c 00 00 0a 	CMP        $10,R5
 200c87c:	78 a8 00 18 	BNZ        @0x0200c898    // 200c898 <_read_r+0x14c>
 200c880:	44 00 00 00 	CMP        $0,R8
 200c884:	78 88 00 38 	BZ         @0x0200c8c0    // 200c8c0 <_read_r+0x174>
 200c888:	1a 03 20 40 	LDI        0x0204f2ac,R3  // 204f2ac <last_was_cr.3000>
 200c88c:	1a 40 f2 ac 
 200c890:	14 c4 c0 00 	SW         R2,(R3)
 200c894:	78 80 00 9c 	BRA        @0x0200c934    // 200c934 <_read_r+0x1e8>
 200c898:	3b 41 40 00 	MOV        R5,R7
 200c89c:	38 40 00 ff 	AND        $255,R7
 200c8a0:	28 40 00 ff 	AND        $255,R5
 200c8a4:	c6 00 cf d0 	CLR        R8             | MOV        R10,R9
 200c8a8:	3c 00 00 0a 	CMP        $10,R7
 200c8ac:	78 88 00 14 	BZ         @0x0200c8c4    // 200c8c4 <_read_r+0x178>
 200c8b0:	78 80 00 2c 	BRA        @0x0200c8e0    // 200c8e0 <_read_r+0x194>
 200c8b4:	af d8 cf d0 	MOV        R11,R5         | MOV        R10,R9
 200c8b8:	43 43 00 00 	MOV        R12,R8
 200c8bc:	78 80 00 04 	BRA        @0x0200c8c4    // 200c8c4 <_read_r+0x178>
 200c8c0:	2b 42 c0 00 	MOV        R11,R5
 200c8c4:	14 84 c0 04 	LW         4(R3),R2
 200c8c8:	10 41 00 00 	AND        $65536,R2
 200c8cc:	78 8b ff f4 	BZ         @0x0200c8c4    // 200c8c4 <_read_r+0x178>
 200c8d0:	16 00 00 0d 	LDI        $13,R2
 200c8d4:	14 c4 c0 0c 	SW         R2,$12(R3)
 200c8d8:	3b 42 c0 00 	MOV        R11,R7
 200c8dc:	78 80 00 04 	BRA        @0x0200c8e4    // 200c8e4 <_read_r+0x198>
 200c8e0:	c6 00 cf d0 	CLR        R8             | MOV        R10,R9
 200c8e4:	14 84 c0 04 	LW         4(R3),R2
 200c8e8:	10 41 00 00 	AND        $65536,R2
 200c8ec:	78 8b ff f4 	BZ         @0x0200c8e4    // 200c8e4 <_read_r+0x198>
 200c8f0:	2c c4 c0 0c 	SW         R5,$12(R3)
 200c8f4:	30 80 00 01 	ADD        $1,R6
 200c8f8:	3d c5 bf ff 	SB         R7,$-1(R6)
 200c8fc:	8a 01 8b a0 	ADD        $1,R1          | CMP        R4,R1
 200c900:	78 ab ff 5c 	BNZ        @0x0200c860    // 200c860 <_read_r+0x114>
 200c904:	78 83 ff 24 	BRA        @0x0200c82c    // 200c82c <_read_r+0xe0>
 200c908:	87 fa fc f8 	JSR        0x0200e2f4     // 200e2f4 <__errno>
 200c90c:	02 00 e2 f4 
 200c910:	9e 58 9d 88 	LDI        $88,R3         | SW         R3,(R1)
 200c914:	0e 7f ff ff 	LDI        $-1,R1
 200c918:	78 80 00 18 	BRA        @0x0200c934    // 200c934 <_read_r+0x1e8>
 200c91c:	c7 c8 97 b0 	MOV        R9,R8          | MOV        R6,R2
 200c920:	78 83 fe 58 	BRA        @0x0200c77c    // 200c77c <_read_r+0x30>
 200c924:	4c 00 00 00 	CMP        $0,R9
 200c928:	12 2b 20 40 	LDI.NZ     0x0204f2ac,R2  // 204f2ac <last_was_cr.3000>
 200c92c:	12 68 f2 ac 
 200c930:	44 ec 80 00 	SW.NZ      R8,(R2)
 200c934:	84 00 ac 04 	LW         (SP),R0        | LW         4(SP),R5
 200c938:	b4 08 bc 0c 	LW         8(SP),R6       | LW         12(SP),R7
 200c93c:	c4 10 cc 14 	LW         16(SP),R8      | LW         20(SP),R9
 200c940:	d4 18 dc 1c 	LW         24(SP),R10     | LW         28(SP),R11
 200c944:	e4 20 ea 24 	LW         32(SP),R12     | ADD        $36,SP
 200c948:	7b 40 00 00 	RTN

0200c94c <_readlink_r>:
 200c94c:	96 58 95 88 	LDI        $88,R2         | SW         R2,(R1)
 200c950:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c954 <_stat_r>:
 200c954:	96 05 95 88 	LDI        $5,R2          | SW         R2,(R1)
 200c958:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c95c <_unlink_r>:
 200c95c:	96 05 95 88 	LDI        $5,R2          | SW         R2,(R1)
 200c960:	8e ff ff 80 	LDI        $-1,R1         | RTN

0200c964 <_times>:
 200c964:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 200c968:	87 fa fc f8 	JSR        0x0200e2f4     // 200e2f4 <__errno>
 200c96c:	02 00 e2 f4 
 200c970:	96 0d 95 88 	LDI        $13,R2         | SW         R2,(R1)
 200c974:	8e ff 84 00 	LDI        $-1,R1         | LW         (SP),R0
 200c978:	ea 04 ff 80 	ADD        $4,SP          | RTN

0200c97c <_write_r>:
 200c97c:	92 7f 93 02 	ADD        $-1,R2         | CMP        $2,R2
 200c980:	78 b8 00 60 	BNC        @0x0200c9e4    // 200c9e4 <_write_r+0x68>
 200c984:	24 00 00 00 	CMP        $0,R4
 200c988:	78 a8 00 0c 	BNZ        @0x0200c998    // 200c998 <_write_r+0x1c>
 200c98c:	78 80 00 64 	BRA        @0x0200c9f4    // 200c9f4 <_write_r+0x78>
 200c990:	0b 41 00 00 	MOV        R4,R1
 200c994:	78 80 00 54 	BRA        @0x0200c9ec    // 200c9ec <_write_r+0x70>
 200c998:	e8 08 ad 00 	SUB        $8,SP          | SW         R5,(SP)
 200c99c:	b5 04 b7 98 	SW         R6,$4(SP)      | MOV        R3,R6
 200c9a0:	30 85 00 00 	ADD        R4,R6
 200c9a4:	0a 00 03 00 	BREV       $768,R1
 200c9a8:	2d 84 c0 00 	LB         (R3),R5
 200c9ac:	2c 00 00 0a 	CMP        $10,R5
 200c9b0:	78 a8 00 14 	BNZ        @0x0200c9c8    // 200c9c8 <_write_r+0x4c>
 200c9b4:	14 84 40 04 	LW         4(R1),R2
 200c9b8:	10 41 00 00 	AND        $65536,R2
 200c9bc:	78 8b ff f4 	BZ         @0x0200c9b4    // 200c9b4 <_write_r+0x38>
 200c9c0:	16 00 00 0d 	LDI        $13,R2
 200c9c4:	14 c4 40 0c 	SW         R2,$12(R1)
 200c9c8:	14 84 40 04 	LW         4(R1),R2
 200c9cc:	10 41 00 00 	AND        $65536,R2
 200c9d0:	78 8b ff f4 	BZ         @0x0200c9c8    // 200c9c8 <_write_r+0x4c>
 200c9d4:	2c c4 40 0c 	SW         R5,$12(R1)
 200c9d8:	9a 01 b3 98 	ADD        $1,R3          | CMP        R3,R6
 200c9dc:	78 ab ff c8 	BNZ        @0x0200c9a8    // 200c9a8 <_write_r+0x2c>
 200c9e0:	78 83 ff ac 	BRA        @0x0200c990    // 200c990 <_write_r+0x14>
 200c9e4:	96 09 95 88 	LDI        $9,R2          | SW         R2,(R1)
 200c9e8:	8e ff ff 80 	LDI        $-1,R1         | RTN
 200c9ec:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 200c9f0:	ea 08 ff 80 	ADD        $8,SP          | RTN
 200c9f4:	0b 41 00 00 	MOV        R4,R1
 200c9f8:	7b 40 00 00 	RTN

0200c9fc <_wait>:
 200c9fc:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 200ca00:	87 fa fc f8 	JSR        0x0200e2f4     // 200e2f4 <__errno>
 200ca04:	02 00 e2 f4 
 200ca08:	96 0a 95 88 	LDI        $10,R2         | SW         R2,(R1)
 200ca0c:	8e ff 84 00 	LDI        $-1,R1         | LW         (SP),R0
 200ca10:	ea 04 ff 80 	ADD        $4,SP          | RTN

0200ca14 <_sbrk_r>:
 200ca14:	1a 03 00 40 	LDI        0x0200f238,R3  // 200f238 <heap>
 200ca18:	1a 40 f2 38 
 200ca1c:	0c 84 c0 00 	LW         (R3),R1
 200ca20:	11 80 00 02 	LSL        $2,R2
 200ca24:	a7 88 a2 90 	MOV        R1,R4          | ADD        R2,R4
 200ca28:	a5 98 ff 80 	SW         R4,(R3)        | RTN

0200ca2c <_exit>:
 200ca2c:	e8 04 85 00 	SUB        $4,SP          | SW         R0,(SP)
 200ca30:	1a 00 03 00 	BREV       $768,R3
 200ca34:	14 84 c0 0c 	LW         12(R3),R2
 200ca38:	10 40 01 00 	AND        $256,R2
 200ca3c:	78 ab ff f4 	BNZ        @0x0200ca34    // 200ca34 <_exit+0x8>
 200ca40:	87 fa fc f8 	JSR        0x02000044     // 2000044 <_hw_shutdown>
 200ca44:	02 00 00 44 

0200ca48 <__adddf3>:
 200ca48:	68 00 00 68 	SUB        $104,SP
 200ca4c:	04 c7 40 4c 	SW         R0,$76(SP)
 200ca50:	2c c7 40 50 	SW         R5,$80(SP)
 200ca54:	34 c7 40 54 	SW         R6,$84(SP)
 200ca58:	3c c7 40 58 	SW         R7,$88(SP)
 200ca5c:	44 c7 40 5c 	SW         R8,$92(SP)
 200ca60:	4c c7 40 60 	SW         R9,$96(SP)
 200ca64:	54 c7 40 64 	SW         R10,$100(SP)
 200ca68:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200ca6c:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200ca70:	13 43 40 10 	MOV        $16+SP,R2
 200ca74:	0b 43 40 00 	MOV        SP,R1
 200ca78:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200ca7c:	02 00 e0 44 
 200ca80:	13 43 40 24 	MOV        $36+SP,R2
 200ca84:	0b 43 40 08 	MOV        $8+SP,R1
 200ca88:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200ca8c:	02 00 e0 44 
 200ca90:	84 10 83 02 	LW         16(SP),R0      | CMP        $2,R0
 200ca94:	78 98 03 4c 	BC         @0x0200cde4    // 200cde4 <__adddf3+0x39c>
 200ca98:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200ca9c:	78 98 03 4c 	BC         @0x0200cdec    // 200cdec <__adddf3+0x3a4>
 200caa0:	04 00 00 04 	CMP        $4,R0
 200caa4:	78 a8 00 20 	BNZ        @0x0200cac8    // 200cac8 <__adddf3+0x80>
 200caa8:	0c 00 00 04 	CMP        $4,R1
 200caac:	78 a8 03 44 	BNZ        @0x0200cdf4    // 200cdf4 <__adddf3+0x3ac>
 200cab0:	84 28 8c 14 	LW         40(SP),R0      | LW         20(SP),R1
 200cab4:	0c 04 00 00 	CMP        R0,R1
 200cab8:	78 88 03 40 	BZ         @0x0200cdfc    // 200cdfc <__adddf3+0x3b4>
 200cabc:	0a 03 00 40 	LDI        0x0200e770,R1  // 200e770 <__thenan_df>
 200cac0:	0a 40 e7 70 
 200cac4:	78 80 03 50 	BRA        @0x0200ce18    // 200ce18 <__adddf3+0x3d0>
 200cac8:	0c 00 00 04 	CMP        $4,R1
 200cacc:	78 88 03 34 	BZ         @0x0200ce04    // 200ce04 <__adddf3+0x3bc>
 200cad0:	0c 00 00 02 	CMP        $2,R1
 200cad4:	78 a8 00 30 	BNZ        @0x0200cb08    // 200cb08 <__adddf3+0xc0>
 200cad8:	0b 43 40 10 	MOV        $16+SP,R1
 200cadc:	04 00 00 02 	CMP        $2,R0
 200cae0:	78 a8 03 34 	BNZ        @0x0200ce18    // 200ce18 <__adddf3+0x3d0>
 200cae4:	1e 00 00 14 	LDI        $20,R3
 200cae8:	13 43 40 10 	MOV        $16+SP,R2
 200caec:	0b 43 40 38 	MOV        $56+SP,R1
 200caf0:	87 fa fc f8 	JSR        0x02001470     // 2001470 <memcpy>
 200caf4:	02 00 14 70 
 200caf8:	8c 28 84 14 	LW         40(SP),R1      | LW         20(SP),R0
 200cafc:	81 88 85 3c 	AND        R1,R0          | SW         R0,$60(SP)
 200cb00:	0b 43 40 38 	MOV        $56+SP,R1
 200cb04:	78 80 03 10 	BRA        @0x0200ce18    // 200ce18 <__adddf3+0x3d0>
 200cb08:	04 00 00 02 	CMP        $2,R0
 200cb0c:	78 88 02 fc 	BZ         @0x0200ce0c    // 200ce0c <__adddf3+0x3c4>
 200cb10:	d4 18 a4 2c 	LW         24(SP),R10     | LW         44(SP),R4
 200cb14:	94 1c 9c 20 	LW         28(SP),R2      | LW         32(SP),R3
 200cb18:	84 30 8c 34 	LW         48(SP),R0      | LW         52(SP),R1
 200cb1c:	af d0 a8 a0 	MOV        R10,R5         | SUB        R4,R5
 200cb20:	33 41 40 00 	MOV        R5,R6
 200cb24:	34 43 ff ff 	TST        $-1,R6
 200cb28:	33 51 9f ff 	MOV.LT     $-1+R6,R6
 200cb2c:	31 13 ff ff 	XOR.LT     $-1,R6
 200cb30:	34 00 00 40 	CMP        $64,R6
 200cb34:	78 b0 01 34 	BGE        @0x0200cc6c    // 200cc6c <__adddf3+0x224>
 200cb38:	2c 00 00 01 	CMP        $1,R5
 200cb3c:	78 90 00 90 	BLT        @0x0200cbd0    // 200cbd0 <__adddf3+0x188>
 200cb40:	bf b0 ba 60 	MOV        R6,R7          | ADD        $-32,R7
 200cb44:	78 90 00 10 	BLT        @0x0200cb58    // 200cb58 <__adddf3+0x110>
 200cb48:	2b 40 00 00 	MOV        R0,R5
 200cb4c:	29 45 c0 00 	LSR        R7,R5
 200cb50:	26 00 00 00 	CLR        R4
 200cb54:	78 80 00 24 	BRA        @0x0200cb7c    // 200cb7c <__adddf3+0x134>
 200cb58:	43 40 00 00 	MOV        R0,R8
 200cb5c:	41 80 00 01 	LSL        $1,R8
 200cb60:	a6 1f a0 b0 	LDI        $31,R4         | SUB        R6,R4
 200cb64:	41 85 00 00 	LSL        R4,R8
 200cb68:	2b 40 40 00 	MOV        R1,R5
 200cb6c:	29 45 80 00 	LSR        R6,R5
 200cb70:	40 c5 40 00 	OR         R5,R8
 200cb74:	af c0 a7 80 	MOV        R8,R5          | MOV        R0,R4
 200cb78:	21 45 80 00 	LSR        R6,R4
 200cb7c:	3c 00 00 00 	CMP        $0,R7
 200cb80:	78 90 00 10 	BLT        @0x0200cb94    // 200cb94 <__adddf3+0x14c>
 200cb84:	b6 01 c6 01 	LDI        $1,R6          | LDI        $1,R8
 200cb88:	41 85 c0 00 	LSL        R7,R8
 200cb8c:	4e 00 00 00 	CLR        R9
 200cb90:	78 80 00 0c 	BRA        @0x0200cba0    // 200cba0 <__adddf3+0x158>
 200cb94:	c6 00 ce 00 	CLR        R8             | CLR        R9
 200cb98:	be 01 ce 01 	LDI        $1,R7          | LDI        $1,R9
 200cb9c:	49 85 80 00 	LSL        R6,R9
 200cba0:	b6 ff be ff 	LDI        $-1,R6         | LDI        $-1,R7
 200cba4:	48 85 c0 00 	ADD        R7,R9
 200cba8:	40 98 00 01 	ADD.C      $1,R8
 200cbac:	c2 b0 89 c8 	ADD        R6,R8          | AND        R9,R1
 200cbb0:	00 46 00 00 	AND        R8,R0
 200cbb4:	00 c4 40 00 	OR         R1,R0
 200cbb8:	36 00 00 00 	CLR        R6
 200cbbc:	32 68 00 01 	LDILO.NZ   $1,R6
 200cbc0:	86 00 8f b0 	CLR        R0             | MOV        R6,R1
 200cbc4:	08 c5 40 00 	OR         R5,R1
 200cbc8:	00 c5 00 00 	OR         R4,R0
 200cbcc:	78 80 00 b4 	BRA        @0x0200cc84    // 200cc84 <__adddf3+0x23c>
 200cbd0:	2c 00 00 00 	CMP        $0,R5
 200cbd4:	78 88 00 ac 	BZ         @0x0200cc84    // 200cc84 <__adddf3+0x23c>
 200cbd8:	d2 b0 bf b0 	ADD        R6,R10         | MOV        R6,R7
 200cbdc:	38 83 ff e0 	ADD        $-32,R7
 200cbe0:	78 90 00 10 	BLT        @0x0200cbf4    // 200cbf4 <__adddf3+0x1ac>
 200cbe4:	2b 40 80 00 	MOV        R2,R5
 200cbe8:	29 45 c0 00 	LSR        R7,R5
 200cbec:	26 00 00 00 	CLR        R4
 200cbf0:	78 80 00 24 	BRA        @0x0200cc18    // 200cc18 <__adddf3+0x1d0>
 200cbf4:	43 40 80 00 	MOV        R2,R8
 200cbf8:	41 80 00 01 	LSL        $1,R8
 200cbfc:	a6 1f a0 b0 	LDI        $31,R4         | SUB        R6,R4
 200cc00:	41 85 00 00 	LSL        R4,R8
 200cc04:	2b 40 c0 00 	MOV        R3,R5
 200cc08:	29 45 80 00 	LSR        R6,R5
 200cc0c:	40 c5 40 00 	OR         R5,R8
 200cc10:	af c0 a7 90 	MOV        R8,R5          | MOV        R2,R4
 200cc14:	21 45 80 00 	LSR        R6,R4
 200cc18:	3c 00 00 00 	CMP        $0,R7
 200cc1c:	78 90 00 10 	BLT        @0x0200cc30    // 200cc30 <__adddf3+0x1e8>
 200cc20:	b6 01 c6 01 	LDI        $1,R6          | LDI        $1,R8
 200cc24:	41 85 c0 00 	LSL        R7,R8
 200cc28:	4e 00 00 00 	CLR        R9
 200cc2c:	78 80 00 0c 	BRA        @0x0200cc3c    // 200cc3c <__adddf3+0x1f4>
 200cc30:	c6 00 ce 00 	CLR        R8             | CLR        R9
 200cc34:	be 01 ce 01 	LDI        $1,R7          | LDI        $1,R9
 200cc38:	49 85 80 00 	LSL        R6,R9
 200cc3c:	b6 ff be ff 	LDI        $-1,R6         | LDI        $-1,R7
 200cc40:	48 85 c0 00 	ADD        R7,R9
 200cc44:	40 98 00 01 	ADD.C      $1,R8
 200cc48:	c2 b0 99 c8 	ADD        R6,R8          | AND        R9,R3
 200cc4c:	10 46 00 00 	AND        R8,R2
 200cc50:	10 c4 c0 00 	OR         R3,R2
 200cc54:	36 00 00 00 	CLR        R6
 200cc58:	32 68 00 01 	LDILO.NZ   $1,R6
 200cc5c:	96 00 9f b0 	CLR        R2             | MOV        R6,R3
 200cc60:	18 c5 40 00 	OR         R5,R3
 200cc64:	10 c5 00 00 	OR         R4,R2
 200cc68:	78 80 00 18 	BRA        @0x0200cc84    // 200cc84 <__adddf3+0x23c>
 200cc6c:	24 06 80 00 	CMP        R10,R4
 200cc70:	78 b0 00 08 	BGE        @0x0200cc7c    // 200cc7c <__adddf3+0x234>
 200cc74:	86 00 8e 00 	CLR        R0             | CLR        R1
 200cc78:	78 80 00 08 	BRA        @0x0200cc84    // 200cc84 <__adddf3+0x23c>
 200cc7c:	d7 a0 96 00 	MOV        R4,R10         | CLR        R2
 200cc80:	1e 00 00 00 	CLR        R3
 200cc84:	a4 14 ac 28 	LW         20(SP),R4      | LW         40(SP),R5
 200cc88:	24 05 40 00 	CMP        R5,R4
 200cc8c:	78 88 00 dc 	BZ         @0x0200cd6c    // 200cd6c <__adddf3+0x324>
 200cc90:	24 00 00 00 	CMP        $0,R4
 200cc94:	78 88 00 10 	BZ         @0x0200cca8    // 200cca8 <__adddf3+0x260>
 200cc98:	08 04 c0 00 	SUB        R3,R1
 200cc9c:	00 18 00 01 	SUB.C      $1,R0
 200cca0:	00 04 80 00 	SUB        R2,R0
 200cca4:	78 80 00 14 	BRA        @0x0200ccbc    // 200ccbc <__adddf3+0x274>
 200cca8:	a7 90 af 98 	MOV        R2,R4          | MOV        R3,R5
 200ccac:	28 04 40 00 	SUB        R1,R5
 200ccb0:	20 18 00 01 	SUB.C      $1,R4
 200ccb4:	a0 80 87 a0 	SUB        R0,R4          | MOV        R4,R0
 200ccb8:	0b 41 40 00 	MOV        R5,R1
 200ccbc:	04 00 00 00 	CMP        $0,R0
 200ccc0:	78 90 00 3c 	BLT        @0x0200cd00    // 200cd00 <__adddf3+0x2b8>
 200ccc4:	ae 00 ad 3c 	CLR        R5             | SW         R5,$60(SP)
 200ccc8:	54 c7 40 40 	SW         R10,$64(SP)
 200cccc:	04 c7 40 44 	SW         R0,$68(SP)
 200ccd0:	0c c7 40 48 	SW         R1,$72(SP)
 200ccd4:	a6 ff ae ff 	LDI        $-1,R4         | LDI        $-1,R5
 200ccd8:	97 80 9f 88 	MOV        R0,R2          | MOV        R1,R3
 200ccdc:	18 85 40 00 	ADD        R5,R3
 200cce0:	10 98 00 01 	ADD.C      $1,R2
 200cce4:	10 85 00 00 	ADD        R4,R2
 200cce8:	32 03 ff f0 	BREV       $-16,R6
 200ccec:	be fe b3 90 	LDI        $-2,R7         | CMP        R2,R6
 200ccf0:	78 98 00 08 	BC         @0x0200ccfc    // 200ccfc <__adddf3+0x2b4>
 200ccf4:	3c 0c c0 00 	CMP.Z      R3,R7
 200ccf8:	78 b8 00 28 	BNC        @0x0200cd24    // 200cd24 <__adddf3+0x2dc>
 200ccfc:	78 80 00 88 	BRA        @0x0200cd88    // 200cd88 <__adddf3+0x340>
 200cd00:	be 01 bd 3c 	LDI        $1,R7          | SW         R7,$60(SP)
 200cd04:	54 c7 40 40 	SW         R10,$64(SP)
 200cd08:	09 03 ff ff 	XOR        $-1,R1
 200cd0c:	01 03 ff ff 	XOR        $-1,R0
 200cd10:	08 80 00 01 	ADD        $1,R1
 200cd14:	00 98 00 01 	ADD.C      $1,R0
 200cd18:	04 c7 40 44 	SW         R0,$68(SP)
 200cd1c:	0c c7 40 48 	SW         R1,$72(SP)
 200cd20:	78 83 ff b0 	BRA        @0x0200ccd4    // 200ccd4 <__adddf3+0x28c>
 200cd24:	08 84 40 00 	ADD        R1,R1
 200cd28:	00 98 00 01 	ADD.C      $1,R0
 200cd2c:	82 80 d2 7f 	ADD        R0,R0          | ADD        $-1,R10
 200cd30:	97 80 9f 88 	MOV        R0,R2          | MOV        R1,R3
 200cd34:	18 85 40 00 	ADD        R5,R3
 200cd38:	10 98 00 01 	ADD.C      $1,R2
 200cd3c:	10 85 00 00 	ADD        R4,R2
 200cd40:	32 03 ff f0 	BREV       $-16,R6
 200cd44:	be fe b3 90 	LDI        $-2,R7         | CMP        R2,R6
 200cd48:	78 98 00 08 	BC         @0x0200cd54    // 200cd54 <__adddf3+0x30c>
 200cd4c:	3c 0c c0 00 	CMP.Z      R3,R7
 200cd50:	78 bb ff d0 	BNC        @0x0200cd24    // 200cd24 <__adddf3+0x2dc>
 200cd54:	04 c7 40 44 	SW         R0,$68(SP)
 200cd58:	0c c7 40 48 	SW         R1,$72(SP)
 200cd5c:	54 c7 40 40 	SW         R10,$64(SP)
 200cd60:	be 03 bd 38 	LDI        $3,R7          | SW         R7,$56(SP)
 200cd64:	8f e8 8a 38 	MOV        SP,R1          | ADD        $56,R1
 200cd68:	78 80 00 ac 	BRA        @0x0200ce18    // 200ce18 <__adddf3+0x3d0>
 200cd6c:	24 c7 40 3c 	SW         R4,$60(SP)
 200cd70:	54 c7 40 40 	SW         R10,$64(SP)
 200cd74:	08 84 c0 00 	ADD        R3,R1
 200cd78:	00 98 00 01 	ADD.C      $1,R0
 200cd7c:	00 84 80 00 	ADD        R2,R0
 200cd80:	04 c7 40 44 	SW         R0,$68(SP)
 200cd84:	0c c7 40 48 	SW         R1,$72(SP)
 200cd88:	96 03 95 38 	LDI        $3,R2          | SW         R2,$56(SP)
 200cd8c:	1a 03 ff f8 	BREV       $-8,R3
 200cd90:	a6 ff 9b 80 	LDI        $-1,R4         | CMP        R0,R3
 200cd94:	78 98 00 08 	BC         @0x0200cda0    // 200cda0 <__adddf3+0x358>
 200cd98:	24 0c 40 00 	CMP.Z      R1,R4
 200cd9c:	78 b8 00 74 	BNC        @0x0200ce14    // 200ce14 <__adddf3+0x3cc>
 200cda0:	13 40 00 00 	MOV        R0,R2
 200cda4:	11 80 00 1f 	LSL        $31,R2
 200cda8:	2b 40 40 00 	MOV        R1,R5
 200cdac:	29 40 00 01 	LSR        $1,R5
 200cdb0:	10 c5 40 00 	OR         R5,R2
 200cdb4:	af 90 a7 80 	MOV        R2,R5          | MOV        R0,R4
 200cdb8:	21 40 00 01 	LSR        $1,R4
 200cdbc:	96 00 9e 01 	CLR        R2             | LDI        $1,R3
 200cdc0:	89 98 81 90 	AND        R3,R1          | AND        R2,R0
 200cdc4:	08 c5 40 00 	OR         R5,R1
 200cdc8:	00 c5 00 00 	OR         R4,R0
 200cdcc:	04 c7 40 44 	SW         R0,$68(SP)
 200cdd0:	0c c7 40 48 	SW         R1,$72(SP)
 200cdd4:	50 80 00 01 	ADD        $1,R10
 200cdd8:	54 c7 40 40 	SW         R10,$64(SP)
 200cddc:	8f e8 8a 38 	MOV        SP,R1          | ADD        $56,R1
 200cde0:	78 80 00 34 	BRA        @0x0200ce18    // 200ce18 <__adddf3+0x3d0>
 200cde4:	0b 43 40 10 	MOV        $16+SP,R1
 200cde8:	78 80 00 2c 	BRA        @0x0200ce18    // 200ce18 <__adddf3+0x3d0>
 200cdec:	0b 43 40 24 	MOV        $36+SP,R1
 200cdf0:	78 80 00 24 	BRA        @0x0200ce18    // 200ce18 <__adddf3+0x3d0>
 200cdf4:	0b 43 40 10 	MOV        $16+SP,R1
 200cdf8:	78 80 00 1c 	BRA        @0x0200ce18    // 200ce18 <__adddf3+0x3d0>
 200cdfc:	0b 43 40 10 	MOV        $16+SP,R1
 200ce00:	78 80 00 14 	BRA        @0x0200ce18    // 200ce18 <__adddf3+0x3d0>
 200ce04:	0b 43 40 24 	MOV        $36+SP,R1
 200ce08:	78 80 00 0c 	BRA        @0x0200ce18    // 200ce18 <__adddf3+0x3d0>
 200ce0c:	0b 43 40 24 	MOV        $36+SP,R1
 200ce10:	78 80 00 04 	BRA        @0x0200ce18    // 200ce18 <__adddf3+0x3d0>
 200ce14:	8f e8 8a 38 	MOV        SP,R1          | ADD        $56,R1
 200ce18:	87 fa fc f8 	JSR        0x0200dc88     // 200dc88 <__pack_d>
 200ce1c:	02 00 dc 88 
 200ce20:	04 87 40 4c 	LW         76(SP),R0
 200ce24:	2c 87 40 50 	LW         80(SP),R5
 200ce28:	34 87 40 54 	LW         84(SP),R6
 200ce2c:	3c 87 40 58 	LW         88(SP),R7
 200ce30:	44 87 40 5c 	LW         92(SP),R8
 200ce34:	4c 87 40 60 	LW         96(SP),R9
 200ce38:	54 87 40 64 	LW         100(SP),R10
 200ce3c:	68 80 00 68 	ADD        $104,SP
 200ce40:	7b 40 00 00 	RTN

0200ce44 <__subdf3>:
 200ce44:	68 00 00 6c 	SUB        $108,SP
 200ce48:	04 c7 40 4c 	SW         R0,$76(SP)
 200ce4c:	2c c7 40 50 	SW         R5,$80(SP)
 200ce50:	34 c7 40 54 	SW         R6,$84(SP)
 200ce54:	3c c7 40 58 	SW         R7,$88(SP)
 200ce58:	44 c7 40 5c 	SW         R8,$92(SP)
 200ce5c:	4c c7 40 60 	SW         R9,$96(SP)
 200ce60:	54 c7 40 64 	SW         R10,$100(SP)
 200ce64:	5c c7 40 68 	SW         R11,$104(SP)
 200ce68:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200ce6c:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200ce70:	13 43 40 10 	MOV        $16+SP,R2
 200ce74:	0b 43 40 00 	MOV        SP,R1
 200ce78:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200ce7c:	02 00 e0 44 
 200ce80:	13 43 40 24 	MOV        $36+SP,R2
 200ce84:	0b 43 40 08 	MOV        $8+SP,R1
 200ce88:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200ce8c:	02 00 e0 44 
 200ce90:	2c 87 40 28 	LW         40(SP),R5
 200ce94:	29 00 00 01 	XOR        $1,R5
 200ce98:	ad 28 84 10 	SW         R5,$40(SP)     | LW         16(SP),R0
 200ce9c:	04 00 00 02 	CMP        $2,R0
 200cea0:	78 98 03 48 	BC         @0x0200d1ec    // 200d1ec <__subdf3+0x3a8>
 200cea4:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200cea8:	78 98 03 48 	BC         @0x0200d1f4    // 200d1f4 <__subdf3+0x3b0>
 200ceac:	04 00 00 04 	CMP        $4,R0
 200ceb0:	78 a8 00 20 	BNZ        @0x0200ced4    // 200ced4 <__subdf3+0x90>
 200ceb4:	0c 00 00 04 	CMP        $4,R1
 200ceb8:	78 a8 03 40 	BNZ        @0x0200d1fc    // 200d1fc <__subdf3+0x3b8>
 200cebc:	04 87 40 14 	LW         20(SP),R0
 200cec0:	0a 03 00 40 	LDI        0x0200e770,R1  // 200e770 <__thenan_df>
 200cec4:	0a 40 e7 70 
 200cec8:	2c 04 00 00 	CMP        R0,R5
 200cecc:	78 a8 03 50 	BNZ        @0x0200d220    // 200d220 <__subdf3+0x3dc>
 200ced0:	78 80 03 30 	BRA        @0x0200d204    // 200d204 <__subdf3+0x3c0>
 200ced4:	0c 00 00 04 	CMP        $4,R1
 200ced8:	78 88 03 30 	BZ         @0x0200d20c    // 200d20c <__subdf3+0x3c8>
 200cedc:	0c 00 00 02 	CMP        $2,R1
 200cee0:	78 a8 00 30 	BNZ        @0x0200cf14    // 200cf14 <__subdf3+0xd0>
 200cee4:	0b 43 40 10 	MOV        $16+SP,R1
 200cee8:	04 00 00 02 	CMP        $2,R0
 200ceec:	78 a8 03 30 	BNZ        @0x0200d220    // 200d220 <__subdf3+0x3dc>
 200cef0:	1e 00 00 14 	LDI        $20,R3
 200cef4:	13 43 40 10 	MOV        $16+SP,R2
 200cef8:	0b 43 40 38 	MOV        $56+SP,R1
 200cefc:	87 fa fc f8 	JSR        0x02001470     // 2001470 <memcpy>
 200cf00:	02 00 14 70 
 200cf04:	84 14 81 a8 	LW         20(SP),R0      | AND        R5,R0
 200cf08:	04 c7 40 3c 	SW         R0,$60(SP)
 200cf0c:	0b 43 40 38 	MOV        $56+SP,R1
 200cf10:	78 80 03 0c 	BRA        @0x0200d220    // 200d220 <__subdf3+0x3dc>
 200cf14:	04 00 00 02 	CMP        $2,R0
 200cf18:	78 88 02 f8 	BZ         @0x0200d214    // 200d214 <__subdf3+0x3d0>
 200cf1c:	a4 18 bc 2c 	LW         24(SP),R4      | LW         44(SP),R7
 200cf20:	94 1c 9c 20 	LW         28(SP),R2      | LW         32(SP),R3
 200cf24:	84 30 8c 34 	LW         48(SP),R0      | LW         52(SP),R1
 200cf28:	c7 a0 c0 b8 	MOV        R4,R8          | SUB        R7,R8
 200cf2c:	33 42 00 00 	MOV        R8,R6
 200cf30:	34 43 ff ff 	TST        $-1,R6
 200cf34:	33 51 9f ff 	MOV.LT     $-1+R6,R6
 200cf38:	31 13 ff ff 	XOR.LT     $-1,R6
 200cf3c:	34 00 00 40 	CMP        $64,R6
 200cf40:	78 b0 01 34 	BGE        @0x0200d078    // 200d078 <__subdf3+0x234>
 200cf44:	44 00 00 01 	CMP        $1,R8
 200cf48:	78 90 00 90 	BLT        @0x0200cfdc    // 200cfdc <__subdf3+0x198>
 200cf4c:	bf b0 ba 60 	MOV        R6,R7          | ADD        $-32,R7
 200cf50:	78 90 00 10 	BLT        @0x0200cf64    // 200cf64 <__subdf3+0x120>
 200cf54:	4b 40 00 00 	MOV        R0,R9
 200cf58:	49 45 c0 00 	LSR        R7,R9
 200cf5c:	46 00 00 00 	CLR        R8
 200cf60:	78 80 00 24 	BRA        @0x0200cf88    // 200cf88 <__subdf3+0x144>
 200cf64:	53 40 00 00 	MOV        R0,R10
 200cf68:	51 80 00 01 	LSL        $1,R10
 200cf6c:	c6 1f c0 b0 	LDI        $31,R8         | SUB        R6,R8
 200cf70:	51 86 00 00 	LSL        R8,R10
 200cf74:	4b 40 40 00 	MOV        R1,R9
 200cf78:	49 45 80 00 	LSR        R6,R9
 200cf7c:	50 c6 40 00 	OR         R9,R10
 200cf80:	cf d0 c7 80 	MOV        R10,R9         | MOV        R0,R8
 200cf84:	41 45 80 00 	LSR        R6,R8
 200cf88:	3c 00 00 00 	CMP        $0,R7
 200cf8c:	78 90 00 10 	BLT        @0x0200cfa0    // 200cfa0 <__subdf3+0x15c>
 200cf90:	b6 01 d6 01 	LDI        $1,R6          | LDI        $1,R10
 200cf94:	51 85 c0 00 	LSL        R7,R10
 200cf98:	5e 00 00 00 	CLR        R11
 200cf9c:	78 80 00 0c 	BRA        @0x0200cfac    // 200cfac <__subdf3+0x168>
 200cfa0:	d6 00 de 00 	CLR        R10            | CLR        R11
 200cfa4:	be 01 de 01 	LDI        $1,R7          | LDI        $1,R11
 200cfa8:	59 85 80 00 	LSL        R6,R11
 200cfac:	b6 ff be ff 	LDI        $-1,R6         | LDI        $-1,R7
 200cfb0:	58 85 c0 00 	ADD        R7,R11
 200cfb4:	50 98 00 01 	ADD.C      $1,R10
 200cfb8:	d2 b0 89 d8 	ADD        R6,R10         | AND        R11,R1
 200cfbc:	00 46 80 00 	AND        R10,R0
 200cfc0:	00 c4 40 00 	OR         R1,R0
 200cfc4:	36 00 00 00 	CLR        R6
 200cfc8:	32 68 00 01 	LDILO.NZ   $1,R6
 200cfcc:	86 00 8f b0 	CLR        R0             | MOV        R6,R1
 200cfd0:	08 c6 40 00 	OR         R9,R1
 200cfd4:	00 c6 00 00 	OR         R8,R0
 200cfd8:	78 80 00 b4 	BRA        @0x0200d090    // 200d090 <__subdf3+0x24c>
 200cfdc:	44 00 00 00 	CMP        $0,R8
 200cfe0:	78 88 00 ac 	BZ         @0x0200d090    // 200d090 <__subdf3+0x24c>
 200cfe4:	a2 b0 bf b0 	ADD        R6,R4          | MOV        R6,R7
 200cfe8:	38 83 ff e0 	ADD        $-32,R7
 200cfec:	78 90 00 10 	BLT        @0x0200d000    // 200d000 <__subdf3+0x1bc>
 200cff0:	4b 40 80 00 	MOV        R2,R9
 200cff4:	49 45 c0 00 	LSR        R7,R9
 200cff8:	46 00 00 00 	CLR        R8
 200cffc:	78 80 00 24 	BRA        @0x0200d024    // 200d024 <__subdf3+0x1e0>
 200d000:	53 40 80 00 	MOV        R2,R10
 200d004:	51 80 00 01 	LSL        $1,R10
 200d008:	c6 1f c0 b0 	LDI        $31,R8         | SUB        R6,R8
 200d00c:	51 86 00 00 	LSL        R8,R10
 200d010:	4b 40 c0 00 	MOV        R3,R9
 200d014:	49 45 80 00 	LSR        R6,R9
 200d018:	50 c6 40 00 	OR         R9,R10
 200d01c:	cf d0 c7 90 	MOV        R10,R9         | MOV        R2,R8
 200d020:	41 45 80 00 	LSR        R6,R8
 200d024:	3c 00 00 00 	CMP        $0,R7
 200d028:	78 90 00 10 	BLT        @0x0200d03c    // 200d03c <__subdf3+0x1f8>
 200d02c:	b6 01 d6 01 	LDI        $1,R6          | LDI        $1,R10
 200d030:	51 85 c0 00 	LSL        R7,R10
 200d034:	5e 00 00 00 	CLR        R11
 200d038:	78 80 00 0c 	BRA        @0x0200d048    // 200d048 <__subdf3+0x204>
 200d03c:	d6 00 de 00 	CLR        R10            | CLR        R11
 200d040:	be 01 de 01 	LDI        $1,R7          | LDI        $1,R11
 200d044:	59 85 80 00 	LSL        R6,R11
 200d048:	b6 ff be ff 	LDI        $-1,R6         | LDI        $-1,R7
 200d04c:	58 85 c0 00 	ADD        R7,R11
 200d050:	50 98 00 01 	ADD.C      $1,R10
 200d054:	d2 b0 99 d8 	ADD        R6,R10         | AND        R11,R3
 200d058:	10 46 80 00 	AND        R10,R2
 200d05c:	10 c4 c0 00 	OR         R3,R2
 200d060:	36 00 00 00 	CLR        R6
 200d064:	32 68 00 01 	LDILO.NZ   $1,R6
 200d068:	96 00 9f b0 	CLR        R2             | MOV        R6,R3
 200d06c:	18 c6 40 00 	OR         R9,R3
 200d070:	10 c6 00 00 	OR         R8,R2
 200d074:	78 80 00 18 	BRA        @0x0200d090    // 200d090 <__subdf3+0x24c>
 200d078:	3c 05 00 00 	CMP        R4,R7
 200d07c:	78 b0 00 08 	BGE        @0x0200d088    // 200d088 <__subdf3+0x244>
 200d080:	86 00 8e 00 	CLR        R0             | CLR        R1
 200d084:	78 80 00 08 	BRA        @0x0200d090    // 200d090 <__subdf3+0x24c>
 200d088:	a7 b8 96 00 	MOV        R7,R4          | CLR        R2
 200d08c:	1e 00 00 00 	CLR        R3
 200d090:	b4 14 ab b0 	LW         20(SP),R6      | CMP        R6,R5
 200d094:	78 88 00 dc 	BZ         @0x0200d174    // 200d174 <__subdf3+0x330>
 200d098:	34 00 00 00 	CMP        $0,R6
 200d09c:	78 88 00 10 	BZ         @0x0200d0b0    // 200d0b0 <__subdf3+0x26c>
 200d0a0:	08 04 c0 00 	SUB        R3,R1
 200d0a4:	00 18 00 01 	SUB.C      $1,R0
 200d0a8:	00 04 80 00 	SUB        R2,R0
 200d0ac:	78 80 00 14 	BRA        @0x0200d0c4    // 200d0c4 <__subdf3+0x280>
 200d0b0:	af 90 b7 98 	MOV        R2,R5          | MOV        R3,R6
 200d0b4:	30 04 40 00 	SUB        R1,R6
 200d0b8:	28 18 00 01 	SUB.C      $1,R5
 200d0bc:	a8 80 87 a8 	SUB        R0,R5          | MOV        R5,R0
 200d0c0:	0b 41 80 00 	MOV        R6,R1
 200d0c4:	04 00 00 00 	CMP        $0,R0
 200d0c8:	78 90 00 3c 	BLT        @0x0200d108    // 200d108 <__subdf3+0x2c4>
 200d0cc:	b6 00 b5 3c 	CLR        R6             | SW         R6,$60(SP)
 200d0d0:	24 c7 40 40 	SW         R4,$64(SP)
 200d0d4:	04 c7 40 44 	SW         R0,$68(SP)
 200d0d8:	0c c7 40 48 	SW         R1,$72(SP)
 200d0dc:	b6 ff be ff 	LDI        $-1,R6         | LDI        $-1,R7
 200d0e0:	97 80 9f 88 	MOV        R0,R2          | MOV        R1,R3
 200d0e4:	18 85 c0 00 	ADD        R7,R3
 200d0e8:	10 98 00 01 	ADD.C      $1,R2
 200d0ec:	10 85 80 00 	ADD        R6,R2
 200d0f0:	42 03 ff f0 	BREV       $-16,R8
 200d0f4:	ce fe c3 90 	LDI        $-2,R9         | CMP        R2,R8
 200d0f8:	78 98 00 08 	BC         @0x0200d104    // 200d104 <__subdf3+0x2c0>
 200d0fc:	4c 0c c0 00 	CMP.Z      R3,R9
 200d100:	78 b8 00 28 	BNC        @0x0200d12c    // 200d12c <__subdf3+0x2e8>
 200d104:	78 80 00 88 	BRA        @0x0200d190    // 200d190 <__subdf3+0x34c>
 200d108:	ce 01 cd 3c 	LDI        $1,R9          | SW         R9,$60(SP)
 200d10c:	24 c7 40 40 	SW         R4,$64(SP)
 200d110:	09 03 ff ff 	XOR        $-1,R1
 200d114:	01 03 ff ff 	XOR        $-1,R0
 200d118:	08 80 00 01 	ADD        $1,R1
 200d11c:	00 98 00 01 	ADD.C      $1,R0
 200d120:	04 c7 40 44 	SW         R0,$68(SP)
 200d124:	0c c7 40 48 	SW         R1,$72(SP)
 200d128:	78 83 ff b0 	BRA        @0x0200d0dc    // 200d0dc <__subdf3+0x298>
 200d12c:	08 84 40 00 	ADD        R1,R1
 200d130:	00 98 00 01 	ADD.C      $1,R0
 200d134:	82 80 a2 7f 	ADD        R0,R0          | ADD        $-1,R4
 200d138:	97 80 9f 88 	MOV        R0,R2          | MOV        R1,R3
 200d13c:	18 85 c0 00 	ADD        R7,R3
 200d140:	10 98 00 01 	ADD.C      $1,R2
 200d144:	10 85 80 00 	ADD        R6,R2
 200d148:	42 03 ff f0 	BREV       $-16,R8
 200d14c:	ce fe c3 90 	LDI        $-2,R9         | CMP        R2,R8
 200d150:	78 98 00 08 	BC         @0x0200d15c    // 200d15c <__subdf3+0x318>
 200d154:	4c 0c c0 00 	CMP.Z      R3,R9
 200d158:	78 bb ff d0 	BNC        @0x0200d12c    // 200d12c <__subdf3+0x2e8>
 200d15c:	04 c7 40 44 	SW         R0,$68(SP)
 200d160:	0c c7 40 48 	SW         R1,$72(SP)
 200d164:	24 c7 40 40 	SW         R4,$64(SP)
 200d168:	ce 03 cd 38 	LDI        $3,R9          | SW         R9,$56(SP)
 200d16c:	8f e8 8a 38 	MOV        SP,R1          | ADD        $56,R1
 200d170:	78 80 00 ac 	BRA        @0x0200d220    // 200d220 <__subdf3+0x3dc>
 200d174:	2c c7 40 3c 	SW         R5,$60(SP)
 200d178:	24 c7 40 40 	SW         R4,$64(SP)
 200d17c:	08 84 c0 00 	ADD        R3,R1
 200d180:	00 98 00 01 	ADD.C      $1,R0
 200d184:	00 84 80 00 	ADD        R2,R0
 200d188:	04 c7 40 44 	SW         R0,$68(SP)
 200d18c:	0c c7 40 48 	SW         R1,$72(SP)
 200d190:	96 03 95 38 	LDI        $3,R2          | SW         R2,$56(SP)
 200d194:	2a 03 ff f8 	BREV       $-8,R5
 200d198:	b6 ff ab 80 	LDI        $-1,R6         | CMP        R0,R5
 200d19c:	78 98 00 08 	BC         @0x0200d1a8    // 200d1a8 <__subdf3+0x364>
 200d1a0:	34 0c 40 00 	CMP.Z      R1,R6
 200d1a4:	78 b8 00 74 	BNC        @0x0200d21c    // 200d21c <__subdf3+0x3d8>
 200d1a8:	13 40 00 00 	MOV        R0,R2
 200d1ac:	11 80 00 1f 	LSL        $31,R2
 200d1b0:	3b 40 40 00 	MOV        R1,R7
 200d1b4:	39 40 00 01 	LSR        $1,R7
 200d1b8:	10 c5 c0 00 	OR         R7,R2
 200d1bc:	bf 90 b7 80 	MOV        R2,R7          | MOV        R0,R6
 200d1c0:	31 40 00 01 	LSR        $1,R6
 200d1c4:	96 00 9e 01 	CLR        R2             | LDI        $1,R3
 200d1c8:	89 98 81 90 	AND        R3,R1          | AND        R2,R0
 200d1cc:	08 c5 c0 00 	OR         R7,R1
 200d1d0:	00 c5 80 00 	OR         R6,R0
 200d1d4:	04 c7 40 44 	SW         R0,$68(SP)
 200d1d8:	0c c7 40 48 	SW         R1,$72(SP)
 200d1dc:	20 80 00 01 	ADD        $1,R4
 200d1e0:	24 c7 40 40 	SW         R4,$64(SP)
 200d1e4:	8f e8 8a 38 	MOV        SP,R1          | ADD        $56,R1
 200d1e8:	78 80 00 34 	BRA        @0x0200d220    // 200d220 <__subdf3+0x3dc>
 200d1ec:	0b 43 40 10 	MOV        $16+SP,R1
 200d1f0:	78 80 00 2c 	BRA        @0x0200d220    // 200d220 <__subdf3+0x3dc>
 200d1f4:	0b 43 40 24 	MOV        $36+SP,R1
 200d1f8:	78 80 00 24 	BRA        @0x0200d220    // 200d220 <__subdf3+0x3dc>
 200d1fc:	0b 43 40 10 	MOV        $16+SP,R1
 200d200:	78 80 00 1c 	BRA        @0x0200d220    // 200d220 <__subdf3+0x3dc>
 200d204:	0b 43 40 10 	MOV        $16+SP,R1
 200d208:	78 80 00 14 	BRA        @0x0200d220    // 200d220 <__subdf3+0x3dc>
 200d20c:	0b 43 40 24 	MOV        $36+SP,R1
 200d210:	78 80 00 0c 	BRA        @0x0200d220    // 200d220 <__subdf3+0x3dc>
 200d214:	0b 43 40 24 	MOV        $36+SP,R1
 200d218:	78 80 00 04 	BRA        @0x0200d220    // 200d220 <__subdf3+0x3dc>
 200d21c:	8f e8 8a 38 	MOV        SP,R1          | ADD        $56,R1
 200d220:	87 fa fc f8 	JSR        0x0200dc88     // 200dc88 <__pack_d>
 200d224:	02 00 dc 88 
 200d228:	04 87 40 4c 	LW         76(SP),R0
 200d22c:	2c 87 40 50 	LW         80(SP),R5
 200d230:	34 87 40 54 	LW         84(SP),R6
 200d234:	3c 87 40 58 	LW         88(SP),R7
 200d238:	44 87 40 5c 	LW         92(SP),R8
 200d23c:	4c 87 40 60 	LW         96(SP),R9
 200d240:	54 87 40 64 	LW         100(SP),R10
 200d244:	5c 87 40 68 	LW         104(SP),R11
 200d248:	68 80 00 6c 	ADD        $108,SP
 200d24c:	7b 40 00 00 	RTN

0200d250 <__muldf3>:
 200d250:	68 00 00 80 	SUB        $128,SP
 200d254:	04 c7 40 5c 	SW         R0,$92(SP)
 200d258:	2c c7 40 60 	SW         R5,$96(SP)
 200d25c:	34 c7 40 64 	SW         R6,$100(SP)
 200d260:	3c c7 40 68 	SW         R7,$104(SP)
 200d264:	44 c7 40 6c 	SW         R8,$108(SP)
 200d268:	4c c7 40 70 	SW         R9,$112(SP)
 200d26c:	54 c7 40 74 	SW         R10,$116(SP)
 200d270:	5c c7 40 78 	SW         R11,$120(SP)
 200d274:	64 c7 40 7c 	SW         R12,$124(SP)
 200d278:	8d 10 95 14 	SW         R1,$16(SP)     | SW         R2,$20(SP)
 200d27c:	9d 18 a5 1c 	SW         R3,$24(SP)     | SW         R4,$28(SP)
 200d280:	13 43 40 20 	MOV        $32+SP,R2
 200d284:	0b 43 40 10 	MOV        $16+SP,R1
 200d288:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200d28c:	02 00 e0 44 
 200d290:	13 43 40 34 	MOV        $52+SP,R2
 200d294:	0b 43 40 18 	MOV        $24+SP,R1
 200d298:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200d29c:	02 00 e0 44 
 200d2a0:	84 20 83 02 	LW         32(SP),R0      | CMP        $2,R0
 200d2a4:	78 b8 00 18 	BNC        @0x0200d2c0    // 200d2c0 <__muldf3+0x70>
 200d2a8:	84 38 8c 24 	LW         56(SP),R0      | LW         36(SP),R1
 200d2ac:	8b 80 86 00 	CMP        R0,R1          | CLR        R0
 200d2b0:	02 68 00 01 	LDILO.NZ   $1,R0
 200d2b4:	04 c7 40 24 	SW         R0,$36(SP)
 200d2b8:	0b 43 40 20 	MOV        $32+SP,R1
 200d2bc:	78 80 03 04 	BRA        @0x0200d5c4    // 200d5c4 <__muldf3+0x374>
 200d2c0:	8c 34 8b 02 	LW         52(SP),R1      | CMP        $2,R1
 200d2c4:	78 b8 00 18 	BNC        @0x0200d2e0    // 200d2e0 <__muldf3+0x90>
 200d2c8:	84 38 8c 24 	LW         56(SP),R0      | LW         36(SP),R1
 200d2cc:	8b 80 86 00 	CMP        R0,R1          | CLR        R0
 200d2d0:	02 68 00 01 	LDILO.NZ   $1,R0
 200d2d4:	04 c7 40 38 	SW         R0,$56(SP)
 200d2d8:	0b 43 40 34 	MOV        $52+SP,R1
 200d2dc:	78 80 02 e4 	BRA        @0x0200d5c4    // 200d5c4 <__muldf3+0x374>
 200d2e0:	04 00 00 04 	CMP        $4,R0
 200d2e4:	78 a8 00 0c 	BNZ        @0x0200d2f4    // 200d2f4 <__muldf3+0xa4>
 200d2e8:	0c 00 00 02 	CMP        $2,R1
 200d2ec:	78 ab ff b8 	BNZ        @0x0200d2a8    // 200d2a8 <__muldf3+0x58>
 200d2f0:	78 80 02 bc 	BRA        @0x0200d5b0    // 200d5b0 <__muldf3+0x360>
 200d2f4:	0c 00 00 04 	CMP        $4,R1
 200d2f8:	78 a8 00 0c 	BNZ        @0x0200d308    // 200d308 <__muldf3+0xb8>
 200d2fc:	04 00 00 02 	CMP        $2,R0
 200d300:	78 ab ff c4 	BNZ        @0x0200d2c8    // 200d2c8 <__muldf3+0x78>
 200d304:	78 80 02 b4 	BRA        @0x0200d5bc    // 200d5bc <__muldf3+0x36c>
 200d308:	04 00 00 02 	CMP        $2,R0
 200d30c:	78 8b ff 98 	BZ         @0x0200d2a8    // 200d2a8 <__muldf3+0x58>
 200d310:	0c 00 00 02 	CMP        $2,R1
 200d314:	78 8b ff b0 	BZ         @0x0200d2c8    // 200d2c8 <__muldf3+0x78>
 200d318:	84 2c 8c 30 	LW         44(SP),R0      | LW         48(SP),R1
 200d31c:	df 80 d6 00 	MOV        R0,R11         | CLR        R10
 200d320:	34 87 40 40 	LW         64(SP),R6
 200d324:	3c 87 40 44 	LW         68(SP),R7
 200d328:	9f b0 96 00 	MOV        R6,R3          | CLR        R2
 200d32c:	a6 00 ae ff 	CLR        R4             | LDI        $-1,R5
 200d330:	b9 a8 b1 a0 	AND        R5,R7          | AND        R4,R6
 200d334:	89 a8 81 a0 	AND        R5,R1          | AND        R4,R0
 200d338:	33 04 40 00 	MPY        R1,R6
 200d33c:	03 05 c0 00 	MPY        R7,R0
 200d340:	af 88 a7 88 	MOV        R1,R5          | MOV        R1,R4
 200d344:	2b 05 c0 00 	MPY        R7,R5
 200d348:	22 85 c0 00 	MPYUHI     R7,R4
 200d34c:	a2 80 a2 b0 	ADD        R0,R4          | ADD        R6,R4
 200d350:	a5 00 ad 04 	SW         R4,(SP)        | SW         R5,$4(SP)
 200d354:	13 04 40 00 	MPY        R1,R2
 200d358:	03 04 c0 00 	MPY        R3,R0
 200d35c:	af 88 a7 88 	MOV        R1,R5          | MOV        R1,R4
 200d360:	2b 04 c0 00 	MPY        R3,R5
 200d364:	22 84 c0 00 	MPYUHI     R3,R4
 200d368:	a2 80 a2 90 	ADD        R0,R4          | ADD        R2,R4
 200d36c:	53 04 c0 00 	MPY        R3,R10
 200d370:	13 06 c0 00 	MPY        R11,R2
 200d374:	8f 98 87 98 	MOV        R3,R1          | MOV        R3,R0
 200d378:	0b 06 c0 00 	MPY        R11,R1
 200d37c:	02 86 c0 00 	MPYUHI     R11,R0
 200d380:	82 90 82 d0 	ADD        R2,R0          | ADD        R10,R0
 200d384:	85 08 8d 0c 	SW         R0,$8(SP)      | SW         R1,$12(SP)
 200d388:	53 05 c0 00 	MPY        R7,R10
 200d38c:	33 06 c0 00 	MPY        R11,R6
 200d390:	9f b8 97 b8 	MOV        R7,R3          | MOV        R7,R2
 200d394:	1b 06 c0 00 	MPY        R11,R3
 200d398:	12 86 c0 00 	MPYUHI     R11,R2
 200d39c:	92 b0 92 d0 	ADD        R6,R2          | ADD        R10,R2
 200d3a0:	18 85 40 00 	ADD        R5,R3
 200d3a4:	10 98 00 01 	ADD.C      $1,R2
 200d3a8:	92 a0 93 a0 	ADD        R4,R2          | CMP        R4,R2
 200d3ac:	1c 0d 40 00 	CMP.Z      R5,R3
 200d3b0:	78 98 00 0c 	BC         @0x0200d3c0    // 200d3c0 <__muldf3+0x170>
 200d3b4:	ae 00 a6 01 	CLR        R5             | LDI        $1,R4
 200d3b8:	b6 00 be 00 	CLR        R6             | CLR        R7
 200d3bc:	78 80 00 08 	BRA        @0x0200d3c8    // 200d3c8 <__muldf3+0x178>
 200d3c0:	ae 01 a6 01 	LDI        $1,R5          | LDI        $1,R4
 200d3c4:	b6 01 be 00 	LDI        $1,R6          | CLR        R7
 200d3c8:	87 98 8e 00 	MOV        R3,R0          | CLR        R1
 200d3cc:	d4 00 dc 04 	LW         (SP),R10       | LW         4(SP),R11
 200d3d0:	08 86 c0 00 	ADD        R11,R1
 200d3d4:	00 98 00 01 	ADD.C      $1,R0
 200d3d8:	82 d0 83 d0 	ADD        R10,R0         | CMP        R10,R0
 200d3dc:	78 98 00 08 	BC         @0x0200d3e8    // 200d3e8 <__muldf3+0x198>
 200d3e0:	0c 0e c0 00 	CMP.Z      R11,R1
 200d3e4:	78 b8 00 04 	BNC        @0x0200d3ec    // 200d3ec <__muldf3+0x19c>
 200d3e8:	b7 a8 bf a0 	MOV        R5,R6          | MOV        R4,R7
 200d3ec:	af 90 a6 00 	MOV        R2,R5          | CLR        R4
 200d3f0:	96 00 9f a8 	CLR        R2             | MOV        R5,R3
 200d3f4:	dc 08 e4 0c 	LW         8(SP),R11      | LW         12(SP),R12
 200d3f8:	18 87 00 00 	ADD        R12,R3
 200d3fc:	10 98 00 01 	ADD.C      $1,R2
 200d400:	92 d8 9a b8 	ADD        R11,R2         | ADD        R7,R3
 200d404:	10 98 00 01 	ADD.C      $1,R2
 200d408:	92 b0 ac 3c 	ADD        R6,R2          | LW         60(SP),R5
 200d40c:	d4 28 d2 a8 	LW         40(SP),R10     | ADD        R5,R10
 200d410:	af d0 aa 04 	MOV        R10,R5         | ADD        $4,R5
 200d414:	2c c7 40 50 	SW         R5,$80(SP)
 200d418:	b4 38 bc 24 	LW         56(SP),R6      | LW         36(SP),R7
 200d41c:	3c 05 80 00 	CMP        R6,R7
 200d420:	22 68 00 01 	LDILO.NZ   $1,R4
 200d424:	24 c7 40 4c 	SW         R4,$76(SP)
 200d428:	32 03 ff f8 	BREV       $-8,R6
 200d42c:	be ff b3 90 	LDI        $-1,R7         | CMP        R2,R6
 200d430:	78 98 00 08 	BC         @0x0200d43c    // 200d43c <__muldf3+0x1ec>
 200d434:	3c 0c c0 00 	CMP.Z      R3,R7
 200d438:	78 b8 00 98 	BNC        @0x0200d4d4    // 200d4d4 <__muldf3+0x284>
 200d43c:	d2 05 de 00 	ADD        $5,R10         | CLR        R11
 200d440:	66 00 00 01 	LDI        $1,R12
 200d444:	d5 00 a7 80 	SW         R10,(SP)       | MOV        R0,R4
 200d448:	21 80 00 1f 	LSL        $31,R4
 200d44c:	4b 40 40 00 	MOV        R1,R9
 200d450:	49 40 00 01 	LSR        $1,R9
 200d454:	20 c6 40 00 	OR         R9,R4
 200d458:	cf a0 c7 80 	MOV        R4,R9          | MOV        R0,R8
 200d45c:	41 40 00 01 	LSR        $1,R8
 200d460:	22 00 00 01 	BREV       $1,R4
 200d464:	2e 00 00 00 	CLR        R5
 200d468:	28 c6 40 00 	OR         R9,R5
 200d46c:	20 c6 00 00 	OR         R8,R4
 200d470:	b7 90 bf 98 	MOV        R2,R6          | MOV        R3,R7
 200d474:	b9 e0 b1 d8 	AND        R12,R7         | AND        R11,R6
 200d478:	34 00 00 00 	CMP        $0,R6
 200d47c:	3c 08 00 00 	CMP.Z      $0,R7
 200d480:	78 88 00 08 	BZ         @0x0200d48c    // 200d48c <__muldf3+0x23c>
 200d484:	b7 a0 a7 a8 	MOV        R4,R6          | MOV        R5,R4
 200d488:	78 80 00 04 	BRA        @0x0200d490    // 200d490 <__muldf3+0x240>
 200d48c:	b7 80 a7 88 	MOV        R0,R6          | MOV        R1,R4
 200d490:	87 b0 8f a0 	MOV        R6,R0          | MOV        R4,R1
 200d494:	2b 40 80 00 	MOV        R2,R5
 200d498:	29 80 00 1f 	LSL        $31,R5
 200d49c:	23 40 c0 00 	MOV        R3,R4
 200d4a0:	21 40 00 01 	LSR        $1,R4
 200d4a4:	33 40 80 00 	MOV        R2,R6
 200d4a8:	31 40 00 01 	LSR        $1,R6
 200d4ac:	97 b0 9f a8 	MOV        R6,R2          | MOV        R5,R3
 200d4b0:	18 c5 00 00 	OR         R4,R3
 200d4b4:	50 80 00 01 	ADD        $1,R10
 200d4b8:	22 03 ff f8 	BREV       $-8,R4
 200d4bc:	ae ff a3 90 	LDI        $-1,R5         | CMP        R2,R4
 200d4c0:	2c 0c c0 00 	CMP.Z      R3,R5
 200d4c4:	78 9b ff 7c 	BC         @0x0200d444    // 200d444 <__muldf3+0x1f4>
 200d4c8:	2c 87 40 00 	LW         (SP),R5
 200d4cc:	2c c7 40 50 	SW         R5,$80(SP)
 200d4d0:	78 80 00 64 	BRA        @0x0200d538    // 200d538 <__muldf3+0x2e8>
 200d4d4:	32 03 ff f0 	BREV       $-16,R6
 200d4d8:	be ff b3 90 	LDI        $-1,R7         | CMP        R2,R6
 200d4dc:	3c 0c c0 00 	CMP.Z      R3,R7
 200d4e0:	78 98 00 54 	BC         @0x0200d538    // 200d538 <__muldf3+0x2e8>
 200d4e4:	b6 00 be 01 	CLR        R6             | LDI        $1,R7
 200d4e8:	aa 7f 9a 98 	ADD        $-1,R5         | ADD        R3,R3
 200d4ec:	10 98 00 01 	ADD.C      $1,R2
 200d4f0:	92 90 c7 90 	ADD        R2,R2          | MOV        R2,R8
 200d4f4:	4b 40 c0 00 	MOV        R3,R9
 200d4f8:	48 c5 c0 00 	OR         R7,R9
 200d4fc:	40 c5 80 00 	OR         R6,R8
 200d500:	a7 c8 83 00 	MOV        R9,R4          | CMP        $0,R0
 200d504:	78 90 00 08 	BLT        @0x0200d510    // 200d510 <__muldf3+0x2c0>
 200d508:	c7 90 a7 98 	MOV        R2,R8          | MOV        R3,R4
 200d50c:	78 80 00 00 	BRA        @0x0200d510    // 200d510 <__muldf3+0x2c0>
 200d510:	97 c0 9f a0 	MOV        R8,R2          | MOV        R4,R3
 200d514:	08 84 40 00 	ADD        R1,R1
 200d518:	00 98 00 01 	ADD.C      $1,R0
 200d51c:	00 84 00 00 	ADD        R0,R0
 200d520:	42 03 ff f0 	BREV       $-16,R8
 200d524:	ce ff c3 90 	LDI        $-1,R9         | CMP        R2,R8
 200d528:	78 98 00 08 	BC         @0x0200d534    // 200d534 <__muldf3+0x2e4>
 200d52c:	4c 0c c0 00 	CMP.Z      R3,R9
 200d530:	78 bb ff b4 	BNC        @0x0200d4e8    // 200d4e8 <__muldf3+0x298>
 200d534:	2c c7 40 50 	SW         R5,$80(SP)
 200d538:	26 00 00 00 	CLR        R4
 200d53c:	2e 00 00 ff 	LDI        $255,R5
 200d540:	a9 98 a1 90 	AND        R3,R5          | AND        R2,R4
 200d544:	24 00 00 00 	CMP        $0,R4
 200d548:	2c 08 00 80 	CMP.Z      $128,R5
 200d54c:	78 a8 00 44 	BNZ        @0x0200d594    // 200d594 <__muldf3+0x344>
 200d550:	3b 40 80 00 	MOV        R2,R7
 200d554:	39 80 00 18 	LSL        $24,R7
 200d558:	33 40 c0 00 	MOV        R3,R6
 200d55c:	31 40 00 08 	LSR        $8,R6
 200d560:	38 c5 80 00 	OR         R6,R7
 200d564:	33 41 c0 00 	MOV        R7,R6
 200d568:	31 03 ff ff 	XOR        $-1,R6
 200d56c:	00 c4 40 00 	OR         R1,R0
 200d570:	06 00 00 00 	CLR        R0
 200d574:	02 68 00 01 	LDILO.NZ   $1,R0
 200d578:	30 44 00 00 	AND        R0,R6
 200d57c:	78 88 00 14 	BZ         @0x0200d594    // 200d594 <__muldf3+0x344>
 200d580:	18 85 40 00 	ADD        R5,R3
 200d584:	10 98 00 01 	ADD.C      $1,R2
 200d588:	92 a0 86 ff 	ADD        R4,R2          | LDI        $-1,R0
 200d58c:	0e 7f ff 00 	LDI        $-256,R1
 200d590:	99 88 91 80 	AND        R1,R3          | AND        R0,R2
 200d594:	14 c7 40 54 	SW         R2,$84(SP)
 200d598:	1c c7 40 58 	SW         R3,$88(SP)
 200d59c:	4e 00 00 03 	LDI        $3,R9
 200d5a0:	4c c7 40 48 	SW         R9,$72(SP)
 200d5a4:	0b 43 40 00 	MOV        SP,R1
 200d5a8:	08 80 00 48 	ADD        $72,R1
 200d5ac:	78 80 00 14 	BRA        @0x0200d5c4    // 200d5c4 <__muldf3+0x374>
 200d5b0:	0a 03 00 40 	LDI        0x0200e770,R1  // 200e770 <__thenan_df>
 200d5b4:	0a 40 e7 70 
 200d5b8:	78 80 00 08 	BRA        @0x0200d5c4    // 200d5c4 <__muldf3+0x374>
 200d5bc:	0a 03 00 40 	LDI        0x0200e770,R1  // 200e770 <__thenan_df>
 200d5c0:	0a 40 e7 70 
 200d5c4:	87 fa fc f8 	JSR        0x0200dc88     // 200dc88 <__pack_d>
 200d5c8:	02 00 dc 88 
 200d5cc:	04 87 40 5c 	LW         92(SP),R0
 200d5d0:	2c 87 40 60 	LW         96(SP),R5
 200d5d4:	34 87 40 64 	LW         100(SP),R6
 200d5d8:	3c 87 40 68 	LW         104(SP),R7
 200d5dc:	44 87 40 6c 	LW         108(SP),R8
 200d5e0:	4c 87 40 70 	LW         112(SP),R9
 200d5e4:	54 87 40 74 	LW         116(SP),R10
 200d5e8:	5c 87 40 78 	LW         120(SP),R11
 200d5ec:	64 87 40 7c 	LW         124(SP),R12
 200d5f0:	68 80 00 80 	ADD        $128,SP
 200d5f4:	7b 40 00 00 	RTN

0200d5f8 <__divdf3>:
 200d5f8:	68 00 00 5c 	SUB        $92,SP
 200d5fc:	85 38 ad 3c 	SW         R0,$56(SP)     | SW         R5,$60(SP)
 200d600:	34 c7 40 40 	SW         R6,$64(SP)
 200d604:	3c c7 40 44 	SW         R7,$68(SP)
 200d608:	44 c7 40 48 	SW         R8,$72(SP)
 200d60c:	4c c7 40 4c 	SW         R9,$76(SP)
 200d610:	54 c7 40 50 	SW         R10,$80(SP)
 200d614:	5c c7 40 54 	SW         R11,$84(SP)
 200d618:	64 c7 40 58 	SW         R12,$88(SP)
 200d61c:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200d620:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200d624:	13 43 40 10 	MOV        $16+SP,R2
 200d628:	0b 43 40 00 	MOV        SP,R1
 200d62c:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200d630:	02 00 e0 44 
 200d634:	13 43 40 24 	MOV        $36+SP,R2
 200d638:	0b 43 40 08 	MOV        $8+SP,R1
 200d63c:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200d640:	02 00 e0 44 
 200d644:	94 10 93 02 	LW         16(SP),R2      | CMP        $2,R2
 200d648:	78 b8 00 08 	BNC        @0x0200d654    // 200d654 <__divdf3+0x5c>
 200d64c:	0b 43 40 10 	MOV        $16+SP,R1
 200d650:	78 80 01 94 	BRA        @0x0200d7e8    // 200d7e8 <__divdf3+0x1f0>
 200d654:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200d658:	78 98 01 7c 	BC         @0x0200d7d8    // 200d7d8 <__divdf3+0x1e0>
 200d65c:	04 87 40 28 	LW         40(SP),R0
 200d660:	7f 40 00 00 	LOCK
 200d664:	1c 87 40 14 	LW         20(SP),R3
 200d668:	19 04 00 00 	XOR        R0,R3
 200d66c:	9d 14 87 90 	SW         R3,$20(SP)     | MOV        R2,R0
 200d670:	82 7e 81 7d 	ADD        $-2,R0         | AND        $-3,R0
 200d674:	78 a8 00 0c 	BNZ        @0x0200d684    // 200d684 <__divdf3+0x8c>
 200d678:	14 04 40 00 	CMP        R1,R2
 200d67c:	78 ab ff cc 	BNZ        @0x0200d64c    // 200d64c <__divdf3+0x54>
 200d680:	78 80 01 5c 	BRA        @0x0200d7e0    // 200d7e0 <__divdf3+0x1e8>
 200d684:	0c 00 00 04 	CMP        $4,R1
 200d688:	78 a8 00 14 	BNZ        @0x0200d6a0    // 200d6a0 <__divdf3+0xa8>
 200d68c:	86 00 8e 00 	CLR        R0             | CLR        R1
 200d690:	85 1c 8d 20 	SW         R0,$28(SP)     | SW         R1,$32(SP)
 200d694:	8e 00 8d 18 	CLR        R1             | SW         R1,$24(SP)
 200d698:	0b 43 40 10 	MOV        $16+SP,R1
 200d69c:	78 80 01 48 	BRA        @0x0200d7e8    // 200d7e8 <__divdf3+0x1f0>
 200d6a0:	0c 00 00 02 	CMP        $2,R1
 200d6a4:	78 a8 00 0c 	BNZ        @0x0200d6b4    // 200d6b4 <__divdf3+0xbc>
 200d6a8:	9e 04 9d 10 	LDI        $4,R3          | SW         R3,$16(SP)
 200d6ac:	0b 43 40 10 	MOV        $16+SP,R1
 200d6b0:	78 80 01 34 	BRA        @0x0200d7e8    // 200d7e8 <__divdf3+0x1f0>
 200d6b4:	8c 2c 84 18 	LW         44(SP),R1      | LW         24(SP),R0
 200d6b8:	80 88 85 18 	SUB        R1,R0          | SW         R0,$24(SP)
 200d6bc:	a4 1c ac 20 	LW         28(SP),R4      | LW         32(SP),R5
 200d6c0:	c4 30 cc 34 	LW         48(SP),R8      | LW         52(SP),R9
 200d6c4:	24 06 00 00 	CMP        R8,R4
 200d6c8:	78 98 00 08 	BC         @0x0200d6d4    // 200d6d4 <__divdf3+0xdc>
 200d6cc:	2c 0e 40 00 	CMP.Z      R9,R5
 200d6d0:	78 b8 00 10 	BNC        @0x0200d6e4    // 200d6e4 <__divdf3+0xec>
 200d6d4:	28 85 40 00 	ADD        R5,R5
 200d6d8:	20 98 00 01 	ADD.C      $1,R4
 200d6dc:	a2 a0 82 7f 	ADD        R4,R4          | ADD        $-1,R0
 200d6e0:	04 c7 40 18 	SW         R0,$24(SP)
 200d6e4:	d6 3d 86 00 	LDI        $61,R10        | CLR        R0
 200d6e8:	0e 00 00 00 	CLR        R1
 200d6ec:	12 00 00 08 	BREV       $8,R2
 200d6f0:	1e 00 00 00 	CLR        R3
 200d6f4:	df 90 e7 98 	MOV        R2,R11         | MOV        R3,R12
 200d6f8:	60 c4 40 00 	OR         R1,R12
 200d6fc:	58 c4 00 00 	OR         R0,R11
 200d700:	b7 a0 bf a8 	MOV        R4,R6          | MOV        R5,R7
 200d704:	38 06 40 00 	SUB        R9,R7
 200d708:	30 18 00 01 	SUB.C      $1,R6
 200d70c:	b0 c0 a3 c0 	SUB        R8,R6          | CMP        R8,R4
 200d710:	2c 0e 40 00 	CMP.Z      R9,R5
 200d714:	78 98 00 04 	BC         @0x0200d71c    // 200d71c <__divdf3+0x124>
 200d718:	78 80 00 04 	BRA        @0x0200d720    // 200d720 <__divdf3+0x128>
 200d71c:	b7 a0 bf a8 	MOV        R4,R6          | MOV        R5,R7
 200d720:	24 06 00 00 	CMP        R8,R4
 200d724:	2c 0e 40 00 	CMP.Z      R9,R5
 200d728:	78 98 00 08 	BC         @0x0200d734    // 200d734 <__divdf3+0x13c>
 200d72c:	af d8 a7 e0 	MOV        R11,R5         | MOV        R12,R4
 200d730:	78 80 00 04 	BRA        @0x0200d738    // 200d738 <__divdf3+0x140>
 200d734:	af 80 a7 88 	MOV        R0,R5          | MOV        R1,R4
 200d738:	87 a8 8f a0 	MOV        R5,R0          | MOV        R4,R1
 200d73c:	2b 40 80 00 	MOV        R2,R5
 200d740:	29 80 00 1f 	LSL        $31,R5
 200d744:	23 40 c0 00 	MOV        R3,R4
 200d748:	21 40 00 01 	LSR        $1,R4
 200d74c:	5b 40 80 00 	MOV        R2,R11
 200d750:	59 40 00 01 	LSR        $1,R11
 200d754:	97 d8 9f a8 	MOV        R11,R2         | MOV        R5,R3
 200d758:	18 c5 00 00 	OR         R4,R3
 200d75c:	38 85 c0 00 	ADD        R7,R7
 200d760:	30 98 00 01 	ADD.C      $1,R6
 200d764:	b2 b0 a7 b0 	ADD        R6,R6          | MOV        R6,R4
 200d768:	af b8 d2 7f 	MOV        R7,R5          | ADD        $-1,R10
 200d76c:	78 ab ff 84 	BNZ        @0x0200d6f4    // 200d6f4 <__divdf3+0xfc>
 200d770:	16 00 00 00 	CLR        R2
 200d774:	1e 00 00 ff 	LDI        $255,R3
 200d778:	99 88 91 80 	AND        R1,R3          | AND        R0,R2
 200d77c:	14 00 00 00 	CMP        $0,R2
 200d780:	1c 08 00 80 	CMP.Z      $128,R3
 200d784:	78 a8 00 44 	BNZ        @0x0200d7cc    // 200d7cc <__divdf3+0x1d4>
 200d788:	2b 40 00 00 	MOV        R0,R5
 200d78c:	29 80 00 18 	LSL        $24,R5
 200d790:	23 40 40 00 	MOV        R1,R4
 200d794:	21 40 00 08 	LSR        $8,R4
 200d798:	28 c5 00 00 	OR         R4,R5
 200d79c:	23 41 40 00 	MOV        R5,R4
 200d7a0:	30 c5 c0 00 	OR         R7,R6
 200d7a4:	52 28 00 00 	LDI.NZ     0x00000001,R10 // 1 <_rom+0x1>
 200d7a8:	52 68 00 01 
 200d7ac:	21 03 ff ff 	XOR        $-1,R4
 200d7b0:	20 46 80 00 	AND        R10,R4
 200d7b4:	78 88 00 14 	BZ         @0x0200d7cc    // 200d7cc <__divdf3+0x1d4>
 200d7b8:	08 84 c0 00 	ADD        R3,R1
 200d7bc:	00 98 00 01 	ADD.C      $1,R0
 200d7c0:	82 90 96 ff 	ADD        R2,R0          | LDI        $-1,R2
 200d7c4:	1e 7f ff 00 	LDI        $-256,R3
 200d7c8:	89 98 81 90 	AND        R3,R1          | AND        R2,R0
 200d7cc:	85 1c 8d 20 	SW         R0,$28(SP)     | SW         R1,$32(SP)
 200d7d0:	0b 43 40 10 	MOV        $16+SP,R1
 200d7d4:	78 80 00 10 	BRA        @0x0200d7e8    // 200d7e8 <__divdf3+0x1f0>
 200d7d8:	0b 43 40 24 	MOV        $36+SP,R1
 200d7dc:	78 80 00 08 	BRA        @0x0200d7e8    // 200d7e8 <__divdf3+0x1f0>
 200d7e0:	0a 03 00 40 	LDI        0x0200e770,R1  // 200e770 <__thenan_df>
 200d7e4:	0a 40 e7 70 
 200d7e8:	87 fa fc f8 	JSR        0x0200dc88     // 200dc88 <__pack_d>
 200d7ec:	02 00 dc 88 
 200d7f0:	84 38 ac 3c 	LW         56(SP),R0      | LW         60(SP),R5
 200d7f4:	34 87 40 40 	LW         64(SP),R6
 200d7f8:	3c 87 40 44 	LW         68(SP),R7
 200d7fc:	44 87 40 48 	LW         72(SP),R8
 200d800:	4c 87 40 4c 	LW         76(SP),R9
 200d804:	54 87 40 50 	LW         80(SP),R10
 200d808:	5c 87 40 54 	LW         84(SP),R11
 200d80c:	64 87 40 58 	LW         88(SP),R12
 200d810:	68 80 00 5c 	ADD        $92,SP
 200d814:	7b 40 00 00 	RTN

0200d818 <__eqdf2>:
 200d818:	e8 3c 85 38 	SUB        $60,SP         | SW         R0,$56(SP)
 200d81c:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200d820:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200d824:	13 43 40 10 	MOV        $16+SP,R2
 200d828:	0b 43 40 00 	MOV        SP,R1
 200d82c:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200d830:	02 00 e0 44 
 200d834:	13 43 40 24 	MOV        $36+SP,R2
 200d838:	0b 43 40 08 	MOV        $8+SP,R1
 200d83c:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200d840:	02 00 e0 44 
 200d844:	8c 10 8b 02 	LW         16(SP),R1      | CMP        $2,R1
 200d848:	78 98 00 1c 	BC         @0x0200d868    // 200d868 <__eqdf2+0x50>
 200d84c:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200d850:	78 98 00 1c 	BC         @0x0200d870    // 200d870 <__eqdf2+0x58>
 200d854:	13 43 40 24 	MOV        $36+SP,R2
 200d858:	0b 43 40 10 	MOV        $16+SP,R1
 200d85c:	87 fa fc f8 	JSR        0x0200e198     // 200e198 <__fpcmp_parts_d>
 200d860:	02 00 e1 98 
 200d864:	78 80 00 0c 	BRA        @0x0200d874    // 200d874 <__eqdf2+0x5c>
 200d868:	0e 00 00 01 	LDI        $1,R1
 200d86c:	78 80 00 04 	BRA        @0x0200d874    // 200d874 <__eqdf2+0x5c>
 200d870:	0e 00 00 01 	LDI        $1,R1
 200d874:	84 38 ea 3c 	LW         56(SP),R0      | ADD        $60,SP
 200d878:	7b 40 00 00 	RTN

0200d87c <__nedf2>:
 200d87c:	e8 3c 85 38 	SUB        $60,SP         | SW         R0,$56(SP)
 200d880:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200d884:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200d888:	13 43 40 10 	MOV        $16+SP,R2
 200d88c:	0b 43 40 00 	MOV        SP,R1
 200d890:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200d894:	02 00 e0 44 
 200d898:	13 43 40 24 	MOV        $36+SP,R2
 200d89c:	0b 43 40 08 	MOV        $8+SP,R1
 200d8a0:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200d8a4:	02 00 e0 44 
 200d8a8:	8c 10 8b 02 	LW         16(SP),R1      | CMP        $2,R1
 200d8ac:	78 98 00 1c 	BC         @0x0200d8cc    // 200d8cc <__nedf2+0x50>
 200d8b0:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200d8b4:	78 98 00 1c 	BC         @0x0200d8d4    // 200d8d4 <__nedf2+0x58>
 200d8b8:	13 43 40 24 	MOV        $36+SP,R2
 200d8bc:	0b 43 40 10 	MOV        $16+SP,R1
 200d8c0:	87 fa fc f8 	JSR        0x0200e198     // 200e198 <__fpcmp_parts_d>
 200d8c4:	02 00 e1 98 
 200d8c8:	78 80 00 0c 	BRA        @0x0200d8d8    // 200d8d8 <__nedf2+0x5c>
 200d8cc:	0e 00 00 01 	LDI        $1,R1
 200d8d0:	78 80 00 04 	BRA        @0x0200d8d8    // 200d8d8 <__nedf2+0x5c>
 200d8d4:	0e 00 00 01 	LDI        $1,R1
 200d8d8:	84 38 ea 3c 	LW         56(SP),R0      | ADD        $60,SP
 200d8dc:	7b 40 00 00 	RTN

0200d8e0 <__gtdf2>:
 200d8e0:	e8 3c 85 38 	SUB        $60,SP         | SW         R0,$56(SP)
 200d8e4:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200d8e8:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200d8ec:	13 43 40 10 	MOV        $16+SP,R2
 200d8f0:	0b 43 40 00 	MOV        SP,R1
 200d8f4:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200d8f8:	02 00 e0 44 
 200d8fc:	13 43 40 24 	MOV        $36+SP,R2
 200d900:	0b 43 40 08 	MOV        $8+SP,R1
 200d904:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200d908:	02 00 e0 44 
 200d90c:	8c 10 8b 02 	LW         16(SP),R1      | CMP        $2,R1
 200d910:	78 98 00 1c 	BC         @0x0200d930    // 200d930 <__gtdf2+0x50>
 200d914:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200d918:	78 98 00 1c 	BC         @0x0200d938    // 200d938 <__gtdf2+0x58>
 200d91c:	13 43 40 24 	MOV        $36+SP,R2
 200d920:	0b 43 40 10 	MOV        $16+SP,R1
 200d924:	87 fa fc f8 	JSR        0x0200e198     // 200e198 <__fpcmp_parts_d>
 200d928:	02 00 e1 98 
 200d92c:	78 80 00 0c 	BRA        @0x0200d93c    // 200d93c <__gtdf2+0x5c>
 200d930:	0e 7f ff ff 	LDI        $-1,R1
 200d934:	78 80 00 04 	BRA        @0x0200d93c    // 200d93c <__gtdf2+0x5c>
 200d938:	0e 7f ff ff 	LDI        $-1,R1
 200d93c:	84 38 ea 3c 	LW         56(SP),R0      | ADD        $60,SP
 200d940:	7b 40 00 00 	RTN

0200d944 <__ltdf2>:
 200d944:	e8 3c 85 38 	SUB        $60,SP         | SW         R0,$56(SP)
 200d948:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200d94c:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200d950:	13 43 40 10 	MOV        $16+SP,R2
 200d954:	0b 43 40 00 	MOV        SP,R1
 200d958:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200d95c:	02 00 e0 44 
 200d960:	13 43 40 24 	MOV        $36+SP,R2
 200d964:	0b 43 40 08 	MOV        $8+SP,R1
 200d968:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200d96c:	02 00 e0 44 
 200d970:	8c 10 8b 02 	LW         16(SP),R1      | CMP        $2,R1
 200d974:	78 98 00 1c 	BC         @0x0200d994    // 200d994 <__ltdf2+0x50>
 200d978:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200d97c:	78 98 00 1c 	BC         @0x0200d99c    // 200d99c <__ltdf2+0x58>
 200d980:	13 43 40 24 	MOV        $36+SP,R2
 200d984:	0b 43 40 10 	MOV        $16+SP,R1
 200d988:	87 fa fc f8 	JSR        0x0200e198     // 200e198 <__fpcmp_parts_d>
 200d98c:	02 00 e1 98 
 200d990:	78 80 00 0c 	BRA        @0x0200d9a0    // 200d9a0 <__ltdf2+0x5c>
 200d994:	0e 00 00 01 	LDI        $1,R1
 200d998:	78 80 00 04 	BRA        @0x0200d9a0    // 200d9a0 <__ltdf2+0x5c>
 200d99c:	0e 00 00 01 	LDI        $1,R1
 200d9a0:	84 38 ea 3c 	LW         56(SP),R0      | ADD        $60,SP
 200d9a4:	7b 40 00 00 	RTN

0200d9a8 <__ledf2>:
 200d9a8:	e8 3c 85 38 	SUB        $60,SP         | SW         R0,$56(SP)
 200d9ac:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200d9b0:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200d9b4:	13 43 40 10 	MOV        $16+SP,R2
 200d9b8:	0b 43 40 00 	MOV        SP,R1
 200d9bc:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200d9c0:	02 00 e0 44 
 200d9c4:	13 43 40 24 	MOV        $36+SP,R2
 200d9c8:	0b 43 40 08 	MOV        $8+SP,R1
 200d9cc:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200d9d0:	02 00 e0 44 
 200d9d4:	8c 10 8b 02 	LW         16(SP),R1      | CMP        $2,R1
 200d9d8:	78 98 00 1c 	BC         @0x0200d9f8    // 200d9f8 <__ledf2+0x50>
 200d9dc:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200d9e0:	78 98 00 1c 	BC         @0x0200da00    // 200da00 <__ledf2+0x58>
 200d9e4:	13 43 40 24 	MOV        $36+SP,R2
 200d9e8:	0b 43 40 10 	MOV        $16+SP,R1
 200d9ec:	87 fa fc f8 	JSR        0x0200e198     // 200e198 <__fpcmp_parts_d>
 200d9f0:	02 00 e1 98 
 200d9f4:	78 80 00 0c 	BRA        @0x0200da04    // 200da04 <__ledf2+0x5c>
 200d9f8:	0e 00 00 01 	LDI        $1,R1
 200d9fc:	78 80 00 04 	BRA        @0x0200da04    // 200da04 <__ledf2+0x5c>
 200da00:	0e 00 00 01 	LDI        $1,R1
 200da04:	84 38 ea 3c 	LW         56(SP),R0      | ADD        $60,SP
 200da08:	7b 40 00 00 	RTN

0200da0c <__unorddf2>:
 200da0c:	e8 3c 85 38 	SUB        $60,SP         | SW         R0,$56(SP)
 200da10:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200da14:	9d 08 a5 0c 	SW         R3,$8(SP)      | SW         R4,$12(SP)
 200da18:	13 43 40 10 	MOV        $16+SP,R2
 200da1c:	0b 43 40 00 	MOV        SP,R1
 200da20:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200da24:	02 00 e0 44 
 200da28:	13 43 40 24 	MOV        $36+SP,R2
 200da2c:	0b 43 40 08 	MOV        $8+SP,R1
 200da30:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200da34:	02 00 e0 44 
 200da38:	8c 10 8b 02 	LW         16(SP),R1      | CMP        $2,R1
 200da3c:	78 98 00 14 	BC         @0x0200da54    // 200da54 <__unorddf2+0x48>
 200da40:	8c 24 8b 02 	LW         36(SP),R1      | CMP        $2,R1
 200da44:	0e 00 00 00 	CLR        R1
 200da48:	0a 58 00 01 	LDILO.C    $1,R1
 200da4c:	08 40 00 ff 	AND        $255,R1
 200da50:	78 80 00 04 	BRA        @0x0200da58    // 200da58 <__unorddf2+0x4c>
 200da54:	0e 00 00 01 	LDI        $1,R1
 200da58:	84 38 ea 3c 	LW         56(SP),R0      | ADD        $60,SP
 200da5c:	7b 40 00 00 	RTN

0200da60 <__floatsidf>:
 200da60:	e8 1c 85 14 	SUB        $28,SP         | SW         R0,$20(SP)
 200da64:	ad 18 96 03 	SW         R5,$24(SP)     | LDI        $3,R2
 200da68:	95 00 97 88 	SW         R2,(SP)        | MOV        R1,R2
 200da6c:	11 40 00 1f 	LSR        $31,R2
 200da70:	95 04 8b 00 	SW         R2,$4(SP)      | CMP        $0,R1
 200da74:	78 a8 00 08 	BNZ        @0x0200da80    // 200da80 <__floatsidf+0x20>
 200da78:	86 02 85 00 	LDI        $2,R0          | SW         R0,(SP)
 200da7c:	78 80 00 6c 	BRA        @0x0200daec    // 200daec <__floatsidf+0x8c>
 200da80:	78 b0 00 18 	BGE        @0x0200da9c    // 200da9c <__floatsidf+0x3c>
 200da84:	12 00 00 01 	BREV       $1,R2
 200da88:	2b 40 5f ff 	MOV        $-1+R1,R5
 200da8c:	29 03 ff ff 	XOR        $-1,R5
 200da90:	0c 04 80 00 	CMP        R2,R1
 200da94:	78 a8 00 08 	BNZ        @0x0200daa0    // 200daa0 <__floatsidf+0x40>
 200da98:	78 80 00 60 	BRA        @0x0200dafc    // 200dafc <__floatsidf+0x9c>
 200da9c:	2b 40 40 00 	MOV        R1,R5
 200daa0:	0b 41 40 00 	MOV        R5,R1
 200daa4:	87 fa fc f8 	JSR        0x0200dc38     // 200dc38 <__clzsi2>
 200daa8:	02 00 dc 38 
 200daac:	97 88 92 1d 	MOV        R1,R2          | ADD        $29,R2
 200dab0:	08 83 ff fd 	ADD        $-3,R1
 200dab4:	78 90 00 10 	BLT        @0x0200dac8    // 200dac8 <__floatsidf+0x68>
 200dab8:	29 84 40 00 	LSL        R1,R5
 200dabc:	ad 0c 86 00 	SW         R5,$12(SP)     | CLR        R0
 200dac0:	04 c7 40 10 	SW         R0,$16(SP)
 200dac4:	78 80 00 1c 	BRA        @0x0200dae4    // 200dae4 <__floatsidf+0x84>
 200dac8:	0b 41 40 00 	MOV        R5,R1
 200dacc:	09 40 00 01 	LSR        $1,R1
 200dad0:	9e 1f 98 90 	LDI        $31,R3         | SUB        R2,R3
 200dad4:	09 44 c0 00 	LSR        R3,R1
 200dad8:	8d 0c 8f a8 	SW         R1,$12(SP)     | MOV        R5,R1
 200dadc:	09 84 80 00 	LSL        R2,R1
 200dae0:	0c c7 40 10 	SW         R1,$16(SP)
 200dae4:	8e 3c 88 90 	LDI        $60,R1         | SUB        R2,R1
 200dae8:	0c c7 40 08 	SW         R1,$8(SP)
 200daec:	0b 43 40 00 	MOV        SP,R1
 200daf0:	87 fa fc f8 	JSR        0x0200dc88     // 200dc88 <__pack_d>
 200daf4:	02 00 dc 88 
 200daf8:	78 80 00 08 	BRA        @0x0200db04    // 200db04 <__floatsidf+0xa4>
 200dafc:	0a 00 07 83 	BREV       $1923,R1
 200db00:	16 00 00 00 	CLR        R2
 200db04:	84 14 ac 18 	LW         20(SP),R0      | LW         24(SP),R5
 200db08:	ea 1c ff 80 	ADD        $28,SP         | RTN

0200db0c <__fixdfsi>:
 200db0c:	e8 20 85 1c 	SUB        $32,SP         | SW         R0,$28(SP)
 200db10:	8d 00 95 04 	SW         R1,(SP)        | SW         R2,$4(SP)
 200db14:	13 43 40 08 	MOV        $8+SP,R2
 200db18:	0b 43 40 00 	MOV        SP,R1
 200db1c:	87 fa fc f8 	JSR        0x0200e044     // 200e044 <__unpack_d>
 200db20:	02 00 e0 44 
 200db24:	8c 08 8b 03 	LW         8(SP),R1       | CMP        $3,R1
 200db28:	78 98 00 74 	BC         @0x0200dba0    // 200dba0 <__fixdfsi+0x94>
 200db2c:	0c 00 00 04 	CMP        $4,R1
 200db30:	78 a8 00 10 	BNZ        @0x0200db44    // 200db44 <__fixdfsi+0x38>
 200db34:	8c 0c 8b 00 	LW         12(SP),R1      | CMP        $0,R1
 200db38:	78 a8 00 6c 	BNZ        @0x0200dba8    // 200dba8 <__fixdfsi+0x9c>
 200db3c:	0a 03 ff fe 	BREV       $-2,R1
 200db40:	78 80 00 70 	BRA        @0x0200dbb4    // 200dbb4 <__fixdfsi+0xa8>
 200db44:	8c 10 8b 00 	LW         16(SP),R1      | CMP        $0,R1
 200db48:	78 90 00 64 	BLT        @0x0200dbb0    // 200dbb0 <__fixdfsi+0xa4>
 200db4c:	0c 00 00 1f 	CMP        $31,R1
 200db50:	78 b3 ff e0 	BGE        @0x0200db34    // 200db34 <__fixdfsi+0x28>
 200db54:	96 3c 90 88 	LDI        $60,R2         | SUB        R1,R2
 200db58:	9f 90 9a 60 	MOV        R2,R3          | ADD        $-32,R3
 200db5c:	78 90 00 0c 	BLT        @0x0200db6c    // 200db6c <__fixdfsi+0x60>
 200db60:	0c 87 40 14 	LW         20(SP),R1
 200db64:	09 44 c0 00 	LSR        R3,R1
 200db68:	78 80 00 20 	BRA        @0x0200db8c    // 200db8c <__fixdfsi+0x80>
 200db6c:	1c 87 40 14 	LW         20(SP),R3
 200db70:	19 80 00 01 	LSL        $1,R3
 200db74:	8e 1f 88 90 	LDI        $31,R1         | SUB        R2,R1
 200db78:	19 84 40 00 	LSL        R1,R3
 200db7c:	0c 87 40 18 	LW         24(SP),R1
 200db80:	09 44 80 00 	LSR        R2,R1
 200db84:	18 c4 40 00 	OR         R1,R3
 200db88:	0b 40 c0 00 	MOV        R3,R1
 200db8c:	94 0c 93 00 	LW         12(SP),R2      | CMP        $0,R2
 200db90:	78 88 00 20 	BZ         @0x0200dbb4    // 200dbb4 <__fixdfsi+0xa8>
 200db94:	0b 40 5f ff 	MOV        $-1+R1,R1
 200db98:	09 03 ff ff 	XOR        $-1,R1
 200db9c:	78 80 00 14 	BRA        @0x0200dbb4    // 200dbb4 <__fixdfsi+0xa8>
 200dba0:	0e 00 00 00 	CLR        R1
 200dba4:	78 80 00 0c 	BRA        @0x0200dbb4    // 200dbb4 <__fixdfsi+0xa8>
 200dba8:	0a 00 00 01 	BREV       $1,R1
 200dbac:	78 80 00 04 	BRA        @0x0200dbb4    // 200dbb4 <__fixdfsi+0xa8>
 200dbb0:	0e 00 00 00 	CLR        R1
 200dbb4:	84 1c ea 20 	LW         28(SP),R0      | ADD        $32,SP
 200dbb8:	7b 40 00 00 	RTN

0200dbbc <__floatunsidf>:
 200dbbc:	e8 1c 85 14 	SUB        $28,SP         | SW         R0,$20(SP)
 200dbc0:	ad 18 86 00 	SW         R5,$24(SP)     | CLR        R0
 200dbc4:	85 04 8b 80 	SW         R0,$4(SP)      | CMP        R0,R1
 200dbc8:	78 a8 00 08 	BNZ        @0x0200dbd4    // 200dbd4 <__floatunsidf+0x18>
 200dbcc:	86 02 85 00 	LDI        $2,R0          | SW         R0,(SP)
 200dbd0:	78 80 00 50 	BRA        @0x0200dc24    // 200dc24 <__floatunsidf+0x68>
 200dbd4:	af 88 86 03 	MOV        R1,R5          | LDI        $3,R0
 200dbd8:	04 c7 40 00 	SW         R0,(SP)
 200dbdc:	87 fa fc f8 	JSR        0x0200dc38     // 200dc38 <__clzsi2>
 200dbe0:	02 00 dc 38 
 200dbe4:	97 88 92 1d 	MOV        R1,R2          | ADD        $29,R2
 200dbe8:	08 83 ff fd 	ADD        $-3,R1
 200dbec:	78 90 00 10 	BLT        @0x0200dc00    // 200dc00 <__floatunsidf+0x44>
 200dbf0:	29 84 40 00 	LSL        R1,R5
 200dbf4:	ad 0c 86 00 	SW         R5,$12(SP)     | CLR        R0
 200dbf8:	04 c7 40 10 	SW         R0,$16(SP)
 200dbfc:	78 80 00 1c 	BRA        @0x0200dc1c    // 200dc1c <__floatunsidf+0x60>
 200dc00:	0b 41 40 00 	MOV        R5,R1
 200dc04:	09 40 00 01 	LSR        $1,R1
 200dc08:	9e 1f 98 90 	LDI        $31,R3         | SUB        R2,R3
 200dc0c:	09 44 c0 00 	LSR        R3,R1
 200dc10:	0c c7 40 0c 	SW         R1,$12(SP)
 200dc14:	29 84 80 00 	LSL        R2,R5
 200dc18:	2c c7 40 10 	SW         R5,$16(SP)
 200dc1c:	8e 3c 88 90 	LDI        $60,R1         | SUB        R2,R1
 200dc20:	0c c7 40 08 	SW         R1,$8(SP)
 200dc24:	0b 43 40 00 	MOV        SP,R1
 200dc28:	87 fa fc f8 	JSR        0x0200dc88     // 200dc88 <__pack_d>
 200dc2c:	02 00 dc 88 
 200dc30:	84 14 ac 18 	LW         20(SP),R0      | LW         24(SP),R5
 200dc34:	ea 1c ff 80 	ADD        $28,SP         | RTN

0200dc38 <__clzsi2>:
 200dc38:	0c 01 00 00 	CMP        $65536,R1
 200dc3c:	78 b8 00 10 	BNC        @0x0200dc50    // 200dc50 <__clzsi2+0x18>
 200dc40:	9e 20 96 00 	LDI        $32,R3         | CLR        R2
 200dc44:	0c 00 01 00 	CMP        $256,R1
 200dc48:	78 98 00 24 	BC         @0x0200dc70    // 200dc70 <__clzsi2+0x38>
 200dc4c:	78 80 00 14 	BRA        @0x0200dc64    // 200dc64 <__clzsi2+0x2c>
 200dc50:	12 03 ff 00 	BREV       $-256,R2
 200dc54:	14 04 40 00 	CMP        R1,R2
 200dc58:	78 98 00 10 	BC         @0x0200dc6c    // 200dc6c <__clzsi2+0x34>
 200dc5c:	9e 10 97 98 	LDI        $16,R3         | MOV        R3,R2
 200dc60:	78 80 00 0c 	BRA        @0x0200dc70    // 200dc70 <__clzsi2+0x38>
 200dc64:	9e 18 96 08 	LDI        $24,R3         | LDI        $8,R2
 200dc68:	78 80 00 04 	BRA        @0x0200dc70    // 200dc70 <__clzsi2+0x38>
 200dc6c:	9e 08 96 18 	LDI        $8,R3          | LDI        $24,R2
 200dc70:	09 44 80 00 	LSR        R2,R1
 200dc74:	12 03 00 40 	LDI        0x0200e784,R2  // 200e784 <__clz_tab>
 200dc78:	12 40 e7 84 
 200dc7c:	92 88 8f 98 	ADD        R1,R2          | MOV        R3,R1
 200dc80:	15 84 80 00 	LB         (R2),R2
 200dc84:	88 90 ff 80 	SUB        R2,R1          | RTN

0200dc88 <__pack_d>:
 200dc88:	e8 18 ad 00 	SUB        $24,SP         | SW         R5,(SP)
 200dc8c:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 200dc90:	c5 0c cd 10 	SW         R8,$12(SP)     | SW         R9,$16(SP)
 200dc94:	54 c7 40 14 	SW         R10,$20(SP)
 200dc98:	24 84 40 0c 	LW         12(R1),R4
 200dc9c:	2c 84 40 10 	LW         16(R1),R5
 200dca0:	54 84 40 04 	LW         4(R1),R10
 200dca4:	94 88 93 02 	LW         (R1),R2        | CMP        $2,R2
 200dca8:	78 b8 00 44 	BNC        @0x0200dcf0    // 200dcf0 <__pack_d+0x68>
 200dcac:	0b 41 00 00 	MOV        R4,R1
 200dcb0:	09 80 00 18 	LSL        $24,R1
 200dcb4:	1b 41 40 00 	MOV        R5,R3
 200dcb8:	19 40 00 08 	LSR        $8,R3
 200dcbc:	08 c4 c0 00 	OR         R3,R1
 200dcc0:	9f 88 97 a0 	MOV        R1,R3          | MOV        R4,R2
 200dcc4:	11 40 00 08 	LSR        $8,R2
 200dcc8:	26 07 ff ff 	LDI        $524287,R4
 200dccc:	ae ff a9 98 	LDI        $-1,R5         | AND        R3,R5
 200dcd0:	20 44 80 00 	AND        R2,R4
 200dcd4:	16 08 00 00 	LDI        $524288,R2
 200dcd8:	1e 00 00 00 	CLR        R3
 200dcdc:	28 c4 c0 00 	OR         R3,R5
 200dce0:	20 c4 80 00 	OR         R2,R4
 200dce4:	32 00 0f fe 	BREV       $4094,R6
 200dce8:	3e 00 00 00 	CLR        R7
 200dcec:	78 80 03 24 	BRA        @0x0200e014    // 200e014 <__pack_d+0x38c>
 200dcf0:	14 00 00 04 	CMP        $4,R2
 200dcf4:	78 88 02 f4 	BZ         @0x0200dfec    // 200dfec <__pack_d+0x364>
 200dcf8:	93 02 96 00 	CMP        $2,R2          | CLR        R2
 200dcfc:	12 48 00 01 	LDILO.Z    $1,R2
 200dd00:	1b 41 00 00 	MOV        R4,R3
 200dd04:	18 c5 40 00 	OR         R5,R3
 200dd08:	10 c8 00 01 	OR.Z       $1,R2
 200dd0c:	14 00 00 00 	CMP        $0,R2
 200dd10:	78 a8 02 e8 	BNZ        @0x0200dffc    // 200dffc <__pack_d+0x374>
 200dd14:	0c 84 40 08 	LW         8(R1),R1
 200dd18:	0c 03 fc 02 	CMP        $-1022,R1
 200dd1c:	78 b0 01 f8 	BGE        @0x0200df18    // 200df18 <__pack_d+0x290>
 200dd20:	1e 7f fc 02 	LDI        $-1022,R3
 200dd24:	98 88 8f 98 	SUB        R1,R3          | MOV        R3,R1
 200dd28:	1c 00 00 39 	CMP        $57,R3
 200dd2c:	78 b0 01 dc 	BGE        @0x0200df0c    // 200df0c <__pack_d+0x284>
 200dd30:	c7 98 c2 60 	MOV        R3,R8          | ADD        $-32,R8
 200dd34:	78 90 00 10 	BLT        @0x0200dd48    // 200dd48 <__pack_d+0xc0>
 200dd38:	3b 41 00 00 	MOV        R4,R7
 200dd3c:	39 46 00 00 	LSR        R8,R7
 200dd40:	33 40 80 00 	MOV        R2,R6
 200dd44:	78 80 00 24 	BRA        @0x0200dd6c    // 200dd6c <__pack_d+0xe4>
 200dd48:	13 41 00 00 	MOV        R4,R2
 200dd4c:	11 80 00 01 	LSL        $1,R2
 200dd50:	9e 1f 98 88 	LDI        $31,R3         | SUB        R1,R3
 200dd54:	11 84 c0 00 	LSL        R3,R2
 200dd58:	3b 41 40 00 	MOV        R5,R7
 200dd5c:	39 44 40 00 	LSR        R1,R7
 200dd60:	10 c5 c0 00 	OR         R7,R2
 200dd64:	bf 90 b7 a0 	MOV        R2,R7          | MOV        R4,R6
 200dd68:	31 44 40 00 	LSR        R1,R6
 200dd6c:	44 00 00 00 	CMP        $0,R8
 200dd70:	78 90 00 10 	BLT        @0x0200dd84    // 200dd84 <__pack_d+0xfc>
 200dd74:	8e 01 96 01 	LDI        $1,R1          | LDI        $1,R2
 200dd78:	11 86 00 00 	LSL        R8,R2
 200dd7c:	1e 00 00 00 	CLR        R3
 200dd80:	78 80 00 0c 	BRA        @0x0200dd90    // 200dd90 <__pack_d+0x108>
 200dd84:	96 00 9e 00 	CLR        R2             | CLR        R3
 200dd88:	c6 01 9e 01 	LDI        $1,R8          | LDI        $1,R3
 200dd8c:	19 84 40 00 	LSL        R1,R3
 200dd90:	c6 ff ce ff 	LDI        $-1,R8         | LDI        $-1,R9
 200dd94:	18 86 40 00 	ADD        R9,R3
 200dd98:	10 98 00 01 	ADD.C      $1,R2
 200dd9c:	92 c0 a9 98 	ADD        R8,R2          | AND        R3,R5
 200dda0:	20 44 80 00 	AND        R2,R4
 200dda4:	20 c5 40 00 	OR         R5,R4
 200dda8:	26 00 00 00 	CLR        R4
 200ddac:	22 68 00 01 	LDILO.NZ   $1,R4
 200ddb0:	8e 00 96 00 	CLR        R1             | CLR        R2
 200ddb4:	1b 41 00 00 	MOV        R4,R3
 200ddb8:	38 c4 c0 00 	OR         R3,R7
 200ddbc:	30 c4 80 00 	OR         R2,R6
 200ddc0:	16 00 00 00 	CLR        R2
 200ddc4:	1e 00 00 ff 	LDI        $255,R3
 200ddc8:	99 b8 91 b0 	AND        R7,R3          | AND        R6,R2
 200ddcc:	14 00 00 00 	CMP        $0,R2
 200ddd0:	1c 08 00 80 	CMP.Z      $128,R3
 200ddd4:	78 88 00 64 	BZ         @0x0200de3c    // 200de3c <__pack_d+0x1b4>
 200ddd8:	96 00 9e 7f 	CLR        R2             | LDI        $127,R3
 200dddc:	38 84 c0 00 	ADD        R3,R7
 200dde0:	30 98 00 01 	ADD.C      $1,R6
 200dde4:	b2 90 97 b0 	ADD        R2,R6          | MOV        R6,R2
 200dde8:	11 80 00 18 	LSL        $24,R2
 200ddec:	2b 41 c0 00 	MOV        R7,R5
 200ddf0:	29 40 00 08 	LSR        $8,R5
 200ddf4:	10 c5 40 00 	OR         R5,R2
 200ddf8:	af 90 a7 b0 	MOV        R2,R5          | MOV        R6,R4
 200ddfc:	21 40 00 08 	LSR        $8,R4
 200de00:	16 0f ff ff 	LDI        $1048575,R2
 200de04:	9e ff a9 98 	LDI        $-1,R3         | AND        R3,R5
 200de08:	a1 90 96 01 	AND        R2,R4          | LDI        $1,R2
 200de0c:	42 03 ff f0 	BREV       $-16,R8
 200de10:	ce ff c3 b0 	LDI        $-1,R9         | CMP        R6,R8
 200de14:	4c 0d c0 00 	CMP.Z      R7,R9
 200de18:	78 98 00 04 	BC         @0x0200de20    // 200de20 <__pack_d+0x198>
 200de1c:	13 40 40 00 	MOV        R1,R2
 200de20:	33 40 80 00 	MOV        R2,R6
 200de24:	31 80 00 14 	LSL        $20,R6
 200de28:	3e 00 00 00 	CLR        R7
 200de2c:	12 00 0f fe 	BREV       $4094,R2
 200de30:	9e 00 b9 98 	CLR        R3             | AND        R3,R7
 200de34:	30 44 80 00 	AND        R2,R6
 200de38:	78 80 01 d8 	BRA        @0x0200e014    // 200e014 <__pack_d+0x38c>
 200de3c:	26 00 00 00 	CLR        R4
 200de40:	2e 00 01 00 	LDI        $256,R5
 200de44:	a9 b8 a1 b0 	AND        R7,R5          | AND        R6,R4
 200de48:	24 00 00 00 	CMP        $0,R4
 200de4c:	2c 08 00 00 	CMP.Z      $0,R5
 200de50:	78 a8 00 58 	BNZ        @0x0200deac    // 200deac <__pack_d+0x224>
 200de54:	13 41 80 00 	MOV        R6,R2
 200de58:	11 80 00 18 	LSL        $24,R2
 200de5c:	2b 41 c0 00 	MOV        R7,R5
 200de60:	29 40 00 08 	LSR        $8,R5
 200de64:	10 c5 40 00 	OR         R5,R2
 200de68:	af 90 a7 b0 	MOV        R2,R5          | MOV        R6,R4
 200de6c:	21 40 00 08 	LSR        $8,R4
 200de70:	16 0f ff ff 	LDI        $1048575,R2
 200de74:	9e ff a9 98 	LDI        $-1,R3         | AND        R3,R5
 200de78:	a1 90 96 01 	AND        R2,R4          | LDI        $1,R2
 200de7c:	42 03 ff f0 	BREV       $-16,R8
 200de80:	ce ff c3 b0 	LDI        $-1,R9         | CMP        R6,R8
 200de84:	4c 0d c0 00 	CMP.Z      R7,R9
 200de88:	78 98 00 04 	BC         @0x0200de90    // 200de90 <__pack_d+0x208>
 200de8c:	13 40 40 00 	MOV        R1,R2
 200de90:	33 40 80 00 	MOV        R2,R6
 200de94:	31 80 00 14 	LSL        $20,R6
 200de98:	3e 00 00 00 	CLR        R7
 200de9c:	12 00 0f fe 	BREV       $4094,R2
 200dea0:	9e 00 b9 98 	CLR        R3             | AND        R3,R7
 200dea4:	30 44 80 00 	AND        R2,R6
 200dea8:	78 80 01 68 	BRA        @0x0200e014    // 200e014 <__pack_d+0x38c>
 200deac:	38 84 c0 00 	ADD        R3,R7
 200deb0:	30 98 00 01 	ADD.C      $1,R6
 200deb4:	b2 90 97 b0 	ADD        R2,R6          | MOV        R6,R2
 200deb8:	11 80 00 18 	LSL        $24,R2
 200debc:	2b 41 c0 00 	MOV        R7,R5
 200dec0:	29 40 00 08 	LSR        $8,R5
 200dec4:	10 c5 40 00 	OR         R5,R2
 200dec8:	af 90 a7 b0 	MOV        R2,R5          | MOV        R6,R4
 200decc:	21 40 00 08 	LSR        $8,R4
 200ded0:	16 0f ff ff 	LDI        $1048575,R2
 200ded4:	9e ff a9 98 	LDI        $-1,R3         | AND        R3,R5
 200ded8:	a1 90 96 01 	AND        R2,R4          | LDI        $1,R2
 200dedc:	42 03 ff f0 	BREV       $-16,R8
 200dee0:	ce ff c3 b0 	LDI        $-1,R9         | CMP        R6,R8
 200dee4:	4c 0d c0 00 	CMP.Z      R7,R9
 200dee8:	78 98 00 04 	BC         @0x0200def0    // 200def0 <__pack_d+0x268>
 200deec:	13 40 40 00 	MOV        R1,R2
 200def0:	33 40 80 00 	MOV        R2,R6
 200def4:	31 80 00 14 	LSL        $20,R6
 200def8:	3e 00 00 00 	CLR        R7
 200defc:	12 00 0f fe 	BREV       $4094,R2
 200df00:	9e 00 b9 98 	CLR        R3             | AND        R3,R7
 200df04:	30 44 80 00 	AND        R2,R6
 200df08:	78 80 01 08 	BRA        @0x0200e014    // 200e014 <__pack_d+0x38c>
 200df0c:	b6 00 be 00 	CLR        R6             | CLR        R7
 200df10:	a6 00 ae 00 	CLR        R4             | CLR        R5
 200df14:	78 80 00 fc 	BRA        @0x0200e014    // 200e014 <__pack_d+0x38c>
 200df18:	0c 00 04 00 	CMP        $1024,R1
 200df1c:	78 b0 00 e8 	BGE        @0x0200e008    // 200e008 <__pack_d+0x380>
 200df20:	16 00 00 00 	CLR        R2
 200df24:	1e 00 00 ff 	LDI        $255,R3
 200df28:	99 a8 91 a0 	AND        R5,R3          | AND        R4,R2
 200df2c:	14 00 00 00 	CMP        $0,R2
 200df30:	1c 08 00 80 	CMP.Z      $128,R3
 200df34:	78 a8 00 28 	BNZ        @0x0200df60    // 200df60 <__pack_d+0x2d8>
 200df38:	36 00 00 00 	CLR        R6
 200df3c:	3e 00 01 00 	LDI        $256,R7
 200df40:	b9 a8 b1 a0 	AND        R5,R7          | AND        R4,R6
 200df44:	34 00 00 00 	CMP        $0,R6
 200df48:	3c 08 00 00 	CMP.Z      $0,R7
 200df4c:	78 88 00 20 	BZ         @0x0200df70    // 200df70 <__pack_d+0x2e8>
 200df50:	28 84 c0 00 	ADD        R3,R5
 200df54:	20 98 00 01 	ADD.C      $1,R4
 200df58:	20 84 80 00 	ADD        R2,R4
 200df5c:	78 80 00 10 	BRA        @0x0200df70    // 200df70 <__pack_d+0x2e8>
 200df60:	96 00 9e 7f 	CLR        R2             | LDI        $127,R3
 200df64:	28 84 c0 00 	ADD        R3,R5
 200df68:	20 98 00 01 	ADD.C      $1,R4
 200df6c:	20 84 80 00 	ADD        R2,R4
 200df70:	12 03 ff f8 	BREV       $-8,R2
 200df74:	9e ff 93 a0 	LDI        $-1,R3         | CMP        R4,R2
 200df78:	1c 0d 40 00 	CMP.Z      R5,R3
 200df7c:	78 98 00 08 	BC         @0x0200df88    // 200df88 <__pack_d+0x300>
 200df80:	08 80 03 ff 	ADD        $1023,R1
 200df84:	78 80 00 24 	BRA        @0x0200dfac    // 200dfac <__pack_d+0x324>
 200df88:	1b 41 00 00 	MOV        R4,R3
 200df8c:	19 80 00 1f 	LSL        $31,R3
 200df90:	13 41 40 00 	MOV        R5,R2
 200df94:	11 40 00 01 	LSR        $1,R2
 200df98:	33 41 00 00 	MOV        R4,R6
 200df9c:	31 40 00 01 	LSR        $1,R6
 200dfa0:	a7 b0 af 98 	MOV        R6,R4          | MOV        R3,R5
 200dfa4:	28 c4 80 00 	OR         R2,R5
 200dfa8:	08 80 04 00 	ADD        $1024,R1
 200dfac:	33 41 00 00 	MOV        R4,R6
 200dfb0:	31 80 00 18 	LSL        $24,R6
 200dfb4:	1b 41 40 00 	MOV        R5,R3
 200dfb8:	19 40 00 08 	LSR        $8,R3
 200dfbc:	30 c4 c0 00 	OR         R3,R6
 200dfc0:	9f b0 97 a0 	MOV        R6,R3          | MOV        R4,R2
 200dfc4:	11 40 00 08 	LSR        $8,R2
 200dfc8:	26 0f ff ff 	LDI        $1048575,R4
 200dfcc:	ae ff a9 98 	LDI        $-1,R5         | AND        R3,R5
 200dfd0:	a1 90 b7 88 	AND        R2,R4          | MOV        R1,R6
 200dfd4:	31 80 00 14 	LSL        $20,R6
 200dfd8:	3e 00 00 00 	CLR        R7
 200dfdc:	12 00 0f fe 	BREV       $4094,R2
 200dfe0:	9e 00 b9 98 	CLR        R3             | AND        R3,R7
 200dfe4:	30 44 80 00 	AND        R2,R6
 200dfe8:	78 80 00 28 	BRA        @0x0200e014    // 200e014 <__pack_d+0x38c>
 200dfec:	32 00 0f fe 	BREV       $4094,R6
 200dff0:	be 00 a6 00 	CLR        R7             | CLR        R4
 200dff4:	2e 00 00 00 	CLR        R5
 200dff8:	78 80 00 18 	BRA        @0x0200e014    // 200e014 <__pack_d+0x38c>
 200dffc:	b6 00 be 00 	CLR        R6             | CLR        R7
 200e000:	a6 00 ae 00 	CLR        R4             | CLR        R5
 200e004:	78 80 00 0c 	BRA        @0x0200e014    // 200e014 <__pack_d+0x38c>
 200e008:	32 00 0f fe 	BREV       $4094,R6
 200e00c:	be 00 a6 00 	CLR        R7             | CLR        R4
 200e010:	2e 00 00 00 	CLR        R5
 200e014:	13 42 80 00 	MOV        R10,R2
 200e018:	11 80 00 1f 	LSL        $31,R2
 200e01c:	1e 00 00 00 	CLR        R3
 200e020:	28 c5 c0 00 	OR         R7,R5
 200e024:	20 c5 80 00 	OR         R6,R4
 200e028:	18 c5 40 00 	OR         R5,R3
 200e02c:	10 c5 00 00 	OR         R4,R2
 200e030:	8f 90 97 98 	MOV        R2,R1          | MOV        R3,R2
 200e034:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 200e038:	bc 08 c4 0c 	LW         8(SP),R7       | LW         12(SP),R8
 200e03c:	cc 10 d4 14 	LW         16(SP),R9      | LW         20(SP),R10
 200e040:	ea 18 ff 80 	ADD        $24,SP         | RTN

0200e044 <__unpack_d>:
 200e044:	e8 0c ad 00 	SUB        $12,SP         | SW         R5,(SP)
 200e048:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 200e04c:	24 84 40 00 	LW         (R1),R4
 200e050:	2c 84 40 04 	LW         4(R1),R5
 200e054:	36 0f ff ff 	LDI        $1048575,R6
 200e058:	be ff b9 a8 	LDI        $-1,R7         | AND        R5,R7
 200e05c:	b1 a0 8f a0 	AND        R4,R6          | MOV        R4,R1
 200e060:	09 40 00 14 	LSR        $20,R1
 200e064:	08 40 07 ff 	AND        $2047,R1
 200e068:	1b 41 00 00 	MOV        R4,R3
 200e06c:	19 40 00 1f 	LSR        $31,R3
 200e070:	1c c4 80 04 	SW         R3,$4(R2)
 200e074:	0c 00 00 00 	CMP        $0,R1
 200e078:	78 a8 00 68 	BNZ        @0x0200e0e4    // 200e0e4 <__unpack_d+0xa0>
 200e07c:	34 00 00 00 	CMP        $0,R6
 200e080:	3c 08 00 00 	CMP.Z      $0,R7
 200e084:	78 a8 00 08 	BNZ        @0x0200e090    // 200e090 <__unpack_d+0x4c>
 200e088:	8e 02 8d 90 	LDI        $2,R1          | SW         R1,(R2)
 200e08c:	78 80 00 fc 	BRA        @0x0200e18c    // 200e18c <__unpack_d+0x148>
 200e090:	0b 41 c0 00 	MOV        R7,R1
 200e094:	09 40 00 18 	LSR        $24,R1
 200e098:	23 41 80 00 	MOV        R6,R4
 200e09c:	21 80 00 08 	LSL        $8,R4
 200e0a0:	08 c5 00 00 	OR         R4,R1
 200e0a4:	a7 88 af b8 	MOV        R1,R4          | MOV        R7,R5
 200e0a8:	29 80 00 08 	LSL        $8,R5
 200e0ac:	b6 03 b5 90 	LDI        $3,R6          | SW         R6,(R2)
 200e0b0:	0e 7f fc 02 	LDI        $-1022,R1
 200e0b4:	28 85 40 00 	ADD        R5,R5
 200e0b8:	20 98 00 01 	ADD.C      $1,R4
 200e0bc:	a2 a0 8a 7f 	ADD        R4,R4          | ADD        $-1,R1
 200e0c0:	32 03 ff f0 	BREV       $-16,R6
 200e0c4:	be ff b3 a0 	LDI        $-1,R7         | CMP        R4,R6
 200e0c8:	78 98 00 08 	BC         @0x0200e0d4    // 200e0d4 <__unpack_d+0x90>
 200e0cc:	3c 0d 40 00 	CMP.Z      R5,R7
 200e0d0:	78 bb ff e0 	BNC        @0x0200e0b4    // 200e0b4 <__unpack_d+0x70>
 200e0d4:	0c c4 80 08 	SW         R1,$8(R2)
 200e0d8:	24 c4 80 0c 	SW         R4,$12(R2)
 200e0dc:	2c c4 80 10 	SW         R5,$16(R2)
 200e0e0:	78 80 00 a8 	BRA        @0x0200e18c    // 200e18c <__unpack_d+0x148>
 200e0e4:	0c 00 07 ff 	CMP        $2047,R1
 200e0e8:	78 a8 00 60 	BNZ        @0x0200e14c    // 200e14c <__unpack_d+0x108>
 200e0ec:	34 00 00 00 	CMP        $0,R6
 200e0f0:	3c 08 00 00 	CMP.Z      $0,R7
 200e0f4:	78 a8 00 08 	BNZ        @0x0200e100    // 200e100 <__unpack_d+0xbc>
 200e0f8:	be 04 bd 90 	LDI        $4,R7          | SW         R7,(R2)
 200e0fc:	78 80 00 8c 	BRA        @0x0200e18c    // 200e18c <__unpack_d+0x148>
 200e100:	36 08 00 00 	LDI        $524288,R6
 200e104:	be 00 b9 a8 	CLR        R7             | AND        R5,R7
 200e108:	30 45 00 00 	AND        R4,R6
 200e10c:	30 c5 c0 00 	OR         R7,R6
 200e110:	0e 00 00 00 	CLR        R1
 200e114:	0a 68 00 01 	LDILO.NZ   $1,R1
 200e118:	8d 90 8f a8 	SW         R1,(R2)        | MOV        R5,R1
 200e11c:	09 40 00 18 	LSR        $24,R1
 200e120:	33 41 00 00 	MOV        R4,R6
 200e124:	31 80 00 08 	LSL        $8,R6
 200e128:	08 c5 80 00 	OR         R6,R1
 200e12c:	b7 88 bf a8 	MOV        R1,R6          | MOV        R5,R7
 200e130:	39 80 00 08 	LSL        $8,R7
 200e134:	22 03 ff e0 	BREV       $-32,R4
 200e138:	2e 7f ff 00 	LDI        $-256,R5
 200e13c:	b9 a8 b1 a0 	AND        R5,R7          | AND        R4,R6
 200e140:	34 c4 80 0c 	SW         R6,$12(R2)
 200e144:	3c c4 80 10 	SW         R7,$16(R2)
 200e148:	78 80 00 40 	BRA        @0x0200e18c    // 200e18c <__unpack_d+0x148>
 200e14c:	08 83 fc 01 	ADD        $-1023,R1
 200e150:	0c c4 80 08 	SW         R1,$8(R2)
 200e154:	8e 03 8d 90 	LDI        $3,R1          | SW         R1,(R2)
 200e158:	0b 41 c0 00 	MOV        R7,R1
 200e15c:	09 40 00 18 	LSR        $24,R1
 200e160:	23 41 80 00 	MOV        R6,R4
 200e164:	21 80 00 08 	LSL        $8,R4
 200e168:	08 c5 00 00 	OR         R4,R1
 200e16c:	a7 88 af b8 	MOV        R1,R4          | MOV        R7,R5
 200e170:	29 80 00 08 	LSL        $8,R5
 200e174:	32 00 00 08 	BREV       $8,R6
 200e178:	3e 00 00 00 	CLR        R7
 200e17c:	28 c5 c0 00 	OR         R7,R5
 200e180:	20 c5 80 00 	OR         R6,R4
 200e184:	24 c4 80 0c 	SW         R4,$12(R2)
 200e188:	2c c4 80 10 	SW         R5,$16(R2)
 200e18c:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 200e190:	bc 08 ea 0c 	LW         8(SP),R7       | ADD        $12,SP
 200e194:	7b 40 00 00 	RTN

0200e198 <__fpcmp_parts_d>:
 200e198:	9c 88 9b 02 	LW         (R1),R3        | CMP        $2,R3
 200e19c:	78 98 01 10 	BC         @0x0200e2b0    // 200e2b0 <__fpcmp_parts_d+0x118>
 200e1a0:	a4 90 a3 02 	LW         (R2),R4        | CMP        $2,R4
 200e1a4:	78 98 01 0c 	BC         @0x0200e2b4    // 200e2b4 <__fpcmp_parts_d+0x11c>
 200e1a8:	1c 00 00 04 	CMP        $4,R3
 200e1ac:	78 a8 00 28 	BNZ        @0x0200e1d8    // 200e1d8 <__fpcmp_parts_d+0x40>
 200e1b0:	24 00 00 04 	CMP        $4,R4
 200e1b4:	78 a8 00 10 	BNZ        @0x0200e1c8    // 200e1c8 <__fpcmp_parts_d+0x30>
 200e1b8:	14 84 80 04 	LW         4(R2),R2
 200e1bc:	0c 84 40 04 	LW         4(R1),R1
 200e1c0:	90 88 8f 90 	SUB        R1,R2          | MOV        R2,R1
 200e1c4:	7b 40 00 00 	RTN
 200e1c8:	0c 84 40 04 	LW         4(R1),R1
 200e1cc:	0c 00 00 00 	CMP        $0,R1
 200e1d0:	78 88 00 e4 	BZ         @0x0200e2b8    // 200e2b8 <__fpcmp_parts_d+0x120>
 200e1d4:	8e ff ff 80 	LDI        $-1,R1         | RTN
 200e1d8:	24 00 00 04 	CMP        $4,R4
 200e1dc:	78 a8 00 10 	BNZ        @0x0200e1f0    // 200e1f0 <__fpcmp_parts_d+0x58>
 200e1e0:	0c 84 80 04 	LW         4(R2),R1
 200e1e4:	0c 00 00 00 	CMP        $0,R1
 200e1e8:	78 88 00 d0 	BZ         @0x0200e2bc    // 200e2bc <__fpcmp_parts_d+0x124>
 200e1ec:	8e 01 ff 80 	LDI        $1,R1          | RTN
 200e1f0:	1c 00 00 02 	CMP        $2,R3
 200e1f4:	78 a8 00 0c 	BNZ        @0x0200e204    // 200e204 <__fpcmp_parts_d+0x6c>
 200e1f8:	24 00 00 02 	CMP        $2,R4
 200e1fc:	78 ab ff e0 	BNZ        @0x0200e1e0    // 200e1e0 <__fpcmp_parts_d+0x48>
 200e200:	78 80 00 bc 	BRA        @0x0200e2c0    // 200e2c0 <__fpcmp_parts_d+0x128>
 200e204:	24 00 00 02 	CMP        $2,R4
 200e208:	78 8b ff bc 	BZ         @0x0200e1c8    // 200e1c8 <__fpcmp_parts_d+0x30>
 200e20c:	1c 84 40 04 	LW         4(R1),R3
 200e210:	24 84 80 04 	LW         4(R2),R4
 200e214:	1c 05 00 00 	CMP        R4,R3
 200e218:	78 88 00 d4 	BZ         @0x0200e2f0    // 200e2f0 <__fpcmp_parts_d+0x158>
 200e21c:	1c 00 00 00 	CMP        $0,R3
 200e220:	78 88 00 a0 	BZ         @0x0200e2c4    // 200e2c4 <__fpcmp_parts_d+0x12c>
 200e224:	8e ff ff 80 	LDI        $-1,R1         | RTN
 200e228:	e8 0c ad 00 	SUB        $12,SP         | SW         R5,(SP)
 200e22c:	b5 04 bd 08 	SW         R6,$4(SP)      | SW         R7,$8(SP)
 200e230:	2c 84 40 08 	LW         8(R1),R5
 200e234:	24 84 80 08 	LW         8(R2),R4
 200e238:	24 05 40 00 	CMP        R5,R4
 200e23c:	78 b0 00 0c 	BGE        @0x0200e24c    // 200e24c <__fpcmp_parts_d+0xb4>
 200e240:	8e ff 9b 00 	LDI        $-1,R1         | CMP        $0,R3
 200e244:	78 a8 00 9c 	BNZ        @0x0200e2e4    // 200e2e4 <__fpcmp_parts_d+0x14c>
 200e248:	78 80 00 7c 	BRA        @0x0200e2c8    // 200e2c8 <__fpcmp_parts_d+0x130>
 200e24c:	2c 05 00 00 	CMP        R4,R5
 200e250:	78 b0 00 10 	BGE        @0x0200e264    // 200e264 <__fpcmp_parts_d+0xcc>
 200e254:	1c 00 00 00 	CMP        $0,R3
 200e258:	78 88 00 74 	BZ         @0x0200e2d0    // 200e2d0 <__fpcmp_parts_d+0x138>
 200e25c:	0e 00 00 01 	LDI        $1,R1
 200e260:	78 80 00 80 	BRA        @0x0200e2e4    // 200e2e4 <__fpcmp_parts_d+0x14c>
 200e264:	34 84 40 0c 	LW         12(R1),R6
 200e268:	3c 84 40 10 	LW         16(R1),R7
 200e26c:	24 84 80 0c 	LW         12(R2),R4
 200e270:	2c 84 80 10 	LW         16(R2),R5
 200e274:	24 05 80 00 	CMP        R6,R4
 200e278:	78 98 00 08 	BC         @0x0200e284    // 200e284 <__fpcmp_parts_d+0xec>
 200e27c:	2c 0d c0 00 	CMP.Z      R7,R5
 200e280:	78 b8 00 0c 	BNC        @0x0200e290    // 200e290 <__fpcmp_parts_d+0xf8>
 200e284:	8e ff 9b 00 	LDI        $-1,R1         | CMP        $0,R3
 200e288:	78 a8 00 58 	BNZ        @0x0200e2e4    // 200e2e4 <__fpcmp_parts_d+0x14c>
 200e28c:	78 80 00 48 	BRA        @0x0200e2d8    // 200e2d8 <__fpcmp_parts_d+0x140>
 200e290:	8e 00 b3 a0 	CLR        R1             | CMP        R4,R6
 200e294:	78 98 00 08 	BC         @0x0200e2a0    // 200e2a0 <__fpcmp_parts_d+0x108>
 200e298:	3c 0d 40 00 	CMP.Z      R5,R7
 200e29c:	78 b8 00 44 	BNC        @0x0200e2e4    // 200e2e4 <__fpcmp_parts_d+0x14c>
 200e2a0:	1c 00 00 00 	CMP        $0,R3
 200e2a4:	78 88 00 38 	BZ         @0x0200e2e0    // 200e2e0 <__fpcmp_parts_d+0x148>
 200e2a8:	0e 00 00 01 	LDI        $1,R1
 200e2ac:	78 80 00 34 	BRA        @0x0200e2e4    // 200e2e4 <__fpcmp_parts_d+0x14c>
 200e2b0:	8e 01 ff 80 	LDI        $1,R1          | RTN
 200e2b4:	8e 01 ff 80 	LDI        $1,R1          | RTN
 200e2b8:	8e 01 ff 80 	LDI        $1,R1          | RTN
 200e2bc:	8e ff ff 80 	LDI        $-1,R1         | RTN
 200e2c0:	8e 00 ff 80 	CLR        R1             | RTN
 200e2c4:	8e 01 ff 80 	LDI        $1,R1          | RTN
 200e2c8:	0e 00 00 01 	LDI        $1,R1
 200e2cc:	78 80 00 14 	BRA        @0x0200e2e4    // 200e2e4 <__fpcmp_parts_d+0x14c>
 200e2d0:	0e 7f ff ff 	LDI        $-1,R1
 200e2d4:	78 80 00 0c 	BRA        @0x0200e2e4    // 200e2e4 <__fpcmp_parts_d+0x14c>
 200e2d8:	0e 00 00 01 	LDI        $1,R1
 200e2dc:	78 80 00 04 	BRA        @0x0200e2e4    // 200e2e4 <__fpcmp_parts_d+0x14c>
 200e2e0:	0e 7f ff ff 	LDI        $-1,R1
 200e2e4:	ac 00 b4 04 	LW         (SP),R5        | LW         4(SP),R6
 200e2e8:	bc 08 ea 0c 	LW         8(SP),R7       | ADD        $12,SP
 200e2ec:	7b 40 00 00 	RTN
 200e2f0:	78 83 ff 34 	BRA        @0x0200e228    // 200e228 <__fpcmp_parts_d+0x90>

0200e2f4 <__errno>:
 200e2f4:	0a 03 00 40 	LDI        0x0200e884,R1  // 200e884 <_impure_ptr>
 200e2f8:	0a 40 e8 84 
 200e2fc:	8c 88 ff 80 	LW         (R1),R1        | RTN
 200e300:	78 20 3d 20 	SUB.V      $15648,PC
 200e304:	30 78 25 78 	AND.NC     $9592,R6
 200e308:	20 73 70 20 	AND.GE     $-36832,R4
 200e30c:	3d 20 30 78 	LH.V       ($12408),R7
 200e310:	25 78 20 7a 	SH.NC      R4,($8314)
 200e314:	20 3d 20 30 	SUB.NC     $-8144+R4,R4
 200e318:	78 25 78 0a 	SUB.V      $-2038+R5,PC
 200e31c:	00 00 00 00 	SUB        $0,R0
 200e320:	70 74 72 73 	AND.GE     $-3469+R1,CC
 200e324:	2e 69 6e 70 	LDI        $-1479056,R5
 200e328:	62 75 66 20 	LDILO.GE   $-6624+R5,R12
 200e32c:	3d 20 30 78 	LH.V       ($12408),R7
 200e330:	25 78 20 62 	SH.NC      R4,($8290)
 200e334:	75 66 5f 72 	SH.V       CC,$8050(R9)
 200e338:	65 64 20 3d 	SH.V       R12,$-8131(R0)
 200e33c:	20 30 78 25 	SUB.GE     $30757,R4
 200e340:	78 0a 00 00 	SUB.Z      $-131072,PC
 200e344:	66 77 64 5f 	LDI        $-564129,R12
 200e348:	69 6e 76 20 	LSR.NZ     $-2528+R9,SP
 200e34c:	3d 20 30 78 	LH.V       ($12408),R7
 200e350:	25 78 0a 00 	SH.NC      R4,($2560)
 200e354:	73 70 6c 69 	MOV.GE     $3177+uR1,CC
 200e358:	74 69 6e 67 	TST.NZ     $93799,CC
 200e35c:	20 72 65 64 	AND.GE     $-105116,R4
 200e360:	20 73 75 62 	AND.GE     $-35486,R4
 200e364:	20 62 61 6e 	AND.V      $-106130,R4
 200e368:	64 00 00 00 	CMP        $0,R12
 200e36c:	73 70 6c 69 	MOV.GE     $3177+uR1,CC
 200e370:	74 69 6e 67 	TST.NZ     $93799,CC
 200e374:	20 67 72 65 	AND.V      $-3483+SP,R4
 200e378:	65 6e 20 73 	SH.NZ      R12,$-8077(R8)
 200e37c:	75 62 20 62 	SH.V       CC,($-122782)
 200e380:	61 6e 64 00 	LSR.NZ     $-7168+R9,R12
 200e384:	73 70 6c 69 	MOV.GE     $3177+uR1,CC
 200e388:	74 69 6e 67 	TST.NZ     $93799,CC
 200e38c:	20 62 6c 75 	AND.V      $-103307,R4
 200e390:	65 20 73 75 	LH.V       ($29557),R12
 200e394:	62 20 62 61 	BREV.V     $25185,R12
 200e398:	6e 64 00 00 	LDI        $-1835008,SP
 200e39c:	46 69 72 73 	LDI        $-1478029,R8
 200e3a0:	74 20 70 61 	CMP.V      $28769,CC
 200e3a4:	72 61 6d 65 	TRAP.V     $93541
 200e3a8:	74 65 72 20 	TST.V      $-3552+R5,CC
 200e3ac:	63 61 6e 20 	MOV.V      $3616+uR5,R12
 200e3b0:	6f 6e 6c 79 	ILL 6f6e6c79
 200e3b4:	20 62 65 20 	AND.V      $-105184,R4
 200e3b8:	30 20 31 20 	SUB.V      $12576,R6
 200e3bc:	32 20 00 00 	CLR.V      $0,R6
 200e3c0:	66 77 64 20 	LDI        $-564192,R12
 200e3c4:	6c 69 66 74 	TST.NZ     $91764,SP
 200e3c8:	69 6e 67 20 	LSR.NZ     $-6368+R9,SP
 200e3cc:	74 68 65 6e 	TST.NZ     $25966,CC
 200e3d0:	20 69 6e 76 	AND.NZ     $93814,R4
 200e3d4:	20 6c 69 66 	AND.NZ     $-5786+R1,R4
 200e3d8:	74 69 6e 67 	TST.NZ     $93799,CC
 200e3dc:	20 73 74 65 	AND.GE     $-35739,R4
 200e3e0:	70 00 00 00 	SUB        $0,CC
 200e3e4:	66 77 64 20 	LDI        $-564192,R12
 200e3e8:	6c 69 66 74 	TST.NZ     $91764,SP
 200e3ec:	69 6e 67 20 	LSR.NZ     $-6368+R9,SP
 200e3f0:	73 74 65 70 	MOV.GE     $1392+uR1,uCC
 200e3f4:	20 6f 6e 6c 	AND.NZ     $-4500+SP,R4
 200e3f8:	79 00 00 00 	XOR        $0,PC
 200e3fc:	42 4c 4b 52 	LDILO.Z    $2898+R1,R8
 200e400:	41 4d 5f 49 	LSR.Z      $8009+R5,R8
 200e404:	4e 56 46 57 	LDI        $-2734505,R9
 200e408:	44 20 70 61 	CMP.V      $28769,R8
 200e40c:	72 61 6d 65 	TRAP.V     $93541
 200e410:	74 65 72 20 	TST.V      $-3552+R5,CC
 200e414:	63 61 6e 20 	MOV.V      $3616+uR5,R12
 200e418:	6f 6e 6c 79 	ILL 6f6e6c79
 200e41c:	20 62 65 20 	AND.V      $-105184,R4
 200e420:	30 20 31 20 	SUB.V      $12576,R6
 200e424:	20 00 00 00 	SUB        $0,R4
 200e428:	77 20 3d 20 	BREAK      @0x01e1214c    // 1e1214c <_bkram+0xa1214c>
 200e42c:	30 78 25 78 	AND.NC     $9592,R6
 200e430:	20 77 70 74 	AND.GE     $-3980+SP,R4
 200e434:	72 20 3d 20 	BREV.V     $15648,CC
 200e438:	30 78 25 78 	AND.NC     $9592,R6
 200e43c:	20 61 6c 74 	AND.V      $93300,R4
 200e440:	20 3d 20 20 	SUB.NC     $-8160+R4,R4
 200e444:	30 78 25 78 	AND.NC     $9592,R6
 200e448:	20 66 77 64 	AND.V      $-2204+R9,R4
 200e44c:	5f 69 6e 76 	ILL 5f696e76
 200e450:	65 72 73 65 	SH.GE      R12,($-101531)
 200e454:	20 3d 20 20 	SUB.NC     $-8160+R4,R4
 200e458:	30 78 25 78 	AND.NC     $9592,R6
 200e45c:	20 66 77 64 	AND.V      $-2204+R9,R4
 200e460:	5f 69 6e 76 	ILL 5f696e76
 200e464:	65 72 73 65 	SH.GE      R12,($-101531)
 200e468:	20 3d 20 20 	SUB.NC     $-8160+R4,R4
 200e46c:	30 78 25 78 	AND.NC     $9592,R6
 200e470:	20 0a 00 00 	SUB.Z      $-131072,R4
 200e474:	73 74 61 72 	MOV.GE     $370+uR1,uCC
 200e478:	74 69 6e 67 	TST.NZ     $93799,CC
 200e47c:	20 72 65 64 	AND.GE     $-105116,R4
 200e480:	20 64 77 74 	AND.V      $-2188+R1,R4
 200e484:	00 00 00 00 	SUB        $0,R0
 200e488:	66 69 6e 69 	LDI        $-1479063,R12
 200e48c:	73 68 65 64 	MOV.NZ     $1380+uR1,CC
 200e490:	20 74 65 64 	AND.GE     $-6812+R1,R4
 200e494:	20 64 77 74 	AND.V      $-2188+R1,R4
 200e498:	00 00 00 00 	SUB        $0,R0

0200e49c <_global_impure_ptr>:
 200e49c:	02 00 e8 88 0a 00 00 00 49 4e 46 00 69 6e 66 00     ........INF.inf.
 200e4ac:	4e 41 4e 00 6e 61 6e 00 30 31 32 33 34 35 36 37     NAN.nan.01234567
 200e4bc:	38 39 41 42 43 44 45 46 00 00 00 00 30 31 32 33     89ABCDEF....0123
 200e4cc:	34 35 36 37 38 39 61 62 63 64 65 66 00 00 00 00     456789abcdef....
 200e4dc:	28 6e 75 6c 6c 29 00 00 30 00 00 00                 (null)..0...

0200e4e8 <zeroes.4494>:
 200e4e8:	30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30     0000000000000000

0200e4f8 <blanks.4493>:
 200e4f8:	20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20                     
 200e508:	49 6e 66 69 6e 69 74 79 00 00 00 00 4e 61 4e 00     Infinity....NaN.
 200e518:	43 00 00 00 50 4f 53 49 58 00 00 00 2e 00 00 00     C...POSIX.......

0200e528 <p05.3316>:
 200e528:	00 00 00 05 00 00 00 19 00 00 00 7d                 ...........}

0200e534 <__mprec_tinytens>:
 200e534:	3c 9c d2 b2 97 d8 89 bc 39 49 f6 23 d5 a8 a7 33     <.......9I.#...3
 200e544:	32 a5 0f fd 44 f4 a7 3d 25 5b ba 08 cf 8c 97 9d     2...D..=%[......
 200e554:	0a c8 06 28 64 ac 6f 43                             ...(d.oC

0200e55c <__mprec_bigtens>:
 200e55c:	43 41 c3 79 37 e0 80 00 46 93 b8 b5 b5 05 6e 17     CA.y7...F.....n.
 200e56c:	4d 38 4f 03 e9 3f f9 f5 5a 82 77 48 f9 30 1d 32     M8O..?..Z.wH.0.2
 200e57c:	75 15 4f dd 7f 73 bf 3c                             u.O..s.<

0200e584 <__mprec_tens>:
 200e584:	3f f0 00 00 00 00 00 00 40 24 00 00 00 00 00 00     ?.......@$......
 200e594:	40 59 00 00 00 00 00 00 40 8f 40 00 00 00 00 00     @Y......@.@.....
 200e5a4:	40 c3 88 00 00 00 00 00 40 f8 6a 00 00 00 00 00     @.......@.j.....
 200e5b4:	41 2e 84 80 00 00 00 00 41 63 12 d0 00 00 00 00     A.......Ac......
 200e5c4:	41 97 d7 84 00 00 00 00 41 cd cd 65 00 00 00 00     A.......A..e....
 200e5d4:	42 02 a0 5f 20 00 00 00 42 37 48 76 e8 00 00 00     B.._ ...B7Hv....
 200e5e4:	42 6d 1a 94 a2 00 00 00 42 a2 30 9c e5 40 00 00     Bm......B.0..@..
 200e5f4:	42 d6 bc c4 1e 90 00 00 43 0c 6b f5 26 34 00 00     B.......C.k.&4..
 200e604:	43 41 c3 79 37 e0 80 00 43 76 34 57 85 d8 a0 00     CA.y7...Cv4W....
 200e614:	43 ab c1 6d 67 4e c8 00 43 e1 58 e4 60 91 3d 00     C..mgN..C.X.`.=.
 200e624:	44 15 af 1d 78 b5 8c 40 44 4b 1a e4 d6 e2 ef 50     D...x..@DK.....P
 200e634:	44 80 f0 cf 06 4d d5 92 44 b5 2d 02 c7 e1 4a f6     D....M..D.-...J.
 200e644:	44 ea 78 43 79 d9 9d b4                             D.xCy...

0200e64c <zeroes.4473>:
 200e64c:	30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30     0000000000000000

0200e65c <blanks.4472>:
 200e65c:	20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20                     

0200e66c <_ctype_>:
 200e66c:	00 20 20 20 20 20 20 20 20 20 28 28 28 28 28 20     .         ((((( 
 200e67c:	20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20                     
 200e68c:	20 88 10 10 10 10 10 10 10 10 10 10 10 10 10 10      ...............
 200e69c:	10 04 04 04 04 04 04 04 04 04 04 10 10 10 10 10     ................
 200e6ac:	10 10 41 41 41 41 41 41 01 01 01 01 01 01 01 01     ..AAAAAA........
 200e6bc:	01 01 01 01 01 01 01 01 01 01 01 01 10 10 10 10     ................
 200e6cc:	10 10 42 42 42 42 42 42 02 02 02 02 02 02 02 02     ..BBBBBB........
 200e6dc:	02 02 02 02 02 02 02 02 02 02 02 02 10 10 10 10     ................
 200e6ec:	20 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00      ...............
	...

0200e770 <__thenan_df>:
	...

0200e784 <__clz_tab>:
 200e784:	00 01 02 02 03 03 03 03 04 04 04 04 04 04 04 04     ................
 200e794:	05 05 05 05 05 05 05 05 05 05 05 05 05 05 05 05     ................
 200e7a4:	06 06 06 06 06 06 06 06 06 06 06 06 06 06 06 06     ................
 200e7b4:	06 06 06 06 06 06 06 06 06 06 06 06 06 06 06 06     ................
 200e7c4:	07 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07     ................
 200e7d4:	07 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07     ................
 200e7e4:	07 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07     ................
 200e7f4:	07 07 07 07 07 07 07 07 07 07 07 07 07 07 07 07     ................
 200e804:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200e814:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200e824:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200e834:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200e844:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200e854:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200e864:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................
 200e874:	08 08 08 08 08 08 08 08 08 08 08 08 08 08 08 08     ................

0200e884 <_impure_ptr>:
 200e884:	02 00 e8 88                                         ....

0200e888 <impure_data>:
 200e888:	00 00 00 00 02 00 eb 74 02 00 eb e0 02 00 ec 4c     .......t.......L
	...
 200e930:	00 00 00 01 33 0e ab cd 12 34 e6 6d de ec 00 05     ....3....4.m....
 200e940:	00 0b 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...

0200ecb8 <__malloc_sbrk_base>:
 200ecb8:	ff ff ff ff                                         ....

0200ecbc <__malloc_trim_threshold>:
 200ecbc:	00 00 00 00 00 02 00 00                             ........

0200ecc4 <__malloc_av_>:
	...
 200eccc:	02 00 ec c4 02 00 ec c4 02 00 ec cc 02 00 ec cc     ................
 200ecdc:	02 00 ec d4 02 00 ec d4 02 00 ec dc 02 00 ec dc     ................
 200ecec:	02 00 ec e4 02 00 ec e4 02 00 ec ec 02 00 ec ec     ................
 200ecfc:	02 00 ec f4 02 00 ec f4 02 00 ec fc 02 00 ec fc     ................
 200ed0c:	02 00 ed 04 02 00 ed 04 02 00 ed 0c 02 00 ed 0c     ................
 200ed1c:	02 00 ed 14 02 00 ed 14 02 00 ed 1c 02 00 ed 1c     ................
 200ed2c:	02 00 ed 24 02 00 ed 24 02 00 ed 2c 02 00 ed 2c     ...$...$...,...,
 200ed3c:	02 00 ed 34 02 00 ed 34 02 00 ed 3c 02 00 ed 3c     ...4...4...<...<
 200ed4c:	02 00 ed 44 02 00 ed 44 02 00 ed 4c 02 00 ed 4c     ...D...D...L...L
 200ed5c:	02 00 ed 54 02 00 ed 54 02 00 ed 5c 02 00 ed 5c     ...T...T...\...\
 200ed6c:	02 00 ed 64 02 00 ed 64 02 00 ed 6c 02 00 ed 6c     ...d...d...l...l
 200ed7c:	02 00 ed 74 02 00 ed 74 02 00 ed 7c 02 00 ed 7c     ...t...t...|...|
 200ed8c:	02 00 ed 84 02 00 ed 84 02 00 ed 8c 02 00 ed 8c     ................
 200ed9c:	02 00 ed 94 02 00 ed 94 02 00 ed 9c 02 00 ed 9c     ................
 200edac:	02 00 ed a4 02 00 ed a4 02 00 ed ac 02 00 ed ac     ................
 200edbc:	02 00 ed b4 02 00 ed b4 02 00 ed bc 02 00 ed bc     ................
 200edcc:	02 00 ed c4 02 00 ed c4 02 00 ed cc 02 00 ed cc     ................
 200eddc:	02 00 ed d4 02 00 ed d4 02 00 ed dc 02 00 ed dc     ................
 200edec:	02 00 ed e4 02 00 ed e4 02 00 ed ec 02 00 ed ec     ................
 200edfc:	02 00 ed f4 02 00 ed f4 02 00 ed fc 02 00 ed fc     ................
 200ee0c:	02 00 ee 04 02 00 ee 04 02 00 ee 0c 02 00 ee 0c     ................
 200ee1c:	02 00 ee 14 02 00 ee 14 02 00 ee 1c 02 00 ee 1c     ................
 200ee2c:	02 00 ee 24 02 00 ee 24 02 00 ee 2c 02 00 ee 2c     ...$...$...,...,
 200ee3c:	02 00 ee 34 02 00 ee 34 02 00 ee 3c 02 00 ee 3c     ...4...4...<...<
 200ee4c:	02 00 ee 44 02 00 ee 44 02 00 ee 4c 02 00 ee 4c     ...D...D...L...L
 200ee5c:	02 00 ee 54 02 00 ee 54 02 00 ee 5c 02 00 ee 5c     ...T...T...\...\
 200ee6c:	02 00 ee 64 02 00 ee 64 02 00 ee 6c 02 00 ee 6c     ...d...d...l...l
 200ee7c:	02 00 ee 74 02 00 ee 74 02 00 ee 7c 02 00 ee 7c     ...t...t...|...|
 200ee8c:	02 00 ee 84 02 00 ee 84 02 00 ee 8c 02 00 ee 8c     ................
 200ee9c:	02 00 ee 94 02 00 ee 94 02 00 ee 9c 02 00 ee 9c     ................
 200eeac:	02 00 ee a4 02 00 ee a4 02 00 ee ac 02 00 ee ac     ................
 200eebc:	02 00 ee b4 02 00 ee b4 02 00 ee bc 02 00 ee bc     ................
 200eecc:	02 00 ee c4 02 00 ee c4 02 00 ee cc 02 00 ee cc     ................
 200eedc:	02 00 ee d4 02 00 ee d4 02 00 ee dc 02 00 ee dc     ................
 200eeec:	02 00 ee e4 02 00 ee e4 02 00 ee ec 02 00 ee ec     ................
 200eefc:	02 00 ee f4 02 00 ee f4 02 00 ee fc 02 00 ee fc     ................
 200ef0c:	02 00 ef 04 02 00 ef 04 02 00 ef 0c 02 00 ef 0c     ................
 200ef1c:	02 00 ef 14 02 00 ef 14 02 00 ef 1c 02 00 ef 1c     ................
 200ef2c:	02 00 ef 24 02 00 ef 24 02 00 ef 2c 02 00 ef 2c     ...$...$...,...,
 200ef3c:	02 00 ef 34 02 00 ef 34 02 00 ef 3c 02 00 ef 3c     ...4...4...<...<
 200ef4c:	02 00 ef 44 02 00 ef 44 02 00 ef 4c 02 00 ef 4c     ...D...D...L...L
 200ef5c:	02 00 ef 54 02 00 ef 54 02 00 ef 5c 02 00 ef 5c     ...T...T...\...\
 200ef6c:	02 00 ef 64 02 00 ef 64 02 00 ef 6c 02 00 ef 6c     ...d...d...l...l
 200ef7c:	02 00 ef 74 02 00 ef 74 02 00 ef 7c 02 00 ef 7c     ...t...t...|...|
 200ef8c:	02 00 ef 84 02 00 ef 84 02 00 ef 8c 02 00 ef 8c     ................
 200ef9c:	02 00 ef 94 02 00 ef 94 02 00 ef 9c 02 00 ef 9c     ................
 200efac:	02 00 ef a4 02 00 ef a4 02 00 ef ac 02 00 ef ac     ................
 200efbc:	02 00 ef b4 02 00 ef b4 02 00 ef bc 02 00 ef bc     ................
 200efcc:	02 00 ef c4 02 00 ef c4 02 00 ef cc 02 00 ef cc     ................
 200efdc:	02 00 ef d4 02 00 ef d4 02 00 ef dc 02 00 ef dc     ................
 200efec:	02 00 ef e4 02 00 ef e4 02 00 ef ec 02 00 ef ec     ................
 200effc:	02 00 ef f4 02 00 ef f4 02 00 ef fc 02 00 ef fc     ................
 200f00c:	02 00 f0 04 02 00 f0 04 02 00 f0 0c 02 00 f0 0c     ................
 200f01c:	02 00 f0 14 02 00 f0 14 02 00 f0 1c 02 00 f0 1c     ................
 200f02c:	02 00 f0 24 02 00 f0 24 02 00 f0 2c 02 00 f0 2c     ...$...$...,...,
 200f03c:	02 00 f0 34 02 00 f0 34 02 00 f0 3c 02 00 f0 3c     ...4...4...<...<
 200f04c:	02 00 f0 44 02 00 f0 44 02 00 f0 4c 02 00 f0 4c     ...D...D...L...L
 200f05c:	02 00 f0 54 02 00 f0 54 02 00 f0 5c 02 00 f0 5c     ...T...T...\...\
 200f06c:	02 00 f0 64 02 00 f0 64 02 00 f0 6c 02 00 f0 6c     ...d...d...l...l
 200f07c:	02 00 f0 74 02 00 f0 74 02 00 f0 7c 02 00 f0 7c     ...t...t...|...|
 200f08c:	02 00 f0 84 02 00 f0 84 02 00 f0 8c 02 00 f0 8c     ................
 200f09c:	02 00 f0 94 02 00 f0 94 02 00 f0 9c 02 00 f0 9c     ................
 200f0ac:	02 00 f0 a4 02 00 f0 a4 02 00 f0 ac 02 00 f0 ac     ................
 200f0bc:	02 00 f0 b4 02 00 f0 b4 02 00 f0 bc 02 00 f0 bc     ................

0200f0cc <__global_locale>:
 200f0cc:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200f0ec:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200f10c:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200f12c:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200f14c:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200f16c:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200f18c:	43 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00     C...............
	...
 200f1ac:	02 00 b6 70 02 00 73 fc 00 00 00 00 02 00 e6 6c     ...p..s........l
 200f1bc:	02 00 e5 24 02 00 e3 1c 02 00 e3 1c 02 00 e3 1c     ...$............
 200f1cc:	02 00 e3 1c 02 00 e3 1c 02 00 e3 1c 02 00 e3 1c     ................
 200f1dc:	02 00 e3 1c 02 00 e3 1c ff ff ff ff ff ff ff ff     ................
 200f1ec:	ff ff ff ff ff ff 00 00 01 00 41 53 43 49 49 00     ..........ASCII.
	...
 200f214:	00 00 41 53 43 49 49 00 00 00 00 00 00 00 00 00     ..ASCII.........
	...

0200f238 <heap>:
 200f238:	02 04 f2 b0                                         ....

0200f23c <environ>:
 200f23c:	02 04 f2 a8                                         ....

0200f240 <ptrs>:
	...

0204f264 <__malloc_current_mallinfo>:
	...

0204f28c <__malloc_max_total_mem>:
	...

0204f294 <__malloc_max_sbrked_mem>:
	...

0204f29c <__malloc_top_pad>:
	...

0204f2a4 <_PathLocale>:
 204f2a4:	00 00 00 00                                         ....

0204f2a8 <__env>:
 204f2a8:	00 00 00 00                                         ....

0204f2ac <last_was_cr.3000>:
 204f2ac:	00 00 00 00                                         ....
