
*** Running vivado
    with args -log zybo_dvi_input_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source zybo_dvi_input_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source zybo_dvi_input_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'zybo_dvi_input_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'zybo_dvi_input_i/dvi2rgb_0/U0'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_clk_wiz_0_0/zybo_dvi_input_clk_wiz_0_0_board.xdc] for cell 'zybo_dvi_input_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_clk_wiz_0_0/zybo_dvi_input_clk_wiz_0_0_board.xdc] for cell 'zybo_dvi_input_i/clk_wiz_0/inst'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_clk_wiz_0_0/zybo_dvi_input_clk_wiz_0_0.xdc] for cell 'zybo_dvi_input_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_clk_wiz_0_0/zybo_dvi_input_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_clk_wiz_0_0/zybo_dvi_input_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1683.938 ; gain = 463.523 ; free physical = 5071 ; free virtual = 19572
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_clk_wiz_0_0/zybo_dvi_input_clk_wiz_0_0.xdc] for cell 'zybo_dvi_input_i/clk_wiz_0/inst'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_processing_system7_0_0/zybo_dvi_input_processing_system7_0_0.xdc] for cell 'zybo_dvi_input_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_processing_system7_0_0/zybo_dvi_input_processing_system7_0_0.xdc] for cell 'zybo_dvi_input_i/processing_system7_0/inst'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_en'. [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_en'. [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1684.938 ; gain = 774.316 ; free physical = 5072 ; free virtual = 19570
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1756.973 ; gain = 64.031 ; free physical = 5070 ; free virtual = 19568
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1b439026f

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22a437f11

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1756.973 ; gain = 0.000 ; free physical = 5069 ; free virtual = 19568

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 38 cells.
Phase 2 Constant Propagation | Checksum: ba0d029c

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1756.973 ; gain = 0.000 ; free physical = 5070 ; free virtual = 19569

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 128 unconnected nets.
INFO: [Opt 31-11] Eliminated 126 unconnected cells.
Phase 3 Sweep | Checksum: 10f8ab7c7

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1756.973 ; gain = 0.000 ; free physical = 5070 ; free virtual = 19569

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1756.973 ; gain = 0.000 ; free physical = 5070 ; free virtual = 19569
Ending Logic Optimization Task | Checksum: 10f8ab7c7

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1756.973 ; gain = 0.000 ; free physical = 5070 ; free virtual = 19569

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10f8ab7c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1756.973 ; gain = 0.000 ; free physical = 5070 ; free virtual = 19569
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1756.973 ; gain = 0.000 ; free physical = 5067 ; free virtual = 19568
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.runs/impl_1/zybo_dvi_input_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1760.973 ; gain = 0.000 ; free physical = 5060 ; free virtual = 19564
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1760.973 ; gain = 0.000 ; free physical = 5060 ; free virtual = 19564

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 8eb01e31

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1760.973 ; gain = 0.000 ; free physical = 5060 ; free virtual = 19564
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 8eb01e31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1776.980 ; gain = 16.008 ; free physical = 5056 ; free virtual = 19564

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 8eb01e31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1776.980 ; gain = 16.008 ; free physical = 5056 ; free virtual = 19564

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 3bce90cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1776.980 ; gain = 16.008 ; free physical = 5056 ; free virtual = 19564
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e41c4afe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1776.980 ; gain = 16.008 ; free physical = 5056 ; free virtual = 19564

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: f1ab77ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1776.980 ; gain = 16.008 ; free physical = 5054 ; free virtual = 19564
Phase 1.2.1 Place Init Design | Checksum: 1b53655ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1783.000 ; gain = 22.027 ; free physical = 5046 ; free virtual = 19557
Phase 1.2 Build Placer Netlist Model | Checksum: 1b53655ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1783.000 ; gain = 22.027 ; free physical = 5046 ; free virtual = 19557

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1b53655ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1783.000 ; gain = 22.027 ; free physical = 5046 ; free virtual = 19557
Phase 1.3 Constrain Clocks/Macros | Checksum: 1b53655ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1783.000 ; gain = 22.027 ; free physical = 5046 ; free virtual = 19557
Phase 1 Placer Initialization | Checksum: 1b53655ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1783.000 ; gain = 22.027 ; free physical = 5046 ; free virtual = 19557

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1287b72d0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5041 ; free virtual = 19554

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1287b72d0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5041 ; free virtual = 19554

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10deb2000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5042 ; free virtual = 19555

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d48a6d40

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5042 ; free virtual = 19555

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1d48a6d40

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5042 ; free virtual = 19555

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 17ebab628

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5042 ; free virtual = 19555

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 17ebab628

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5042 ; free virtual = 19555

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 174afbeed

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5041 ; free virtual = 19554
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 174afbeed

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5041 ; free virtual = 19554

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 174afbeed

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5041 ; free virtual = 19554

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 174afbeed

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5041 ; free virtual = 19554
Phase 3.7 Small Shape Detail Placement | Checksum: 174afbeed

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5041 ; free virtual = 19554

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 256fa550c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5041 ; free virtual = 19554
Phase 3 Detail Placement | Checksum: 256fa550c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5041 ; free virtual = 19554

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 249cf6761

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5040 ; free virtual = 19554

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 249cf6761

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5040 ; free virtual = 19554

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 249cf6761

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5040 ; free virtual = 19554

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 214313967

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5040 ; free virtual = 19554
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 214313967

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5040 ; free virtual = 19554
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 214313967

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5040 ; free virtual = 19554

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.678. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 2649fe288

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5040 ; free virtual = 19554
Phase 4.1.3 Post Placement Optimization | Checksum: 2649fe288

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5040 ; free virtual = 19554
Phase 4.1 Post Commit Optimization | Checksum: 2649fe288

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5040 ; free virtual = 19554

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 2649fe288

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5040 ; free virtual = 19554

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 2649fe288

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5040 ; free virtual = 19554

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 2649fe288

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5040 ; free virtual = 19554
Phase 4.4 Placer Reporting | Checksum: 2649fe288

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5040 ; free virtual = 19554

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 215faf3fe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5040 ; free virtual = 19554
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 215faf3fe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5040 ; free virtual = 19554
Ending Placer Task | Checksum: 1795e4c3a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1839.027 ; gain = 78.055 ; free physical = 5040 ; free virtual = 19554
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 5038 ; free virtual = 19555
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 5032 ; free virtual = 19547
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 5032 ; free virtual = 19547
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 5032 ; free virtual = 19547
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f9fc4463 ConstDB: 0 ShapeSum: 7f6207d7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c85b1052

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4978 ; free virtual = 19494

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c85b1052

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4977 ; free virtual = 19494

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c85b1052

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4947 ; free virtual = 19465
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 147de4d39

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4937 ; free virtual = 19456
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.716  | TNS=0.000  | WHS=-0.638 | THS=-20.943|

Phase 2 Router Initialization | Checksum: ba68e04e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4937 ; free virtual = 19456

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 156fe59e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4937 ; free virtual = 19456

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: e2a7523e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4937 ; free virtual = 19456
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.814  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c02659dd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4937 ; free virtual = 19456
Phase 4 Rip-up And Reroute | Checksum: 1c02659dd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4937 ; free virtual = 19456

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f0735983

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4937 ; free virtual = 19456
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.929  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1f0735983

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4937 ; free virtual = 19456

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f0735983

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4937 ; free virtual = 19456
Phase 5 Delay and Skew Optimization | Checksum: 1f0735983

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4937 ; free virtual = 19456

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1587e6b2e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4937 ; free virtual = 19456
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.929  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1df3578b0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4937 ; free virtual = 19456

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.375985 %
  Global Horizontal Routing Utilization  = 0.387638 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13b35040c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4937 ; free virtual = 19456

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13b35040c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4934 ; free virtual = 19454

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: dbf32130

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4934 ; free virtual = 19454

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.929  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: dbf32130

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4934 ; free virtual = 19454
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4934 ; free virtual = 19454

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4934 ; free virtual = 19454
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1839.027 ; gain = 0.000 ; free physical = 4930 ; free virtual = 19453
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.runs/impl_1/zybo_dvi_input_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zybo_dvi_input_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2126.703 ; gain = 205.637 ; free physical = 4617 ; free virtual = 19147
INFO: [Common 17-206] Exiting Vivado at Wed Mar  2 21:15:30 2016...
