$date
	Mon Feb  3 09:37:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top72 $end
$var wire 1 ! y $end
$var wire 1 " x $end
$var wire 1 # j $end
$var wire 1 $ i $end
$var reg 1 % clk $end
$var reg 1 & rstn $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 1 & rstn $end
$var wire 1 ! y $end
$var wire 1 " x $end
$var wire 1 # j $end
$var wire 1 $ i $end
$var reg 2 ' st_out [1:0] $end
$var reg 2 ( state [1:0] $end
$upscope $end
$scope module tb $end
$var wire 1 % clk $end
$var reg 1 $ i $end
$var reg 1 # j $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b10 '
0&
0%
0$
0#
1"
0!
$end
#1
1&
#5
b1 (
0!
b10 '
1$
1%
#10
0%
#15
b10 (
0"
0!
b0 '
1#
1%
#20
0%
#25
1"
b10 '
0$
1%
#30
0%
#35
1!
b1 (
0"
b1 '
1$
1%
#40
0%
#45
b11 (
0"
0!
b0 '
0#
1%
#50
0%
#55
1%
#60
0%
#65
b10 (
1"
b10 '
1#
0$
1%
#70
0%
#75
0"
b11 (
0!
b0 '
0#
1%
#80
0%
#85
1"
b10 '
b0 (
1%
#90
0%
#95
1%
#96
