$date
	Wed May 22 16:55:21 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 1 " in $end
$scope module p1 $end
$var wire 1 ! f $end
$var wire 1 # gnd $end
$var wire 1 $ vdd $end
$var wire 1 " x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
x"
x!
$end
#5
0!
1"
#10
1!
0"
#15
