library verilog;
use verilog.vl_types.all;
entity Top is
    port(
        GCLK            : in     vl_logic;
        RESET           : in     vl_logic;
        EN              : in     vl_logic;
        CACK            : out    vl_logic;
        IICING          : in     vl_logic;
        ISCL            : in     vl_logic;
        ISDA            : inout  vl_logic;
        DSCL            : in     vl_logic;
        DSDA            : inout  vl_logic
    );
end Top;
