xrun(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	18.09-s011: Started on Dec 03, 2022 at 01:43:50 CST
xrun
	-64bit
	-gui
	-access r
	lib/full_adder_30.v
	full_adder_30_test.v
Recompiling... reason: file './full_adder_30_test.v' is newer than expected.
	expected: Sat Dec  3 01:42:48 2022
	actual:   Sat Dec  3 01:43:45 2022
file: full_adder_30_test.v
	module worklib.full_adder_30_test:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		full_adder_30_test
    full_adder lsb(a[0], b[0], 0, carries[0], s[0]);
                               |
xmelab: *W,CUVMPW (./lib/full_adder_30.v,12|31): port sizes differ in port connection (32/1).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.full_adder_30_test:v <0x654be9a0>
			streams:   3, words:  2003
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                242       6
		Registers:                2       2
		Scalar wires:           211       -
		Expanded wires:          60       2
		Initial blocks:           1       1
		Cont. assignments:        0       3
		Pseudo assignments:       3       3
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.full_adder_30_test:v

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /vol/cadence2018/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm full_adder_30_test.A full_adder_30_test.B full_adder_30_test.out30
Created probe 1
xcelium> run
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	18.09-s011: Exiting on Dec 03, 2022 at 01:45:18 CST  (total: 00:01:28)
