{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651034219285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651034219285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 02:06:59 2022 " "Processing started: Wed Apr 27 02:06:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651034219285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034219285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_codec -c audio_codec " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_codec -c audio_codec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034219285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651034219774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651034219774 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "pll.qsys " "Elaborating Platform Designer system entity \"pll.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651034227941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.02:07:11 Progress: Loading project/pll.qsys " "2022.04.27.02:07:11 Progress: Loading project/pll.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034231496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.02:07:12 Progress: Reading input file " "2022.04.27.02:07:12 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034232223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.02:07:12 Progress: Adding clk_0 \[clock_source 20.1\] " "2022.04.27.02:07:12 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034232279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.02:07:12 Progress: Parameterizing module clk_0 " "2022.04.27.02:07:12 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034232848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.02:07:12 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\] " "2022.04.27.02:07:12 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034232850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.02:07:12 Progress: Parameterizing module onchip_memory2_0 " "2022.04.27.02:07:12 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034232975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.02:07:12 Progress: Adding pll_0 \[altera_pll 20.1\] " "2022.04.27.02:07:12 Progress: Adding pll_0 \[altera_pll 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034232977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.02:07:13 Progress: Parameterizing module pll_0 " "2022.04.27.02:07:13 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034233697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.02:07:13 Progress: Building connections " "2022.04.27.02:07:13 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034233722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.02:07:13 Progress: Parameterizing connections " "2022.04.27.02:07:13 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034233740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.02:07:13 Progress: Validating " "2022.04.27.02:07:13 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034233740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.04.27.02:07:15 Progress: Done reading input file " "2022.04.27.02:07:15 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034235628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Pll.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034236450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll.pll_0: Able to implement PLL with user settings " "Pll.pll_0: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034236450 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.: You have exported the interface onchip_memory2_0.reset1 but not its associated clock interface.  Export the driver of onchip_memory2_0.clk1 " "Pll.: You have exported the interface onchip_memory2_0.reset1 but not its associated clock interface.  Export the driver of onchip_memory2_0.clk1" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034236451 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.: You have exported the interface onchip_memory2_0.s1 but not its associated clock interface.  Export the driver of onchip_memory2_0.clk1 " "Pll.: You have exported the interface onchip_memory2_0.s1 but not its associated clock interface.  Export the driver of onchip_memory2_0.clk1" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034236451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: Generating pll \"pll\" for QUARTUS_SYNTH " "Pll: Generating pll \"pll\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034237075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'pll_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'pll_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034238695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pll_onchip_memory2_0 --dir=C:/Users/ahmed/AppData/Local/Temp/alt9109_2720804056265012707.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ahmed/AppData/Local/Temp/alt9109_2720804056265012707.dir/0002_onchip_memory2_0_gen//pll_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pll_onchip_memory2_0 --dir=C:/Users/ahmed/AppData/Local/Temp/alt9109_2720804056265012707.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/ahmed/AppData/Local/Temp/alt9109_2720804056265012707.dir/0002_onchip_memory2_0_gen//pll_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034238696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'pll_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'pll_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034238989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"pll\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"pll\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034238996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"pll\" instantiated altera_pll \"pll_0\" " "Pll_0: \"pll\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034239072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: Done \"pll\" with 3 modules, 4 files " "Pll: Done \"pll\" with 3 modules, 4 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034239073 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "pll.qsys " "Finished elaborating Platform Designer system entity \"pll.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651034239921 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" pll_inst.v(1) " "Verilog HDL syntax error at pll_inst.v(1) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pll_inst.v" "" { Text "D:/University/Academic Term 5/ECE 5500 - Digital Systems/Drum Machine (Originally MP3 Player)/WM8731 Audio Codec - Drum Machine Project/project/pll_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1651034239960 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects pll_inst.v(1) " "Verilog HDL error at pll_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "pll_inst.v" "" { Text "D:/University/Academic Term 5/ECE 5500 - Digital Systems/Drum Machine (Originally MP3 Player)/WM8731 Audio Codec - Drum Machine Project/project/pll_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1651034239960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file pll_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034239960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll_bb.v" "" { Text "D:/University/Academic Term 5/ECE 5500 - Digital Systems/Drum Machine (Originally MP3 Player)/WM8731 Audio Codec - Drum Machine Project/project/pll_bb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651034239962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034239962 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" pll_inst.vhd(1) " "VHDL syntax error at pll_inst.vhd(1) near text \"component\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "pll_inst.vhd" "" { Text "D:/University/Academic Term 5/ECE 5500 - Digital Systems/Drum Machine (Originally MP3 Player)/WM8731 Audio Codec - Drum Machine Project/project/pll_inst.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034240356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pll_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034240357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drum_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file drum_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 drum_machine-logic " "Found design unit 1: drum_machine-logic" {  } { { "drum_machine.vhd" "" { Text "D:/University/Academic Term 5/ECE 5500 - Digital Systems/Drum Machine (Originally MP3 Player)/WM8731 Audio Codec - Drum Machine Project/project/drum_machine.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651034240359 ""} { "Info" "ISGN_ENTITY_NAME" "1 drum_machine " "Found entity 1: drum_machine" {  } { { "drum_machine.vhd" "" { Text "D:/University/Academic Term 5/ECE 5500 - Digital Systems/Drum Machine (Originally MP3 Player)/WM8731 Audio Codec - Drum Machine Project/project/drum_machine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651034240359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034240359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_data-logic " "Found design unit 1: audio_data-logic" {  } { { "audio_data.vhd" "" { Text "D:/University/Academic Term 5/ECE 5500 - Digital Systems/Drum Machine (Originally MP3 Player)/WM8731 Audio Codec - Drum Machine Project/project/audio_data.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651034240360 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_data " "Found entity 1: audio_data" {  } { { "audio_data.vhd" "" { Text "D:/University/Academic Term 5/ECE 5500 - Digital Systems/Drum Machine (Originally MP3 Player)/WM8731 Audio Codec - Drum Machine Project/project/audio_data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651034240360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034240360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_config-logic " "Found design unit 1: audio_config-logic" {  } { { "audio_config.vhd" "" { Text "D:/University/Academic Term 5/ECE 5500 - Digital Systems/Drum Machine (Originally MP3 Player)/WM8731 Audio Codec - Drum Machine Project/project/audio_config.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651034240360 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_config " "Found entity 1: audio_config" {  } { { "audio_config.vhd" "" { Text "D:/University/Academic Term 5/ECE 5500 - Digital Systems/Drum Machine (Originally MP3 Player)/WM8731 Audio Codec - Drum Machine Project/project/audio_config.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651034240360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034240360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-logic " "Found design unit 1: seven_segment_decoder-logic" {  } { { "seven_segment_decoder.vhd" "" { Text "D:/University/Academic Term 5/ECE 5500 - Digital Systems/Drum Machine (Originally MP3 Player)/WM8731 Audio Codec - Drum Machine Project/project/seven_segment_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651034240361 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "D:/University/Academic Term 5/ECE 5500 - Digital Systems/Drum Machine (Originally MP3 Player)/WM8731 Audio Codec - Drum Machine Project/project/seven_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651034240361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034240361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "db/ip/pll/pll.v" "" { Text "D:/University/Academic Term 5/ECE 5500 - Digital Systems/Drum Machine (Originally MP3 Player)/WM8731 Audio Codec - Drum Machine Project/project/db/ip/pll/pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651034240363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034240363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/pll_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/submodules/pll_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_onchip_memory2_0 " "Found entity 1: pll_onchip_memory2_0" {  } { { "db/ip/pll/submodules/pll_onchip_memory2_0.v" "" { Text "D:/University/Academic Term 5/ECE 5500 - Digital Systems/Drum Machine (Originally MP3 Player)/WM8731 Audio Codec - Drum Machine Project/project/db/ip/pll/submodules/pll_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651034240365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034240365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/pll_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/submodules/pll_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_pll_0 " "Found entity 1: pll_pll_0" {  } { { "db/ip/pll/submodules/pll_pll_0.v" "" { Text "D:/University/Academic Term 5/ECE 5500 - Digital Systems/Drum Machine (Originally MP3 Player)/WM8731 Audio Codec - Drum Machine Project/project/db/ip/pll/submodules/pll_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651034240367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034240367 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651034240541 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 27 02:07:20 2022 " "Processing ended: Wed Apr 27 02:07:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651034240541 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651034240541 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651034240541 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034240541 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651034241138 ""}
