Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date              : Fri Oct 25 02:41:55 2019
| Host              : xcosswbld09 running 64-bit Red Hat Enterprise Linux Workstation release 7.4 (Maipo)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.26 08-14-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.014        0.000                      0               106777        0.010        0.000                      0               106737        0.001        0.000                       0                 41977  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
RFADC0_CLK                     {0.000 4.000}        8.000           125.000         
RFADC0_CLK_dummy               {0.000 4.000}        8.000           125.000         
RFADC1_CLK                     {0.000 5.000}        10.000          100.000         
RFADC1_CLK_dummy               {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK0                 {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK1                 {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK2                 {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK3                 {0.000 5.000}        10.000          100.000         
RFADC2_CLK                     {0.000 5.000}        10.000          100.000         
RFADC2_CLK_dummy               {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK0                 {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK1                 {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK2                 {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK3                 {0.000 5.000}        10.000          100.000         
RFADC3_CLK                     {0.000 5.000}        10.000          100.000         
RFADC3_CLK_dummy               {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK0                 {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK1                 {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK2                 {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK3                 {0.000 5.000}        10.000          100.000         
RFDAC0_CLK                     {0.000 1.250}        2.500           400.000         
RFDAC1_CLK                     {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK0                 {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK1                 {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK2                 {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK3                 {0.000 5.000}        10.000          100.000         
clk_pl_0                       {0.000 5.000}        10.000          100.000         
sys_diff_clock_clk_p           {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 0.750}        1.500           666.667         
  clk_out2_design_1_clk_wiz_0  {0.000 1.667}        3.333           300.000         
  clk_out3_design_1_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RFADC0_CLK                                                                                                                                                                       3.200        0.000                       0                     2  
RFDAC0_CLK                                                                                                                                                                       0.450        0.000                       0                     2  
clk_pl_0                             2.403        0.000                      0                23438        0.011        0.000                      0                23438        3.400        0.000                       0                  9989  
sys_diff_clock_clk_p                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0                                                                                                                                                    0.001        0.000                       0                     4  
  clk_out2_design_1_clk_wiz_0        0.014        0.000                      0                66317        0.010        0.000                      0                66317        0.833        0.000                       0                 25370  
  clk_out3_design_1_clk_wiz_0        1.400        0.000                      0                14433        0.011        0.000                      0                14433        4.200        0.000                       0                  6609  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_design_1_clk_wiz_0  clk_pl_0                           5.625        0.000                      0                   36        1.218        0.000                      0                   16  
clk_out3_design_1_clk_wiz_0  clk_out2_design_1_clk_wiz_0        0.045        0.000                      0                 2856        0.070        0.000                      0                 2856  
clk_pl_0                     clk_out3_design_1_clk_wiz_0        9.435        0.000                      0                   20                                                                        
clk_out2_design_1_clk_wiz_0  clk_out3_design_1_clk_wiz_0        0.573        0.000                      0                  222        0.063        0.000                      0                  222  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out3_design_1_clk_wiz_0  clk_out3_design_1_clk_wiz_0        8.711        0.000                      0                  205        0.112        0.000                      0                  205  
**async_default**            clk_pl_0                     clk_pl_0                           8.499        0.000                      0                  207        0.129        0.000                      0                  207  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RFADC0_CLK
  To Clock:  RFADC0_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFADC0_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     HSADC/CLK_ADC  n/a            1.923         8.000       6.077      HSADC_X0Y0    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Min Period        n/a     BUFG_GT/I      n/a            1.290         8.000       6.710      BUFG_GT_X1Y7  design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/adc0_bufg_gt/I
Low Pulse Width   Slow    HSADC/CLK_ADC  n/a            0.800         4.000       3.200      HSADC_X0Y0    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Low Pulse Width   Fast    HSADC/CLK_ADC  n/a            0.800         4.000       3.200      HSADC_X0Y0    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
High Pulse Width  Slow    HSADC/CLK_ADC  n/a            0.800         4.000       3.200      HSADC_X0Y0    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
High Pulse Width  Fast    HSADC/CLK_ADC  n/a            0.800         4.000       3.200      HSADC_X0Y0    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC0_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC0_CLK
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     HSDAC/CLK_DAC  n/a            2.000         2.500       0.500      HSDAC_X0Y0      design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
Min Period        n/a     BUFG_GT/I      n/a            1.290         2.500       1.210      BUFG_GT_X1Y101  design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/dac0_bufg_gt/I
Low Pulse Width   Slow    HSDAC/CLK_DAC  n/a            0.800         1.250       0.450      HSDAC_X0Y0      design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
Low Pulse Width   Fast    HSDAC/CLK_DAC  n/a            0.800         1.250       0.450      HSDAC_X0Y0      design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/CLK_DAC  n/a            0.800         1.250       0.450      HSDAC_X0Y0      design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Fast    HSDAC/CLK_DAC  n/a            0.800         1.250       0.450      HSDAC_X0Y0      design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 0.305ns (4.761%)  route 6.101ns (95.239%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 11.691 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.453ns, distribution 1.268ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.410ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.721     1.947    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X25Y90         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.028 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=41, routed)          2.891     4.919    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0[1]
    SLICE_X108Y94        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.042 f  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.421     5.463    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_1
    SLICE_X107Y93        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     5.529 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.415     7.944    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X25Y73         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     7.979 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.374     8.353    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_wready
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.509    11.691    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.162    11.853    
                         clock uncertainty           -0.130    11.724    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1WREADY)
                                                     -0.968    10.756    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.756    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 0.440ns (6.124%)  route 6.745ns (93.876%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 11.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.453ns, distribution 1.277ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.410ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.730     1.956    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X26Y72         FDSE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.035 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.187     2.222    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X25Y72         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.370 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.258     2.628    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X22Y72         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     2.663 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.095     2.758    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X23Y72         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     2.846 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.409     3.255    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y81         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     3.345 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[3]_INST_0/O
                         net (fo=58, routed)          5.796     9.141    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/s_axi_wdata[3]
    SLICE_X103Y228       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.795    11.977    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X103Y228       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[3]/C
                         clock pessimism              0.087    12.064    
                         clock uncertainty           -0.130    11.934    
    SLICE_X103Y228       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.959    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 0.557ns (8.143%)  route 6.283ns (91.857%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 11.722 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.453ns, distribution 1.268ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.410ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.721     1.947    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X25Y90         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.028 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=41, routed)          2.891     4.919    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0[1]
    SLICE_X108Y94        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.042 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.421     5.463    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_1
    SLICE_X107Y93        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     5.529 f  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.256     7.785    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X26Y73         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.873 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_10/O
                         net (fo=8, routed)           0.059     7.932    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X26Y73         LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.100     8.032 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          0.313     8.345    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg[0]
    SLICE_X23Y74         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     8.444 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.343     8.787    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X23Y74         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.540    11.722    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X23Y74         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.162    11.884    
                         clock uncertainty           -0.130    11.755    
    SLICE_X23Y74         FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.780    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.780    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 0.557ns (8.200%)  route 6.236ns (91.800%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 11.722 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.453ns, distribution 1.268ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.410ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.721     1.947    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X25Y90         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.028 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=41, routed)          2.891     4.919    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0[1]
    SLICE_X108Y94        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.042 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.421     5.463    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_1
    SLICE_X107Y93        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     5.529 f  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.256     7.785    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X26Y73         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.873 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_10/O
                         net (fo=8, routed)           0.059     7.932    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X26Y73         LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.100     8.032 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          0.313     8.345    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg[0]
    SLICE_X23Y74         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     8.444 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.296     8.740    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X23Y74         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.540    11.722    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X23Y74         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.162    11.884    
                         clock uncertainty           -0.130    11.755    
    SLICE_X23Y74         FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.780    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         11.780    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.448ns (6.700%)  route 6.239ns (93.300%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 11.724 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.453ns, distribution 1.268ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.410ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.721     1.947    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X25Y90         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.028 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=41, routed)          2.891     4.919    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0[1]
    SLICE_X108Y94        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.042 f  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.421     5.463    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_1
    SLICE_X107Y93        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     5.529 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.256     7.785    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X26Y73         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.873 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_10/O
                         net (fo=8, routed)           0.240     8.113    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X26Y73         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     8.203 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[28]_i_1/O
                         net (fo=28, routed)          0.431     8.634    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X23Y72         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.542    11.724    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X23Y72         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
                         clock pessimism              0.162    11.886    
                         clock uncertainty           -0.130    11.757    
    SLICE_X23Y72         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    11.696    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.448ns (6.700%)  route 6.239ns (93.300%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 11.724 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.453ns, distribution 1.268ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.410ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.721     1.947    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X25Y90         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.028 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=41, routed)          2.891     4.919    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0[1]
    SLICE_X108Y94        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.042 f  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.421     5.463    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_1
    SLICE_X107Y93        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     5.529 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.256     7.785    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X26Y73         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.873 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_10/O
                         net (fo=8, routed)           0.240     8.113    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X26Y73         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     8.203 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[28]_i_1/O
                         net (fo=28, routed)          0.431     8.634    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X23Y72         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.542    11.724    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X23Y72         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                         clock pessimism              0.162    11.886    
                         clock uncertainty           -0.130    11.757    
    SLICE_X23Y72         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    11.696    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.448ns (6.700%)  route 6.239ns (93.300%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 11.724 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.453ns, distribution 1.268ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.410ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.721     1.947    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X25Y90         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.028 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=41, routed)          2.891     4.919    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0[1]
    SLICE_X108Y94        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.042 f  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.421     5.463    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_1
    SLICE_X107Y93        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     5.529 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.256     7.785    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X26Y73         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.873 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_10/O
                         net (fo=8, routed)           0.240     8.113    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X26Y73         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     8.203 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[28]_i_1/O
                         net (fo=28, routed)          0.431     8.634    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X23Y72         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.542    11.724    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X23Y72         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/C
                         clock pessimism              0.162    11.886    
                         clock uncertainty           -0.130    11.757    
    SLICE_X23Y72         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061    11.696    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 0.448ns (6.701%)  route 6.238ns (93.299%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 11.724 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.453ns, distribution 1.268ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.410ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.721     1.947    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X25Y90         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.028 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=41, routed)          2.891     4.919    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0[1]
    SLICE_X108Y94        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.042 f  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.421     5.463    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_1
    SLICE_X107Y93        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     5.529 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.256     7.785    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X26Y73         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.873 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_10/O
                         net (fo=8, routed)           0.240     8.113    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X26Y73         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     8.203 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[28]_i_1/O
                         net (fo=28, routed)          0.430     8.633    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X23Y72         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.542    11.724    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X23Y72         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/C
                         clock pessimism              0.162    11.886    
                         clock uncertainty           -0.130    11.757    
    SLICE_X23Y72         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    11.696    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 0.448ns (6.701%)  route 6.238ns (93.299%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 11.724 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.453ns, distribution 1.268ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.410ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.721     1.947    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X25Y90         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.028 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=41, routed)          2.891     4.919    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0[1]
    SLICE_X108Y94        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.042 f  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.421     5.463    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_1
    SLICE_X107Y93        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     5.529 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.256     7.785    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X26Y73         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.873 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_10/O
                         net (fo=8, routed)           0.240     8.113    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X26Y73         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     8.203 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[28]_i_1/O
                         net (fo=28, routed)          0.430     8.633    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X23Y72         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.542    11.724    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X23Y72         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                         clock pessimism              0.162    11.886    
                         clock uncertainty           -0.130    11.757    
    SLICE_X23Y72         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    11.696    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 0.448ns (6.701%)  route 6.238ns (93.299%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 11.724 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.453ns, distribution 1.268ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.410ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.721     1.947    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X25Y90         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.028 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=41, routed)          2.891     4.919    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0[1]
    SLICE_X108Y94        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     5.042 f  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.421     5.463    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_1
    SLICE_X107Y93        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     5.529 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.256     7.785    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X26Y73         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.873 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_10/O
                         net (fo=8, routed)           0.240     8.113    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X26Y73         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     8.203 r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[28]_i_1/O
                         net (fo=28, routed)          0.430     8.633    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X23Y72         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.542    11.724    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X23Y72         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
                         clock pessimism              0.162    11.886    
                         clock uncertainty           -0.130    11.757    
    SLICE_X23Y72         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    11.696    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  3.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/por_drp_arb_gnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_gnt_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.061ns (48.031%)  route 0.066ns (51.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.800ns (routing 0.410ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.038ns (routing 0.453ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.800     1.982    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/s_axi_aclk
    SLICE_X116Y131       FDRE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/por_drp_arb_gnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y131       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.043 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc3/por_drp_arb_gnt_reg/Q
                         net (fo=2, routed)           0.066     2.109    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/adc3_por_gnt
    SLICE_X116Y132       FDRE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_gnt_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        2.038     2.264    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/s_axi_aclk
    SLICE_X116Y132       FDRE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_gnt_r_reg/C
                         clock pessimism             -0.228     2.036    
    SLICE_X116Y132       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.098    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_gnt_r_reg
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0_i/inst/drp_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.801ns (routing 0.410ns, distribution 1.391ns)
  Clock Net Delay (Destination): 2.039ns (routing 0.453ns, distribution 1.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.801     1.983    design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.041 r  design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[6]/Q
                         net (fo=7, routed)           0.116     2.157    design_1_i/usp_rf_data_converter_0_i/inst/Bus2IP_Addr[6]
    SLICE_X111Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/drp_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        2.039     2.265    design_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y109       FDRE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/drp_addr_reg[4]/C
                         clock pessimism             -0.181     2.084    
    SLICE_X111Y109       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.144    design_1_i/usp_rf_data_converter_0_i/inst/drp_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.121ns (47.638%)  route 0.133ns (52.362%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      1.815ns (routing 0.410ns, distribution 1.405ns)
  Clock Net Delay (Destination): 2.043ns (routing 0.453ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.815     1.997    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/s_axi_aclk
    SLICE_X110Y117       FDRE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.055 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val_reg[20]/Q
                         net (fo=2, routed)           0.108     2.163    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val__0[20]
    SLICE_X110Y121       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035     2.198 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count[16]_i_10/O
                         net (fo=1, routed)           0.015     2.213    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count[16]_i_10_n_0
    SLICE_X110Y121       CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.028     2.241 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count_reg[16]_i_1/O[6]
                         net (fo=1, routed)           0.010     2.251    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count_reg[16]_i_1_n_9
    SLICE_X110Y121       FDRE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        2.043     2.269    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/s_axi_aclk
    SLICE_X110Y121       FDRE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count_reg[22]/C
                         clock pessimism             -0.091     2.178    
    SLICE_X110Y121       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.238    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/dac0_end_stage_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/dac0_end_stage_r_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.060ns (24.490%)  route 0.185ns (75.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      1.806ns (routing 0.410ns, distribution 1.396ns)
  Clock Net Delay (Destination): 2.022ns (routing 0.453ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.806     1.988    design_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y108       FDSE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/dac0_end_stage_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.048 r  design_1_i/usp_rf_data_converter_0_i/inst/dac0_end_stage_reg[3]/Q
                         net (fo=4, routed)           0.185     2.233    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/dac0_end_stage_r_reg[3]_0[3]
    SLICE_X111Y123       FDSE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/dac0_end_stage_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        2.022     2.248    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/s_axi_aclk
    SLICE_X111Y123       FDSE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/dac0_end_stage_r_reg[3]/C
                         clock pessimism             -0.091     2.157    
    SLICE_X111Y123       FDSE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.219    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/dac0_end_stage_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.080ns (47.337%)  route 0.089ns (52.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.814ns (routing 0.410ns, distribution 1.404ns)
  Clock Net Delay (Destination): 2.036ns (routing 0.453ns, distribution 1.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.814     1.996    design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_dac1_drp_control/s_axi_aclk
    SLICE_X115Y124       FDRE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y124       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.054 r  design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.067     2.121    design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state_reg_n_0_[4]
    SLICE_X114Y124       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     2.143 r  design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.022     2.165    design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X114Y124       FDSE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        2.036     2.262    design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_dac1_drp_control/s_axi_aclk
    SLICE_X114Y124       FDSE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.174     2.088    
    SLICE_X114Y124       FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.148    design_1_i/usp_rf_data_converter_0_i/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/reset_r_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/reset_r_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.060ns (32.086%)  route 0.127ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.793ns (routing 0.410ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.033ns (routing 0.453ns, distribution 1.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.793     1.975    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/s_axi_aclk
    SLICE_X109Y121       FDSE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/reset_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y121       FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.035 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/reset_r_reg[3]/Q
                         net (fo=1, routed)           0.127     2.162    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/p_0_in__0[4]
    SLICE_X111Y121       FDSE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/reset_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        2.033     2.259    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/s_axi_aclk
    SLICE_X111Y121       FDSE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/reset_r_reg[4]/C
                         clock pessimism             -0.174     2.085    
    SLICE_X111Y121       FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.145    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/reset_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/slv_access_valid_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.127ns (55.702%)  route 0.101ns (44.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.826ns (routing 0.410ns, distribution 1.416ns)
  Clock Net Delay (Destination): 2.042ns (routing 0.453ns, distribution 1.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.826     2.008    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i/dest_clk
    SLICE_X112Y58        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.069 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i/syncstages_ff_reg[4]/Q
                         net (fo=3, routed)           0.065     2.134    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/dest_out
    SLICE_X112Y60        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.066     2.200 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/slv_access_valid_hold_i_1__0/O
                         net (fo=1, routed)           0.036     2.236    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_17
    SLICE_X112Y60        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/slv_access_valid_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        2.042     2.268    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/slv_access_valid_hold_reg/C
                         clock pessimism             -0.110     2.158    
    SLICE_X112Y60        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.218    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/slv_access_valid_hold_reg
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.094ns (51.934%)  route 0.087ns (48.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.800ns (routing 0.410ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.039ns (routing 0.453ns, distribution 1.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.800     1.982    design_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X112Y101       FDRE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.040 r  design_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[31]/Q
                         net (fo=1, routed)           0.065     2.105    design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_reg[31]_0[31]
    SLICE_X111Y101       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     2.141 r  design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_reg[31]_i_2/O
                         net (fo=1, routed)           0.022     2.163    design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_i1_in[31]
    SLICE_X111Y101       FDRE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        2.039     2.265    design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X111Y101       FDRE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_reg[31]/C
                         clock pessimism             -0.181     2.084    
    SLICE_X111Y101       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.144    design_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.963ns (routing 0.244ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.275ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        0.963     1.083    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X22Y43         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.122 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[52]/Q
                         net (fo=1, routed)           0.033     1.155    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_95
    SLICE_X22Y43         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.090     1.237    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X22Y43         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]/C
                         clock pessimism             -0.148     1.089    
    SLICE_X22Y43         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.136    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpdi_por_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.103ns (routing 0.244ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.275ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.103     1.223    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/s_axi_aclk
    SLICE_X117Y137       FDRE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y137       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.262 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/rdata_reg[12]/Q
                         net (fo=1, routed)           0.033     1.295    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/rdata[12]
    SLICE_X117Y137       FDRE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpdi_por_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.241     1.388    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/s_axi_aclk
    SLICE_X117Y137       FDRE                                         r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpdi_por_reg[12]/C
                         clock pessimism             -0.159     1.229    
    SLICE_X117Y137       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.276    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpdi_por_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y0  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 0.750 }
Period(ns):         1.500
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FE/CORE_CLK         n/a            1.499         1.500       0.001      FE_X0Y6      design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Min Period        n/a     FE/CORE_CLK         n/a            1.499         1.500       0.001      FE_X0Y5      design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Min Period        n/a     BUFGCE/I            n/a            1.290         1.500       0.210      BUFGCE_X0Y8  design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         1.500       0.429      MMCM_X0Y0    design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
Low Pulse Width   Fast    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y6      design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Low Pulse Width   Slow    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y6      design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Low Pulse Width   Slow    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y5      design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Low Pulse Width   Fast    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y5      design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
High Pulse Width  Slow    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y6      design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
High Pulse Width  Fast    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y6      design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
High Pulse Width  Slow    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y5      design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
High Pulse Width  Fast    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y5      design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0
  To Clock:  clk_out2_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/p_Val2_2_fu_394_reg[129]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.588ns (18.555%)  route 2.581ns (81.445%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 7.859 - 3.333 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.711ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.717ns (routing 1.553ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.977     4.237    design_1_i/demod/inst/ap_clk
    SLICE_X38Y410        FDRE                                         r  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y410        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.316 f  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/Q
                         net (fo=7, routed)           0.166     4.482    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter18
    SLICE_X39Y411        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.630 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3/O
                         net (fo=1, routed)           0.199     4.829    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3_n_0
    SLICE_X39Y411        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.979 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_2/O
                         net (fo=887, routed)         0.872     5.851    design_1_i/demod/inst/ap_block_pp0_stage0_subdone78_in
    SLICE_X37Y412        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     5.888 f  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4/O
                         net (fo=30, routed)          0.674     6.562    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4_n_0
    SLICE_X40Y415        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     6.611 r  design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_4/O
                         net (fo=8, routed)           0.341     6.952    design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_4_n_0
    SLICE_X39Y413        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     7.077 r  design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_2/O
                         net (fo=7, routed)           0.329     7.406    design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_2_n_0
    SLICE_X38Y414        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[129]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.717     7.859    design_1_i/demod/inst/ap_clk
    SLICE_X38Y414        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[129]/C
                         clock pessimism             -0.326     7.533    
                         clock uncertainty           -0.053     7.480    
    SLICE_X38Y414        FDSE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     7.420    design_1_i/demod/inst/p_Val2_2_fu_394_reg[129]
  -------------------------------------------------------------------
                         required time                          7.420    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/p_Val2_2_fu_394_reg[130]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.588ns (18.566%)  route 2.579ns (81.434%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 7.859 - 3.333 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.711ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.717ns (routing 1.553ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.977     4.237    design_1_i/demod/inst/ap_clk
    SLICE_X38Y410        FDRE                                         r  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y410        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.316 f  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/Q
                         net (fo=7, routed)           0.166     4.482    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter18
    SLICE_X39Y411        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.630 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3/O
                         net (fo=1, routed)           0.199     4.829    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3_n_0
    SLICE_X39Y411        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.979 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_2/O
                         net (fo=887, routed)         0.872     5.851    design_1_i/demod/inst/ap_block_pp0_stage0_subdone78_in
    SLICE_X37Y412        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     5.888 f  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4/O
                         net (fo=30, routed)          0.674     6.562    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4_n_0
    SLICE_X40Y415        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     6.611 r  design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_4/O
                         net (fo=8, routed)           0.341     6.952    design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_4_n_0
    SLICE_X39Y413        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     7.077 r  design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_2/O
                         net (fo=7, routed)           0.327     7.404    design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_2_n_0
    SLICE_X38Y414        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[130]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.717     7.859    design_1_i/demod/inst/ap_clk
    SLICE_X38Y414        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[130]/C
                         clock pessimism             -0.326     7.533    
                         clock uncertainty           -0.053     7.480    
    SLICE_X38Y414        FDSE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     7.420    design_1_i/demod/inst/p_Val2_2_fu_394_reg[130]
  -------------------------------------------------------------------
                         required time                          7.420    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/p_Val2_2_fu_394_reg[131]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.588ns (18.925%)  route 2.519ns (81.075%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 7.824 - 3.333 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.711ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.682ns (routing 1.553ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.977     4.237    design_1_i/demod/inst/ap_clk
    SLICE_X38Y410        FDRE                                         r  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y410        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.316 f  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/Q
                         net (fo=7, routed)           0.166     4.482    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter18
    SLICE_X39Y411        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.630 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3/O
                         net (fo=1, routed)           0.199     4.829    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3_n_0
    SLICE_X39Y411        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.979 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_2/O
                         net (fo=887, routed)         0.872     5.851    design_1_i/demod/inst/ap_block_pp0_stage0_subdone78_in
    SLICE_X37Y412        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     5.888 f  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4/O
                         net (fo=30, routed)          0.674     6.562    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4_n_0
    SLICE_X40Y415        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     6.611 r  design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_4/O
                         net (fo=8, routed)           0.341     6.952    design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_4_n_0
    SLICE_X39Y413        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     7.077 r  design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_2/O
                         net (fo=7, routed)           0.267     7.344    design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_2_n_0
    SLICE_X39Y414        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[131]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.682     7.824    design_1_i/demod/inst/ap_clk
    SLICE_X39Y414        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[131]/C
                         clock pessimism             -0.326     7.498    
                         clock uncertainty           -0.053     7.445    
    SLICE_X39Y414        FDSE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.384    design_1_i/demod/inst/p_Val2_2_fu_394_reg[131]
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/p_Val2_2_fu_394_reg[133]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.588ns (18.925%)  route 2.519ns (81.075%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 7.824 - 3.333 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.711ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.682ns (routing 1.553ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.977     4.237    design_1_i/demod/inst/ap_clk
    SLICE_X38Y410        FDRE                                         r  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y410        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.316 f  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/Q
                         net (fo=7, routed)           0.166     4.482    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter18
    SLICE_X39Y411        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.630 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3/O
                         net (fo=1, routed)           0.199     4.829    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3_n_0
    SLICE_X39Y411        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.979 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_2/O
                         net (fo=887, routed)         0.872     5.851    design_1_i/demod/inst/ap_block_pp0_stage0_subdone78_in
    SLICE_X37Y412        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     5.888 f  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4/O
                         net (fo=30, routed)          0.674     6.562    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4_n_0
    SLICE_X40Y415        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     6.611 r  design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_4/O
                         net (fo=8, routed)           0.341     6.952    design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_4_n_0
    SLICE_X39Y413        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     7.077 r  design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_2/O
                         net (fo=7, routed)           0.267     7.344    design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_2_n_0
    SLICE_X39Y414        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[133]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.682     7.824    design_1_i/demod/inst/ap_clk
    SLICE_X39Y414        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[133]/C
                         clock pessimism             -0.326     7.498    
                         clock uncertainty           -0.053     7.445    
    SLICE_X39Y414        FDSE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     7.384    design_1_i/demod/inst/p_Val2_2_fu_394_reg[133]
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/p_Val2_2_fu_394_reg[135]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.588ns (18.925%)  route 2.519ns (81.075%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 7.824 - 3.333 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.711ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.682ns (routing 1.553ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.977     4.237    design_1_i/demod/inst/ap_clk
    SLICE_X38Y410        FDRE                                         r  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y410        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.316 f  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/Q
                         net (fo=7, routed)           0.166     4.482    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter18
    SLICE_X39Y411        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.630 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3/O
                         net (fo=1, routed)           0.199     4.829    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3_n_0
    SLICE_X39Y411        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.979 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_2/O
                         net (fo=887, routed)         0.872     5.851    design_1_i/demod/inst/ap_block_pp0_stage0_subdone78_in
    SLICE_X37Y412        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     5.888 f  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4/O
                         net (fo=30, routed)          0.674     6.562    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4_n_0
    SLICE_X40Y415        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     6.611 r  design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_4/O
                         net (fo=8, routed)           0.341     6.952    design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_4_n_0
    SLICE_X39Y413        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     7.077 r  design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_2/O
                         net (fo=7, routed)           0.267     7.344    design_1_i/demod/inst/p_Val2_2_fu_394[135]_i_2_n_0
    SLICE_X39Y414        FDRE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[135]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.682     7.824    design_1_i/demod/inst/ap_clk
    SLICE_X39Y414        FDRE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[135]/C
                         clock pessimism             -0.326     7.498    
                         clock uncertainty           -0.053     7.445    
    SLICE_X39Y414        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     7.384    design_1_i/demod/inst/p_Val2_2_fu_394_reg[135]
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/p_Val2_2_fu_394_reg[186]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.549ns (17.929%)  route 2.513ns (82.071%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 7.814 - 3.333 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.711ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.672ns (routing 1.553ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.977     4.237    design_1_i/demod/inst/ap_clk
    SLICE_X38Y410        FDRE                                         r  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y410        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.316 f  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/Q
                         net (fo=7, routed)           0.166     4.482    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter18
    SLICE_X39Y411        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.630 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3/O
                         net (fo=1, routed)           0.199     4.829    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3_n_0
    SLICE_X39Y411        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.979 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_2/O
                         net (fo=887, routed)         0.872     5.851    design_1_i/demod/inst/ap_block_pp0_stage0_subdone78_in
    SLICE_X37Y412        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     5.888 f  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4/O
                         net (fo=30, routed)          0.809     6.697    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4_n_0
    SLICE_X40Y419        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     6.732 r  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_6/O
                         net (fo=8, routed)           0.197     6.929    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_6_n_0
    SLICE_X41Y416        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     7.029 r  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_2/O
                         net (fo=7, routed)           0.270     7.299    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_2_n_0
    SLICE_X41Y417        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[186]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.672     7.814    design_1_i/demod/inst/ap_clk
    SLICE_X41Y417        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[186]/C
                         clock pessimism             -0.326     7.488    
                         clock uncertainty           -0.053     7.435    
    SLICE_X41Y417        FDSE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     7.374    design_1_i/demod/inst/p_Val2_2_fu_394_reg[186]
  -------------------------------------------------------------------
                         required time                          7.374    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/p_Val2_2_fu_394_reg[187]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.549ns (17.929%)  route 2.513ns (82.071%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 7.814 - 3.333 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.711ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.672ns (routing 1.553ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.977     4.237    design_1_i/demod/inst/ap_clk
    SLICE_X38Y410        FDRE                                         r  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y410        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.316 f  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/Q
                         net (fo=7, routed)           0.166     4.482    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter18
    SLICE_X39Y411        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.630 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3/O
                         net (fo=1, routed)           0.199     4.829    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3_n_0
    SLICE_X39Y411        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.979 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_2/O
                         net (fo=887, routed)         0.872     5.851    design_1_i/demod/inst/ap_block_pp0_stage0_subdone78_in
    SLICE_X37Y412        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     5.888 f  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4/O
                         net (fo=30, routed)          0.809     6.697    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4_n_0
    SLICE_X40Y419        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     6.732 r  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_6/O
                         net (fo=8, routed)           0.197     6.929    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_6_n_0
    SLICE_X41Y416        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     7.029 r  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_2/O
                         net (fo=7, routed)           0.270     7.299    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_2_n_0
    SLICE_X41Y417        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[187]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.672     7.814    design_1_i/demod/inst/ap_clk
    SLICE_X41Y417        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[187]/C
                         clock pessimism             -0.326     7.488    
                         clock uncertainty           -0.053     7.435    
    SLICE_X41Y417        FDSE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     7.374    design_1_i/demod/inst/p_Val2_2_fu_394_reg[187]
  -------------------------------------------------------------------
                         required time                          7.374    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/p_Val2_2_fu_394_reg[189]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.549ns (17.929%)  route 2.513ns (82.071%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 7.814 - 3.333 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.711ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.672ns (routing 1.553ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.977     4.237    design_1_i/demod/inst/ap_clk
    SLICE_X38Y410        FDRE                                         r  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y410        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.316 f  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/Q
                         net (fo=7, routed)           0.166     4.482    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter18
    SLICE_X39Y411        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.630 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3/O
                         net (fo=1, routed)           0.199     4.829    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3_n_0
    SLICE_X39Y411        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.979 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_2/O
                         net (fo=887, routed)         0.872     5.851    design_1_i/demod/inst/ap_block_pp0_stage0_subdone78_in
    SLICE_X37Y412        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     5.888 f  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4/O
                         net (fo=30, routed)          0.809     6.697    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4_n_0
    SLICE_X40Y419        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     6.732 r  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_6/O
                         net (fo=8, routed)           0.197     6.929    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_6_n_0
    SLICE_X41Y416        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     7.029 r  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_2/O
                         net (fo=7, routed)           0.270     7.299    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_2_n_0
    SLICE_X41Y417        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[189]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.672     7.814    design_1_i/demod/inst/ap_clk
    SLICE_X41Y417        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[189]/C
                         clock pessimism             -0.326     7.488    
                         clock uncertainty           -0.053     7.435    
    SLICE_X41Y417        FDSE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     7.374    design_1_i/demod/inst/p_Val2_2_fu_394_reg[189]
  -------------------------------------------------------------------
                         required time                          7.374    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/p_Val2_2_fu_394_reg[190]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.549ns (17.929%)  route 2.513ns (82.071%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 7.814 - 3.333 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.711ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.672ns (routing 1.553ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.977     4.237    design_1_i/demod/inst/ap_clk
    SLICE_X38Y410        FDRE                                         r  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y410        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.316 f  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/Q
                         net (fo=7, routed)           0.166     4.482    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter18
    SLICE_X39Y411        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.630 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3/O
                         net (fo=1, routed)           0.199     4.829    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3_n_0
    SLICE_X39Y411        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.979 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_2/O
                         net (fo=887, routed)         0.872     5.851    design_1_i/demod/inst/ap_block_pp0_stage0_subdone78_in
    SLICE_X37Y412        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     5.888 f  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4/O
                         net (fo=30, routed)          0.809     6.697    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4_n_0
    SLICE_X40Y419        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     6.732 r  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_6/O
                         net (fo=8, routed)           0.197     6.929    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_6_n_0
    SLICE_X41Y416        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     7.029 r  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_2/O
                         net (fo=7, routed)           0.270     7.299    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_2_n_0
    SLICE_X41Y417        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[190]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.672     7.814    design_1_i/demod/inst/ap_clk
    SLICE_X41Y417        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[190]/C
                         clock pessimism             -0.326     7.488    
                         clock uncertainty           -0.053     7.435    
    SLICE_X41Y417        FDSE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     7.374    design_1_i/demod/inst/p_Val2_2_fu_394_reg[190]
  -------------------------------------------------------------------
                         required time                          7.374    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/p_Val2_2_fu_394_reg[188]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.549ns (18.059%)  route 2.491ns (81.941%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 7.821 - 3.333 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.977ns (routing 1.711ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.679ns (routing 1.553ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.977     4.237    design_1_i/demod/inst/ap_clk
    SLICE_X38Y410        FDRE                                         r  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y410        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.316 f  design_1_i/demod/inst/ap_enable_reg_pp0_iter18_reg/Q
                         net (fo=7, routed)           0.166     4.482    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_enable_reg_pp0_iter18
    SLICE_X39Y411        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     4.630 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3/O
                         net (fo=1, routed)           0.199     4.829    design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_3_n_0
    SLICE_X39Y411        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.979 r  design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/chan_data_1_V_0_state[1]_i_2/O
                         net (fo=887, routed)         0.872     5.851    design_1_i/demod/inst/ap_block_pp0_stage0_subdone78_in
    SLICE_X37Y412        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     5.888 f  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4/O
                         net (fo=30, routed)          0.809     6.697    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_4_n_0
    SLICE_X40Y419        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     6.732 r  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_6/O
                         net (fo=8, routed)           0.197     6.929    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_6_n_0
    SLICE_X41Y416        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     7.029 r  design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_2/O
                         net (fo=7, routed)           0.248     7.277    design_1_i/demod/inst/p_Val2_2_fu_394[191]_i_2_n_0
    SLICE_X40Y418        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[188]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.679     7.821    design_1_i/demod/inst/ap_clk
    SLICE_X40Y418        FDSE                                         r  design_1_i/demod/inst/p_Val2_2_fu_394_reg[188]/C
                         clock pessimism             -0.326     7.495    
                         clock uncertainty           -0.053     7.442    
    SLICE_X40Y418        FDSE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     7.382    design_1_i/demod/inst/p_Val2_2_fu_394_reg[188]
  -------------------------------------------------------------------
                         required time                          7.382    
                         arrival time                          -7.277    
  -------------------------------------------------------------------
                         slack                                  0.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/demod/inst/call_ret_reg_16507_3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/tmp_378_reg_17226_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.081ns (47.929%)  route 0.088ns (52.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    -0.320ns
  Clock Net Delay (Source):      2.676ns (routing 1.553ns, distribution 1.123ns)
  Clock Net Delay (Destination): 3.004ns (routing 1.711ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.676     4.485    design_1_i/demod/inst/ap_clk
    SLICE_X48Y431        FDRE                                         r  design_1_i/demod/inst/call_ret_reg_16507_3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y431        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.543 r  design_1_i/demod/inst/call_ret_reg_16507_3_reg[15]/Q
                         net (fo=2, routed)           0.064     4.607    design_1_i/demod/inst/call_ret_reg_16507_3[15]
    SLICE_X47Y431        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     4.630 r  design_1_i/demod/inst/tmp_378_reg_17226[0]_i_1/O
                         net (fo=1, routed)           0.024     4.654    design_1_i/demod/inst/tmp_378_reg_17226[0]_i_1_n_0
    SLICE_X47Y431        FDRE                                         r  design_1_i/demod/inst/tmp_378_reg_17226_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       3.004     4.264    design_1_i/demod/inst/ap_clk
    SLICE_X47Y431        FDRE                                         r  design_1_i/demod/inst/tmp_378_reg_17226_reg[0]/C
                         clock pessimism              0.320     4.584    
    SLICE_X47Y431        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.644    design_1_i/demod/inst/tmp_378_reg_17226_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.644    
                         arrival time                           4.654    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/demod/inst/grp_demod_func2_fu_486/p_Val2_3_reg_2944_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/call_ret2_reg_16487_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.080ns (46.784%)  route 0.091ns (53.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Net Delay (Source):      2.722ns (routing 1.553ns, distribution 1.169ns)
  Clock Net Delay (Destination): 3.057ns (routing 1.711ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.722     4.531    design_1_i/demod/inst/grp_demod_func2_fu_486/ap_clk
    SLICE_X37Y414        FDRE                                         r  design_1_i/demod/inst/grp_demod_func2_fu_486/p_Val2_3_reg_2944_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y414        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.589 r  design_1_i/demod/inst/grp_demod_func2_fu_486/p_Val2_3_reg_2944_reg[12]/Q
                         net (fo=1, routed)           0.069     4.658    design_1_i/demod/inst/grp_demod_func2_fu_486/p_Val2_3_reg_2944[12]
    SLICE_X36Y415        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     4.680 r  design_1_i/demod/inst/grp_demod_func2_fu_486/call_ret2_reg_16487_1[12]_i_1/O
                         net (fo=1, routed)           0.022     4.702    design_1_i/demod/inst/grp_demod_func2_fu_486_ap_return_1[12]
    SLICE_X36Y415        FDRE                                         r  design_1_i/demod/inst/call_ret2_reg_16487_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       3.057     4.317    design_1_i/demod/inst/ap_clk
    SLICE_X36Y415        FDRE                                         r  design_1_i/demod/inst/call_ret2_reg_16487_1_reg[12]/C
                         clock pessimism              0.314     4.631    
    SLICE_X36Y415        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.691    design_1_i/demod/inst/call_ret2_reg_16487_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.691    
                         arrival time                           4.702    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/demod/inst/p_Val2_139_5_reg_18881_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/p_Val2_142_5_reg_19413_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.082ns (46.591%)  route 0.094ns (53.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.259ns
    Source Clock Delay      (SCD):    4.480ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Net Delay (Source):      2.671ns (routing 1.553ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.999ns (routing 1.711ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.671     4.480    design_1_i/demod/inst/ap_clk
    SLICE_X41Y419        FDRE                                         r  design_1_i/demod/inst/p_Val2_139_5_reg_18881_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y419        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     4.540 r  design_1_i/demod/inst/p_Val2_139_5_reg_18881_reg[3]/Q
                         net (fo=4, routed)           0.072     4.612    design_1_i/demod/inst/p_Val2_139_5_reg_18881[3]
    SLICE_X40Y419        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     4.634 r  design_1_i/demod/inst/p_Val2_142_5_reg_19413[4]_i_1/O
                         net (fo=1, routed)           0.022     4.656    design_1_i/demod/inst/p_Val2_142_5_reg_19413[4]_i_1_n_0
    SLICE_X40Y419        FDRE                                         r  design_1_i/demod/inst/p_Val2_142_5_reg_19413_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.999     4.259    design_1_i/demod/inst/ap_clk
    SLICE_X40Y419        FDRE                                         r  design_1_i/demod/inst/p_Val2_142_5_reg_19413_reg[4]/C
                         clock pessimism              0.326     4.585    
    SLICE_X40Y419        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.645    design_1_i/demod/inst/p_Val2_142_5_reg_19413_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.645    
                         arrival time                           4.656    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_0_U/demod_func1_demoddEe_rom_U/q0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_0_2_reg_2556_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.061ns (29.469%)  route 0.146ns (70.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.212ns
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Net Delay (Source):      2.652ns (routing 1.553ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.952ns (routing 1.711ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.652     4.461    design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_0_U/demod_func1_demoddEe_rom_U/ap_clk
    SLICE_X59Y420        FDRE                                         r  design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_0_U/demod_func1_demoddEe_rom_U/q0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y420        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.522 r  design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_0_U/demod_func1_demoddEe_rom_U/q0_reg[5]/Q
                         net (fo=1, routed)           0.146     4.668    design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_0_U_n_4
    SLICE_X55Y418        FDRE                                         r  design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_0_2_reg_2556_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.952     4.212    design_1_i/demod/inst/grp_demod_func3_fu_508/ap_clk
    SLICE_X55Y418        FDRE                                         r  design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_0_2_reg_2556_reg[9]/C
                         clock pessimism              0.383     4.595    
    SLICE_X55Y418        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.657    design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_0_2_reg_2556_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.668    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/chan_imag_noise3_lfs_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/norm_V_load_18_3_1_reg_1754_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.082ns (48.521%)  route 0.087ns (51.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.229ns
    Source Clock Delay      (SCD):    4.457ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Net Delay (Source):      2.648ns (routing 1.553ns, distribution 1.095ns)
  Clock Net Delay (Destination): 2.969ns (routing 1.711ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.648     4.457    design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/ap_clk
    SLICE_X50Y412        FDRE                                         r  design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/chan_imag_noise3_lfs_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y412        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.516 f  design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/chan_imag_noise3_lfs_reg[125]/Q
                         net (fo=9, routed)           0.065     4.581    design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/tmp_284_fu_578_p4[7]
    SLICE_X49Y412        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     4.604 r  design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/norm_V_load_18_3_1_reg_1754[12]_i_1/O
                         net (fo=1, routed)           0.022     4.626    design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/norm_V_load_18_3_1_fu_612_p3[12]
    SLICE_X49Y412        FDRE                                         r  design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/norm_V_load_18_3_1_reg_1754_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.969     4.229    design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/ap_clk
    SLICE_X49Y412        FDRE                                         r  design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/norm_V_load_18_3_1_reg_1754_reg[12]/C
                         clock pessimism              0.326     4.555    
    SLICE_X49Y412        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     4.615    design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/norm_V_load_18_3_1_reg_1754_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.615    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/dec_op_mon/inst/num_blocks_V_read_reg_237_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.061ns (46.565%)  route 0.070ns (53.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    4.488ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Net Delay (Source):      2.679ns (routing 1.553ns, distribution 1.126ns)
  Clock Net Delay (Destination): 3.015ns (routing 1.711ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.679     4.488    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X32Y334        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y334        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.549 r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[25]/Q
                         net (fo=3, routed)           0.070     4.619    design_1_i/dec_op_mon/inst/num_blocks_V[25]
    SLICE_X32Y333        FDRE                                         r  design_1_i/dec_op_mon/inst/num_blocks_V_read_reg_237_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       3.015     4.275    design_1_i/dec_op_mon/inst/ap_clk
    SLICE_X32Y333        FDRE                                         r  design_1_i/dec_op_mon/inst/num_blocks_V_read_reg_237_reg[25]/C
                         clock pessimism              0.270     4.545    
    SLICE_X32Y333        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.607    design_1_i/dec_op_mon/inst/num_blocks_V_read_reg_237_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.607    
                         arrival time                           4.619    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mjbC_U46/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/r_V_102_reg_1991_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.257ns
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Net Delay (Source):      2.618ns (routing 1.553ns, distribution 1.065ns)
  Clock Net Delay (Destination): 2.997ns (routing 1.711ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.618     4.427    design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mjbC_U46/mod_and_chan_4x_mjbC_MulnS_0_U/ap_clk
    SLICE_X60Y396        FDRE                                         r  design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mjbC_U46/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y396        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.485 r  design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mjbC_U46/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[1]__0/Q
                         net (fo=1, routed)           0.169     4.654    design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mjbC_MulnS_0_U/buff3_reg[27]
    SLICE_X63Y393        FDRE                                         r  design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/r_V_102_reg_1991_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.997     4.257    design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/ap_clk
    SLICE_X63Y393        FDRE                                         r  design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/r_V_102_reg_1991_reg[27]/C
                         clock pessimism              0.323     4.580    
    SLICE_X63Y393        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.642    design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/r_V_102_reg_1991_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.642    
                         arrival time                           4.654    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_1_2_reg_2566_pp0_iter5_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_1_2_reg_2566_pp0_iter6_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.061ns (32.796%)  route 0.125ns (67.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Net Delay (Source):      2.758ns (routing 1.553ns, distribution 1.205ns)
  Clock Net Delay (Destination): 3.038ns (routing 1.711ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.758     4.567    design_1_i/demod/inst/grp_demod_func3_fu_508/ap_clk
    SLICE_X35Y420        FDRE                                         r  design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_1_2_reg_2566_pp0_iter5_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y420        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.628 r  design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_1_2_reg_2566_pp0_iter5_reg_reg[14]/Q
                         net (fo=1, routed)           0.125     4.753    design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_1_2_reg_2566_pp0_iter5_reg[14]
    SLICE_X37Y419        FDRE                                         r  design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_1_2_reg_2566_pp0_iter6_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       3.038     4.298    design_1_i/demod/inst/grp_demod_func3_fu_508/ap_clk
    SLICE_X37Y419        FDRE                                         r  design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_1_2_reg_2566_pp0_iter6_reg_reg[14]/C
                         clock pessimism              0.383     4.681    
    SLICE_X37Y419        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     4.741    design_1_i/demod/inst/grp_demod_func3_fu_508/demod3_INTERCEPT_V_1_2_reg_2566_pp0_iter6_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.741    
                         arrival time                           4.753    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/mod_and_chan/inst/hard_data_V_V_0_payload_B_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/mod_and_chan/inst/ap_phi_reg_pp0_iter2_p_Val2_5_reg_302_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.082ns (49.697%)  route 0.083ns (50.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.172ns
    Source Clock Delay      (SCD):    4.409ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Net Delay (Source):      2.600ns (routing 1.553ns, distribution 1.047ns)
  Clock Net Delay (Destination): 2.912ns (routing 1.711ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.600     4.409    design_1_i/mod_and_chan/inst/ap_clk
    SLICE_X47Y328        FDRE                                         r  design_1_i/mod_and_chan/inst/hard_data_V_V_0_payload_B_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y328        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.469 r  design_1_i/mod_and_chan/inst/hard_data_V_V_0_payload_B_reg[80]/Q
                         net (fo=1, routed)           0.059     4.528    design_1_i/mod_and_chan/inst/hard_data_V_V_0_payload_B[80]
    SLICE_X49Y328        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     4.550 r  design_1_i/mod_and_chan/inst/ap_phi_reg_pp0_iter2_p_Val2_5_reg_302[80]_i_1/O
                         net (fo=1, routed)           0.024     4.574    design_1_i/mod_and_chan/inst/ap_phi_reg_pp0_iter2_p_Val2_5_reg_302[80]_i_1_n_0
    SLICE_X49Y328        FDRE                                         r  design_1_i/mod_and_chan/inst/ap_phi_reg_pp0_iter2_p_Val2_5_reg_302_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.912     4.172    design_1_i/mod_and_chan/inst/ap_clk
    SLICE_X49Y328        FDRE                                         r  design_1_i/mod_and_chan/inst/ap_phi_reg_pp0_iter2_p_Val2_5_reg_302_reg[80]/C
                         clock pessimism              0.329     4.501    
    SLICE_X49Y328        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     4.561    design_1_i/mod_and_chan/inst/ap_phi_reg_pp0_iter2_p_Val2_5_reg_302_reg[80]
  -------------------------------------------------------------------
                         required time                         -4.561    
                         arrival time                           4.574    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/chan_real_noise3_lfs_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/chan_real_noise3_lfs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.080ns (45.714%)  route 0.095ns (54.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Net Delay (Source):      2.635ns (routing 1.553ns, distribution 1.082ns)
  Clock Net Delay (Destination): 2.961ns (routing 1.711ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.635     4.444    design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/ap_clk
    SLICE_X50Y400        FDSE                                         r  design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/chan_real_noise3_lfs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y400        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.502 r  design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/chan_real_noise3_lfs_reg[14]/Q
                         net (fo=5, routed)           0.073     4.575    design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/p_0_in[4]
    SLICE_X49Y400        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     4.597 r  design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/chan_real_noise3_lfs[21]_i_1/O
                         net (fo=1, routed)           0.022     4.619    design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/p_Result_s_fu_776_p3[21]
    SLICE_X49Y400        FDRE                                         r  design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/chan_real_noise3_lfs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.961     4.221    design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/ap_clk
    SLICE_X49Y400        FDRE                                         r  design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/chan_real_noise3_lfs_reg[21]/C
                         clock pessimism              0.325     4.546    
    SLICE_X49Y400        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.606    design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/chan_real_noise3_lfs_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.606    
                         arrival time                           4.619    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FE/M_AXIS_DOUT_ACLK        n/a            2.500         3.333       0.833      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Min Period        n/a     FE/M_AXIS_STATUS_ACLK      n/a            2.500         3.333       0.833      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Min Period        n/a     FE/S_AXIS_CTRL_ACLK        n/a            2.500         3.333       0.833      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Min Period        n/a     FE/S_AXIS_DIN_ACLK         n/a            2.500         3.333       0.833      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
Min Period        n/a     FE/S_AXIS_DIN_WORDS_ACLK   n/a            2.500         3.333       0.833      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
Min Period        n/a     FE/S_AXIS_DOUT_WORDS_ACLK  n/a            2.500         3.333       0.833      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DOUT_WORDS_ACLK
Min Period        n/a     FE/M_AXIS_DOUT_ACLK        n/a            2.500         3.333       0.833      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Min Period        n/a     FE/M_AXIS_STATUS_ACLK      n/a            2.500         3.333       0.833      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Min Period        n/a     FE/S_AXIS_CTRL_ACLK        n/a            2.500         3.333       0.833      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Min Period        n/a     FE/S_AXIS_DIN_ACLK         n/a            2.500         3.333       0.833      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
Low Pulse Width   Fast    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Low Pulse Width   Slow    FE/M_AXIS_DOUT_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Low Pulse Width   Slow    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Low Pulse Width   Slow    FE/S_AXIS_CTRL_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Low Pulse Width   Slow    FE/S_AXIS_DIN_ACLK         n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
Low Pulse Width   Slow    FE/S_AXIS_DIN_WORDS_ACLK   n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
Low Pulse Width   Slow    FE/M_AXIS_DOUT_ACLK        n/a            0.800         1.667       0.867      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Low Pulse Width   Fast    FE/M_AXIS_DOUT_ACLK        n/a            0.800         1.667       0.867      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Low Pulse Width   Fast    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Low Pulse Width   Slow    FE/S_AXIS_CTRL_ACLK        n/a            0.800         1.667       0.867      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
High Pulse Width  Slow    FE/M_AXIS_DOUT_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
High Pulse Width  Fast    FE/M_AXIS_DOUT_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
High Pulse Width  Slow    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
High Pulse Width  Slow    FE/S_AXIS_DIN_ACLK         n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
High Pulse Width  Fast    FE/S_AXIS_DIN_WORDS_ACLK   n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
High Pulse Width  Slow    FE/S_AXIS_DOUT_WORDS_ACLK  n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DOUT_WORDS_ACLK
High Pulse Width  Fast    FE/S_AXIS_DOUT_WORDS_ACLK  n/a            0.800         1.667       0.867      FE_X0Y6   design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DOUT_WORDS_ACLK
High Pulse Width  Slow    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
High Pulse Width  Fast    FE/S_AXIS_CTRL_ACLK        n/a            0.800         1.667       0.867      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
High Pulse Width  Slow    FE/S_AXIS_DIN_ACLK         n/a            0.800         1.667       0.867      FE_X0Y5   design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0
  To Clock:  clk_out3_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[128]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 0.582ns (6.968%)  route 7.771ns (93.032%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.189ns, distribution 1.560ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.080ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.749     4.006    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y104        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.087 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=147, routed)         2.158     6.245    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[2]
    SLICE_X38Y315        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.393 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.467     6.860    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y315        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     6.983 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.591     7.574    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y271        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     7.640 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.173     9.813    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     9.938 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.085    11.023    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y128        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    11.062 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         1.297    12.359    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[128]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.513    14.319    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[128]/C
                         clock pessimism             -0.440    13.879    
                         clock uncertainty           -0.060    13.819    
    SLICE_X22Y245        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    13.759    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[128]
  -------------------------------------------------------------------
                         required time                         13.759    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 0.582ns (6.967%)  route 7.772ns (93.033%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.189ns, distribution 1.560ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.080ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.749     4.006    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y104        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.087 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=147, routed)         2.158     6.245    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[2]
    SLICE_X38Y315        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.393 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.467     6.860    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y315        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     6.983 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.591     7.574    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y271        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     7.640 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.173     9.813    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     9.938 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.085    11.023    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y128        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    11.062 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         1.298    12.360    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.513    14.319    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]/C
                         clock pessimism             -0.440    13.879    
                         clock uncertainty           -0.060    13.819    
    SLICE_X22Y245        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    13.760    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]
  -------------------------------------------------------------------
                         required time                         13.760    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 0.582ns (6.968%)  route 7.771ns (93.032%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.189ns, distribution 1.560ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.080ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.749     4.006    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y104        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.087 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=147, routed)         2.158     6.245    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[2]
    SLICE_X38Y315        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.393 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.467     6.860    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y315        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     6.983 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.591     7.574    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y271        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     7.640 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.173     9.813    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     9.938 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.085    11.023    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y128        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    11.062 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         1.297    12.359    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.513    14.319    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[64]/C
                         clock pessimism             -0.440    13.879    
                         clock uncertainty           -0.060    13.819    
    SLICE_X22Y245        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    13.759    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[64]
  -------------------------------------------------------------------
                         required time                         13.759    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[96]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 0.582ns (6.967%)  route 7.772ns (93.033%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.189ns, distribution 1.560ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.080ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.749     4.006    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y104        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.087 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=147, routed)         2.158     6.245    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[2]
    SLICE_X38Y315        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.393 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.467     6.860    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y315        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     6.983 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.591     7.574    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y271        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     7.640 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.173     9.813    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     9.938 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.085    11.023    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y128        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    11.062 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         1.298    12.360    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[96]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.513    14.319    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[96]/C
                         clock pessimism             -0.440    13.879    
                         clock uncertainty           -0.060    13.819    
    SLICE_X22Y245        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    13.760    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[96]
  -------------------------------------------------------------------
                         required time                         13.760    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[111]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 0.582ns (7.001%)  route 7.731ns (92.999%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.189ns, distribution 1.560ns)
  Clock Net Delay (Destination): 2.515ns (routing 1.080ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.749     4.006    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y104        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.087 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=147, routed)         2.158     6.245    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[2]
    SLICE_X38Y315        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.393 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.467     6.860    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y315        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     6.983 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.591     7.574    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y271        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     7.640 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.173     9.813    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     9.938 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.085    11.023    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y128        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    11.062 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         1.257    12.319    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[111]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.515    14.321    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[111]/C
                         clock pessimism             -0.440    13.881    
                         clock uncertainty           -0.060    13.821    
    SLICE_X22Y245        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    13.761    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[111]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[143]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 0.582ns (7.001%)  route 7.731ns (92.999%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.189ns, distribution 1.560ns)
  Clock Net Delay (Destination): 2.515ns (routing 1.080ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.749     4.006    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y104        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.087 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=147, routed)         2.158     6.245    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[2]
    SLICE_X38Y315        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.393 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.467     6.860    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y315        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     6.983 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.591     7.574    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y271        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     7.640 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.173     9.813    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     9.938 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.085    11.023    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y128        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    11.062 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         1.257    12.319    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[143]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.515    14.321    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[143]/C
                         clock pessimism             -0.440    13.881    
                         clock uncertainty           -0.060    13.821    
    SLICE_X22Y245        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    13.761    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[143]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[72]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 0.582ns (7.001%)  route 7.731ns (92.999%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.189ns, distribution 1.560ns)
  Clock Net Delay (Destination): 2.515ns (routing 1.080ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.749     4.006    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y104        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.087 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=147, routed)         2.158     6.245    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[2]
    SLICE_X38Y315        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.393 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.467     6.860    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y315        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     6.983 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.591     7.574    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y271        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     7.640 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.173     9.813    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     9.938 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.085    11.023    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y128        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    11.062 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         1.257    12.319    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.515    14.321    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[72]/C
                         clock pessimism             -0.440    13.881    
                         clock uncertainty           -0.060    13.821    
    SLICE_X22Y245        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    13.761    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[72]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[104]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 0.582ns (7.003%)  route 7.729ns (92.997%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.189ns, distribution 1.560ns)
  Clock Net Delay (Destination): 2.515ns (routing 1.080ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.749     4.006    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y104        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.087 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=147, routed)         2.158     6.245    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[2]
    SLICE_X38Y315        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.393 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.467     6.860    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y315        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     6.983 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.591     7.574    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y271        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     7.640 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.173     9.813    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     9.938 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.085    11.023    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y128        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    11.062 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         1.255    12.317    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.515    14.321    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[104]/C
                         clock pessimism             -0.440    13.881    
                         clock uncertainty           -0.060    13.821    
    SLICE_X22Y245        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    13.761    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[104]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[136]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 0.582ns (7.003%)  route 7.729ns (92.997%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.189ns, distribution 1.560ns)
  Clock Net Delay (Destination): 2.515ns (routing 1.080ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.749     4.006    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y104        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.087 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=147, routed)         2.158     6.245    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[2]
    SLICE_X38Y315        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.393 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.467     6.860    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y315        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     6.983 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.591     7.574    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y271        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     7.640 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.173     9.813    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     9.938 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.085    11.023    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y128        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    11.062 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         1.255    12.317    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[136]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.515    14.321    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[136]/C
                         clock pessimism             -0.440    13.881    
                         clock uncertainty           -0.060    13.821    
    SLICE_X22Y245        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    13.761    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[136]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 0.582ns (7.003%)  route 7.729ns (92.997%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.749ns (routing 1.189ns, distribution 1.560ns)
  Clock Net Delay (Destination): 2.515ns (routing 1.080ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.749     4.006    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y104        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.087 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=147, routed)         2.158     6.245    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[2]
    SLICE_X38Y315        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     6.393 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.467     6.860    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_4
    SLICE_X37Y315        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     6.983 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.591     7.574    design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X34Y271        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     7.640 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.173     9.813    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y24         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     9.938 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.085    11.023    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X23Y128        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    11.062 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         1.255    12.317    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.515    14.321    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X22Y245        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[40]/C
                         clock pessimism             -0.440    13.881    
                         clock uncertainty           -0.060    13.821    
    SLICE_X22Y245        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    13.761    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[40]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                  1.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.080ns (46.512%)  route 0.092ns (53.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.063ns
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Net Delay (Source):      2.496ns (routing 1.080ns, distribution 1.416ns)
  Clock Net Delay (Destination): 2.806ns (routing 1.189ns, distribution 1.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.496     4.302    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X37Y311        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y311        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.360 f  design_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]/Q
                         net (fo=6, routed)           0.070     4.430    design_1_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]_0
    SLICE_X36Y311        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     4.452 r  design_1_i/axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr[0]_i_1/O
                         net (fo=1, routed)           0.022     4.474    design_1_i/axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr[0]_i_1_n_0
    SLICE_X36Y311        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.806     4.063    design_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X36Y311        FDRE                                         r  design_1_i/axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]/C
                         clock pessimism              0.339     4.402    
    SLICE_X36Y311        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.462    design_1_i/axi_intc/U0/INTC_CORE_I/IVR_GEN.ivr_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.462    
                         arrival time                           4.474    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.058ns (35.583%)  route 0.105ns (64.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.991ns
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Net Delay (Source):      2.445ns (routing 1.080ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.734ns (routing 1.189ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.445     4.251    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X42Y318        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y318        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.309 r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[2]/Q
                         net (fo=1, routed)           0.105     4.414    design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/D[2]
    SLICE_X41Y318        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.734     3.991    design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/aclk
    SLICE_X41Y318        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.351     4.342    
    SLICE_X41Y318        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     4.402    design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.402    
                         arrival time                           4.414    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac00_dg_init_3_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/counter_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.119ns (36.728%)  route 0.205ns (63.272%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Net Delay (Source):      2.539ns (routing 1.080ns, distribution 1.459ns)
  Clock Net Delay (Destination): 2.898ns (routing 1.189ns, distribution 1.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.539     4.345    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/m0_axis_clock
    SLICE_X114Y234       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac00_dg_init_3_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y234       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.403 r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac00_dg_init_3_0_reg[5]/Q
                         net (fo=2, routed)           0.185     4.588    design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/dac00_dg_init_0[5]
    SLICE_X114Y244       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     4.623 r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/counter[7]_i_12__2/O
                         net (fo=1, routed)           0.011     4.634    design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/counter[7]_i_12__2_n_0
    SLICE_X114Y244       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.026     4.660 r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/counter_reg[7]_i_1__2/O[5]
                         net (fo=2, routed)           0.009     4.669    design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/counter_reg[7]_i_1__2_n_10
    SLICE_X114Y244       FDRE                                         r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/counter_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.898     4.155    design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/m0_axis_clock
    SLICE_X114Y244       FDRE                                         r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/counter_reg_rep[5]/C
                         clock pessimism              0.440     4.595    
    SLICE_X114Y244       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.657    design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/counter_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.669    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.088ns
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    -0.290ns
  Clock Net Delay (Source):      2.522ns (routing 1.080ns, distribution 1.442ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.189ns, distribution 1.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.522     4.328    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X25Y58         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.386 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[67]/Q
                         net (fo=2, routed)           0.067     4.453    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_araddr[22]
    SLICE_X25Y57         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.831     4.088    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X25Y57         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[22]/C
                         clock pessimism              0.290     4.378    
    SLICE_X25Y57         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.440    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.440    
                         arrival time                           4.453    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac00_dg_init_3_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.119ns (36.615%)  route 0.206ns (63.385%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.155ns
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Net Delay (Source):      2.539ns (routing 1.080ns, distribution 1.459ns)
  Clock Net Delay (Destination): 2.898ns (routing 1.189ns, distribution 1.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.539     4.345    design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/m0_axis_clock
    SLICE_X114Y234       FDRE                                         r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac00_dg_init_3_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y234       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.403 r  design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac00_dg_init_3_0_reg[5]/Q
                         net (fo=2, routed)           0.185     4.588    design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/dac00_dg_init_0[5]
    SLICE_X114Y244       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     4.623 r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/counter[7]_i_12__2/O
                         net (fo=1, routed)           0.011     4.634    design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/counter[7]_i_12__2_n_0
    SLICE_X114Y244       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.026     4.660 r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/counter_reg[7]_i_1__2/O[5]
                         net (fo=2, routed)           0.010     4.670    design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/counter_reg[7]_i_1__2_n_10
    SLICE_X114Y244       FDRE                                         r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.898     4.155    design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/m0_axis_clock
    SLICE_X114Y244       FDRE                                         r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/counter_reg[5]/C
                         clock pessimism              0.440     4.595    
    SLICE_X114Y244       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     4.655    design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[3].dg_cell_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.655    
                         arrival time                           4.670    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.083ns (44.865%)  route 0.102ns (55.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.078ns
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Net Delay (Source):      2.501ns (routing 1.080ns, distribution 1.421ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.189ns, distribution 1.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.501     4.307    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X30Y47         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     4.367 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          0.077     4.444    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_2[1]
    SLICE_X28Y47         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.023     4.467 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_i_1__0/O
                         net (fo=1, routed)           0.025     4.492    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i0
    SLICE_X28Y47         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.821     4.078    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y47         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
                         clock pessimism              0.336     4.414    
    SLICE_X28Y47         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     4.474    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -4.474    
                         arrival time                           4.492    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.059ns (31.383%)  route 0.129ns (68.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.088ns
    Source Clock Delay      (SCD):    4.315ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Net Delay (Source):      2.509ns (routing 1.080ns, distribution 1.429ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.189ns, distribution 1.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.509     4.315    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X22Y58         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.374 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/Q
                         net (fo=1, routed)           0.129     4.503    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_44
    SLICE_X25Y58         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.831     4.088    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X25Y58         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]/C
                         clock pessimism              0.337     4.425    
    SLICE_X25Y58         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.485    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]
  -------------------------------------------------------------------
                         required time                         -4.485    
                         arrival time                           4.503    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.059ns (43.704%)  route 0.076ns (56.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.012ns
    Source Clock Delay      (SCD):    4.254ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      2.448ns (routing 1.080ns, distribution 1.368ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.189ns, distribution 1.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.448     4.254    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X40Y320        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y320        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.313 r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[5]/Q
                         net (fo=1, routed)           0.076     4.389    design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/D[5]
    SLICE_X40Y319        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.755     4.012    design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/aclk
    SLICE_X40Y319        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[5]/C
                         clock pessimism              0.296     4.308    
    SLICE_X40Y319        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.370    design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.370    
                         arrival time                           4.389    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[13].dg_cell_i/dg_modify_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[215]
                            (rising edge-triggered cell HSDAC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.058ns (19.463%)  route 0.240ns (80.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    4.380ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Net Delay (Source):      2.574ns (routing 1.080ns, distribution 1.494ns)
  Clock Net Delay (Destination): 2.903ns (routing 1.189ns, distribution 1.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.574     4.380    design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[13].dg_cell_i/m0_axis_clock
    SLICE_X118Y260       FDRE                                         r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[13].dg_cell_i/dg_modify_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y260       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.438 r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[13].dg_cell_i/dg_modify_r_reg[7]/Q
                         net (fo=1, routed)           0.240     4.678    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s00_axis_tdata[215]
    HSDAC_X0Y0           HSDAC                                        r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[215]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.903     4.160    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.158     4.318 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.341     4.659    
    HSDAC_X0Y0           HSDAC (Hold_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[215])
                                                      0.000     4.659    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         -4.659    
                         arrival time                           4.678    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[14].dg_cell_i/dg_modify_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[226]
                            (rising edge-triggered cell HSDAC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.059ns (19.732%)  route 0.240ns (80.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    4.379ns
    Clock Pessimism Removal (CPR):    -0.341ns
  Clock Net Delay (Source):      2.573ns (routing 1.080ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.903ns (routing 1.189ns, distribution 1.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.573     4.379    design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[14].dg_cell_i/m0_axis_clock
    SLICE_X116Y259       FDRE                                         r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[14].dg_cell_i/dg_modify_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y259       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.438 r  design_1_i/dac_source_i/inst/dg_slice_00/dg_cell[14].dg_cell_i/dg_modify_r_reg[2]/Q
                         net (fo=1, routed)           0.240     4.678    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s00_axis_tdata[226]
    HSDAC_X0Y0           HSDAC                                        r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[226]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.903     4.160    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.158     4.318 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.341     4.659    
    HSDAC_X0Y0           HSDAC (Hold_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[226])
                                                      0.000     4.659    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         -4.659    
                         arrival time                           4.678    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FE/S_AXI_ACLK       n/a            2.500         10.000      7.500      FE_X0Y6        design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Min Period        n/a     FE/S_AXI_ACLK       n/a            2.500         10.000      7.500      FE_X0Y5        design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Min Period        n/a     HSDAC/FABRIC_CLK    n/a            2.000         10.000      8.000      HSDAC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         10.000      8.077      HSADC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y2    design_1_i/clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         10.000      8.929      MMCM_X0Y0      design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X34Y306  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X24Y40   design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X24Y40   design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X24Y40   design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSADC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y6        design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Low Pulse Width   Slow    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y5        design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Low Pulse Width   Fast    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y5        design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSADC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Slow    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y6        design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Low Pulse Width   Slow    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X34Y306  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X23Y51   design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_112_125/RAMA/CLK
High Pulse Width  Slow    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Slow    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y6        design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
High Pulse Width  Fast    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y6        design_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
High Pulse Width  Slow    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y5        design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Fast    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y5        design_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSADC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSADC_X0Y0     design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X34Y306  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X23Y34   design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_126_139/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.761ns (40.265%)  route 1.129ns (59.735%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 12.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.410ns, distribution 1.411ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[51])
                                                      0.383     4.643 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[51]
                         net (fo=1, routed)           0.443     5.086    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[51]
    SLICE_X118Y13        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     5.238 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_8/O
                         net (fo=1, routed)           0.504     5.742    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_8_n_0
    SLICE_X116Y43        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     5.831 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_5/O
                         net (fo=1, routed)           0.155     5.986    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_5_n_0
    SLICE_X115Y43        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     6.123 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_1__2/O
                         net (fo=1, routed)           0.027     6.150    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]_1
    SLICE_X115Y43        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.821    12.003    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X115Y43        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/C
                         clock pessimism              0.000    12.003    
                         clock uncertainty           -0.254    11.749    
    SLICE_X115Y43        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    11.774    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         11.774    
                         arrival time                          -6.150    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.695ns (37.772%)  route 1.145ns (62.228%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 12.008 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.410ns, distribution 1.416ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[21])
                                                      0.362     4.622 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[21]
                         net (fo=1, routed)           0.408     5.030    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[21]
    SLICE_X118Y11        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     5.130 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_7/O
                         net (fo=1, routed)           0.174     5.304    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_7_n_0
    SLICE_X118Y13        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     5.449 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_2/O
                         net (fo=1, routed)           0.497     5.946    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_2_n_0
    SLICE_X115Y44        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     6.034 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_1__2/O
                         net (fo=1, routed)           0.066     6.100    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]_0
    SLICE_X115Y44        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.826    12.008    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X115Y44        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/C
                         clock pessimism              0.000    12.008    
                         clock uncertainty           -0.254    11.754    
    SLICE_X115Y44        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.779    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         11.779    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.583ns (32.625%)  route 1.204ns (67.375%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 12.001 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.410ns, distribution 1.409ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[20])
                                                      0.370     4.630 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[20]
                         net (fo=1, routed)           0.411     5.041    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[20]
    SLICE_X118Y9         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     5.165 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_8/O
                         net (fo=1, routed)           0.159     5.324    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_8_n_0
    SLICE_X118Y11        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     5.363 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_2/O
                         net (fo=1, routed)           0.585     5.948    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_2_n_0
    SLICE_X116Y44        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     5.998 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_1__2/O
                         net (fo=1, routed)           0.049     6.047    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]_0
    SLICE_X116Y44        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.819    12.001    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y44        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]/C
                         clock pessimism              0.000    12.001    
                         clock uncertainty           -0.254    11.747    
    SLICE_X116Y44        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.772    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         11.772    
                         arrival time                          -6.047    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.668ns (38.435%)  route 1.070ns (61.565%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 12.001 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.410ns, distribution 1.409ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[90])
                                                      0.358     4.618 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[90]
                         net (fo=1, routed)           0.413     5.031    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[90]
    SLICE_X118Y7         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.156 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[10]_i_9/O
                         net (fo=1, routed)           0.011     5.167    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[10]_i_9_n_0
    SLICE_X118Y7         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     5.225 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_5/O
                         net (fo=1, routed)           0.000     5.225    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_5_n_0
    SLICE_X118Y7         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.253 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_2/O
                         net (fo=1, routed)           0.597     5.850    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_2_n_0
    SLICE_X117Y48        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.949 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[10]_i_1/O
                         net (fo=1, routed)           0.049     5.998    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[4]
    SLICE_X117Y48        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.819    12.001    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y48        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]/C
                         clock pessimism              0.000    12.001    
                         clock uncertainty           -0.254    11.747    
    SLICE_X117Y48        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.772    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         11.772    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.754ns (44.327%)  route 0.947ns (55.673%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 11.999 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.410ns, distribution 1.407ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[112])
                                                      0.362     4.622 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[112]
                         net (fo=1, routed)           0.643     5.265    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[112]
    SLICE_X117Y46        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.414 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_11/O
                         net (fo=1, routed)           0.044     5.458    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_11_n_0
    SLICE_X117Y46        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.555 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_4/O
                         net (fo=1, routed)           0.211     5.766    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_4_n_0
    SLICE_X117Y45        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     5.912 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_1__2/O
                         net (fo=1, routed)           0.049     5.961    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[0]
    SLICE_X117Y45        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.817    11.999    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y45        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/C
                         clock pessimism              0.000    11.999    
                         clock uncertainty           -0.254    11.745    
    SLICE_X117Y45        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.770    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         11.770    
                         arrival time                          -5.961    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.632ns (37.664%)  route 1.046ns (62.336%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 12.008 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.410ns, distribution 1.416ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[40])
                                                      0.390     4.650 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[40]
                         net (fo=1, routed)           0.402     5.052    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[40]
    SLICE_X118Y8         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     5.151 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[8]_i_8/O
                         net (fo=1, routed)           0.025     5.176    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[8]_i_8_n_0
    SLICE_X118Y8         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     5.238 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[8]_i_5/O
                         net (fo=1, routed)           0.000     5.238    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[8]_i_5_n_0
    SLICE_X118Y8         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     5.268 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[8]_i_2/O
                         net (fo=1, routed)           0.553     5.821    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[8]_i_2_n_0
    SLICE_X118Y48        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     5.872 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[8]_i_1__2/O
                         net (fo=1, routed)           0.066     5.938    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[2]
    SLICE_X118Y48        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.826    12.008    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y48        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[8]/C
                         clock pessimism              0.000    12.008    
                         clock uncertainty           -0.254    11.754    
    SLICE_X118Y48        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.779    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         11.779    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.609ns (36.511%)  route 1.059ns (63.489%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 12.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.410ns, distribution 1.411ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[18])
                                                      0.368     4.628 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[18]
                         net (fo=1, routed)           0.397     5.025    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[18]
    SLICE_X118Y9         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.125 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_10/O
                         net (fo=1, routed)           0.048     5.173    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_10_n_0
    SLICE_X118Y9         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     5.226 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_4__0/O
                         net (fo=1, routed)           0.542     5.768    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_4__0_n_0
    SLICE_X115Y43        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     5.856 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_1__2/O
                         net (fo=1, routed)           0.072     5.928    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]_0
    SLICE_X115Y43        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.821    12.003    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X115Y43        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]/C
                         clock pessimism              0.000    12.003    
                         clock uncertainty           -0.254    11.749    
    SLICE_X115Y43        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.774    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         11.774    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.724ns (43.693%)  route 0.933ns (56.307%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 12.008 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.410ns, distribution 1.416ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[43])
                                                      0.386     4.646 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[43]
                         net (fo=1, routed)           0.379     5.025    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[43]
    SLICE_X118Y8         LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     5.177 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[11]_i_9/O
                         net (fo=1, routed)           0.014     5.191    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[11]_i_9_n_0
    SLICE_X118Y8         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.059     5.250 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[11]_i_7/O
                         net (fo=1, routed)           0.000     5.250    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[11]_i_7_n_0
    SLICE_X118Y8         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     5.278 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[11]_i_2/O
                         net (fo=1, routed)           0.468     5.746    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[11]_i_2_n_0
    SLICE_X118Y48        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     5.845 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[11]_i_1/O
                         net (fo=1, routed)           0.072     5.917    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[5]
    SLICE_X118Y48        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.826    12.008    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y48        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[11]/C
                         clock pessimism              0.000    12.008    
                         clock uncertainty           -0.254    11.754    
    SLICE_X118Y48        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.779    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         11.779    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.666ns (40.759%)  route 0.968ns (59.241%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.410ns, distribution 1.415ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[105])
                                                      0.379     4.639 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[105]
                         net (fo=1, routed)           0.362     5.001    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[105]
    SLICE_X118Y9         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     5.146 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[9]_i_7/O
                         net (fo=1, routed)           0.021     5.167    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[9]_i_7_n_0
    SLICE_X118Y9         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     5.228 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[9]_i_4/O
                         net (fo=1, routed)           0.000     5.228    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[9]_i_4_n_0
    SLICE_X118Y9         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     5.258 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[9]_i_2/O
                         net (fo=1, routed)           0.513     5.771    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[9]_i_2_n_0
    SLICE_X118Y47        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.822 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[9]_i_1/O
                         net (fo=1, routed)           0.072     5.894    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[3]
    SLICE_X118Y47        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.825    12.007    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y47        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[9]/C
                         clock pessimism              0.000    12.007    
                         clock uncertainty           -0.254    11.753    
    SLICE_X118Y47        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.778    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.687ns (42.460%)  route 0.931ns (57.540%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.927ns (routing 1.189ns, distribution 1.738ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.410ns, distribution 1.406ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.927     4.184    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.260 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[55])
                                                      0.388     4.648 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[55]
                         net (fo=1, routed)           0.420     5.068    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[55]
    SLICE_X118Y14        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.121 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_10/O
                         net (fo=1, routed)           0.408     5.529    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_10_n_0
    SLICE_X117Y43        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     5.652 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_7/O
                         net (fo=1, routed)           0.053     5.705    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_7_n_0
    SLICE_X117Y43        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     5.828 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_2__2/O
                         net (fo=1, routed)           0.050     5.878    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]_0
    SLICE_X117Y43        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.816    11.998    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y43        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/C
                         clock pessimism              0.000    11.998    
                         clock uncertainty           -0.254    11.744    
    SLICE_X117Y43        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.769    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         11.769    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                  5.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.214ns (63.127%)  route 0.125ns (36.873%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.275ns, distribution 1.003ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[94])
                                                      0.189     2.793 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[94]
                         net (fo=1, routed)           0.104     2.897    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[94]
    SLICE_X118Y11        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     2.911 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[14]_i_3/O
                         net (fo=1, routed)           0.014     2.925    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[14]_i_3_n_0
    SLICE_X118Y11        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.011     2.936 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.007     2.943    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]_0
    SLICE_X118Y11        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.278     1.425    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y11        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]/C
                         clock pessimism              0.000     1.425    
                         clock uncertainty            0.254     1.679    
    SLICE_X118Y11        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.725    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.243ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.240ns (65.934%)  route 0.124ns (34.066%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.275ns, distribution 1.003ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[95])
                                                      0.189     2.793 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[95]
                         net (fo=1, routed)           0.108     2.901    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[95]
    SLICE_X118Y11        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.041     2.942 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[15]_i_4/O
                         net (fo=1, routed)           0.009     2.951    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[15]_i_4_n_0
    SLICE_X118Y11        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.010     2.961 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[15]_i_2/O
                         net (fo=1, routed)           0.007     2.968    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]_0
    SLICE_X118Y11        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.278     1.425    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y11        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]/C
                         clock pessimism              0.000     1.425    
                         clock uncertainty            0.254     1.679    
    SLICE_X118Y11        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.725    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.234ns (62.567%)  route 0.140ns (37.433%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.275ns, distribution 1.003ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[93])
                                                      0.189     2.793 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[93]
                         net (fo=1, routed)           0.124     2.917    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[93]
    SLICE_X118Y10        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.035     2.952 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[13]_i_3/O
                         net (fo=1, routed)           0.009     2.961    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[13]_i_3_n_0
    SLICE_X118Y10        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.010     2.971 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.007     2.978    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]_0
    SLICE_X118Y10        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.278     1.425    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y10        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]/C
                         clock pessimism              0.000     1.425    
                         clock uncertainty            0.254     1.679    
    SLICE_X118Y10        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.725    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 design_1_i/adc_sink_i/inst/ds_slice_00/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.175ns (41.371%)  route 0.248ns (58.629%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.591ns (routing 0.653ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.275ns, distribution 0.990ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.591     2.555    design_1_i/adc_sink_i/inst/ds_slice_00/s0_axis_clock
    SLICE_X116Y48        FDRE                                         r  design_1_i/adc_sink_i/inst/ds_slice_00/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y48        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.596 r  design_1_i/adc_sink_i/inst/ds_slice_00/wea_reg/Q
                         net (fo=10, routed)          0.103     2.699    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_ds_status
    SLICE_X117Y46        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     2.734 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_11/O
                         net (fo=1, routed)           0.025     2.759    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_11_n_0
    SLICE_X117Y46        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.040     2.799 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_4/O
                         net (fo=1, routed)           0.104     2.903    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_4_n_0
    SLICE_X117Y45        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.059     2.962 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_1__2/O
                         net (fo=1, routed)           0.016     2.978    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[0]
    SLICE_X117Y45        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.265     1.412    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y45        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/C
                         clock pessimism              0.000     1.412    
                         clock uncertainty            0.254     1.666    
    SLICE_X117Y45        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.712    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.215ns (54.847%)  route 0.177ns (45.153%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.275ns, distribution 1.003ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[92])
                                                      0.190     2.794 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[92]
                         net (fo=1, routed)           0.156     2.950    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[92]
    SLICE_X118Y10        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     2.964 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[12]_i_3/O
                         net (fo=1, routed)           0.014     2.978    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[12]_i_3_n_0
    SLICE_X118Y10        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.011     2.989 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.007     2.996    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]_0
    SLICE_X118Y10        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.278     1.425    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y10        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]/C
                         clock pessimism              0.000     1.425    
                         clock uncertainty            0.254     1.679    
    SLICE_X118Y10        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.725    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.489ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.260ns (43.624%)  route 0.336ns (56.376%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.275ns, distribution 0.989ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[102])
                                                      0.204     2.808 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[102]
                         net (fo=1, routed)           0.275     3.083    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[102]
    SLICE_X117Y42        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     3.098 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_3/O
                         net (fo=1, routed)           0.045     3.143    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_3_n_0
    SLICE_X117Y42        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     3.184 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_1__2/O
                         net (fo=1, routed)           0.016     3.200    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]_0
    SLICE_X117Y42        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.264     1.411    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y42        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/C
                         clock pessimism              0.000     1.411    
                         clock uncertainty            0.254     1.665    
    SLICE_X117Y42        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.711    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.491ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.253ns (42.308%)  route 0.345ns (57.692%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.275ns, distribution 0.989ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[103])
                                                      0.201     2.805 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[103]
                         net (fo=1, routed)           0.266     3.071    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[103]
    SLICE_X117Y42        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.038     3.109 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_6/O
                         net (fo=1, routed)           0.062     3.171    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_6_n_0
    SLICE_X117Y43        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     3.185 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_2__2/O
                         net (fo=1, routed)           0.017     3.202    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]_0
    SLICE_X117Y43        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.264     1.411    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y43        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/C
                         clock pessimism              0.000     1.411    
                         clock uncertainty            0.254     1.665    
    SLICE_X117Y43        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.711    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.524ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.229ns (36.234%)  route 0.403ns (63.766%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.275ns, distribution 0.990ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[1])
                                                      0.201     2.805 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[1]
                         net (fo=1, routed)           0.314     3.119    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[1]
    SLICE_X117Y44        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     3.133 f  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_5/O
                         net (fo=1, routed)           0.072     3.205    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_5_n_0
    SLICE_X117Y45        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     3.219 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_1__2/O
                         net (fo=1, routed)           0.017     3.236    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[1]
    SLICE_X117Y45        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.265     1.412    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y45        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]/C
                         clock pessimism              0.000     1.412    
                         clock uncertainty            0.254     1.666    
    SLICE_X117Y45        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.712    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.529ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.244ns (37.888%)  route 0.400ns (62.112%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.271ns (routing 0.275ns, distribution 0.996ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[99])
                                                      0.189     2.793 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[99]
                         net (fo=1, routed)           0.300     3.093    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[99]
    SLICE_X117Y43        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.014     3.107 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_3/O
                         net (fo=1, routed)           0.092     3.199    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_3_n_0
    SLICE_X115Y43        LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.041     3.240 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_1__2/O
                         net (fo=1, routed)           0.008     3.248    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]_1
    SLICE_X115Y43        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.271     1.418    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X115Y43        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/C
                         clock pessimism              0.000     1.418    
                         clock uncertainty            0.254     1.672    
    SLICE_X115Y43        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.719    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.534ns  (arrival time - required time)
  Source:                 design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.218ns (33.384%)  route 0.435ns (66.616%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.600ns (routing 0.653ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.275ns, distribution 1.001ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.600     2.564    design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.604 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[101])
                                                      0.190     2.794 r  design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[101]
                         net (fo=1, routed)           0.293     3.087    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[101]
    SLICE_X117Y42        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     3.101 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_5/O
                         net (fo=1, routed)           0.118     3.219    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_5_n_0
    SLICE_X115Y44        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     3.233 r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_1__2/O
                         net (fo=1, routed)           0.024     3.257    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]_0
    SLICE_X115Y44        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.276     1.423    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X115Y44        FDRE                                         r  design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/C
                         clock pessimism              0.000     1.423    
                         clock uncertainty            0.254     1.677    
    SLICE_X115Y44        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.723    design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  1.534    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0
  To Clock:  clk_out2_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[71]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.282ns (9.805%)  route 2.594ns (90.195%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 7.802 - 3.333 ) 
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.800ns (routing 1.189ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.660ns (routing 1.553ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.800     4.057    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X36Y318        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y318        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.136 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=8, routed)           0.681     4.817    design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X37Y332        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     4.967 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[31]_i_3/O
                         net (fo=3, routed)           0.581     5.548    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[31]_i_3_n_0
    SLICE_X37Y333        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     5.601 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[95]_i_1/O
                         net (fo=32, routed)          1.332     6.933    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[95]_i_1_n_0
    SLICE_X41Y335        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[71]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.660     7.802    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X41Y335        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[71]/C
                         clock pessimism             -0.584     7.218    
                         clock uncertainty           -0.180     7.039    
    SLICE_X41Y335        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     6.978    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[71]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/int_auto_restart_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.365ns (12.560%)  route 2.541ns (87.440%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.421ns = ( 7.754 - 3.333 ) 
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.800ns (routing 1.189ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.612ns (routing 1.553ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.800     4.057    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X36Y318        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y318        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.136 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=8, routed)           0.817     4.953    design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X37Y332        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.006 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3/O
                         net (fo=8, routed)           0.626     5.632    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X37Y333        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     5.777 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_ap_start_i_2/O
                         net (fo=2, routed)           0.898     6.675    design_1_i/stats/inst/top_CNTRL_s_axi_U/p_9_in
    SLICE_X38Y333        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.763 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.200     6.963    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_auto_restart_i_1_n_0
    SLICE_X38Y333        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.612     7.754    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X38Y333        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_auto_restart_reg/C
                         clock pessimism             -0.584     7.170    
                         clock uncertainty           -0.180     6.991    
    SLICE_X38Y333        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     7.016    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_auto_restart_reg
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.299ns (10.429%)  route 2.568ns (89.571%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 7.811 - 3.333 ) 
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.800ns (routing 1.189ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.669ns (routing 1.553ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.800     4.057    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X36Y318        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y318        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.136 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=8, routed)           0.681     4.817    design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X37Y332        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     4.967 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[31]_i_3/O
                         net (fo=3, routed)           0.581     5.548    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[31]_i_3_n_0
    SLICE_X37Y333        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.070     5.618 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[31]_i_1/O
                         net (fo=32, routed)          1.306     6.924    design_1_i/stats/inst/top_CNTRL_s_axi_U/p_0_in__0
    SLICE_X38Y348        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.669     7.811    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X38Y348        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[21]/C
                         clock pessimism             -0.584     7.227    
                         clock uncertainty           -0.180     7.048    
    SLICE_X38Y348        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.988    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[21]
  -------------------------------------------------------------------
                         required time                          6.988    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[96]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.229ns (8.152%)  route 2.580ns (91.848%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 7.764 - 3.333 ) 
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.800ns (routing 1.189ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.622ns (routing 1.553ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.800     4.057    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X36Y318        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y318        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.136 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=8, routed)           0.663     4.799    design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X37Y332        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     4.898 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[63]_i_3/O
                         net (fo=3, routed)           0.446     5.344    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[63]_i_3_n_0
    SLICE_X37Y332        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     5.395 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[127]_i_1/O
                         net (fo=32, routed)          1.471     6.866    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[127]_i_1_n_0
    SLICE_X42Y338        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[96]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.622     7.764    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X42Y338        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[96]/C
                         clock pessimism             -0.584     7.180    
                         clock uncertainty           -0.180     7.001    
    SLICE_X42Y338        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     6.941    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[96]
  -------------------------------------------------------------------
                         required time                          6.941    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[97]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.229ns (8.152%)  route 2.580ns (91.848%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 7.764 - 3.333 ) 
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.800ns (routing 1.189ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.622ns (routing 1.553ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.800     4.057    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X36Y318        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y318        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.136 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=8, routed)           0.663     4.799    design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X37Y332        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     4.898 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[63]_i_3/O
                         net (fo=3, routed)           0.446     5.344    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[63]_i_3_n_0
    SLICE_X37Y332        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     5.395 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[127]_i_1/O
                         net (fo=32, routed)          1.471     6.866    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[127]_i_1_n_0
    SLICE_X42Y338        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[97]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.622     7.764    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X42Y338        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[97]/C
                         clock pessimism             -0.584     7.180    
                         clock uncertainty           -0.180     7.001    
    SLICE_X42Y338        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     6.941    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[97]
  -------------------------------------------------------------------
                         required time                          6.941    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.213ns (7.337%)  route 2.690ns (92.663%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 7.865 - 3.333 ) 
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.800ns (routing 1.189ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.723ns (routing 1.553ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.800     4.057    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X36Y318        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y318        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.136 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=8, routed)           0.663     4.799    design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X37Y332        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     4.898 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[63]_i_3/O
                         net (fo=3, routed)           0.494     5.392    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[63]_i_3_n_0
    SLICE_X36Y332        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     5.427 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V[31]_i_1/O
                         net (fo=32, routed)          1.533     6.960    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V[31]_i_1_n_0
    SLICE_X37Y346        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.723     7.865    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y346        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[29]/C
                         clock pessimism             -0.584     7.281    
                         clock uncertainty           -0.180     7.102    
    SLICE_X37Y346        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     7.042    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[29]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.367ns (12.642%)  route 2.536ns (87.358%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 7.807 - 3.333 ) 
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.736ns (routing 1.189ns, distribution 1.547ns)
  Clock Net Delay (Destination): 2.665ns (routing 1.553ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.736     3.993    design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/aclk
    SLICE_X41Y314        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y314        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.069 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.734     4.803    design_1_i/data_source/inst/top_CNTRL_s_axi_U/s_axi_CNTRL_WVALID
    SLICE_X46Y338        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     4.901 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_mod_type_V[2]_i_3/O
                         net (fo=6, routed)           0.577     5.478    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_mod_type_V[2]_i_3_n_0
    SLICE_X47Y342        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     5.582 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3/O
                         net (fo=4, routed)           0.266     5.848    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3_n_0
    SLICE_X47Y343        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     5.937 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V[15]_i_1/O
                         net (fo=16, routed)          0.959     6.896    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V[15]_i_1_n_0
    SLICE_X43Y350        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.665     7.807    design_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X43Y350        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V_reg[15]/C
                         clock pessimism             -0.584     7.223    
                         clock uncertainty           -0.180     7.044    
    SLICE_X43Y350        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     6.984    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V_reg[15]
  -------------------------------------------------------------------
                         required time                          6.984    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.367ns (12.846%)  route 2.490ns (87.154%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 7.769 - 3.333 ) 
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.736ns (routing 1.189ns, distribution 1.547ns)
  Clock Net Delay (Destination): 2.627ns (routing 1.553ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.736     3.993    design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/aclk
    SLICE_X41Y314        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y314        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.069 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.734     4.803    design_1_i/data_source/inst/top_CNTRL_s_axi_U/s_axi_CNTRL_WVALID
    SLICE_X46Y338        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     4.901 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_mod_type_V[2]_i_3/O
                         net (fo=6, routed)           0.577     5.478    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_mod_type_V[2]_i_3_n_0
    SLICE_X47Y342        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     5.582 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3/O
                         net (fo=4, routed)           0.266     5.848    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3_n_0
    SLICE_X47Y343        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     5.937 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V[15]_i_1/O
                         net (fo=16, routed)          0.913     6.850    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V[15]_i_1_n_0
    SLICE_X43Y351        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.627     7.769    design_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X43Y351        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V_reg[11]/C
                         clock pessimism             -0.584     7.185    
                         clock uncertainty           -0.180     7.006    
    SLICE_X43Y351        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     6.946    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V_reg[11]
  -------------------------------------------------------------------
                         required time                          6.946    
                         arrival time                          -6.850    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.367ns (12.846%)  route 2.490ns (87.154%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 7.769 - 3.333 ) 
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.736ns (routing 1.189ns, distribution 1.547ns)
  Clock Net Delay (Destination): 2.627ns (routing 1.553ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.736     3.993    design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/aclk
    SLICE_X41Y314        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y314        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.069 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.734     4.803    design_1_i/data_source/inst/top_CNTRL_s_axi_U/s_axi_CNTRL_WVALID
    SLICE_X46Y338        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     4.901 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_mod_type_V[2]_i_3/O
                         net (fo=6, routed)           0.577     5.478    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_mod_type_V[2]_i_3_n_0
    SLICE_X47Y342        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     5.582 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3/O
                         net (fo=4, routed)           0.266     5.848    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_3_n_0
    SLICE_X47Y343        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     5.937 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V[15]_i_1/O
                         net (fo=16, routed)          0.913     6.850    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V[15]_i_1_n_0
    SLICE_X43Y351        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.627     7.769    design_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X43Y351        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V_reg[8]/C
                         clock pessimism             -0.584     7.185    
                         clock uncertainty           -0.180     7.006    
    SLICE_X43Y351        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     6.946    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V_reg[8]
  -------------------------------------------------------------------
                         required time                          6.946    
                         arrival time                          -6.850    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0 rise@3.333ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.248ns (8.892%)  route 2.541ns (91.108%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 7.766 - 3.333 ) 
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.800ns (routing 1.189ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.553ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.800     4.057    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X36Y318        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y318        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.136 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=8, routed)           0.817     4.953    design_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X37Y332        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.006 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3/O
                         net (fo=8, routed)           0.504     5.510    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X36Y333        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.116     5.626 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V[31]_i_1/O
                         net (fo=32, routed)          1.220     6.846    design_1_i/stats/inst/top_CNTRL_s_axi_U/p_0_in0
    SLICE_X38Y344        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.624     7.766    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X38Y344        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[24]/C
                         clock pessimism             -0.584     7.182    
                         clock uncertainty           -0.180     7.003    
    SLICE_X38Y344        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     6.943    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[24]
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  0.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_gie_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.099ns (15.968%)  route 0.521ns (84.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.504ns (routing 0.653ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.803ns (routing 1.050ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.504     2.468    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X42Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y315        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.507 r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[2]/Q
                         net (fo=8, routed)           0.506     3.013    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg_n_0_[2]
    SLICE_X43Y315        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.060     3.073 r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.015     3.088    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_gie_i_1_n_0
    SLICE_X43Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.587    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.606 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.803     2.409    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X43Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_gie_reg/C
                         clock pessimism              0.383     2.792    
                         clock uncertainty            0.180     2.971    
    SLICE_X43Y315        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.017    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_gie_reg
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/isr_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.072ns (11.594%)  route 0.549ns (88.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.504ns (routing 0.653ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.803ns (routing 1.050ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.504     2.468    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X42Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y315        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.507 r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[2]/Q
                         net (fo=8, routed)           0.543     3.050    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg_n_0_[2]
    SLICE_X43Y315        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     3.083 r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/isr_mask_i_1/O
                         net (fo=1, routed)           0.006     3.089    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/isr_toggle
    SLICE_X43Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/isr_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.587    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.606 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.803     2.409    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X43Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/isr_mask_reg/C
                         clock pessimism              0.383     2.792    
                         clock uncertainty            0.180     2.971    
    SLICE_X43Y315        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.018    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/isr_mask_reg
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_auto_restart_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.061ns (9.823%)  route 0.560ns (90.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.504ns (routing 0.653ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.803ns (routing 1.050ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.504     2.468    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X42Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y315        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.507 r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[2]/Q
                         net (fo=8, routed)           0.543     3.050    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg_n_0_[2]
    SLICE_X43Y315        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     3.072 r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.017     3.089    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_auto_restart_i_1_n_0
    SLICE_X43Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.587    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.606 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.803     2.409    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X43Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_auto_restart_reg/C
                         clock pessimism              0.383     2.792    
                         clock uncertainty            0.180     2.971    
    SLICE_X43Y315        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.017    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_auto_restart_reg
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.061ns (9.606%)  route 0.574ns (90.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.521ns (routing 0.653ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.833ns (routing 1.050ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.521     2.485    design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/aclk
    SLICE_X38Y365        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y365        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.524 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.558     3.082    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/s_axi_CNTRL_WDATA[10]
    SLICE_X38Y367        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     3.104 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[10]_i_1/O
                         net (fo=1, routed)           0.016     3.120    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[10]_i_1_n_0
    SLICE_X38Y367        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.587    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.606 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.833     2.439    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X38Y367        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[10]/C
                         clock pessimism              0.383     2.822    
                         clock uncertainty            0.180     3.001    
    SLICE_X38Y367        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.047    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.047    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.090ns (10.856%)  route 0.739ns (89.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.471ns (routing 1.080ns, distribution 1.391ns)
  Clock Net Delay (Destination): 3.016ns (routing 1.711ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.471     4.277    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y333        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y333        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.335 f  design_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[2]/Q
                         net (fo=14, routed)          0.308     4.643    design_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg_n_0_[2]
    SLICE_X36Y333        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     4.675 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V[31]_i_1/O
                         net (fo=32, routed)          0.431     5.106    design_1_i/stats/inst/top_CNTRL_s_axi_U/p_0_in0
    SLICE_X32Y343        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       3.016     4.276    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X32Y343        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[18]/C
                         clock pessimism              0.584     4.860    
                         clock uncertainty            0.180     5.039    
    SLICE_X32Y343        FDRE (Hold_HFF_SLICEL_C_CE)
                                                     -0.014     5.025    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[18]
  -------------------------------------------------------------------
                         required time                         -5.025    
                         arrival time                           5.106    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.074ns (11.690%)  route 0.559ns (88.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.504ns (routing 0.653ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.803ns (routing 1.050ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.504     2.468    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X42Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y315        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.507 f  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[2]/Q
                         net (fo=8, routed)           0.543     3.050    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg_n_0_[2]
    SLICE_X43Y315        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     3.085 r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_i_2/O
                         net (fo=1, routed)           0.016     3.101    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_set
    SLICE_X43Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.587    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.606 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.803     2.409    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X43Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_reg/C
                         clock pessimism              0.383     2.792    
                         clock uncertainty            0.180     2.971    
    SLICE_X43Y315        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.017    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_reg
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.061ns (9.487%)  route 0.582ns (90.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.488ns (routing 0.653ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.794ns (routing 1.050ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.488     2.452    design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/aclk
    SLICE_X45Y324        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y324        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.489 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.573     3.062    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/s_axi_CNTRL_WDATA[25]
    SLICE_X45Y324        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     3.086 r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[25]_i_1/O
                         net (fo=1, routed)           0.009     3.095    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[25]_i_1_n_0
    SLICE_X45Y324        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.587    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.606 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.794     2.400    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X45Y324        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[25]/C
                         clock pessimism              0.383     2.783    
                         clock uncertainty            0.180     2.962    
    SLICE_X45Y324        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.009    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/int_gie_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.100ns (15.129%)  route 0.561ns (84.871%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.521ns (routing 0.653ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.050ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.521     2.485    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y332        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y332        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.522 f  design_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[5]/Q
                         net (fo=5, routed)           0.243     2.765    design_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg_n_0_[5]
    SLICE_X37Y332        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     2.806 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3/O
                         net (fo=8, routed)           0.297     3.103    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X37Y333        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.022     3.125 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.021     3.146    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_gie_i_1_n_0
    SLICE_X37Y333        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.587    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.606 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.836     2.442    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y333        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_gie_reg/C
                         clock pessimism              0.383     2.825    
                         clock uncertainty            0.180     3.004    
    SLICE_X37Y333        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     3.050    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_gie_reg
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/int_isr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.128ns (18.935%)  route 0.548ns (81.065%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.521ns (routing 0.653ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.848ns (routing 1.050ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.521     2.485    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y333        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y333        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.522 f  design_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[4]/Q
                         net (fo=14, routed)          0.280     2.802    design_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg_n_0_[4]
    SLICE_X36Y333        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.041     2.843 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_isr[0]_i_2/O
                         net (fo=2, routed)           0.251     3.094    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_isr_reg02_out
    SLICE_X36Y332        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.050     3.144 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_isr[1]_i_1/O
                         net (fo=1, routed)           0.017     3.161    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_isr[1]_i_1_n_0
    SLICE_X36Y332        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_isr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.587    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.606 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.848     2.454    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X36Y332        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_isr_reg[1]/C
                         clock pessimism              0.383     2.837    
                         clock uncertainty            0.180     3.016    
    SLICE_X36Y332        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.062    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_isr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.062ns (9.538%)  route 0.588ns (90.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.462ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.498ns (routing 0.653ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.797ns (routing 1.050ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.498     2.462    design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/aclk
    SLICE_X42Y340        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y340        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.501 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i_reg[26]/Q
                         net (fo=7, routed)           0.580     3.081    design_1_i/data_source/inst/top_CNTRL_s_axi_U/s_axi_CNTRL_WDATA[26]
    SLICE_X45Y340        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.023     3.104 r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[58]_i_1/O
                         net (fo=1, routed)           0.008     3.112    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg0[26]
    SLICE_X45Y340        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.587    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.606 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.797     2.403    design_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X45Y340        FDRE                                         r  design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[58]/C
                         clock pessimism              0.383     2.786    
                         clock uncertainty            0.180     2.965    
    SLICE_X45Y340        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.012    design_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[58]
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out3_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.435ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.435ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.590ns  (logic 0.078ns (13.220%)  route 0.512ns (86.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25                                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X24Y25         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.512     0.590    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X25Y24         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y24         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  9.435    

Slack (MET) :             9.625ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.400ns  (logic 0.076ns (19.000%)  route 0.324ns (81.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10                                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X23Y10         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.324     0.400    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X23Y10         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y10         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  9.625    

Slack (MET) :             9.636ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.389ns  (logic 0.080ns (20.566%)  route 0.309ns (79.434%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13                                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X23Y13         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.309     0.389    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X22Y13         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y13         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  9.636    

Slack (MET) :             9.649ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.376ns  (logic 0.079ns (21.011%)  route 0.297ns (78.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15                                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X23Y15         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.297     0.376    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X23Y9          FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y9          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  9.649    

Slack (MET) :             9.667ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.358ns  (logic 0.078ns (21.788%)  route 0.280ns (78.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15                                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X23Y15         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.280     0.358    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X23Y9          FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y9          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  9.667    

Slack (MET) :             9.672ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.353ns  (logic 0.078ns (22.096%)  route 0.275ns (77.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13                                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X23Y13         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.275     0.353    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X23Y13         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y13         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  9.672    

Slack (MET) :             9.672ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.353ns  (logic 0.078ns (22.096%)  route 0.275ns (77.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12                                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X23Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.275     0.353    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X23Y12         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y12         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  9.672    

Slack (MET) :             9.678ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.347ns  (logic 0.079ns (22.767%)  route 0.268ns (77.233%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y124                                     0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X22Y124        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.268     0.347    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X22Y124        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y124        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  9.678    

Slack (MET) :             9.679ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.346ns  (logic 0.078ns (22.543%)  route 0.268ns (77.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19                                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X24Y19         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.268     0.346    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X22Y19         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y19         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  9.679    

Slack (MET) :             9.696ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.329ns  (logic 0.079ns (24.012%)  route 0.250ns (75.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123                                     0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X22Y123        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.250     0.329    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X22Y127        FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y127        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  9.696    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0
  To Clock:  clk_out3_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 design_1_i/stats/inst/top_CNTRL_s_axi_U/int_raw_blerr_V_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        2.020ns  (logic 0.276ns (13.663%)  route 1.744ns (86.337%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 14.241 - 10.000 ) 
    Source Clock Delay      (SCD):    4.243ns = ( 10.910 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.983ns (routing 1.711ns, distribution 1.272ns)
  Clock Net Delay (Destination): 2.435ns (routing 1.080ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.983    10.910    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y338        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_raw_blerr_V_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y338        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076    10.986 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_raw_blerr_V_reg[14]/Q
                         net (fo=1, routed)           0.594    11.580    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_raw_blerr_V[14]
    SLICE_X38Y339        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099    11.679 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[14]_i_5/O
                         net (fo=1, routed)           0.504    12.183    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[14]_i_5_n_0
    SLICE_X37Y338        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051    12.234 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[14]_i_2/O
                         net (fo=1, routed)           0.596    12.830    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[14]_i_2_n_0
    SLICE_X40Y332        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050    12.880 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[14]_i_1/O
                         net (fo=1, routed)           0.050    12.930    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[14]
    SLICE_X40Y332        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.435    14.241    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X40Y332        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[14]/C
                         clock pessimism             -0.584    13.657    
                         clock uncertainty           -0.180    13.477    
    SLICE_X40Y332        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.502    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         13.502    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.974ns  (logic 0.081ns (4.103%)  route 1.893ns (95.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.170ns = ( 10.837 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.910ns (routing 1.711ns, distribution 1.199ns)
  Clock Net Delay (Destination): 2.458ns (routing 1.080ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.910    10.837    design_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X44Y339        FDRE                                         r  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y339        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    10.918 f  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q
                         net (fo=182, routed)         1.893    12.811    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_9_alias
    SLICE_X40Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.458    14.264    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X40Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
                         clock pessimism             -0.584    13.680    
                         clock uncertainty           -0.180    13.500    
    SLICE_X40Y315        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    13.426    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -12.811    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.974ns  (logic 0.081ns (4.103%)  route 1.893ns (95.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.170ns = ( 10.837 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.910ns (routing 1.711ns, distribution 1.199ns)
  Clock Net Delay (Destination): 2.458ns (routing 1.080ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.910    10.837    design_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X44Y339        FDRE                                         r  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y339        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    10.918 f  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q
                         net (fo=182, routed)         1.893    12.811    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_9_alias
    SLICE_X40Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.458    14.264    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X40Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                         clock pessimism             -0.584    13.680    
                         clock uncertainty           -0.180    13.500    
    SLICE_X40Y315        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    13.426    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -12.811    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.974ns  (logic 0.081ns (4.103%)  route 1.893ns (95.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.170ns = ( 10.837 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.910ns (routing 1.711ns, distribution 1.199ns)
  Clock Net Delay (Destination): 2.458ns (routing 1.080ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.910    10.837    design_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X44Y339        FDRE                                         r  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y339        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    10.918 f  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q
                         net (fo=182, routed)         1.893    12.811    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_9_alias
    SLICE_X40Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.458    14.264    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X40Y315        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[3]/C
                         clock pessimism             -0.584    13.680    
                         clock uncertainty           -0.180    13.500    
    SLICE_X40Y315        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    13.426    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[3]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -12.811    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 design_1_i/stats/inst/top_CNTRL_s_axi_U/int_raw_blerr_V_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.936ns  (logic 0.292ns (15.083%)  route 1.644ns (84.917%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 14.244 - 10.000 ) 
    Source Clock Delay      (SCD):    4.245ns = ( 10.912 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.985ns (routing 1.711ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.080ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.985    10.912    design_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y339        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_raw_blerr_V_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y339        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    10.991 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/int_raw_blerr_V_reg[29]/Q
                         net (fo=1, routed)           0.538    11.529    design_1_i/stats/inst/top_CNTRL_s_axi_U/int_raw_blerr_V[29]
    SLICE_X38Y342        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    11.652 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[29]_i_5/O
                         net (fo=1, routed)           0.527    12.179    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[29]_i_5_n_0
    SLICE_X37Y345        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    12.232 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[29]_i_2/O
                         net (fo=1, routed)           0.520    12.752    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[29]_i_2_n_0
    SLICE_X42Y336        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037    12.789 r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[29]_i_1/O
                         net (fo=1, routed)           0.059    12.848    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[29]
    SLICE_X42Y336        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.438    14.244    design_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X42Y336        FDRE                                         r  design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[29]/C
                         clock pessimism             -0.584    13.660    
                         clock uncertainty           -0.180    13.480    
    SLICE_X42Y336        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    13.505    design_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         13.505    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.977ns  (logic 0.389ns (19.676%)  route 1.588ns (80.324%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns = ( 10.918 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.991ns (routing 1.711ns, distribution 1.280ns)
  Clock Net Delay (Destination): 2.487ns (routing 1.080ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.991    10.918    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X32Y327        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y327        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    10.997 r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[1]/Q
                         net (fo=3, routed)           0.254    11.251    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[31]_0[1]
    SLICE_X33Y326        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    11.401 r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[1]_i_4/O
                         net (fo=1, routed)           0.010    11.411    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[1]_i_4_n_0
    SLICE_X33Y326        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064    11.475 r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[1]_i_2/O
                         net (fo=1, routed)           0.715    12.190    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[1]_i_2_n_0
    SLICE_X33Y326        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096    12.286 r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.609    12.895    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[1]_i_1_n_0
    SLICE_X35Y327        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.487    14.293    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X35Y327        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[1]/C
                         clock pessimism             -0.584    13.709    
                         clock uncertainty           -0.180    13.529    
    SLICE_X35Y327        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    13.554    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         13.554    
                         arrival time                         -12.895    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.918ns  (logic 0.081ns (4.223%)  route 1.837ns (95.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    4.170ns = ( 10.837 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.910ns (routing 1.711ns, distribution 1.199ns)
  Clock Net Delay (Destination): 2.459ns (routing 1.080ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.910    10.837    design_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X44Y339        FDRE                                         r  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y339        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    10.918 f  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q
                         net (fo=182, routed)         1.837    12.755    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_9_alias
    SLICE_X40Y316        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.459    14.265    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X40Y316        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[1]/C
                         clock pessimism             -0.584    13.681    
                         clock uncertainty           -0.180    13.501    
    SLICE_X40Y316        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    13.427    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[1]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.918ns  (logic 0.081ns (4.223%)  route 1.837ns (95.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    4.170ns = ( 10.837 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.910ns (routing 1.711ns, distribution 1.199ns)
  Clock Net Delay (Destination): 2.459ns (routing 1.080ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       2.910    10.837    design_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X44Y339        FDRE                                         r  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y339        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    10.918 f  design_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q
                         net (fo=182, routed)         1.837    12.755    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_9_alias
    SLICE_X40Y316        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.459    14.265    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X40Y316        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C
                         clock pessimism             -0.584    13.681    
                         clock uncertainty           -0.180    13.501    
    SLICE_X40Y316        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074    13.427    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[2]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.836ns  (logic 0.337ns (18.355%)  route 1.499ns (81.645%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 14.239 - 10.000 ) 
    Source Clock Delay      (SCD):    4.304ns = ( 10.971 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.044ns (routing 1.711ns, distribution 1.333ns)
  Clock Net Delay (Destination): 2.433ns (routing 1.080ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       3.044    10.971    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y372        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y372        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    11.049 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[1]/Q
                         net (fo=1, routed)           0.630    11.679    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V[1]
    SLICE_X39Y368        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088    11.767 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[1]_i_5/O
                         net (fo=1, routed)           0.021    11.788    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[1]_i_5_n_0
    SLICE_X39Y368        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068    11.856 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[1]_i_2/O
                         net (fo=1, routed)           0.168    12.024    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[1]_i_2_n_0
    SLICE_X39Y368        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103    12.127 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.680    12.807    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[1]_i_1_n_0
    SLICE_X38Y330        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.433    14.239    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X38Y330        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[1]/C
                         clock pessimism             -0.584    13.655    
                         clock uncertainty           -0.180    13.475    
    SLICE_X38Y330        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    13.500    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         13.500    
                         arrival time                         -12.807    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.894ns  (logic 0.167ns (8.817%)  route 1.727ns (91.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.319ns = ( 10.986 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.059ns (routing 1.711ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.507ns (routing 1.080ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       3.059    10.986    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X36Y373        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y373        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    11.065 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[14]/Q
                         net (fo=1, routed)           1.655    12.720    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V[14]
    SLICE_X37Y371        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    12.808 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[14]_i_1/O
                         net (fo=1, routed)           0.072    12.880    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[14]_i_1_n_0
    SLICE_X37Y371        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.507    14.313    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y371        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[14]/C
                         clock pessimism             -0.584    13.729    
                         clock uncertainty           -0.180    13.549    
    SLICE_X37Y371        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    13.574    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         13.574    
                         arrival time                         -12.880    
  -------------------------------------------------------------------
                         slack                                  0.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.074ns (21.143%)  route 0.276ns (78.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.666ns (routing 0.937ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.726ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.666     2.632    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y368        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y368        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.671 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[17]/Q
                         net (fo=3, routed)           0.255     2.926    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[31]_0[17]
    SLICE_X39Y372        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.035     2.961 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[17]_i_1/O
                         net (fo=1, routed)           0.021     2.982    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[17]_i_1_n_0
    SLICE_X39Y372        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.707     2.310    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X39Y372        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[17]/C
                         clock pessimism              0.383     2.693    
                         clock uncertainty            0.180     2.872    
    SLICE_X39Y372        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.918    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.062ns (17.514%)  route 0.292ns (82.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.667ns (routing 0.937ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.726ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.667     2.633    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X36Y375        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y375        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.673 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[13]/Q
                         net (fo=1, routed)           0.268     2.941    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V[13]
    SLICE_X39Y372        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.022     2.963 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[13]_i_1/O
                         net (fo=1, routed)           0.024     2.987    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[13]_i_1_n_0
    SLICE_X39Y372        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.707     2.310    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X39Y372        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[13]/C
                         clock pessimism              0.383     2.693    
                         clock uncertainty            0.180     2.872    
    SLICE_X39Y372        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.918    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.062ns (15.776%)  route 0.331ns (84.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.602ns (routing 0.937ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.726ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.602     2.568    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X38Y323        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y323        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.608 r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[28]/Q
                         net (fo=1, routed)           0.314     2.922    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V[28]
    SLICE_X38Y325        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     2.944 r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[28]_i_1/O
                         net (fo=1, routed)           0.017     2.961    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[28]_i_1_n_0
    SLICE_X38Y325        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.673     2.276    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X38Y325        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[28]/C
                         clock pessimism              0.383     2.659    
                         clock uncertainty            0.180     2.838    
    SLICE_X38Y325        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.884    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.061ns (17.183%)  route 0.294ns (82.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.669ns (routing 0.937ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.726ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.669     2.635    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y374        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y374        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.673 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[22]/Q
                         net (fo=1, routed)           0.279     2.952    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V[22]
    SLICE_X40Y372        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     2.975 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[22]_i_1/O
                         net (fo=1, routed)           0.015     2.990    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[22]_i_1_n_0
    SLICE_X40Y372        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.702     2.305    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X40Y372        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[22]/C
                         clock pessimism              0.383     2.688    
                         clock uncertainty            0.180     2.867    
    SLICE_X40Y372        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.913    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.100ns (27.548%)  route 0.263ns (72.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.669ns (routing 0.937ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.726ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.669     2.635    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y374        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y374        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.675 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[23]/Q
                         net (fo=1, routed)           0.245     2.920    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V[23]
    SLICE_X39Y372        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.060     2.980 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[23]_i_1/O
                         net (fo=1, routed)           0.018     2.998    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[23]_i_1_n_0
    SLICE_X39Y372        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.707     2.310    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X39Y372        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[23]/C
                         clock pessimism              0.383     2.693    
                         clock uncertainty            0.180     2.872    
    SLICE_X39Y372        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.918    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.053ns (13.486%)  route 0.340ns (86.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.669ns (routing 0.937ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.726ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.669     2.635    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y374        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y374        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.674 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[28]/Q
                         net (fo=1, routed)           0.319     2.993    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V[28]
    SLICE_X37Y373        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     3.007 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[28]_i_1/O
                         net (fo=1, routed)           0.021     3.028    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[28]_i_1_n_0
    SLICE_X37Y373        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.733     2.336    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y373        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[28]/C
                         clock pessimism              0.383     2.719    
                         clock uncertainty            0.180     2.898    
    SLICE_X37Y373        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.944    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.076ns (21.170%)  route 0.283ns (78.830%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.676ns (routing 0.937ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.726ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.676     2.642    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X36Y370        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y370        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.681 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_ready_reg/Q
                         net (fo=1, routed)           0.024     2.705    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_ready
    SLICE_X36Y370        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     2.727 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[3]_i_2/O
                         net (fo=1, routed)           0.242     2.969    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[3]_i_2_n_0
    SLICE_X38Y368        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     2.984 r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.017     3.001    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[3]
    SLICE_X38Y368        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.704     2.307    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X38Y368        FDRE                                         r  design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.383     2.690    
                         clock uncertainty            0.180     2.869    
    SLICE_X38Y368        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.915    design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.054ns (13.300%)  route 0.352ns (86.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.600ns (routing 0.937ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.726ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.600     2.566    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X43Y324        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y324        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.605 r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[20]/Q
                         net (fo=1, routed)           0.337     2.942    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V[20]
    SLICE_X43Y324        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     2.957 r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[20]_i_1/O
                         net (fo=1, routed)           0.015     2.972    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[20]_i_1_n_0
    SLICE_X43Y324        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.674     2.277    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X43Y324        FDRE                                         r  design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[20]/C
                         clock pessimism              0.383     2.660    
                         clock uncertainty            0.180     2.839    
    SLICE_X43Y324        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.885    design_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.061ns (14.806%)  route 0.351ns (85.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.599ns (routing 0.937ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.726ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.599     2.565    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X39Y331        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y331        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.604 r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[17]/Q
                         net (fo=1, routed)           0.325     2.929    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V[17]
    SLICE_X39Y324        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.022     2.951 r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[17]_i_1/O
                         net (fo=1, routed)           0.026     2.977    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[17]_i_1_n_0
    SLICE_X39Y324        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.678     2.281    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X39Y324        FDRE                                         r  design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[17]/C
                         clock pessimism              0.383     2.664    
                         clock uncertainty            0.180     2.843    
    SLICE_X39Y324        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.889    design_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.061ns (15.099%)  route 0.343ns (84.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.633ns (routing 0.937ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.726ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  design_1_i/clk_wiz/inst/clkout2_buf/O
    X2Y5 (CLOCK_ROOT)    net (fo=25831, routed)       1.633     2.599    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X33Y330        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y330        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.638 r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[16]/Q
                         net (fo=1, routed)           0.326     2.964    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V[16]
    SLICE_X33Y330        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     2.986 r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[16]_i_1/O
                         net (fo=1, routed)           0.017     3.003    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[16]_i_1_n_0
    SLICE_X33Y330        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.704     2.307    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X33Y330        FDRE                                         r  design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[16]/C
                         clock pessimism              0.383     2.690    
                         clock uncertainty            0.180     2.869    
    SLICE_X33Y330        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.915    design_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_design_1_clk_wiz_0
  To Clock:  clk_out3_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.226ns (20.677%)  route 0.867ns (79.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.080ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y22         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.131 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     4.244    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y23         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.392 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.754     5.146    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y21         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.513    14.319    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y21         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.336    13.982    
                         clock uncertainty           -0.060    13.923    
    SLICE_X28Y21         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    13.857    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.226ns (20.677%)  route 0.867ns (79.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.080ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y22         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.131 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     4.244    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y23         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.392 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.754     5.146    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y21         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.513    14.319    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y21         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.336    13.982    
                         clock uncertainty           -0.060    13.923    
    SLICE_X28Y21         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    13.857    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.226ns (20.677%)  route 0.867ns (79.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.080ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y22         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.131 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     4.244    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y23         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.392 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.754     5.146    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y21         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.513    14.319    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y21         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.336    13.982    
                         clock uncertainty           -0.060    13.923    
    SLICE_X28Y21         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066    13.857    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.226ns (20.677%)  route 0.867ns (79.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.080ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y22         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.131 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     4.244    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y23         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.392 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.754     5.146    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y21         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.513    14.319    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y21         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.336    13.982    
                         clock uncertainty           -0.060    13.923    
    SLICE_X28Y21         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    13.857    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.226ns (20.677%)  route 0.867ns (79.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.080ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y22         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.131 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     4.244    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y23         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.392 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.754     5.146    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y21         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.513    14.319    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y21         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.336    13.982    
                         clock uncertainty           -0.060    13.923    
    SLICE_X28Y21         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    13.857    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.226ns (20.677%)  route 0.867ns (79.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.080ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y22         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.131 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     4.244    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y23         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.392 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.754     5.146    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y21         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.513    14.319    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y21         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.336    13.982    
                         clock uncertainty           -0.060    13.923    
    SLICE_X28Y21         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    13.857    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.713ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.226ns (20.734%)  route 0.864ns (79.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.512ns (routing 1.080ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y22         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.131 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     4.244    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y23         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.392 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.751     5.143    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X28Y21         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.512    14.318    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y21         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.336    13.981    
                         clock uncertainty           -0.060    13.922    
    SLICE_X28Y21         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    13.856    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  8.713    

Slack (MET) :             8.713ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.226ns (20.734%)  route 0.864ns (79.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.512ns (routing 1.080ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y22         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.131 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     4.244    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y23         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.392 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.751     5.143    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X28Y21         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.512    14.318    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y21         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.336    13.981    
                         clock uncertainty           -0.060    13.922    
    SLICE_X28Y21         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    13.856    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  8.713    

Slack (MET) :             8.713ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.226ns (20.734%)  route 0.864ns (79.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.512ns (routing 1.080ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y22         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.131 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     4.244    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y23         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.392 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.751     5.143    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X28Y21         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.512    14.318    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y21         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.336    13.981    
                         clock uncertainty           -0.060    13.922    
    SLICE_X28Y21         FDPE (Recov_GFF_SLICEM_C_PRE)
                                                     -0.066    13.856    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  8.713    

Slack (MET) :             8.713ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.226ns (20.734%)  route 0.864ns (79.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.189ns, distribution 1.607ns)
  Clock Net Delay (Destination): 2.512ns (routing 1.080ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.796     4.053    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y22         FDRE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.131 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.113     4.244    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X30Y23         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.392 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.751     5.143    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y21         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        2.512    14.318    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y21         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.336    13.981    
                         clock uncertainty           -0.060    13.922    
    SLICE_X28Y21         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    13.856    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  8.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.040ns (37.037%)  route 0.068ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.550ns (routing 0.653ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.726ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.550     2.514    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y23         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.554 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.068     2.622    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y23         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.745     2.348    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X25Y23         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.182     2.530    
    SLICE_X25Y23         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.510    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.545ns (routing 0.653ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.726ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.545     2.509    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y15         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.549 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.093     2.642    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y16         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.742     2.345    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X26Y16         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.189     2.534    
    SLICE_X26Y16         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.514    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.545ns (routing 0.653ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.726ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.545     2.509    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y15         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.549 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.093     2.642    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y16         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.742     2.345    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X26Y16         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.189     2.534    
    SLICE_X26Y16         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.514    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.545ns (routing 0.653ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.726ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.545     2.509    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y15         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.549 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.093     2.642    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y16         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.738     2.341    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X26Y16         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.189     2.530    
    SLICE_X26Y16         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.510    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.545ns (routing 0.653ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.726ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.545     2.509    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X26Y23         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.549 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.092     2.641    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X26Y24         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.737     2.340    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X26Y24         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.189     2.529    
    SLICE_X26Y24         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.509    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.545ns (routing 0.653ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.726ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.545     2.509    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X26Y23         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.549 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.092     2.641    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X26Y24         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.737     2.340    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X26Y24         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.189     2.529    
    SLICE_X26Y24         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.509    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.553ns (routing 0.653ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.726ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.553     2.517    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X24Y7          FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.556 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.130     2.686    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X23Y6          FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.749     2.352    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X23Y6          FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.219     2.571    
    SLICE_X23Y6          FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     2.551    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.214%)  route 0.129ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.553ns (routing 0.653ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.726ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.553     2.517    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X24Y7          FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.556 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.129     2.685    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X23Y6          FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.747     2.350    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X23Y6          FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.219     2.569    
    SLICE_X23Y6          FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.549    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.214%)  route 0.129ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.553ns (routing 0.653ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.726ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.553     2.517    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X24Y7          FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.556 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.129     2.685    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X23Y6          FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.747     2.350    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X23Y6          FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.219     2.569    
    SLICE_X23Y6          FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.549    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.038ns (23.030%)  route 0.127ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.556ns (routing 0.653ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.726ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.556     2.520    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X24Y8          FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.558 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.127     2.685    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X23Y7          FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  design_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6607, routed)        1.743     2.346    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X23Y7          FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.219     2.565    
    SLICE_X23Y7          FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     2.545    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.499ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.231ns (18.720%)  route 1.003ns (81.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.453ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.410ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.739     1.965    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y73         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.044 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.258    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y73         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.410 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.789     3.199    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y74         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.550    11.732    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y74         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.162    11.894    
                         clock uncertainty           -0.130    11.764    
    SLICE_X24Y74         FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066    11.698    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  8.499    

Slack (MET) :             8.499ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.231ns (18.720%)  route 1.003ns (81.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.453ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.410ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.739     1.965    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y73         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.044 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.258    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y73         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.410 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.789     3.199    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y74         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.550    11.732    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y74         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.162    11.894    
                         clock uncertainty           -0.130    11.764    
    SLICE_X24Y74         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    11.698    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  8.499    

Slack (MET) :             8.499ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.231ns (18.720%)  route 1.003ns (81.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.453ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.410ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.739     1.965    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y73         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.044 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.258    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y73         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.410 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.789     3.199    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y74         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.550    11.732    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y74         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.162    11.894    
                         clock uncertainty           -0.130    11.764    
    SLICE_X24Y74         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.698    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  8.499    

Slack (MET) :             8.499ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.231ns (18.720%)  route 1.003ns (81.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.453ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.410ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.739     1.965    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y73         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.044 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.258    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y73         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.410 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.789     3.199    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y74         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.550    11.732    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y74         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.162    11.894    
                         clock uncertainty           -0.130    11.764    
    SLICE_X24Y74         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.698    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -3.199    
  -------------------------------------------------------------------
                         slack                                  8.499    

Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.231ns (18.765%)  route 1.000ns (81.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.453ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.410ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.739     1.965    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y73         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.044 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.258    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y73         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.410 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.786     3.196    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y74         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.549    11.731    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y74         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.162    11.893    
                         clock uncertainty           -0.130    11.763    
    SLICE_X24Y74         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.697    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                  8.501    

Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.231ns (18.765%)  route 1.000ns (81.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.453ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.410ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.739     1.965    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y73         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.044 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.258    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y73         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.410 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.786     3.196    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y74         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.549    11.731    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y74         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.162    11.893    
                         clock uncertainty           -0.130    11.763    
    SLICE_X24Y74         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.697    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                  8.501    

Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.231ns (18.765%)  route 1.000ns (81.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.453ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.410ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.739     1.965    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y73         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.044 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.258    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y73         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.410 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.786     3.196    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y74         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.549    11.731    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y74         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.162    11.893    
                         clock uncertainty           -0.130    11.763    
    SLICE_X24Y74         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    11.697    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                  8.501    

Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.231ns (18.765%)  route 1.000ns (81.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.453ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.410ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.739     1.965    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y73         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.044 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.258    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y73         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.410 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.786     3.196    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y74         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.549    11.731    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y74         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.162    11.893    
                         clock uncertainty           -0.130    11.763    
    SLICE_X24Y74         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    11.697    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                  8.501    

Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.231ns (18.765%)  route 1.000ns (81.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.453ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.410ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.739     1.965    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y73         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.044 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.258    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y73         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.410 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.786     3.196    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y74         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.549    11.731    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y74         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.162    11.893    
                         clock uncertainty           -0.130    11.763    
    SLICE_X24Y74         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    11.697    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                  8.501    

Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.231ns (18.765%)  route 1.000ns (81.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.453ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.410ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.739     1.965    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y73         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.044 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.214     2.258    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y73         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.410 f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.786     3.196    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y74         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.549    11.731    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y74         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.162    11.893    
                         clock uncertainty           -0.130    11.763    
    SLICE_X24Y74         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    11.697    design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                  8.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.970ns (routing 0.244ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.275ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        0.970     1.090    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X24Y16         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.129 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.120     1.249    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y16         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.099     1.246    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X23Y16         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.106     1.140    
    SLICE_X23Y16         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.120    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.970ns (routing 0.244ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.275ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        0.970     1.090    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X24Y16         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.129 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.120     1.249    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y16         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.099     1.246    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X23Y16         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.106     1.140    
    SLICE_X23Y16         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.120    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.970ns (routing 0.244ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.275ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        0.970     1.090    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X24Y16         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.129 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.120     1.249    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y16         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.099     1.246    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X23Y16         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.106     1.140    
    SLICE_X23Y16         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.120    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.970ns (routing 0.244ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.275ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        0.970     1.090    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X24Y16         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.129 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.120     1.249    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y16         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.099     1.246    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X23Y16         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.106     1.140    
    SLICE_X23Y16         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.120    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.970ns (routing 0.244ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.275ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        0.970     1.090    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X24Y16         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.129 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.119     1.248    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y16         FDPE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.098     1.245    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X23Y16         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.106     1.139    
    SLICE_X23Y16         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.119    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.970ns (routing 0.244ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.275ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        0.970     1.090    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X24Y16         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.129 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.119     1.248    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y16         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.098     1.245    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X23Y16         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.106     1.139    
    SLICE_X23Y16         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.119    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.970ns (routing 0.244ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.275ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        0.970     1.090    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X24Y16         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.129 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.119     1.248    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y16         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.098     1.245    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X23Y16         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.106     1.139    
    SLICE_X23Y16         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.119    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.970ns (routing 0.244ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.275ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        0.970     1.090    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X24Y16         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.129 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.119     1.248    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y16         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.098     1.245    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X23Y16         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.106     1.139    
    SLICE_X23Y16         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.119    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.970ns (routing 0.244ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.275ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        0.970     1.090    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X24Y16         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.129 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.119     1.248    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y16         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.098     1.245    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X23Y16         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.106     1.139    
    SLICE_X23Y16         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.119    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.970ns (routing 0.244ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.275ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        0.970     1.090    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X24Y16         FDPE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.129 f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.119     1.248    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y16         FDCE                                         f  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=9989, routed)        1.098     1.245    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X23Y16         FDCE                                         r  design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.106     1.139    
    SLICE_X23Y16         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.119    design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.129    





