<?xml version="1.0"?>

<sdl version="2.0"/>

<variables>
    <lat> 1ns </lat>
	<buslat> 50ps </buslat>
    <netlat> 10ns </netlat>
</variables>

<param_include>
  <M5Params>
        <debug>                     0    </debug>
        <memory_trace>              0    </memory_trace>
        <info>                    yes    </info>
        <registerExit>            yes    </registerExit>
        <frequency>             2 Ghz    </frequency>
        <statFile>            out.txt    </statFile>
        <configFile>  directory-8cores-2nodesM5.xml   </configFile> 
  </M5Params>

  <l1CacheParams>
        <debug> 0 </debug>
        <debug_level> 6 </debug_level>
        <coherence_protocol> MSI </coherence_protocol>
        <cache_frequency> 2 Ghz  </cache_frequency>
        <replacement_policy> lru </replacement_policy> 
        <associativity> 1 </associativity>
        <cache_size> 8 KB </cache_size>
        <cache_line_size> 64 </cache_line_size>
        <low_network_links> 1 </low_network_links>
        <access_latency_cycles> 2  </access_latency_cycles>
        <mshr_num_entries> 4096 </mshr_num_entries>
        <L1> 1 </L1>
  </l1CacheParams>

  <l2CacheParams>
        <debug> 0 </debug>
        <debug_level> 6 </debug_level>
        <coherence_protocol> MSI </coherence_protocol>
        <cache_frequency> 2.0 Ghz  </cache_frequency>
        <replacement_policy> lru </replacement_policy> 
        <associativity> 4 </associativity>
        <cache_size> 64 KB </cache_size>
        <cache_line_size> 64 </cache_line_size>
        <low_network_links> 1 </low_network_links>
        <high_network_links> 1 </high_network_links>
        <access_latency_cycles> 6  </access_latency_cycles>
        <mshr_num_entries> 4096 </mshr_num_entries>
        <L1> 0 </L1>
        <directory_at_next_level> 1 </directory_at_next_level>
  </l2CacheParams>

    <RouterParams>
        <topology>  merlin.singlerouter </topology>
        <link_bw> 1GB/s </link_bw>
        <xbar_bw> 1GB/s </xbar_bw>
        <input_buf_size> 1KB </input_buf_size>
        <output_buf_size> 1KB </output_buf_size>
        <flit_size> 72B </flit_size>
    </RouterParams>

    <busParams>
        <bus_frequency> 2 Ghz </bus_frequency>
    </busParams>

    <DirCtrlParams>
        <debug> 0 </debug>
        <coherence_protocol> MSI </coherence_protocol>
        <network_bw>        1GB/s </network_bw>
        <interleave_size>    0 </interleave_size>
        <interleave_step>    0 </interleave_step>
        <backing_store_size>  0 </backing_store_size> <!-- 16 MB -->
        <entry_cache_size>    32768 </entry_cache_size>
        <printStats>        ${DIR_STATS} </printStats>
    </DirCtrlParams>

    <MemParams>
        <!-- <access_time> 20ns </access_time> -->
        <debug> 0  </debug>
        <coherence_protocol> MSI </coherence_protocol>
        <rangeStart>  0 </rangeStart>
        <access_time> 25 ns </access_time>
        <mem_size>    512  </mem_size>
        <clock>       1.6GHz </clock>
    </MemParams>
</param_include>

<config>
    stopAtCycle=200ms
    debug-file=outT
</config>

<sst>
    <component name=system type=m5C.M5 rank=0 >
        <params include=M5Params>
            <mem_initializer_port> core0-dcache </mem_initializer_port>
        </params>
        <link name=core0-dcache port=core0-dcache latency=$lat />    
        <link name=core0-icache port=core0-icache latency=$lat />    
        <link name=core1-dcache port=core1-dcache latency=$lat />    
        <link name=core1-icache port=core1-icache latency=$lat />    
        <link name=core2-dcache port=core2-dcache latency=$lat />    
        <link name=core2-icache port=core2-icache latency=$lat />    
        <link name=core3-dcache port=core3-dcache latency=$lat />    
        <link name=core3-icache port=core3-icache latency=$lat />    
        <link name=core4-dcache port=core4-dcache latency=$lat />    
        <link name=core4-icache port=core4-icache latency=$lat />    
        <link name=core5-dcache port=core5-dcache latency=$lat />    
        <link name=core5-icache port=core5-icache latency=$lat />    
        <link name=core6-dcache port=core6-dcache latency=$lat />    
        <link name=core6-icache port=core6-icache latency=$lat />    
        <link name=core7-dcache port=core7-dcache latency=$lat />    
        <link name=core7-icache port=core7-icache latency=$lat />    
    </component>
   

	<component name="c0.l1Dcache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core0-dcache port=high_network_0 latency=$lat />
		<link name=c0dcache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c0.l1Icache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core0-icache port=high_network_0 latency=$lat />
		<link name=c0icache_bus_link port=low_network_0 latency=$buslat />
	</component>


	<component name="c1.l1Dcache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core1-dcache port=high_network_0 latency=$lat />
		<link name=c1dcache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c1.l1Icache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core1-icache port=high_network_0 latency=$lat />
		<link name=c1icache_bus_link port=low_network_0 latency=$buslat />
	</component>


	<component name="c2.l1Dcache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core2-dcache port=high_network_0 latency=$lat />
		<link name=c2dcache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c2.l1Icache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core2-icache port=high_network_0 latency=$lat />
		<link name=c2icache_bus_link port=low_network_0 latency=$buslat />
	</component>


	<component name="c3.l1Dcache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core3-dcache port=high_network_0 latency=$lat />
		<link name=c3dcache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c3.l1Icache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core3-icache port=high_network_0 latency=$lat />
		<link name=c3icache_bus_link port=low_network_0 latency=$buslat />
	</component>


	<component name="c4.l1Dcache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core4-dcache port=high_network_0 latency=$lat />
		<link name=c4dcache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c4.l1Icache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core4-icache port=high_network_0 latency=$lat />
		<link name=c4icache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c5.l1Dcache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core5-dcache port=high_network_0 latency=$lat />
		<link name=c5dcache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c5.l1Icache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core5-icache port=high_network_0 latency=$lat />
		<link name=c5icache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c6.l1Dcache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core6-dcache port=high_network_0 latency=$lat />
		<link name=c6dcache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c6.l1Icache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core6-icache port=high_network_0 latency=$lat />
		<link name=c6icache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c7.l1Dcache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core7-dcache port=high_network_0 latency=$lat />
		<link name=c7dcache_bus_link port=low_network_0 latency=$buslat />
	</component>

	<component name="c7.l1Icache" type="memHierarchy.Cache">
        <params include=l1CacheParams />
		<link name=core7-icache port=high_network_0 latency=$lat />
		<link name=c7icache_bus_link port=low_network_0 latency=$buslat />
	</component>

    <component name="n0.bus" type="memHierarchy.Bus">
        <params include=busParams />
		<link name=c0dcache_bus_link port=high_network_0 latency=$buslat />
		<link name=c0icache_bus_link port=high_network_1 latency=$buslat />
		<link name=c1dcache_bus_link port=high_network_2 latency=$buslat />
		<link name=c1icache_bus_link port=high_network_3 latency=$buslat />
		<link name=c2dcache_bus_link port=high_network_4 latency=$buslat />
		<link name=c2icache_bus_link port=high_network_5 latency=$buslat />
		<link name=c3dcache_bus_link port=high_network_6 latency=$buslat />
		<link name=c3icache_bus_link port=high_network_7 latency=$buslat />
		<link name=n0bus_n0l2cache port=low_network_0 latency=$buslat />
    </component>

	<component name="n0.l2cache" type="memHierarchy.Cache">
		<params include=l2CacheParams>
            <network_address> 2 </network_address>
        </params>
		<link name=n0bus_n0l2cache port=high_network_0 latency=$buslat />
		<link name=n0bus_memory port=directory latency=$buslat />
	</component>

    <component name="n1.bus" type="memHierarchy.Bus">
        <params include=busParams />
		<link name=c4dcache_bus_link port=high_network_0 latency=$buslat />
		<link name=c4icache_bus_link port=high_network_1 latency=$buslat />
		<link name=c5dcache_bus_link port=high_network_2 latency=$buslat />
		<link name=c5icache_bus_link port=high_network_3 latency=$buslat />
		<link name=c6dcache_bus_link port=high_network_4 latency=$buslat />
		<link name=c6icache_bus_link port=high_network_5 latency=$buslat />
		<link name=c7dcache_bus_link port=high_network_6 latency=$buslat />
		<link name=c7icache_bus_link port=high_network_7 latency=$buslat />
		<link name=n1bus_n1l2cache port=low_network_0 latency=$buslat />
    </component>

	<component name="n1.l2cache" type="memHierarchy.Cache">
		<params include=l2CacheParams>
            <network_address> 3 </network_address>
        </params>
		<link name=n1bus_n1l2cache port=high_network_0 latency=$buslat />
		<link name=n1bus_memory port=directory latency=$buslat />
	</component>

    <component name="chipRtr" type=merlin.hr_router >
        <params include=RouterParams >
            <num_ports> 4 </num_ports>
            <id> 0 </id>
        </params>
        
        <link name=dirctrl0_bus port=port0 latency=$netlat />
        <link name=dirctrl1_bus port=port1 latency=$netlat />
        <link name=n0bus_memory port=port2 latency=$netlat />
        <link name=n1bus_memory port=port3 latency=$netlat />
    </component>

    <component name="dirctrl0" type=memHierarchy.DirectoryController >
        <params include=DirCtrlParams >
            <network_address> 0 </network_address>
            <addr_range_start> 0x0 </addr_range_start>
            <addr_range_end>   0x1FFFFFFF </addr_range_end> 
        </params>
        <link name=dirctrl0_mem port=memory latency=$buslat />
        <link name=dirctrl0_bus port=network latency=$buslat />
    </component>
    
    <component name="memory0" type=memHierarchy.MemController >
        <params include=MemParams />
        <link name=dirctrl0_mem port=direct_link latency=$buslat />
    </component>
    
    <component name="dirctrl1" type=memHierarchy.DirectoryController >
        <params include=DirCtrlParams >
            <network_address> 1 </network_address>
            <addr_range_start> 0x20000000 </addr_range_start>
            <addr_range_end>   0x3FFFFFFF </addr_range_end> 
        </params>
        <link name=dirctrl1_mem port=memory latency=$buslat />
        <link name=dirctrl1_bus port=network latency=$buslat />
    </component>
    
    <component name="memory1" type=memHierarchy.MemController >
        <params include=MemParams />
        <link name=dirctrl1_mem port=direct_link latency=$buslat />
    </component>
   
</sst>
