Search.setIndex({docnames:["auto_basic/display_hierarchical_netlist","auto_basic/display_info","auto_basic/group_ungroup_cells","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/partitioning_experiments","auto_basic/wire_feedthrough","auto_openfpga_basic/01_fpga_arch_parse","auto_openfpga_basic/02_fpga_basic_elements","auto_openfpga_basic/03_initial_placement","auto_openfpga_basic/04_fpga_grid_generation","auto_openfpga_basic/05_fpga_instance_name","auto_openfpga_basic/06_FloorplanDesign01","auto_openfpga_basic/07_FloorplanHeterogeneousDesign01","auto_openfpga_basic/08_grid_floor_plan_example","auto_openfpga_basic/index","auto_openfpga_basic/rename_modules","auto_openfpga_clock_tree/01_connection_patterns","auto_openfpga_clock_tree/02_create_htree","auto_openfpga_clock_tree/03_create_htree","auto_openfpga_clock_tree/04_create_clock_tree","auto_openfpga_clock_tree/05_clock_tree_insertion","auto_openfpga_clock_tree/06_reset_feedthrough","auto_openfpga_clock_tree/07_clock_tree_example1","auto_openfpga_clock_tree/08_clock_tree_example2","auto_openfpga_clock_tree/09_clock_tree_example3","auto_openfpga_clock_tree/09_clock_tree_example4","auto_openfpga_clock_tree/index","auto_openfpga_config_chain/configuration_chain","auto_openfpga_config_chain/extract_configuration_order","auto_openfpga_config_chain/index","auto_openfpga_rendering/01_floorplan_rendering","auto_openfpga_rendering/02_render_routing_box","auto_openfpga_rendering/03_render_edge_routing_box","auto_openfpga_rendering/index","auto_openfpga_tiling/01_netlist_to_graph","auto_openfpga_tiling/02_switch_partition_01","auto_openfpga_tiling/03_switch_partition_02","auto_openfpga_tiling/04_switch_partition_03","auto_openfpga_tiling/05_module_partition","auto_openfpga_tiling/06_tile_creation","auto_openfpga_tiling/08_area_opimized_tiles","auto_openfpga_tiling/index","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/nested_hierarchy","auto_sample_verilog/square_grid","developers/index","example","index","introduction/install","introduction/tutorial","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/instance","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/classes/port","reference/classes/wire","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/routing_render","reference/openfpga/tile01","reference/utility/generated/util.ConnectPoint","reference/utility/generated/util.ConnectPointList","reference/utility/generated/util.ConnectionPattern","reference/utility/generated/util.FPGAGridGen","reference/utility/generated/util.FloorPlanViz","reference/utility/generated/util.GridFloorplanGen","reference/utility/generated/util.OpenFPGA","reference/utility/generated/util.OpenFPGA_Arch","reference/utility/generated/util.OpenFPGA_Config_Generator","reference/utility/generated/util.OpenFPGA_Placement_Generator","reference/utility/generated/util.OpenFPGA_Tile_Generator","reference/utility/generated/util.RoutingRender","reference/utility/generated/util.Tile01","reference/utility/generated/util.cb_renderer","reference/utility/generated/util.config_chain_01","reference/utility/generated/util.config_chain_simple","reference/utility/generated/util.get_attr","reference/utility/generated/util.get_names","reference/utility/generated/util.initial_placement","reference/utility/generated/util.prepare_graph_from_nx","reference/utility/generated/util.run_metis","reference/utility/generated/util.sb_renderer","reference/utility/generated/util.write_metis_graph","reference/utility/index","reference/visualization/architecture_visualizer","reference/visualization/floorplan_visualizer","reference/visualization/index","sample_netlist","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_hierarchical_netlist.rst","auto_basic/display_info.rst","auto_basic/group_ungroup_cells.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/partitioning_experiments.rst","auto_basic/wire_feedthrough.rst","auto_openfpga_basic/01_fpga_arch_parse.rst","auto_openfpga_basic/02_fpga_basic_elements.rst","auto_openfpga_basic/03_initial_placement.rst","auto_openfpga_basic/04_fpga_grid_generation.rst","auto_openfpga_basic/05_fpga_instance_name.rst","auto_openfpga_basic/06_FloorplanDesign01.rst","auto_openfpga_basic/07_FloorplanHeterogeneousDesign01.rst","auto_openfpga_basic/08_grid_floor_plan_example.rst","auto_openfpga_basic/index.rst","auto_openfpga_basic/rename_modules.rst","auto_openfpga_clock_tree/01_connection_patterns.rst","auto_openfpga_clock_tree/02_create_htree.rst","auto_openfpga_clock_tree/03_create_htree.rst","auto_openfpga_clock_tree/04_create_clock_tree.rst","auto_openfpga_clock_tree/05_clock_tree_insertion.rst","auto_openfpga_clock_tree/06_reset_feedthrough.rst","auto_openfpga_clock_tree/07_clock_tree_example1.rst","auto_openfpga_clock_tree/08_clock_tree_example2.rst","auto_openfpga_clock_tree/09_clock_tree_example3.rst","auto_openfpga_clock_tree/09_clock_tree_example4.rst","auto_openfpga_clock_tree/index.rst","auto_openfpga_config_chain/configuration_chain.rst","auto_openfpga_config_chain/extract_configuration_order.rst","auto_openfpga_config_chain/index.rst","auto_openfpga_rendering/01_floorplan_rendering.rst","auto_openfpga_rendering/02_render_routing_box.rst","auto_openfpga_rendering/03_render_edge_routing_box.rst","auto_openfpga_rendering/index.rst","auto_openfpga_tiling/01_netlist_to_graph.rst","auto_openfpga_tiling/02_switch_partition_01.rst","auto_openfpga_tiling/03_switch_partition_02.rst","auto_openfpga_tiling/04_switch_partition_03.rst","auto_openfpga_tiling/05_module_partition.rst","auto_openfpga_tiling/06_tile_creation.rst","auto_openfpga_tiling/08_area_opimized_tiles.rst","auto_openfpga_tiling/index.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/nested_hierarchy.rst","auto_sample_verilog/square_grid.rst","developers/index.rst","example.rst","index.rst","introduction/install.rst","introduction/tutorial.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/instance.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/classes/port.rst","reference/classes/wire.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/routing_render.rst","reference/openfpga/tile01.rst","reference/utility/generated/util.ConnectPoint.rst","reference/utility/generated/util.ConnectPointList.rst","reference/utility/generated/util.ConnectionPattern.rst","reference/utility/generated/util.FPGAGridGen.rst","reference/utility/generated/util.FloorPlanViz.rst","reference/utility/generated/util.GridFloorplanGen.rst","reference/utility/generated/util.OpenFPGA.rst","reference/utility/generated/util.OpenFPGA_Arch.rst","reference/utility/generated/util.OpenFPGA_Config_Generator.rst","reference/utility/generated/util.OpenFPGA_Placement_Generator.rst","reference/utility/generated/util.OpenFPGA_Tile_Generator.rst","reference/utility/generated/util.RoutingRender.rst","reference/utility/generated/util.Tile01.rst","reference/utility/generated/util.cb_renderer.rst","reference/utility/generated/util.config_chain_01.rst","reference/utility/generated/util.config_chain_simple.rst","reference/utility/generated/util.get_attr.rst","reference/utility/generated/util.get_names.rst","reference/utility/generated/util.initial_placement.rst","reference/utility/generated/util.prepare_graph_from_nx.rst","reference/utility/generated/util.run_metis.rst","reference/utility/generated/util.sb_renderer.rst","reference/utility/generated/util.write_metis_graph.rst","reference/utility/index.rst","reference/visualization/architecture_visualizer.rst","reference/visualization/floorplan_visualizer.rst","reference/visualization/index.rst","sample_netlist.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[54,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[54,1,1,""],get_verilog_index:[54,1,1,""],size:[54,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[55,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[55,1,1,""],check_concat:[55,1,1,""],connect_instance_port:[55,1,1,""],connect_port:[55,1,1,""],is_port_cable:[55,2,1,""],size:[55,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[56,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[56,1,1,""],OptWires:[56,1,1,""],combine_cables:[56,1,1,""],combine_ports:[56,1,1,""],create_feedthrough:[56,1,1,""],create_feedthrough_multiple:[56,1,1,""],create_feedthroughs_ports:[56,1,1,""],create_ft_multiple:[56,1,1,""],create_ft_ports:[56,1,1,""],duplicate_port:[56,1,1,""],flatten_instance:[56,1,1,""],get_connectivity_network:[56,1,1,""],make_instance_unique:[56,1,1,""],merge_instance:[56,1,1,""],merge_multiple_instance:[56,1,1,""],remove_port:[56,1,1,""]},"spydrnet_physical.ir.element":{Element:[57,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[57,2,1,""],get_verilog_index:[57,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[59,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[59,1,1,""]},"spydrnet_physical.ir.instance":{Instance:[60,0,1,""]},"spydrnet_physical.ir.instance.Instance":{check_all_scalar_connections:[60,1,1,""],get_port_cables:[60,1,1,""],get_port_pins:[60,1,1,""]},"spydrnet_physical.ir.library":{Library:[61,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[61,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[62,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[62,2,1,""],port:[62,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[63,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[63,2,1,""]},"spydrnet_physical.ir.port":{Port:[64,0,1,""]},"spydrnet_physical.ir.port.Port":{change_name:[64,1,1,""],size:[64,2,1,""]},"spydrnet_physical.ir.wire":{Wire:[65,0,1,""]},"spydrnet_physical.ir.wire.Wire":{get_driver:[65,1,1,""],index:[65,1,1,""]},"spydrnet_physical.util":{FloorPlanViz:[105,0,1,""],OpenFPGA:[76,0,1,""],RoutingRender:[78,0,1,""],Tile01:[79,0,1,""],cb_renderer:[78,0,1,""],sb_renderer:[78,0,1,""]},"spydrnet_physical.util.FloorPlanViz":{add_block:[105,1,1,""],add_stylehseet:[105,1,1,""],add_symbol:[105,1,1,""],add_top_block:[105,1,1,""],compose:[105,1,1,""],custom_style_sheet:[105,2,1,""],get_html:[105,1,1,""],get_svg:[105,1,1,""]},"spydrnet_physical.util.OpenFPGA":{add_configuration_scheme:[76,1,1,""],create_cb_bus:[76,1,1,""],create_grid_clb_bus:[76,1,1,""],create_grid_clb_feedthroughs:[76,1,1,""],create_grid_io_bus:[76,1,1,""],create_placement:[76,1,1,""],create_sb_bus:[76,1,1,""],create_tiles:[76,1,1,""],design_top_stat:[76,1,1,""],fix_grid_pin_names:[76,1,1,""],get_top_instance:[76,1,1,""],library:[76,2,1,""],merge_all_grid_ios:[76,1,1,""],netlist:[76,2,1,""],place_pins:[76,1,1,""],register_config_generator:[76,1,1,""],register_placement_creator:[76,1,1,""],register_tile_generator:[76,1,1,""],remove_config_chain:[76,1,1,""],remove_undriven_nets:[76,1,1,""],render_floorplan:[76,1,1,""],save_netlist:[76,1,1,""],top_module:[76,2,1,""]},"spydrnet_physical.util.RoutingRender":{__init__:[78,1,1,""],add_partitions:[78,1,1,""],extract_info:[78,1,1,""],get_stats:[78,1,1,""],render_connection_box:[78,1,1,""],render_switch_pattern:[78,1,1,""],report_incoming_channels:[78,1,1,""],report_outgoing_channels:[78,1,1,""],save:[78,1,1,""],update_dimensions:[78,1,1,""]},"spydrnet_physical.util.RoutingRender.self":{name:[78,3,1,""],root:[78,3,1,""],scale:[78,3,1,""],spacing:[78,3,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[79,1,1,""],_bottom_right_tile:[79,1,1,""],_bottom_tile:[79,1,1,""],_left_tile:[79,1,1,""],_main_tile:[79,1,1,""],_right_tile:[79,1,1,""],_top_left_tile:[79,1,1,""],_top_right_tile:[79,1,1,""],_top_tile:[79,1,1,""],create_tiles:[79,1,1,""],merge_and_update:[79,1,1,""]},"spydrnet_physical.util.cb_renderer":{extract_info:[78,1,1,""],report_ipins:[78,1,1,""]},"spydrnet_physical.util.sb_renderer":{extract_info:[78,1,1,""],report_connectivity:[78,1,1,""]},"util.ConnectPoint":{__init__:[80,1,1,""]},"util.ConnectPointList":{__init__:[81,1,1,""]},"util.ConnectionPattern":{__init__:[82,1,1,""]},"util.FPGAGridGen":{__init__:[83,1,1,""]},"util.FloorPlanViz":{__init__:[84,1,1,""]},"util.GridFloorplanGen":{__init__:[85,1,1,""]},"util.OpenFPGA":{__init__:[86,1,1,""]},"util.OpenFPGA_Arch":{__init__:[87,1,1,""]},"util.OpenFPGA_Config_Generator":{__init__:[88,1,1,""]},"util.OpenFPGA_Placement_Generator":{__init__:[89,1,1,""]},"util.OpenFPGA_Tile_Generator":{__init__:[90,1,1,""]},"util.RoutingRender":{__init__:[91,1,1,""]},"util.RoutingRender.self":{name:[91,3,1,""],root:[91,3,1,""],scale:[91,3,1,""],spacing:[91,3,1,""]},"util.Tile01":{__init__:[92,1,1,""]},"util.cb_renderer":{__init__:[93,1,1,""]},"util.config_chain_01":{__init__:[94,1,1,""]},"util.config_chain_simple":{__init__:[95,1,1,""]},"util.initial_placement":{__init__:[98,1,1,""]},"util.sb_renderer":{__init__:[101,1,1,""]},util:{ConnectPoint:[80,0,1,""],ConnectPointList:[81,0,1,""],ConnectionPattern:[82,0,1,""],FPGAGridGen:[83,0,1,""],FloorPlanViz:[84,0,1,""],GridFloorplanGen:[85,0,1,""],OpenFPGA:[86,0,1,""],OpenFPGA_Arch:[87,0,1,""],OpenFPGA_Config_Generator:[88,0,1,""],OpenFPGA_Placement_Generator:[89,0,1,""],OpenFPGA_Tile_Generator:[90,0,1,""],RoutingRender:[91,0,1,""],Tile01:[92,0,1,""],cb_renderer:[93,0,1,""],config_chain_01:[94,0,1,""],config_chain_simple:[95,0,1,""],get_attr:[96,4,1,""],get_names:[97,4,1,""],initial_placement:[98,0,1,""],prepare_graph_from_nx:[99,4,1,""],run_metis:[100,4,1,""],sb_renderer:[101,0,1,""],write_metis_graph:[102,4,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","attribute","Python attribute"],"4":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:attribute","4":"py:function"},terms:{"0":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,44,45,48,56,84,105],"00":42,"000":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42],"01":[42,43,50,77],"01_connection_pattern":18,"01_floorplan_rend":32,"01_fpga_arch_pars":8,"01_netlist_to_graph":36,"02":[43,50],"02_create_htre":19,"02_fpga_basic_el":9,"02_render_routing_box":33,"02_switch_partition_01":37,"03_create_htre":20,"03_initial_plac":10,"03_render_edge_routing_box":34,"03_switch_partition_02":38,"04_create_clock_tre":21,"04_fpga_grid_gener":11,"04_switch_partition_03":39,"05_clock_tree_insert":22,"05_fpga_instance_nam":12,"05_module_partit":40,"06_floorplandesign01":13,"06_reset_feedthrough":23,"06_tile_cr":41,"07_clock_tree_example1":24,"07_floorplanheterogeneousdesign01":14,"08_area_opimized_til":42,"08_clock_tree_example2":25,"08_grid_floor_plan_exampl":15,"09_clock_tree_example3":26,"09_clock_tree_example4":27,"1":[1,6,8,9,11,12,13,14,15,18,19,20,21,22,23,25,26,27,28,29,32,33,36,37,38,39,40,41,42,44,45,48,50,61,78,105],"10":[6,12,13,19,21,24,25,26,27,32,33,38,40,42],"100":[6,14,21,29,38,39,40,85],"1000":[84,105],"10000":40,"11":[20,25,33,40],"12":[11,14,25,26,27,33,40],"125":21,"1250":29,"13":[20,25,26,33,40],"14":[25,26,33,40],"140":14,"15":[23,33,36,38,39,40],"150":[21,32,33,34,37],"1500":29,"16":[24,25,26,27,33,40],"16x16":24,"16x24":25,"17":[14,24,25,26,27,33,40],"18":[11,26,33,40],"180":13,"183":14,"19":[20,26,33,40],"1900":14,"2":[6,11,13,14,18,19,20,22,23,24,26,27,28,33,36,37,38,39,40,42,45,48,50,78],"20":[19,21,24,25,26,27,32,33,42],"200":[13,14,15,21,33,34,37,42],"21":33,"22":[26,33],"220":42,"23":33,"24":[25,33],"25":[26,32,33],"250":[21,32],"26":[8,25,33],"27":[8,33],"28":[25,33],"29":[25,33],"2d":[11,23,83],"2x2":22,"3":[6,14,18,20,22,24,25,28,33,38,39,40,45,48,50],"30":[21,24,32,33],"300":21,"31":33,"32":[24,27,33],"33":[19,24,25,27,33],"34":[25,33],"35":[21,33],"36":33,"37":33,"38":33,"39":33,"4":[6,9,10,12,13,14,15,18,19,20,21,22,23,24,25,26,27,29,32,33,37,40,41,42],"40":[21,25,32,42,78,91,93,101],"400":21,"48":25,"49":25,"4x4":[8,9,12,13,23,28,50],"5":[6,14,18,21,22,24,25,26,27,33,37,38,40],"50":[6,15,32,33,34,37],"500":21,"6":[6,8,19,25,26,27,33,39,40,42],"60":[32,42],"6e6858":14,"7":[24,25,26,27,33,40],"700":21,"8":[14,15,20,24,25,26,27,33,40,83],"80":42,"8x8":14,"9":[12,13,14,22,23,24,27,33,40,42],"90":[18,24,27],"99":40,"999":[39,40],"9x12":26,"9x9":[22,23],"\u142f":85,"\u1431":85,"boolean":37,"case":[36,37],"class":[8,9,10,11,13,14,15,33,37,39,40,51,53,54,55,56,57,59,60,61,62,63,64,65,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,98,101,105],"default":[10,13,14,18,19,32,36,54,55,56,57,59,61,62,63,64,65,105],"do":[56,62],"export":[52,53],"final":[32,105],"float":[56,76],"function":[3,16,22,23,28,35,39,40,43,50,51,52,56,61,66,76,77,78,105],"import":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,51,52,53,58],"int":[19,20,22,23,24,25,26,27,37,38,40,54,55,64,82,85,86],"new":[4,56,61,78,91],"return":[20,21,22,23,33,37,38,39,40,54,55,56,57,59,60,61,62,64,65,76,96,97,105],"short":56,"switch":[35,37,40,50,72,78,79,91,101],"true":[1,2,4,6,7,9,10,13,14,15,18,19,20,21,22,23,24,25,26,27,29,32,34,36,37,38,39,40,41,42,53,55,56,76],"try":[1,14,22,42],"while":[19,24,27,37,52,55,56,94],A:[16,28,32,35,43,53,105],And:40,As:62,By:[18,19,36],For:[1,25,26,52,53],IN:[1,56],If:[53,56,58],In:[22,36,37,51],It:[51,56,72],No:11,On:[32,105],The:[0,32,38,51,53,56,58,79,105],To:[52,53,72],_0:[39,40],_0_:76,_0__:10,_1:[39,40,41,61],_1__1:40,_:[9,20,22,23,29,33,34,38,39,40,41,42,48,53,56,76],__:[22,23,34,42,53],___:53,__init__:[78,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,98,101],__main__:[9,10,11,12,13,14,15,29,33,34,37,38,39,40,41,42],__name__:[9,10,11,12,13,14,15,29,33,34,37,38,39,40,41,42],__pin_:76,__pin_i_0_:76,__pin_i_:76,__pin_inpad_0_:76,__pin_o_0_:76,__pin_o_:76,__pin_outpad_0_:76,__pin_outpad_:76,__w:[40,89,98],_annotate_netlist:32,_basic_hierarchy_floorplan:32,_bottom_left_til:79,_bottom_right_til:79,_bottom_til:79,_cbx_1__1_0:37,_cbx_1__1_1:37,_cbx_1__1_2:38,_cbx_1__1_3:38,_cbx_1__1_:33,_cbx_1__1_arrang:33,_cbx_1__1_extend:38,_cbx_1__2_0:37,_cbx_1__2_1:37,_cbx_1__2_2:38,_cbx_1__2_:33,_ccdff_:38,_clock_tree_connect:22,_clock_tree_connections_l0:22,_clock_tree_connections_l1:22,_clock_tree_example_arch_01:24,_clock_tree_example_arch_02:25,_clock_tree_example_arch_03:26,_clock_tree_example_arch_04:27,_clock_tree_floorplan:21,_complete_grid_metr:11,_complete_metr:[11,14],_design_floorplan:13,_dup:56,_external_metis_run:6,_fabric_kei:29,_feedthrough_design:21,_fishbone_pattern:18,_fishbone_pattern_0:21,_fishbone_pattern_90:18,_fishbone_pattern_margin:18,_fishbone_pattern_merg:18,_fishbone_pattern_sampl:18,_fishbone_pattern_scaling1:18,_fishbone_pattern_scaling2:18,_fpga_configuration_chain:29,_fpga_grid_floorplan:[13,14],_fpga_initial_plac:10,_fpga_top:[22,23],_fpga_top_initi:[22,23],_ft_:56,_graph:[38,40],_graph_pr:40,_grid:[39,40],_grid_floorplan:15,_hetero_design_floorplan:14,_htree_pattern:19,_hybrid_connectivity_pattern:20,_hybrid_connectivity_pattern_graph:20,_in:[39,40,56,78],_in_:40,_includ:9,_initial_design:[0,53],_initial_design_merg:4,_input_port:40,_ipin_:[38,39,40,41],_left_til:79,_main_til:79,_merged_design:4,_module_experiments_:40,_nx_graph:[36,39,40],_nx_graph_pr:39,_nx_graph_split:36,_out:[39,40,56],_out_:40,_output:40,_output_3:29,_output_bu:7,_output_tile01:42,_output_tile02:41,_output_wir:[7,53],_part_:[40,41],_partition_experiments_01:6,_partition_experiments_02:38,_partition_experiments_:39,_pin_i:[38,39,40],_pin_o:40,_point:27,_pymetis_run:6,_releas:11,_reset_connect:23,_right_til:79,_square_grid_design:21,_static:39,_task:[9,22,23,38,39,40],_temp:39,_tile01_floorplan:42,_tile01_shap:42,_tmp:9,_top_left_til:79,_top_right_til:79,_top_til:79,_track_:[40,41],_ungrouped_design:2,_verilog:[9,10,12,13,14,22,23,29,33,37,38,39,40,41,42],_wrapper:61,a8d0db:[13,14],about:56,absorb:56,achiev:53,across:[43,50,72],ad:[31,40,50,56,105],add:[6,13,14,19,24,25,26,27,29,32,37,39,40,42,51,52,53,58,76,105],add_block:105,add_configuration_schem:[29,76],add_connect:20,add_connect_point:22,add_edg:6,add_nod:[6,38,39,40],add_partit:78,add_stylehseet:105,add_subgraph:[6,38,39,40],add_symbol:105,add_top_block:105,adjac:38,adjnci:[6,99],adjust:[13,14],affili:1,after:[41,42,53,76,79,94],agnost:85,aim:6,alia:56,all:[1,3,16,26,28,31,32,35,38,39,40,43,56,60,78,79,105],allow:[51,53,79],also:[1,9,53],altern:[52,61],alwai:[53,78],an:[1,51,53,58],analyz:[51,58],anchor:18,ani:[20,51,55,56,63],annot:[20,32,39,40,53],annotate_graph:[39,40],anyth:56,api:51,append:[9,22,23,24,25,26,27,29,37,38,39,40,41,42,51],aquamarin:40,ar:[6,32,40,51,53,56,58,60,76,78,80,105],arbitari:[32,105],arbitrari:[20,33],arch:[8,12,13,14],arch_fil:[11,12,13,14,83],arch_layout_snnipet:11,arch_xml:[76,86],architectu:8,architectur:[11,16,28,50,83,106],area:[43,50],area_info:[10,13],areafil:[10,13,98],arg:[56,76],arrai:[37,38],arrang:33,assig:38,assign:[36,38,39,40,55,56,76],assign_c:55,associ:62,ast:24,attr:96,attribut:[80,81,82,84,85,86,87,88,94,95,96],auto_bas:39,auto_basic_jupyt:3,auto_basic_python:3,auto_openfpga_basic_jupyt:16,auto_openfpga_basic_python:16,auto_openfpga_clock_tree_jupyt:28,auto_openfpga_clock_tree_python:28,auto_openfpga_config_chain_jupyt:31,auto_openfpga_config_chain_python:31,auto_openfpga_rendering_jupyt:35,auto_openfpga_rendering_python:35,auto_openfpga_tiling_jupyt:43,auto_openfpga_tiling_python:43,auto_prog_output:11,avaialbl:8,azur:40,b:[14,32,37,38,40,78,105],b_1__1:41,back:94,base:[10,13,14,36,37,38,51,53,54,55,56,57,59,60,61,62,63,64,65,78,79,82,91],base_dir:[29,41,42],basenam:[33,34,37],bash:[11,53],basic:[18,19,35,50,53,77],basic_hierarchi:[0,7,32,36,46,53,107],bbox_pt:42,becaus:[1,37],beetween:[55,56,78,91,105],befor:[10,13,14,38,41,42,53,76],beig:40,belong:55,below:[53,79],better:94,between:[1,37,38,53],bgcolor:38,bianri:83,bias:79,bisqu:40,black:[24,25,26,27,80],bleed:52,block:[14,32,53,56,76,77,105],blue:[24,25,26,27],bool:[33,55,56,78,105],both:37,bottom:[21,26,32,33,37,38,39,40,76,78,79,91,105],bottom_cbx_height:14,bottom_cbx_width:14,bottom_chan:37,bottom_grid:[38,39],bottom_grid_:38,bottom_grid_top_width_0_height_0_subtile_:76,bottom_left_grid_right_width_0_height_0_subtile_:76,bottom_left_til:42,bottom_pin_i:38,bottom_right_grid_left_width_0_height_0_subtile_:76,bottom_right_til:42,bottom_til:42,bottom_width_0_height_0_subtile_:76,box:[35,40,43,50,72,76,78,79,91,93,101],broken:37,brown:25,browser:[52,53],bu:[9,10,13,14,22,23,29,36,41,42,56,76],built:95,bundl:58,bus_in:[7,32,44],bus_out:[32,44],buse:[77,79],byt:23,byu:1,byuccl:53,c6ecba:38,c:[14,32,52,105],cabl:[7,9,22,23,29,41,42,53,56,58,59,60,64,65,96,97],cable0:[7,53],cable_list:[9,22,23,29,41,42],cable_nam:56,calcul:37,call:[6,58],callabl:[56,61,105],can:[1,10,13,14,18,19,33,34,52,53,56,58,78,94,95],cannot:62,cb:[25,26,29,33,34,41,42,43,50,76],cb_list:76,cb_modul:[38,39],cb_render:34,cb_vweight:39,cbx11:9,cbx:[13,14,22,23,37,76,79],cbx_1__0_:[14,41],cbx_1__1_:[9,14,38,39],cbx_1__1__0:40,cbx_1__1__1:40,cbx_1__8_:14,cbx_2__0_:14,cbx_2__2_:14,cbx_2__8_:14,cbx_:[13,14,34],cbx_color:[13,14],cbx_height:14,cbx_marg_b:14,cbx_marg_l:14,cbx_marg_r:14,cbx_marg_t:14,cbx_membership:[39,40],cbx_w:13,cbx_width:14,cby:[13,14,22,23,37,79],cby_0__1_:14,cby_1__1_:[14,39],cby_2__1_:14,cby_3__1_:14,cby_8__1_:14,cby_:[13,14,34],cby_color:[13,14],cby_h:13,cby_height:14,cby_marg_b:14,cby_marg_l:14,cby_marg_r:14,cby_marg_t:14,cby_width:14,ccdff:[38,39,40],ccff:29,ccff_:76,ccff_head:[29,38],ccff_tail:[29,38,40],ccl:1,ceefe4:[13,14],cell:[3,50,56],celldefin:47,central:72,cfg_done:[38,39,40],chain:[9,22,23,38,41,42,50,76,94,95],chan:[39,40],chan_in_port:[39,40],chan_map:33,chan_out:78,chang:[56,64],change_nam:64,chani:[40,78],channel:[33,37,39,40],channel_crossov:78,channel_map:[33,40,78],chanx:[38,40,78,91],chanx_:78,chanx_l:[78,91],chanx_l_driv:[78,91],chanx_l_ft:[78,91],chanx_l_len:[78,91],chanx_l_out_map:[78,91],chanx_left:[34,38,39],chanx_left_in:38,chanx_left_out:38,chanx_port:38,chanx_r:[78,91],chanx_r_len:[78,91],chanx_right:[34,38,39],chanx_right_in:38,chanx_right_out:38,chany_:78,chany_bottom:[34,39],chany_top:[34,39],characterist:51,check:[23,52,53,55,60,63],check_all_scalar_connect:[9,22,23,29,41,42,60],check_concat:55,checked_previous_inst:1,child:1,children:1,circl:38,circuit:[6,58],cl:76,cla:[76,86],class_:[24,25,26,27],clb:[8,11,13,14,26,76,79,83],clb_grid_i:13,clb_grid_x:13,clb_h:[13,14],clb_marg_b:14,clb_marg_l:14,clb_marg_r:14,clb_marg_t:14,clb_w:[13,14],clean_and_annotate_cb_graph:40,clean_and_annotate_sb_graph:40,clean_cb_graph:39,cleanup:[22,29],click:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,53],clk:[21,48],clk_bottom_in:21,clk_cabl:21,clk_ft:21,clk_l0:22,clk_l0_cabl:22,clk_l1:22,clk_l1_cabl:22,clk_left_in:21,clk_left_out:21,clk_right_in:21,clk_right_out:21,clk_top_out:21,clock:[19,22,50],clockwis:[32,76,105],clone:56,cluster:[6,38,39,40],code:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],collect:[16,28,35,43],color:[6,13,14,19,20,24,26,27,38,39,40,42,80],column:[26,85],com:52,combin:[22,26,56,72],combine_c:[9,22,23,29,41,42,56],combine_pattern:[22,24,26,27],combine_port:[38,56],command:[32,52,53,105],complet:[11,51,53],complex:94,compon:[32,105],compos:[0,2,4,7,10,13,14,21,22,23,29,32,38,39,40,42,53,105],concaten:55,conenct:[78,93],config_chain_simpl:[29,38],config_cr:29,configur:[9,39,40,50,76,94,95],configuration_chain:29,conn:[43,50],conn_box:34,connect:[0,1,2,7,22,23,24,25,26,27,28,32,35,36,37,38,50,52,53,55,56,60,63,72,76,78,79,80,81,82,91,105],connect_instance_port:55,connect_port:55,connection_box:76,connectionpattern:[18,19,20,21,22,23,24,25,26,27],connectpoint:[22,25,26],connectpointlist:[25,26,82],connet:20,consid:[22,23,32,55,56,76,105],consider:85,constraint:[56,79],construct:53,contain:[24,25,26,27,52,53,97],continu:[20,42],contracted_nod:[39,40],control:105,convert:[6,9,10,13,14,22,23,29,36,38,41,42,56,76,77,79,99],convert_node_labels_to_integ:[39,40],copi:[24,25,26,27,62],cordin:[22,23,32,76,105],core:86,corner:[72,76,79],correct:53,correctli:52,corrospond:[62,64],could:94,count:[1,37],cpat:20,crear:56,creat:[1,4,6,9,13,14,18,22,24,25,26,27,28,29,33,37,40,41,43,50,52,55,56,58,61,76,78,79,82,89,94,108],create_c:[21,22,23],create_cb_bu:[9,10,13,14,22,23,29,41,42,76],create_feedthrough:[7,51,53,56],create_feedthrough_multipl:[51,56],create_feedthroughs_port:56,create_ft_connect:[21,22,23],create_ft_multipl:56,create_ft_port:[21,22,23,56],create_graph:20,create_grid_clb_bu:[9,10,13,14,22,23,29,41,42,76],create_grid_clb_feedthrough:[9,29,41,76],create_grid_io_bu:[9,10,13,14,22,23,29,41,42,76],create_librari:58,create_plac:[10,13,29,76],create_sb_bu:[9,10,13,14,22,23,29,41,42,76],create_til:[41,42,76,79],create_top_wrapp:61,create_unconn_wir:[2,4,7,21,53],creation:[41,76],crop_edg:[18,24,25,27],cross:[14,32,37,53,105],csr:[6,38,39,40,102],cur:37,current:[40,52,56,61,105],current_inst:1,current_netlist:1,cursor:[19,20,22,24,25,26,27],cust_proj:9,custom:[32,56,105,108],custom_style_sheet:105,custommodul:[9,22,23,38,39,40],cut:[6,37,38,39,40,100],d3:[0,53,105],d9d9f3:[13,14],d:[14,32,105],data:[13,14,29,36,39,40,42,53,99],ddd0b1:[13,14],dead:37,debug:[32,33,34,37,38,39,40,98],deepcopi:[24,25,26,27],def:[1,9,10,11,12,13,14,15,20,21,22,23,29,33,34,37,38,39,40,41,42],defin:82,definit:[1,4,13,14,21,32,55,58,61,76,84,96,97,99,102,105],definition_list:[22,23,38,39,40],definition_nam:56,defit:32,demonst:[9,10,13,14,29,41,42],demonstr:[4,5,6,8,9,17,18,19,22,30,35,36,37,38,50,94],demostr:[0,2,7,15,20,33,34],depth:1,deriv:14,design:[1,3,5,7,24,25,26,27,40,50,51,76,79,83,85,105],design_nam:[11,12,13,14,83],design_top_stat:[10,13,14,41,42,76],desir:[18,19],detail:[32,52,53,72,105],develop:51,dff:38,dfs_preorder_nod:20,diagon:80,dict:56,dict_kei:52,dictionari:76,diff:37,differ:[18,19,22,32,37,56,76,86,105],difffer:37,digon:76,dimens:[14,32,78,105],dimension:38,dir:[39,40],direct:[1,32,56,64,78,85,105,108],directli:[52,62],directori:[11,52,83],disconnect:38,disconnect_pin:38,displai:[3,50],display_hierarchical_netlist:0,display_info:1,document:[53,58],doe:56,dot:[20,38,39,40],down:[25,26],down_port:22,down_to:65,download:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],dp:[11,83],draw:[6,20,36,38,39,40,105],driver:[56,65,78,91],driver_channels_1:78,driver_channels_2:78,dry_run:56,dryrun:56,dsp:[11,83],due:53,dummi:[21,53],dump:[39,40],duplic:56,duplicate_port:56,dure:[22,23,51],dwg:[10,13,14,15,21,29,32,42],e6ba95:42,e:[14,32,37,38,105],each:[1,6,22,32,36,37,38,56,60,76,78,80,85,91,105],each_fil:41,eachinst:41,eachm:14,eachv:[9,10,12,13,14,22,23,29,38,39,40,41,42],echo:52,edf:58,edg:[6,14,32,36,38,39,40,52,56,105],edge_nam:40,edif:[51,58],either:80,element:[16,50,54,58,62,78,91],elif:[13,24,27,39,40],els:[6,14,20,22,24,25,26,27,33,38,40,56],emb:22,embed:[22,23,50,53],empti:[11,58,83],enabl:[8,52],enable_file_log:[2,4,8,9,10,11,12,13,14,22,23,29,32,33,34,37,38,39,40,41,42],encod:[9,10,12,13,14,22,23,29,38,39,40,41,42],end:[12,23,62],endcelldefin:47,endmodul:[44,45,47,48],engin:40,entri:105,enumer:[6,33,34,38,39,40,41],enumerate_grid:[11,12,13,14],enviro:53,equal:[36,37],error:56,essenti:51,evalu:6,even:1,eweight:[6,38,39,40,99,102],exampl:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,28,29,30,31,32,33,34,36,37,38,39,40,41,42,51,58,76,78,83,94],example_design:11,example_fil:83,exceed:1,except:42,execut:[6,52],exist:[51,53,56,78],exist_ok:[40,41,42],exit:53,expect:[11,40,52,56,77,83],experiment:[3,50],explan:94,explicit:[32,105],extend:[18,19,54,55,56,57,59,60,62,63,64,65],extens:[26,51],extern:[6,10,13,14,38,39,40,56],extract:[31,37,50,76,78],extract_configuration_ord:30,extract_info:78,f3cfcf:38,f:[6,9,10,12,13,14,20,21,22,23,24,27,29,32,33,34,36,37,38,39,40,41,42,105],f_str:[38,39,40],fabric:[24,25,26,31,43,50,72],fals:[22,23,29,32,37,38,42,55,56,63,76,78,98,102,105],fanout:56,featur:[16,28,35,43,51,53],feedthough:[7,56],feedthrough:[0,2,3,28,50,53,56,76,78,91],feedtrhough:78,few:56,figur:58,file:[6,8,9,10,11,12,13,14,22,23,29,37,38,39,40,41,52,53,58,76,78,83,91,101,105],file_out:[0,53],filenam:[6,8,14,32,33,34,37,38,39,40,42,76,78,100,102],fill:[39,40],filter:[1,9,22,23,29,39,40,41,42,56,105],filter_c:[29,105],filter_direct:[34,78],find:37,first:[22,32,38,56,76,105],fishbon:[18,19],fishbone_pattern:[18,21],fix:[9,10,12,13,14,22,23,29,38,39,40,41,42,76,83],fix_grid_pin_nam:76,flag:37,flat:79,flatten:[38,40,41],flatten_inst:[2,38,39,40,41,56],flattern:[38,39,40,41,56],flexibl:51,flip:[25,26],fllenam:[39,40],floorplan:[10,13,14,16,35,42,50,66,78,85],floorplan_heterpgen:14,floorplan_visu:[84,105],floorplanviz:[10,13,14,21,29,32,38,42,105],florrplan:29,fn:[39,40],fnmatch:[38,39,40],focus:53,follow:[6,21,38,42,52,53,56,58,76,80],form:79,format:[11,14,33,34,37,38,39,40,51,56,78,102],found:63,four_bit_count:58,fourbitcount:1,fp:[9,10,11,12,13,14,21,22,23,29,32,38,39,40,41,42],fpga44_gsb:[33,34,37,38],fpga44_task:[8,9,12,13],fpga44_verilog:9,fpga4x4:[12,13],fpga66_flex:83,fpga88_hetero_task:14,fpga8x8:14,fpga:[10,13,14,16,23,28,29,38,40,43,50,76,78,82,83,86,91],fpga_arch:8,fpga_grid:[12,13,14,89,98],fpga_top:[9,10,12,13,14,22,28,29,38,39,40,41,42,50,76,86],fpgagridgen:[11,12,13,14,89,98],fpv:[9,10,12,13,14,22,23,29,38,39,40,41,42],framework:51,fro:56,from:[0,1,2,3,4,5,6,8,9,11,12,15,16,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,42,43,50,52,53,56,62,76,78,83,89,91,96,98,101,105],from_i:80,from_n:40,from_point:27,from_x:80,ft:[56,78,91],fucntion:[55,76],full:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42],g:38,galleri:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],ganeshgor:52,gate:38,gener:[0,1,2,3,4,5,6,8,9,10,12,13,14,16,17,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,50,53,76,77,78,79,83,85,86,89,91,101,105],generate_edgelist:[36,39,40],genrat:[18,19,85],get:[38,39,40,53,76],get_active_plugin:52,get_bia:37,get_block:11,get_cabl:[7,21,23,38,53],get_cable_nam:56,get_connectivity_network:[36,38,39,40,56],get_definit:[1,9,13,14,21,32,38,39,40,41,42],get_driv:65,get_edge_list:6,get_fishbon:[18,21,23],get_html:105,get_htre:[19,20,22,24,25,26,27],get_index:[54,57,62],get_inst:[1,2,4,7,9,13,14,21,22,23,29,32,38,39,40,41,42,53],get_label:38,get_layout:8,get_leaf_sum:20,get_librari:1,get_nam:[38,40,41],get_nod:[6,38,39,40],get_node_attribut:[6,38,39,40],get_pin:1,get_pin_nam:56,get_port:[21,29,32,38,39,40],get_port_c:60,get_port_nam:56,get_port_pin:60,get_stat:[33,78],get_svg:[10,13,14,21,29,32,42,105],get_top_inst:[11,12,13,14,76],get_top_instance_nam:[21,22,23],get_verilog_index:[54,57],get_weight:[6,56],get_x_i:[13,14,42],getlogg:[2,4,8,9,10,11,12,13,14,22,23,29,32,33,34,37,38,39,40,41,42],git:52,github:[1,52],given:[0,2,7,40,55,56,76,78,79,91,102],glob:[9,10,12,13,14,22,23,29,33,34,37,38,39,40,41,42],global:[18,19,38,40,52],go:[53,76],gpio:77,graph:[6,20,38,39,40,43,50,51,56,99,102],graph_dot2:6,graph_dot:[6,36,39,40],green:[6,18,24,27,38,39,40],grei:22,grid:[9,10,12,13,14,16,22,23,29,39,40,41,42,50,76,78,79,80,82,83,85,86,88,90,92,94,95,98],grid_:76,grid_bottom_in:76,grid_bottom_out:76,grid_clb:[9,13,14,22,23,29,41,42,72,76],grid_color:[13,14],grid_exampl:[46,107],grid_h:[25,27],grid_i:[13,14,42,85],grid_io:[9,22,23,29,41,42,76],grid_io_list:76,grid_left_in:76,grid_left_out:76,grid_mult_8:14,grid_plan:[13,14,15,42],grid_right_in:76,grid_right_out:76,grid_siz:89,grid_top_in:76,grid_top_out:76,grid_w:27,grid_x:[13,14,42,85],grid_x_point:85,grid_x_width:85,grid_y_height:85,grid_y_point:85,gride:[15,85],gridfloorplangen:[13,14,15,42],gridio:[29,98],group:[3,24,25,26,27,40,50,56,76],group_ungroup_cel:2,gsb:[34,37,78,91,101],gsb_xml:[78,91,93,101],guidelin:51,h:[14,28,50],h_chan:40,have:[52,56,62],hdi_primit:1,height:[11,14,19,20,21,22,24,25,26,27,29,32,42,79,84,85,105],help:56,here:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,58],hetero_color:14,heterogen:27,hetrogeneous_fabr:14,hi:1,hierarch:[3,50,53],hierarchi:1,higher:[39,40,56],highlight:19,hmeti:6,hold_cursor:[24,25,26],home:52,homogen:[9,16,24,25,26,50],homogeneous_fabr:[8,9,10,12,13,22,23,29,33,34,37,38,39,40,41,42],horizont:[33,34,37,38,40,76,78,80,91],how:[0,2,4,5,6,7,9,10,13,14,15,17,18,19,20,22,29,30,33,34,35,36,40,41,42,50,53,94,95],howev:94,html:[0,51,53,105],htmlcompos:[0,53],htree:[18,19,22,26],htree_pattern:19,http:52,hwschemat:[0,53],hyb_pat:[20,24,27],hybrid:[28,50],i:[9,13,14,22,23,26,27,29,37,38,39,40,41,42],id:[24,25,26,27],illustr:[78,91],imag:[1,32,105],implement:[22,32,105],implmenet:[84,105],in0:[21,32,44,45,47,48,53],in1:[32,44,45,47,53],in3:[7,44],in_0:21,in_1:21,in_2:21,in_3:21,in_coming_pin:1,in_edg:[39,40],in_indx:40,in_pin:[34,40,78],includ:[9,38,51],incom:[33,78,91],indent:[1,10,13,14,15,18,19,20,21,22,23,24,25,26,27,29,32,39,40,42],independ:[29,42,56],index:[6,33,37,38,39,40,51,54,57,59,62,65,78,91],indic:22,individu:36,indx:[33,34,38,39,40,56],info:[2,4,8,9,10,11,12,13,14,22,23,29,38,39,40,41,42],inform:[3,8,16,32,33,34,37,39,50,52,53,76,78,80,93,101,105],init:86,initi:[7,53,78],initial_plac:[10,13,14],initial_port:56,initialis:[78,82,84,91],inlineconstraint:[13,14,29,32,42],inner:62,inner_pin:[1,62],innerconnect:55,innerpin:[55,58,62],inpad:76,inport:56,input:[1,32,39,40,44,45,47,48,53,56,76,77,105],inputs1:[39,40],inputs2:[39,40],insert:[19,28,50,105],insform:78,inspect:56,inst1:[4,7,56],inst2:[4,7,53],inst:[2,13,14,42],inst_1:56,inst_1_0:[2,4,7,32,44,47,53],inst_1_11:[45,48],inst_1_12:[45,48],inst_1_13:48,inst_1_14:48,inst_1_1:[2,4,32,44,47],inst_1_21:[45,48],inst_1_22:[45,48],inst_1_23:48,inst_1_24:48,inst_1_31:48,inst_1_32:48,inst_1_33:48,inst_1_34:48,inst_1_41:48,inst_1_42:48,inst_1_43:48,inst_1_44:48,inst_1_:21,inst_1__1:53,inst_2:56,inst_2_0:[7,32,44,53],inst_2_11:45,inst_2_12:45,inst_2_1:[7,32,44],inst_2_21:45,inst_2_22:45,inst_n:56,inst_nam:[13,14,61],instal:[51,56],instanc:[1,3,9,16,32,38,39,40,41,42,50,53,55,56,58,61,62,76,79,96,97,105],instance_count:1,instance_list:[40,41,79],instance_nam:56,instances_list:56,instances_list_tupl:56,instn:56,intend:53,inter0:45,inter1:45,interact:53,intermedi:58,intern:[47,55,56,79],introduc:[16,28,35,43],inv_buf_passg:9,invalid:80,invok:53,involk:53,io:[8,42,76],io_bottom:[11,83],io_bottom_in:76,io_bottom_out:76,io_left:[11,83],io_left_in:76,io_left_out:76,io_right:[11,83],io_right_in:76,io_right_out:76,io_top:[11,83],io_top_in:76,io_top_out:76,ipin:[38,78],ipin_l:[78,91],ipin_l_len:[78,91],ipynb:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42],ir:[9,21,54,55,56,57,58,59,60,61,62,63,64,65,76,89],is_connect:63,is_downto:[29,42,55,64],is_leaf:1,is_port_c:55,is_scalar:[55,64],isol:[39,40],item:[14,40],iter:105,itertool:[9,22,23,29,38,41,42],its:[1,32,84,105],itself:84,jensrestemei:1,join:[8,9,10,11,12,13,14,22,23,29,36,38,39,40,41,42],js:105,json:[39,40,41],json_graph:[6,39,40],jupyt:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],just:[21,56,85],k6_n10_openfpga:8,k6_n10_tileabl:[8,12,13,14],keep:51,kei:[14,37,52],keyword:76,kwarg:[56,76],l0:[22,33],l0_patt:22,l1:[22,33],l1_patt:22,l2:33,l3:33,l4:33,l5:33,l6:33,l7:33,l8:33,l9:33,l:[37,38,40,78],label:[6,20,36,38,39,40],lambda:[1,9,22,23,29,33,37,41,42,56,105],languag:11,larg:1,latest:52,launch:53,launch_shel:[29,38,40,53],layer:[28,50],layout:[8,13,14,16,50,83,87],lb:[9,10,12,13,14,22,23,29,38,39,40,41,42],lbl:[33,40],leaf_node_weight:20,left:[21,25,26,32,33,37,38,39,40,76,78,79,91,105],left_1:78,left_bottom_grid_top_width_0_height_0_subtile_:76,left_cby_height:14,left_cby_width:14,left_chan:37,left_grid_right_width_0_height_0_subtile_:76,left_pinmap:[37,38],left_til:42,left_top_grid_bottom_width_0_height_0_subtile_:76,left_tre:18,left_width_0_height_0_subtile_:76,len:[38,39,40],length:[20,36,78,91],less:40,lev2_patt:24,level0_patt:[24,25,27],level0_pmanag:[24,25,27],level1_patt:[24,25,26,27],level1_pmanag:[24,25,26,27],level2_patt:[24,25,27],level2_pmanag:[24,25,27],level3_patt:[24,25,27],level3_pmanag:[24,25,27],level:[1,9,22,23,26,29,41,42,76,80,86,105],librari:[1,6,9,16,18,19,38,52,58,76,79,86,88,90,92,94,95],libraries_definit:1,like:[18,19,51,52,53,58,77,79],linewidth:[33,34,37],link:53,list:[1,6,9,24,25,26,27,38,39,40,41,52,56,76,78,79,81,85,91,96,97],live:53,load:[41,52,53,56],load_example_netlist_by_nam:1,load_grid:[12,13,14],load_netlist_by_nam:[0,2,4,7,21,32,36,53],loc_i:[13,14,21,32,42,105],loc_x:[13,14,21,32,42,105],local:52,locat:[14,32,56,76,78,105],locatt:37,log:[2,4,8,9,10,11,12,13,14,22,23,29,32,33,34,37,38,39,40,41,42,108],log_level:[2,4,8,9,10,11,12,13,14,22,23,29,32,33,34,37,38,39,40,41,42],logger:[2,4,8,9,10,11,12,13,14,22,23,29,32,33,34,37,38,39,40,41,42],logic:[8,43,50],look:53,lower:[40,55],lower_index:[55,64,65],lr:[38,39,40],m:52,made:[56,58,80],mai:1,main:[9,10,11,12,13,14,15,29,33,34,37,38,39,40,41,42,79],mainli:53,mainthread:[8,14],make_instance_uniqu:56,mani:36,manipul:[53,79],map:[11,16,22,23,37,38,39,40,50,56,78,91,94],margin:[14,18,19,78,91],matplotlib:[6,20,36,39,40],matric:11,matrix:[11,83],max:40,maximum:1,meanwhil:52,mem:[9,39,40],membership:[6,38],memori:[9,58],merg:[3,18,19,20,21,22,23,24,25,26,27,39,40,42,50,56,76,77,79],merge_all_grid_io:[10,13,14,22,23,42,76],merge_and_upd:79,merge_inst:[4,40,41,51,56],merge_list:76,merge_multiple_inst:[5,56],merged_modul:4,merged_module_instance_0:4,method:[6,22,56,76,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,98,101],meti:[6,38,39,40,102],metric:11,mid11:45,mid12:45,mid21:45,mid22:45,middl:26,minconn:[6,38,39,40],mind:51,minim:[1,79],minut:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42],mkdir:[40,41,42],mode:53,modif:[51,53,79],modifi:[62,78],modul:[2,10,13,14,16,22,23,32,33,34,37,38,39,40,41,42,44,45,47,48,50,51,52,56,76,77,78,79,89,91,98,105],module1:[21,32,44,45,47,48],module2:[32,44,45,47],module2_0:47,module2_1:47,module_partit:40,module_shap:14,more:[21,52,53],move_cursor_x:[25,26],move_i:[19,20,22,24,25,26,27],move_x:[24,25,26,27],mult8:14,mult:14,multipl:[9,10,12,13,14,22,23,29,37,38,39,40,41,42,56],must:56,mutlipl:[32,105],mux:[9,37,38,39,40,78],my_netlist:1,n:[9,11,14,33,36,38,39,40],n_cut:[6,38],name:[1,9,10,12,13,14,22,23,29,38,39,40,41,42,53,55,56,60,61,64,76,78,83,86,91,93,97,101],name_map:76,namedtemporaryfil:[9,10,12,13,14,22,23,29,38,39,40,41,42],nbottom:33,ncut:[6,38,39],need:[21,56,78,94],neighbor:[77,79],neighbour:76,nested_hierarchi:[2,4,46,107],net:[9,22,23,29,40,41,42,53,56,76],netlist:[2,3,4,6,7,9,12,16,21,22,23,29,30,32,37,38,39,40,41,42,43,50,51,52,53,58,76,77,79,85,86,88,89,90,92,94,95,98],netlistsvg:9,netowrkx:[36,56,102],networkx:[6,20,38,39,40,43,50,56,99],new_cabl:56,new_cable_nam:56,new_definition_nam:[4,40,41,56],new_instance_nam:[4,40,41,56],new_nam:56,new_port:56,newli:56,newport:56,next:[1,2,4,7,9,13,14,21,22,23,29,32,38,39,40,41,42,53],next_inst:1,nforamt:76,nic30:[0,53],niter:[6,38,39,40],nleft:33,no_driv:56,no_load:56,node:[6,20,36,38,39,40,56],node_indx:[39,40],node_lbl:20,node_link_data:40,node_nam:[6,38,39,40],non:20,none:[1,12,13,14,33,37,38,39,40,55,56,60,61,62,64,76,78,81,83,85,86,87,91,93,98,101,102],noprint:78,note:1,notebook:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],notimpl:[5,17,30],np:[33,34,37,38],nright:33,ntop:33,number:[1,37,55,59,64,65,78],numpi:[33,34,37,38],nx:[6,20,36,38,39,40],nx_agraph:38,nx_pydot:[6,20,36,38,39,40],object:[9,32,56,62,78,96,97,105],objtyp:[6,38,39,40],obtain:[29,41,42,53],odd:26,offset:[21,29,32,78,91,105],offset_i:[14,15,42],offset_x:[14,15,42],onc:52,one:[26,52,56],onl:76,onli:[26,32,42,51,53,56,105],opac:[19,24,25,26,27],open:[0,9,10,11,12,13,14,22,23,29,38,39,40,41,42,53],openfpga:[9,10,12,13,14,22,23,29,38,39,40,42,43,50,66,79,89],openfpga_arch:8,openfpga_bas:77,opin_b:78,opin_bottom:34,opin_l:[78,91],opin_l_b:[78,91],opin_l_b_len:[78,91],opin_l_len:[78,91],opin_l_t:[78,91],opin_l_t_len:[78,91],opin_left:34,opin_r:78,opin_right:34,opin_t:78,opin_top:34,opins_1:78,opposit:37,optim:[43,50,56],optimis:56,option:[6,18,21,23,32,38,39,40,56,84,100,105],optpin:56,optwir:56,orang:[24,27],order:[31,50,56],origin:[18,32,53,94,105],os:[0,2,4,5,8,9,10,13,17,21,29,30,32,33,34,37,38,39,40,41,42,53],osid:40,other:[26,51,55,56],out0:[21,32,44,45,47,48],out1:45,out:[1,21,32,44,45,47,48,56],out_0:21,out_1:21,out_2:21,out_3:21,out_degre:20,out_going_pin:1,out_pin:78,outer:[60,62],outerpin:[58,60],outgo:[33,78,91],outlin:72,outpad:76,outport:56,output1:[2,4,7],output2:7,output:[1,11,18,19,20,39,40,44,45,47,48,52,56,76,78,83],outputs1:[39,40],outputs2:[39,40],outsid:1,over:105,overrid:56,overview:58,p1:[38,39,40],p2:[38,39,40],p:[9,13,22,23,29,38,39,40,41,42],p_manag:[18,19,21,22,23,24,26,27],packag:[51,52],padfil:98,page:[51,53,105],pair:[56,76],pan:105,param:14,paramet:[32,55,56,60,61,64,65,76,78,79,82,83,86,91,96,97,105],paramt:85,parent:[40,41,42,59,65],parrent:[32,105],pars:[9,10,12,13,14,16,22,23,29,38,39,40,41,42,50,58,78,91],parser:[51,58],part1:[6,38,39,40],part2:[6,38,39,40],part:[38,40,41,62],part_graph:[6,38],partit:[3,40,50],partitioning_experi:6,parts_fil:41,pass:[38,39,40,56,86,96,97],path:[0,2,4,5,8,9,17,21,29,30,32,33,34,37,39,40,41,42,53,78,79,83,91,105],pathlib:[40,41,42],patten:76,pattern:[21,22,23,24,25,26,27,28,37,50,76,82],pb_type:8,per:40,perform:[32,38,51,53,56,79,105],peripheri:76,pformat:39,physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,52,53,54,55,56,57,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108],pin2:1,pin:[9,22,23,29,32,33,38,39,40,41,42,56,58,62,64,76,78,105],pin_i:[38,39,40],pin_label:78,pin_map:[56,78],pin_nam:56,pin_name_to_numb:38,pinmap:[33,37,38,78],pip:52,pitch:85,place:[10,13,14,32,40,105],place_pin:76,placement:[16,32,50,76,89,105],placement_cr:[13,29],placment:76,plan:[13,14,42],platform:24,pleas:[52,53],plt:[6,20,36,39,40],plugin:[52,53],pmap:78,png:[20,38],point:[13,14,19,24,25,26,27,32,37,42,56,76,81,85,105],polici:53,port:[1,9,22,23,29,32,36,38,39,40,41,42,53,55,56,58,60,61,62,76,96,97,105],port_:38,port_map:61,port_nam:56,posit:78,post:[6,56],pp:21,pprint:[21,23,32,38,39,40],pre:[43,50,82],pre_releas:52,prepar:[22,23],prepare_graph_from_nx:6,prepare_netlist:[39,40],pretti:[10,13,14,15,18,19,20,21,22,23,24,25,26,27,29,32,42],previous_inst:1,primit:[1,9],primitives_librari:1,print:[1,5,6,8,11,12,14,15,17,21,22,23,30,33,34,36,37,38,39,40,41,52,78],print_connect:1,print_grid:[11,14],print_head:[33,78],print_instance_grid_map:21,print_partition_info:[39,40],print_reference_grid_map:21,process:51,prog_clk:[38,39,40],prog_reset:[38,39,40],program:9,proj:[9,10,12,13,14,22,23,29,33,37,38,39,40,41,42],project:[0,53],prop:[13,14,29,32,42,105],properti:[21,29,32,54,55,56,57,60,61,62,63,64,76,80,96,97,105],provid:[8,10,13,14,40,53,55,56,76,77,78,84,86],proxi:76,pt:[13,14,22,24,25,26,27],ptint:23,pts2:25,pts2_copi:26,pts2_cp:25,pts3:26,pts3_copi:26,pts4_copi:26,pts_copi:26,pts_cp:25,pull:25,pull_connection_up:[22,24,25,26,27],pure:51,push:[25,26],push_connection_down:[22,24,25,26,27],py:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,83,89,98],pydot:[6,38,39,40],pymeti:[6,38],pyplot:[6,20,36,39,40],python3:[52,83],python:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,51,53,54,57,58,62],q:38,quiet:[56,76],r0:33,r1:33,r2:33,r3:33,r4:33,r5:33,r6:33,r7:33,r8:33,r9:33,r:[9,10,12,13,14,22,23,29,37,38,39,40,41,42,78],rais:56,ram9k:[11,83],rang:[11,12,13,14,19,20,21,22,23,24,25,26,27,37,38,40,42],rank:[39,40],read:[8,9,10,12,13,14,22,23,29,38,39,40,41,42,53,78,91],readlin:[9,10,12,13,14,22,23,29,38,39,40,41,42],readwrit:[6,39,40],rect:[19,24,25,26,27,32,38,42,105],rectangular:[25,32,105],rectilinear:[32,105],recurs:1,red:[6,19,20,22,24,25,26,27,38,39,40],redner:105,refer:[0,1,2,4,7,9,13,14,21,22,23,29,32,36,41,42,51,53,56],refnam:42,regener:36,regex:76,regist:[38,76],register_config_gener:[29,76],register_placement_cr:[10,13,76],register_tile_gener:[41,42,76],relabel:[39,40],relat:[51,52,53,77],releas:[24,52],release_cursor:[24,25],release_root:[11,12,13,14,83],remain:56,remov:[9,27,38,40,41,42,56,76],remove_c:38,remove_child:9,remove_children_from:38,remove_config_chain:[9,22,23,29,41,42,76],remove_direct_interc:[22,23],remove_edges_from:[39,40],remove_nod:[39,40],remove_nodes_from:[39,40],remove_point:27,remove_port:[38,56],remove_undriven_net:[9,22,23,29,41,42,76],renam:[16,50],rename_modul:17,render:[0,6,16,37,38,42,50,52,76,77,84,91,93,101,105],render_connection_box:[33,37,38,78],render_floorplan:76,render_grid:[13,14,15,42],render_ipin:[37,38],render_pattern:[18,19,20,21,22,23,24,25,26,27],render_switch_pattern:[33,37,38,78],repeat:[20,72],repo:52,report:[33,78],report_connect:[34,78],report_incoming_channel:[33,78],report_ipin:[34,37,38,78],report_outgoing_channel:[33,78],repositori:1,repres:[32,36,51,56,58,105],represent:[36,56,58,85],requir:94,reset:[7,18,28,50],reset_c:23,reset_conn_patt:23,reset_wir:23,resourc:[40,53],respect:[32,65,105],restructur:[30,50,51,53,76,86,94],result:108,return_group:[13,14,42],reus:56,revers:55,right:[21,25,26,29,32,33,37,39,40,72,78,79,91,105],right_bottom_grid_top_width_0_height_0_subtile_:76,right_cby_height:14,right_cby_width:14,right_chan:37,right_grid_left_width_0_height_0_subtile_:76,right_til:42,right_top_grid_bottom_width_0_height_0_subtile_:76,right_tre:18,right_width_0_height_0_subtile_:76,root:[20,78,91],rotat:[18,19,24,27],rout:[9,10,12,13,14,18,19,22,23,29,32,33,37,38,39,40,41,42,77,105],routingrend:[33,37,38],row1:[21,48],row2:[21,48],row3:[21,48],row4:[21,48],row:[26,85],rule:82,run:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,52,53,76],run_meti:[6,38,39,40],s:[1,11,65],same:[56,58,80],sampl:[18,19,51,85],sample_connect:18,save:[29,33,39,40,41,42,76,78],save_graph:[39,40],save_netlist:[9,29,41,42,76],save_paritioned_graph:40,save_partitioned_graph:40,save_shaping_data:42,savea:[10,13,14,15,18,19,20,21,22,23,24,25,26,27,29,32,42],sb11_gsb:38,sb:[13,14,22,23,29,33,34,37,41,42,43,50,76,79],sb_0__0_:14,sb_0__1_:14,sb_0__8_:14,sb_1__0_:14,sb_1__1_:[14,33,37,38],sb_1__2_:14,sb_1__8_:14,sb_2__0_:14,sb_2__1_:14,sb_2__2_:14,sb_2__8_:14,sb_3__0_:14,sb_3__1_:14,sb_3__8_:14,sb_8__0_:14,sb_8__1_:14,sb_8__2_:14,sb_8__8_:14,sb_:[9,13,14,22,23,29,34,41,42],sb_bottom_l_in:76,sb_bottom_r_in:76,sb_color:[13,14],sb_left_b_in:76,sb_left_t_in:76,sb_render:[33,34,37,38],sb_right_b_in:76,sb_right_t_in:76,sb_top_l_in:76,sb_top_r_in:76,sc_height:[32,105],sc_width:[32,105],scalabl:51,scalar:[0,2,7,56],scale:[18,19,33,34,37,42,78,91,93,101],scalei:[32,105],scalex:[32,105],scan_chain:38,schemat:[0,9,53],scheme:79,script:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,51,94,105],sdn:[0,1,2,4,5,7,8,9,10,11,12,13,14,17,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,52,53,56,58,86],sdnphy:[0,2,4,5,7,17,21,23,30,32,36,53],search:51,search_from_point:27,search_to_point:[24,25,26,27],second:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42],section:[11,21,42,53,78,91],see:1,seek:[9,10,12,13,14,22,23,29,38,39,40,41,42],select:[1,83],self:[55,78,91],selfloop_edg:[39,40],separ:[0,53],seq:37,sequenc:94,seri:53,set:[14,32,40,79,84,105],set_color:[6,18,22,24,25,26,27,38],set_column_width:[13,14,15],set_label:6,set_printopt:[33,34,37],set_rankdir:[38,39,40],set_row_height:[13,14,15],set_shap:38,sexampl:9,shape:[10,13,14,32,37,76,105],shapingconf:98,share:53,shell:[29,38,40],shift:38,short_point:27,short_through:[25,27],shortcut:53,should:56,show:[37,38,53,58,95],show_graph_stat:[39,40],show_placement_data:[10,13,14],show_stat:[21,23],shown:[53,76,79],sice:[32,105],side2:[32,105],side:[20,21,26,29,32,33,38,40,76,78,79,91,105],signal:[18,19,38,39,40],similar:[32,105],simpl:[6,29,32,58,105],simpler:1,simplifi:[21,43,50,51],singl:[3,26,36,50,53,56,60],sink:[19,39,40],sink_point:[24,25,26,27],sink_pt:[24,25,26,27],site:78,size:[9,19,22,23,24,25,26,27,29,41,42,54,55,64,82,85,86],size_i:85,size_x:85,sizei:[81,82],sizex:[81,82],skip:[78,105],skip_connect:[10,13,14,32,42,105],skip_constraint:[2,4,7,21,22,23,29,38,39,40,53,76],skip_pin:[10,13,14,29,42,105],skip_point:[24,25,26,27],sklearn:40,small:26,some:[1,32,51,105],sort:[32,37,38,105],sort_cabl:76,sort_input_channel:37,sort_inst:76,sort_pin:76,sort_port:76,sort_print:76,sourc:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,54,55,56,57,59,60,61,62,63,64,65,76,78,79,86,87,88,89,90,91,92,93,94,95,96,97,99,100,101,102,105],source_fil:[9,10,12,13,14,22,23,29,38,39,40,41,42],space:[33,34,37,78,91,93,101],specif:[56,78,96],sphinx:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],split:[20,21,36,37,38,39,43,50],split_port:[21,36,39,40,56],splitext:[33,34,37],spydenet:53,spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,52,53,54,55,56,57,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108],spydrnet_log:[2,4,8,9,10,11,12,13,14,22,23,29,32,33,34,37,38,39,40,41,42],spydrnet_phys:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,52,53,54,55,56,57,59,60,61,62,63,64,65,76,78,79,89,98,105],squar:[20,24,27],square_grid:[21,46,107],standard_cell_primit:[9,22,23,38,40],standard_cell_wrapp:[9,39],start:[9,53,76],startswith:[38,40],stat:[33,38,39,40],statist:[76,78],step:[19,20,22,24,25,26,27],stopiter:42,store:[32,39,80,81,105],str:[1,6,9,10,11,12,13,14,22,23,29,33,38,39,40,41,42,56,60,61,64,76,78,83,86,91,96,97],strcutur:[29,41,42],strictli:80,string:[76,105],structur:[9,10,13,14,22,23,37,40,41,42,51,53,56,76,79,99],style:[39,40,105],stylesheet:105,sub_modul:[9,10,12,13,14,22,23,29,38,39,40,41,42],subgraph:[6,38],submodul:40,sufffix:56,suffix:[9,10,12,13,14,22,23,29,38,39,40,41,42,56],suit:94,sum:[37,38],summari:66,support:[18,19,51,105],support_fil:11,svg:[6,10,13,14,15,18,19,20,21,22,23,24,25,26,27,29,32,33,34,36,37,38,39,40,42,52,78,84,105],svg_main:[19,24,25,26,27],svgwrite:[24,25,26,27,52,105],sw:[37,38],sw_bottom:[37,38],sw_left:37,sw_right:37,sw_top:[37,38],switch_mat:37,switch_partition_03:39,sy:[22,23],symbol:105,system:6,t:[1,37,38,40,78],tag:38,target:38,task:[22,23,38,39,40],task_dir:8,tech:[37,38],techmap:[6,43,50],tempfil:[9,10,12,13,14,22,23,29,38,39,40,41,42],templat:89,temporari:[9,10,12,13,14,22,23,29,38,39,40,41,42],thei:56,them:[37,105],thi:[0,2,4,5,6,7,8,9,10,11,13,14,15,18,19,20,22,29,30,32,33,34,36,37,38,39,40,41,42,52,53,54,55,56,57,58,59,60,62,63,64,65,76,77,78,79,80,81,82,83,85,86,91,93,94,95,99,102,105],thoguh:40,through:[26,56],tighter:79,tile01:[9,42,79],tile02:41,tile:[10,13,14,20,29,43,50,76,94],tile_1__1_:[42,45],tile_1__2_:[42,45],tile_1__3_:42,tile_1__4_:42,tile_1__:48,tile_2__1_:[42,45],tile_2__2_:[42,45],tile_2__3_:42,tile_2__4_:42,tile_2__:48,tile_3__1_:42,tile_3__2_:42,tile_3__3_:42,tile_3__4_:42,tile_3__:48,tile_4__1_:42,tile_4__2_:42,tile_4__3_:42,tile_4__4_:42,tile_4__:48,tile_cr:76,tile_nam:79,tileabl:22,tiles_data:41,time:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42,79],titl:[18,19,20,21,22,23,24,25,26,27],to_i:80,to_n:40,to_numpy_arrai:[6,38,39,40],to_point:27,to_pydot:[6,20,36,38,39,40],to_undirect:[39,40],to_x:80,todo:[5,17,20,30,32,94,105],togther:56,tool:[1,58],top:[0,2,4,7,9,21,22,23,26,29,32,33,36,37,38,39,40,41,42,44,45,47,48,53,61,72,76,78,79,86,91,105],top_1:78,top_cbx_height:14,top_cbx_width:14,top_chan:37,top_definit:[21,22,23],top_grid:[38,39],top_grid_:38,top_grid_bottom_width_0_height_0_subtile_:76,top_inst:[0,1,2,4,7,21,32,36,38,53,61],top_left_grid_right_width_0_height_0_subtile_:76,top_left_til:42,top_modul:[9,10,13,14,22,23,29,41,42,76,79,86,88,90,92,94,95,105],top_pin_i:38,top_pinmap:37,top_right_grid_left_width_0_height_0_subtile_:76,top_right_til:42,top_til:42,top_width_0_height_0_subtile_:76,topsid:72,total:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,29,30,32,33,34,36,37,38,39,40,41,42],total_weight:20,toward:[78,79],track:40,track_0:40,tranform:94,transal:[18,19],transform:[18,19,32,51,58,66,105],transit:22,translat:[18,19,20,22,24,25,26,27],tree:[6,50],tree_manag:[24,27],tree_patt:[24,27],trim_bord:[24,25,27],tupl:[40,56],turtl:24,tutori:51,two:[3,28,38,40,50,56],txt:[10,11,13,14,42],type:[55,56,61,64,96,97],u:26,unchang:56,unconnect:53,under:52,undriven:[9,41,42,76],ungroup:[3,50],uniqu:[56,76,78,91],unwant:38,up:[25,26],updat:[37,78,79],update_dimens:78,upper:[33,40,55],us:[0,1,6,9,10,13,14,15,22,28,32,35,38,39,40,43,51,52,53,56,58,76,105],user:[10,13,14,51,52,62],usign:9,usng:[18,19],util:[1,6,8,9,10,11,12,13,14,15,18,19,20,21,22,23,24,25,26,27,29,32,33,34,37,38,39,40,41,42,53,66,76,78,79,105],v:[2,4,7,9,10,12,13,14,21,22,23,25,26,29,32,33,37,38,39,40,41,42,53],v_chan:40,valid:[32,53,105],valu:[32,38,39,40,105],varaiabl:14,variabl:[32,40,76,105],vector:[0,2,7,56],veri_proj:9,verilog:[9,12,16,21,22,23,29,32,38,39,40,42,43,50,51,53,54,57,76,97,105],vertic:[33,34,37,40,76,78,80],viewbox:[78,84,105],visit:52,visual:[10,13,14,32,42,51,66],visualiaz:105,visualis:[3,29,32,50,84,105,106],vpr:8,vpr_arch:[8,87],vpr_arch_render_demo:[11,83],vstack:[37,38],vweight:[6,38,39,40,102],w:[9,11,14,25,38,39,40],wai:58,warn:14,we:[22,38,52,53],web:53,websock:52,websocket:52,weight:[6,20,36,38,39,40],what:1,when:[32,105],where:[32,37,105],which:[8,18,19,22,32,38,51,53,56,76,86,105],whichcna:76,width:[11,14,19,20,21,22,24,25,26,27,29,32,42,79,82,84,85,105],width_f:[19,24,27],window:[0,53],wire0:[7,44,47,53],wire:[0,1,2,7,9,10,13,14,20,21,22,23,29,36,38,41,42,44,45,47,48,53,55,56,58,59,60,63,77,79],wire_bu:44,wire_feedthrough:7,without:56,work:[76,86],would:58,wrapper:61,write:[9,10,11,12,13,14,22,23,29,38,39,40,41,42,102],write_blackbox:[21,22,23],write_dot:[20,38,39,40],write_fabric_kei:29,write_metis_graph:[6,38,39,40],write_png:[20,38],write_svg:[6,20,36,38,39,40],written:72,x:[1,9,11,12,14,19,20,21,22,23,24,25,26,27,29,33,37,38,41,42,76,85],x_margin:18,x_offset:[13,14,42],xadj:[6,99],xi:[13,14,42],xind:26,xml:[8,11,12,13,14,29,33,34,37,38,78,83,91],y:[11,12,14,19,20,21,22,23,24,25,26,27,52,76,85],y_offset:[13,14,42],yaml:21,ydir:[22,25,26],yet:52,yi:[13,14,42],yind:26,yosi:9,you:[52,53,58],your:52,zip:[3,16,28,31,35,40,43],zoom:105},titles:["<span class=\"section-number\">1.1. </span>Visualise Hierarchical Netlist","<span class=\"section-number\">1.2. </span>Display Netlist Information Functions","<span class=\"section-number\">1.3. </span>Grouping ungrouping cells","<span class=\"section-number\">1. </span>Basic Restructuring Examples","<span class=\"section-number\">1.4. </span>Merging two instances in the design","<span class=\"section-number\">1.5. </span>Merging group of instances","<span class=\"section-number\">1.6. </span>Partitions Experimentation","<span class=\"section-number\">1.7. </span>Generating feedthrough from single instance","<span class=\"section-number\">2.1. </span>OpenFPGA Architecture Parsing","<span class=\"section-number\">2.2. </span>Render FPGA Basic Elements","<span class=\"section-number\">2.3. </span>Render Placement information from Verilog netlist","<span class=\"section-number\">2.4. </span>FPGA Layout grid generation","<span class=\"section-number\">2.5. </span>FPGA Instance to Layout mapping","<span class=\"section-number\">2.6. </span>Render Placement information from Verilog netlist","<span class=\"section-number\">2.7. </span>Render Placement information from Verilog netlist","<span class=\"section-number\">2.8. </span>Grid Floorplan Generator","<span class=\"section-number\">2. </span>OpenFPGA Basic Examples","<span class=\"section-number\">2.9. </span>Renaming Homogeneous FPGA Modules","<span class=\"section-number\">4.1. </span>Connection Pattern Generation","<span class=\"section-number\">4.2. </span>Create H-Tree Connectivity pattern","<span class=\"section-number\">4.3. </span>Create Hybrid Connectivity Pattern","<span class=\"section-number\">4.4. </span>Create Clock Tree Embedding","<span class=\"section-number\">4.5. </span>Two layer H-Tree insertion in 4x4 FPGA","<span class=\"section-number\">4.6. </span>Create Reset Feedthrough in fpga_top","<span class=\"section-number\">4.7. </span>Clock tree insertion Example Architecture 1","<span class=\"section-number\">4.8. </span>Clock tree insertion Example Architecture 2","<span class=\"section-number\">4.9. </span>Clock tree insertion Example Architecture 3","<span class=\"section-number\">4.10. </span>Clock tree insertion Example Architecture 3","<span class=\"section-number\">4. </span>Clock Tree Embedding","<span class=\"section-number\">6.1. </span>Adding configuration chain to the fabric","<span class=\"section-number\">6.2. </span>Extract configuration chain order","<span class=\"section-number\">6. </span>Configuration Chain","<span class=\"section-number\">3.1. </span>Demonstrate how to render basic floorplan","<span class=\"section-number\">3.2. </span>Rendering Switch and Connection Boxes","<span class=\"section-number\">3.3. </span>Rendering Switch and Connection Boxes","<span class=\"section-number\">3. </span>Module Rendering Examples","<span class=\"section-number\">5.1. </span>Netlist to graph (networkx)","<span class=\"section-number\">5.2. </span>Logical/Pre-techmapped Partition Conn Box 01","<span class=\"section-number\">5.3. </span>Physical/Techmapped Partition Conn Box 02","<span class=\"section-number\">5.4. </span>Partition Conn Box 02 - Simplified","<span class=\"section-number\">5.5. </span>Split CBs and SBs across fabric","<span class=\"section-number\">5.6. </span>FPGA Tiles from OpenFPGA Verilog","<span class=\"section-number\">5.7. </span>Creating area optimized FPGA tiles","<span class=\"section-number\">5. </span>Partition Examples","basic_hierarchy","grid_example","Sample Verilog Netlists","nested_hierarchy","square_grid","Developers Guidelines","Examples","SpyDrNet-Physical Documentation","Install","Tutorial","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Instance","Library","OuterPin","Pin","Port","Wire","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Routing Render","Tile-01","util.ConnectPoint","util.ConnectPointList","util.ConnectionPattern","util.FPGAGridGen","util.FloorPlanViz","util.GridFloorplanGen","util.OpenFPGA","util.OpenFPGA_Arch","util.OpenFPGA_Config_Generator","util.OpenFPGA_Placement_Generator","util.OpenFPGA_Tile_Generator","util.RoutingRender","util.Tile01","util.cb_renderer","util.config_chain_01","util.config_chain_simple","util.get_attr","util.get_names","util.initial_placement","util.prepare_graph_from_nx","util.run_metis","util.sb_renderer","util.write_metis_graph","Utility Functions","Architecture Visualisation","FloorPlan Visualizer","Visualization and Floorplanning","Sample verilog netlist","Unit Tests"],titleterms:{"01":[37,79],"02":[38,39],"1":24,"2":25,"3":[26,27],"4x4":22,"class":[49,103],"function":[1,103],"switch":[33,34],In:53,across:40,ad:29,api:[58,66,77],architectur:[8,24,25,26,27,104],area:42,base:[76,77],basic:[3,9,16,32,58,107],basic_hierarchi:44,bottom:[67,68,69],box:[33,34,37,38,39],bundl:54,cabl:55,cb:40,cb_render:[78,93],cell:2,chain:[29,30,31],channel:[78,91],clock:[21,24,25,26,27,28],config_chain_01:94,config_chain_simpl:95,configur:[29,30,31,77],conn:[37,38,39],connect:[18,19,20,33,34,103],connectionpattern:82,connectpoint:80,connectpointlist:81,content:51,creat:[19,20,21,23,42],debug:53,definit:56,demonstr:32,depend:52,descript:72,design:[4,107],detail:79,develop:[49,52],displai:1,document:51,each:79,element:[9,57],embed:[21,28],exampl:[3,16,24,25,26,27,35,43,50,53],experiment:6,extract:30,fabric:[29,40],feedthrough:[7,23],file:42,floorplan:[15,32,105,106],floorplanviz:84,fpga:[9,11,12,17,22,41,42,103,107],fpga_top:23,fpgagridgen:83,from:[7,10,13,14,41],gener:[7,11,15,18,103],get_attr:96,get_nam:97,graph:[36,103],grid:[11,15],grid_exampl:45,gridfloorplangen:85,group:[2,5],guidelin:49,h:[19,22],helper:103,heterogen:107,hierarch:0,hierarchi:49,homogen:[17,107],how:32,hybrid:20,indic:51,inform:[1,10,13,14],initial_plac:98,innerpin:59,insert:[22,24,25,26,27],instal:52,instanc:[4,5,7,12,60],instanti:107,interfac:53,io:72,layer:22,layout:[11,12],left:[67,70,73],librari:61,logic:37,map:12,merg:[4,5],method:[79,103],modul:[17,35],multi:107,nested_hierarchi:47,netlist:[0,1,10,13,14,36,46,107],networkx:36,object:58,openfpga:[8,16,41,76,77,86,103],openfpga_arch:87,openfpga_config_gener:88,openfpga_placement_gener:89,openfpga_tile_gener:90,optim:42,order:30,outerpin:62,outlin:[106,107],output:[8,14,32,42,53],overview:[54,55,56,57,59,60,61,62,63,64,65,76,103,105],pars:8,partit:[6,37,38,39,43,103],pattern:[18,19,20,103],physic:[38,51,58],pin:63,placement:[10,13,14],port:64,pre:37,prepare_graph_from_nx:99,refer:66,relat:103,renam:17,render:[9,10,13,14,32,33,34,35,78,103],reset:23,restructur:3,right:[68,71,74],rout:78,routingrend:[78,91],run_meti:100,sampl:[46,107],sb:40,sb_render:[78,101],script:53,sdc:77,shape:42,shell:53,simplifi:39,singl:7,split:40,spydrnet:[51,58],square_grid:48,structur:49,summari:58,tabl:51,techmap:[37,38],templat:103,test:108,tile01:92,tile:[41,42,67,68,69,70,71,72,73,74,75,77,79,103],top:[73,74,75],transform:77,tree:[19,21,22,24,25,26,27,28],tutori:53,two:[4,22],type:58,ungroup:2,unit:108,util:[80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103],valid:52,variabl:[78,91],verif:77,verilog:[10,13,14,41,46,107],version:52,visual:[53,103,105,106],visualis:[0,104],wire:65,write_metis_graph:102}})