Analysis & Synthesis report for fluxoDeDados
Mon Jun 11 10:51:18 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Jun 11 10:51:18 2018           ;
; Quartus Prime Version       ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name               ; fluxoDeDados                                ;
; Top-level Entity Name       ; fluxoDeDados                                ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; fluxoDeDados       ; fluxoDeDados       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Jun 11 10:50:53 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fluxoDeDados -c fluxoDeDados
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file somadorbcd.vhd
    Info (12022): Found design unit 1: somadorBCD-soma File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/somadorBCD.vhd Line: 19
    Info (12023): Found entity 1: somadorBCD File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/somadorBCD.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file somador6.vhd
    Info (12022): Found design unit 1: somador6-soma File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/somador6.vhd Line: 18
    Info (12023): Found entity 1: somador6 File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/somador6.vhd Line: 8
Warning (12125): Using design file fluxodedados.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: fluxoDeDados-fluxo File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 32
    Info (12023): Found entity 1: fluxoDeDados File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 8
Info (12127): Elaborating entity "fluxoDeDados" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at fluxodedados.vhd(36): object "clock1Hz" assigned a value but never read File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at fluxodedados.vhd(44): object "s_saida1F" assigned a value but never read File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 44
Warning (10036): Verilog HDL or VHDL warning at fluxodedados.vhd(99): object "soma_F1E" assigned a value but never read File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 99
Warning (10036): Verilog HDL or VHDL warning at fluxodedados.vhd(103): object "soma_F2E" assigned a value but never read File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 103
Warning (10036): Verilog HDL or VHDL warning at fluxodedados.vhd(109): object "soma1C" assigned a value but never read File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 109
Warning (10036): Verilog HDL or VHDL warning at fluxodedados.vhd(110): object "soma1D" assigned a value but never read File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 110
Warning (10036): Verilog HDL or VHDL warning at fluxodedados.vhd(111): object "soma2C" assigned a value but never read File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 111
Warning (10036): Verilog HDL or VHDL warning at fluxodedados.vhd(112): object "soma2D" assigned a value but never read File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 112
Warning (10541): VHDL Signal Declaration warning at fluxodedados.vhd(116): used implicit default value for signal "load1C" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 116
Warning (10541): VHDL Signal Declaration warning at fluxodedados.vhd(117): used implicit default value for signal "load1D" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 117
Warning (10541): VHDL Signal Declaration warning at fluxodedados.vhd(118): used implicit default value for signal "load1E" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 118
Warning (10541): VHDL Signal Declaration warning at fluxodedados.vhd(119): used implicit default value for signal "load1F" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 119
Warning (10541): VHDL Signal Declaration warning at fluxodedados.vhd(122): used implicit default value for signal "load2C" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 122
Warning (10541): VHDL Signal Declaration warning at fluxodedados.vhd(123): used implicit default value for signal "load2D" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 123
Warning (10541): VHDL Signal Declaration warning at fluxodedados.vhd(124): used implicit default value for signal "load2E" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 124
Warning (10541): VHDL Signal Declaration warning at fluxodedados.vhd(125): used implicit default value for signal "load2F" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 125
Info (12128): Elaborating entity "somadorBCD" for hierarchy "somadorBCD:somadorF1" File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 230
Info (12128): Elaborating entity "somador6" for hierarchy "somador6:somadorF3" File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 237
Error (10344): VHDL expression error at somador6.vhd(27): expression has 5 elements, but must have 4 elements File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/somador6.vhd Line: 27
Error (12152): Can't elaborate user hierarchy "somador6:somadorF3" File: C:/Users/Breno/Desktop/relogioDigital/Fluxo de Dados/fluxodedados.vhd Line: 237
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 18 warnings
    Error: Peak virtual memory: 4860 megabytes
    Error: Processing ended: Mon Jun 11 10:51:18 2018
    Error: Elapsed time: 00:00:25
    Error: Total CPU time (on all processors): 00:00:57


