/**
 *  naken_asm assembler.
 *  Author: Michael Kohn
 *   Email: mike@mikekohn.net
 *     Web: https://www.mikekohn.net/
 * License: GPLv3
 *
 * Copyright 2010-2023 by Michael Kohn
 *
 */

#include <stdio.h>
#include <stdlib.h>
#include <stdint.h>
#include <string.h>

#include "asm/avr8.h"
#include "disasm/avr8.h"
#include "simulate/avr8.h"
#include "table/avr8.h"

#define READ_OPCODE(a) \
  (memory->read8((a) * 2) | \
  (memory->read8(((a) * 2) + 1) << 8))

#define SREG_SET(bit) (sreg |= (1 << bit))
#define SREG_CLR(bit) (sreg &= (0xff ^ (1<<bit)))
#define GET_SREG(bit) ((sreg & (1 << bit)) == 0 ? 0 : 1)

#define GET_X() (reg[26] | (reg[27] << 8))
#define GET_Y() (reg[28] | (reg[29] << 8))
#define GET_Z() (reg[30] | (reg[31] << 8))

#define INC_X() { int a = GET_X(); a++; \
                  reg[26] = a & 0xff; \
                  reg[27] = (a >> 8) & 0xff; }

#define INC_Y() { int a = GET_Y(); a++; \
                  reg[28] = a & 0xff; \
                  reg[29] = (a >> 8) & 0xff; }

#define INC_Z() { int a = GET_Z(); a++; \
                  reg[30] = a & 0xff; \
                  reg[31] = (a >> 8) & 0xff; }

#define DEC_X() { int a = GET_X(); a--; \
                  reg[26] = a & 0xff; \
                  reg[27] = (a >> 8) & 0xff; }

#define DEC_Y() { int a = GET_Y(); a--; \
                  reg[28] = a & 0xff; \
                  reg[29] = (a >> 8) & 0xff; }

#define DEC_Z() { int a = GET_Z(); a--; \
                  reg[30] = a & 0xff; \
                  reg[31] = (a >> 8) & 0xff; }

#define PUSH_STACK(n) \
  ram[sp--] = (n) & 0xff;

#define POP_STACK(n) \
  ram[++sp];

#define PUSH_STACK16(n) \
  ram[sp--] = (n) & 0xff; \
  ram[sp--] = (n) >> 8;

#define POP_STACK16() \
  (ram[sp+2] | \
  (ram[sp+1] << 8)); sp += 2;

#define READ_FLASH(n) memory->read8(n)
#define WRITE_FLASH(n,data) memory->write8(n, data)

#define READ_RAM(a) ram[a & RAM_MASK];
#define WRITE_RAM(a,v) ram[a & RAM_MASK] = v;

SimulateAvr8::SimulateAvr8(Memory *memory) : Simulate(memory)
{
  reset();
}

SimulateAvr8::~SimulateAvr8()
{
}

Simulate *SimulateAvr8::init(Memory *memory)
{
  return new SimulateAvr8(memory);
}

void SimulateAvr8::reset()
{
  cycle_count = 0;
  nested_call_count = 0;
  memset(reg, 0, sizeof(reg));
  memset(io, 0, sizeof(io));
  memset(ram, 0, sizeof(ram));
  pc = 0;
  sp = 0;
  sreg = 0;
  break_point = -1;
}

void SimulateAvr8::push(uint32_t value)
{
  sp -= 1;
  PUSH_STACK(value);
}

int SimulateAvr8::set_reg(const char *reg_string,uint32_t value)
{
  while (*reg_string == ' ') { reg_string++; }

  // joe needed these
  if (strcasecmp(reg_string, "sp") == 0)
  {
    sp = value & 0xffff;
    return 0;
  }

  if (strcasecmp(reg_string, "pc") == 0)
  {
    pc = value & 0xffff;
    return 0;
  }

  int index = get_register_avr8(reg_string);

  if (index == -1)
  {
    // Add flags here
    return -1;
  }

  reg[index] = value;

  return 0;
}

uint32_t SimulateAvr8::get_reg(const char *reg_string)
{
  int index = get_register_avr8(reg_string);

  if (index == -1)
  {
    printf("Unknown register '%s'\n", reg_string);
    return -1;
  }

  return reg[index];
}

void SimulateAvr8::set_pc(uint32_t value)
{
  pc = value;
}

int SimulateAvr8::dump_ram(int start, int end)
{
  int n, count;

  count = 0;
  for (n = start; n < end; n++)
  {
    if ((count % 16) == 0) { printf("\n0x%04x: ", n); }
    printf(" %02x", ram[n]);
    count++;
  }

  printf("\n\n");

  return 0;
}

void SimulateAvr8::dump_registers()
{
  int n;

  printf("\nSimulation Register Dump\n");
  printf("-------------------------------------------------------------------\n");
  printf(" PC: 0x%04x,  SP: 0x%04x, SREG: I T H S V N Z C = 0x%02x\n"
         "                                %d %d %d %d %d %d %d %d\n",
         pc,
         sp,
         sreg,
         GET_SREG(SREG_I),
         GET_SREG(SREG_T),
         GET_SREG(SREG_H),
         GET_SREG(SREG_S),
         GET_SREG(SREG_V),
         GET_SREG(SREG_N),
         GET_SREG(SREG_Z),
         GET_SREG(SREG_C));

  for (n = 0; n < 32; n++)
  {
    printf((n % 8) == 0 ? "\n" : " ");

    char reg_name[4];
    snprintf(reg_name, sizeof(reg_name), "r%d", n);
    printf("%3s: 0x%02x", reg_name, reg[n]);
  }

  printf(" X=0x%04x, Y=0x%04x, Z=0x%04x\n\n", GET_X(), GET_Y(), GET_Z());
  printf("%d clock cycles have passed since last reset.\n\n", cycle_count);
}

int SimulateAvr8::run(int max_cycles, int step)
{
  char instruction[128];
  int cycles = 0;
  int ret;
  int pc_current;
  int n;

  printf("Running... Press Ctl-C to break.\n");

  while (stop_running == false)
  {
    pc_current = pc;
    ret = execute();

    if (show == true) printf("\x1b[1J\x1b[1;1H");

    if (ret > 0) { cycle_count += ret; }

    if (show == true)
    {
      int disasm_pc = pc_current;
      dump_registers();

      n = 0;
      while (n < 6)
      {
        int cycles_min,cycles_max;
        int num;
        num = READ_OPCODE(disasm_pc);

        int count = disasm_avr8(
          memory,
          disasm_pc * 2,
          instruction,
          sizeof(instruction),
          &cycles_min,
          &cycles_max) / 2;

        if (cycles_min == -1) break;

        if (disasm_pc == break_point) { printf("*"); }
        else { printf(" "); }

        if (n == 0)
        { printf("! "); }
          else
        if (disasm_pc == pc) { printf("> "); }
          else
        { printf("  "); }

        if (cycles_min < 1)
        {
          printf("0x%04x: 0x%04x %-40s ?\n", disasm_pc, num, instruction);
        }
          else
        if (cycles_min == cycles_max)
        {
          printf("0x%04x: 0x%04x %-40s %d\n", disasm_pc, num, instruction, cycles_min);
        }
          else
        {
          printf("0x%04x: 0x%04x %-40s %d-%d\n", disasm_pc, num, instruction, cycles_min, cycles_max);
        }

        n = n + count;
        count--;
        disasm_pc++;
        while (count > 0)
        {
          if (disasm_pc == break_point) { printf("*"); }
          else { printf(" "); }
          num = READ_OPCODE(disasm_pc);
          printf("  0x%04x: 0x%04x\n", disasm_pc, num);
          disasm_pc++;
          count--;
        }
      }
    }

    if (auto_run == true && nested_call_count < 0) { return 0; }

    if (ret == -1)
    {
      printf("Illegal instruction at address 0x%04x\n", pc_current);
      return -1;
    }

    if (max_cycles != -1 && cycles > max_cycles) break;
    if (break_point == pc)
    {
       printf("Breakpoint hit at 0x%04x\n", break_point);
      break;
    }

    if (usec == 0 || step == true)
    {
      disable_signal_handler();
      return 0;
    }

#if 0
    if (pc == 0xffff)
    {
      printf("Function ended.  Total cycles: %d\n", cycle_count);
      step_mode = 0;
      disable_signal_handler();
      return 0;
    }
#endif

    usleep(usec);
  }

  disable_signal_handler();

  printf("Stopped.  PC=0x%04x.\n", pc);
  printf("%d clock cycles have passed since last reset.\n", cycle_count);

  return 0;
}

int SimulateAvr8::word_count()
{
  uint16_t opcode = READ_OPCODE(pc);
  int n;

  n = 0;
  while (table_avr8[n].instr != NULL)
  {
    if ((opcode & table_avr8[n].mask) == table_avr8[n].opcode)
    {
      switch(table_avr8[n].type)
      {
        case OP_JUMP:
        case OP_REG_SRAM:
        case OP_SRAM_REG:
          return 2;
        default:
          return 1;
      }
    }
    n++;
  }

  return 0;
}

int SimulateAvr8::execute_op_none(struct _table_avr8 *table_avr8)
{
  switch(table_avr8->id)
  {
    case AVR8_SEC:
      SREG_SET(SREG_C);
      return table_avr8->cycles_min;
    case AVR8_CLC:
      SREG_CLR(SREG_C);
      return table_avr8->cycles_min;
    case AVR8_SEN:
      SREG_SET(SREG_N);
      return table_avr8->cycles_min;
    case AVR8_CLN:
      SREG_CLR(SREG_N);
      return table_avr8->cycles_min;
    case AVR8_SEZ:
      SREG_SET(SREG_Z);
      return table_avr8->cycles_min;
    case AVR8_CLZ:
      SREG_CLR(SREG_Z);
      return table_avr8->cycles_min;
    case AVR8_SEI:
      SREG_SET(SREG_I);
      return table_avr8->cycles_min;
    case AVR8_CLI:
      SREG_CLR(SREG_I);
      return table_avr8->cycles_min;
    case AVR8_SES:
      SREG_SET(SREG_S);
      return table_avr8->cycles_min;
    case AVR8_CLS:
      SREG_CLR(SREG_S);
      return table_avr8->cycles_min;
    case AVR8_SEV:
      SREG_SET(SREG_V);
      return table_avr8->cycles_min;
    case AVR8_CLV:
      SREG_CLR(SREG_V);
      return table_avr8->cycles_min;
    case AVR8_SET:
      SREG_SET(SREG_T);
      return table_avr8->cycles_min;
    case AVR8_CLT:
      SREG_CLR(SREG_T);
      return table_avr8->cycles_min;
    case AVR8_SEH:
      SREG_SET(SREG_H);
      return table_avr8->cycles_min;
    case AVR8_CLH:
      SREG_CLR(SREG_H);
      return table_avr8->cycles_min;
    case AVR8_BREAK:
      // Should we do something here?
      return -1;
    case AVR8_NOP:
      return table_avr8->cycles_min;
    case AVR8_SLEEP:
      // Should we do something here?
      return table_avr8->cycles_min;
    case AVR8_WDR:
      // Should we do something here?
      return -1;
    case AVR8_IJMP:
      pc = GET_Z();
      return table_avr8->cycles_min;
    case AVR8_EIJMP:
      return -1;
    case AVR8_ICALL:
      PUSH_STACK16(pc)
      pc = GET_Z();
      nested_call_count++;
      return table_avr8->cycles_min;
    case AVR8_EICALL:
      return -1;
    case AVR8_RET:
      pc = POP_STACK16();
      nested_call_count--;
      return table_avr8->cycles_min;
    case AVR8_RETI:
      return -1;
    case AVR8_LPM:
      reg[0] = READ_FLASH(GET_Z());
      return table_avr8->cycles_min;
    case AVR8_ELPM:
      return -1;
    case AVR8_SPM:
      WRITE_FLASH(GET_Z(), reg[0]);
      return table_avr8->cycles_min;
  }

  return -1;
}

void SimulateAvr8::execute_set_sreg_arith(uint8_t rd_prev, uint8_t rd, int k)
{
  int Rd7 = (rd_prev & 0x80) >> 7;
  int R7 = (rd & 0x80) >> 7;
  int K7 = (k & 0x80) >> 7;
  int C = (Rd7 & K7) | (K7 & (R7 ^ 1)) | ((R7 ^ 1) & Rd7);
  int V = (Rd7 & (K7 ^ 1) & (R7 ^ 1)) | ((Rd7 ^ 1) & K7 & R7);
  int N = R7;
  int S = N ^ V;
  int Rd3 = (rd_prev & 0x08) >> 3;
  int R3 = (rd & 0x08) >> 3;
  int K3 = (k & 0x08) >> 3;
  int H = ((Rd3 ^ 1) & K3) | (K3 & R3) | (R3 & (Rd3 ^ 1));

  if (N == 1) { SREG_SET(SREG_N); } else { SREG_CLR(SREG_N); }
  if (C == 1) { SREG_SET(SREG_C); } else { SREG_CLR(SREG_C); }
  if (rd == 0) { SREG_SET(SREG_Z); } else { SREG_CLR(SREG_Z); }
  if (S == 1) { SREG_SET(SREG_S); } else { SREG_CLR(SREG_S); }
  if (V == 1) { SREG_SET(SREG_V); } else { SREG_CLR(SREG_V); }
  if (H == 1) { SREG_SET(SREG_H); } else { SREG_CLR(SREG_H); }
}

void SimulateAvr8::execute_set_sreg_arith_sub(
  uint8_t rd_prev,
  uint8_t rd,
  int k)
{
  int Rd7 = (rd_prev & 0x80) >> 7;
  int R7 = (rd & 0x80) >> 7;
  int K7 = (k & 0x80) >> 7;
  int C = ((Rd7 ^ 1) & (K7)) | (K7 & R7) | (R7 & (Rd7 ^ 1));
  int V = (Rd7 & (K7 ^ 1) & (R7 ^ 1)) | ((Rd7 ^ 1) & K7 & R7);
  int N = R7;
  int S = N ^ V;
  int Rd3 = (rd_prev & 0x08) >> 3;
  int R3 = (rd & 0x08) >> 3;
  int K3 = (k & 0x08) >> 3;
  int H = ((Rd3 ^ 1) & K3) | (K3 & R3) | (R3 & (Rd3 ^ 1));

  if (N == 1) { SREG_SET(SREG_N); } else { SREG_CLR(SREG_N); }
  if (C == 1) { SREG_SET(SREG_C); } else { SREG_CLR(SREG_C); }
  if (rd == 0) { SREG_SET(SREG_Z); } else { SREG_CLR(SREG_Z); }
  if (S == 1) { SREG_SET(SREG_S); } else { SREG_CLR(SREG_S); }
  if (V == 1) { SREG_SET(SREG_V); } else { SREG_CLR(SREG_V); }
  if (H == 1) { SREG_SET(SREG_H); } else { SREG_CLR(SREG_H); }
}

void SimulateAvr8::execute_set_sreg_logic(uint8_t rd_prev, uint8_t rd, int k)
{
  int R7 = (rd & 0x80) >> 7;
  int N = R7;
  int S = N ^ 0;

  SREG_CLR(SREG_V);
  if (N == 1)  { SREG_SET(SREG_N); } else { SREG_CLR(SREG_N); }
  if (rd == 0) { SREG_SET(SREG_Z); } else { SREG_CLR(SREG_Z); }
  if (S == 1)  { SREG_SET(SREG_S); } else { SREG_CLR(SREG_S); }
}

void SimulateAvr8::execute_set_sreg_reg16(int rd_prev, int rd)
{
  int R15 = (rd & 0x8000) >> 15;
  int Rdh7 = (rd_prev & 0x0080) >> 7;
  int N = R15;
  int V = (Rdh7 ^ 1) & R15;
  int S = N ^ V;
  int C = (R15 ^ 1) & Rdh7;

  if (S == 1)  { SREG_SET(SREG_S); } else { SREG_CLR(SREG_S); }
  if (V == 1)  { SREG_SET(SREG_V); } else { SREG_CLR(SREG_V); }
  if (N == 1)  { SREG_SET(SREG_N); } else { SREG_CLR(SREG_N); }
  if (rd == 0) { SREG_SET(SREG_Z); } else { SREG_CLR(SREG_Z); }
  if (C == 1)  { SREG_SET(SREG_C); } else { SREG_CLR(SREG_C); }
}

void SimulateAvr8::execute_set_sreg_common(uint8_t value)
{
  int N = (value & 0x80) >> 7;

  if (N == 1)     { SREG_SET(SREG_N); } else { SREG_CLR(SREG_N); }
  if (value == 0) { SREG_SET(SREG_Z); } else { SREG_CLR(SREG_Z); }
}

void SimulateAvr8::execute_set_sreg_sign()
{
  int S = GET_SREG(SREG_N) ^ GET_SREG(SREG_V);

  if (S == 1) { SREG_SET(SREG_S); } else { SREG_CLR(SREG_S); }
}

int SimulateAvr8::execute_op_branch_s_k(
  struct _table_avr8 *table_avr8,
  uint16_t opcode)
{
  int k = (opcode >> 3) & 0x7f;
  int s = (opcode & 0x7);

  if ((k & 0x40) != 0) { k = (char)(0x80 | k); }

  switch(table_avr8->id)
  {
    case AVR8_BRBS:
      if (GET_SREG(s) == 1) { pc += k; return 2; }
      return 1;
    case AVR8_BRBC:
      if (GET_SREG(s) == 0) { pc += k; return 2; }
      return 1;
  }

  return -1;
}

int SimulateAvr8::execute_op_branch_k(
  struct _table_avr8 *table_avr8,
  uint16_t opcode)
{
  int k = (opcode >> 3) & 0x7f;

  if ((k & 0x40) != 0) { k = (char)(0x80 | k); }

  switch(table_avr8->id)
  {
    case AVR8_BREQ:
      if (GET_SREG(SREG_Z) == 1) { pc += k; return 2; }
      return 1;
    case AVR8_BRNE:
      if (GET_SREG(SREG_Z) == 0) { pc += k; return 2; }
      return 1;
    case AVR8_BRCS:
      if (GET_SREG(SREG_C) == 1) { pc += k; return 2; }
      return 1;
    case AVR8_BRCC:
      if (GET_SREG(SREG_C) == 0) { pc += k; return 2; }
      return 1;
    case AVR8_BRSH:
      if ((GET_SREG(SREG_C) | GET_SREG(SREG_Z)) == 1) { pc += k; return 2; }
      return 1;
    case AVR8_BRLO:
      if ((GET_SREG(SREG_C) | GET_SREG(SREG_Z)) == 0) { pc += k; return 2; }
      return 1;
    case AVR8_BRMI:
      if (GET_SREG(SREG_N) == 1) { pc += k; return 2; }
      return 1;
    case AVR8_BRPL:
      if (GET_SREG(SREG_N) == 0) { pc += k; return 2; }
      return 1;
    case AVR8_BRGE:
      if ((GET_SREG(SREG_N) ^ GET_SREG(SREG_V)) == 0) { pc += k; return 2; }
      return 1;
    case AVR8_BRLT:
      if ((GET_SREG(SREG_N) ^ GET_SREG(SREG_V)) == 1) { pc += k; return 2; }
      return 1;
    case AVR8_BRHS:
      if (GET_SREG(SREG_H) == 1) { pc += k; return 2; }
      return 1;
    case AVR8_BRHC:
      if (GET_SREG(SREG_H) == 0) { pc += k; return 2; }
      return 1;
    case AVR8_BRTS:
      if (GET_SREG(SREG_T) == 1) { pc += k; return 2; }
      return 1;
    case AVR8_BRTC:
      if (GET_SREG(SREG_T) == 0) { pc += k; return 2; }
      return 1;
    case AVR8_BRVS:
      if (GET_SREG(SREG_V) == 1) { pc += k; return 2; }
      return 1;
    case AVR8_BRVC:
      if (GET_SREG(SREG_V) == 0) { pc += k; return 2; }
      return 1;
    case AVR8_BRIE:
      if (GET_SREG(SREG_I) == 1) { pc += k; return 2; }
      return 1;
    case AVR8_BRID:
      if (GET_SREG(SREG_I) == 0) { pc += k; return 2; }
      return 1;
  }

  return -1;
}

int SimulateAvr8::execute_op_two_reg(
  struct _table_avr8 *table_avr8,
  uint16_t opcode)
{
  int rd = (opcode >> 4) & 0x1f;
  int rr = ((opcode & 0x200) >> 5) | ((opcode) & 0xf);
  uint8_t prev = reg[rd];
  int temp;

  switch(table_avr8->id)
  {
    case AVR8_ADC:
      reg[rd] = reg[rd] + reg[rr] + GET_SREG(SREG_C);
      execute_set_sreg_arith(prev, reg[rd], reg[rr]);
      break;
    case AVR8_ADD:
      reg[rd] = reg[rd] + reg[rr];
      execute_set_sreg_arith(prev, reg[rd], reg[rr]);
      break;
    case AVR8_AND:
      reg[rd] = reg[rd] & reg[rr];
      execute_set_sreg_logic(prev, reg[rd], reg[rr]);
      break;
    case AVR8_CP:
      temp = reg[rd] - reg[rr];
      execute_set_sreg_arith_sub(prev, temp, reg[rr]);
      break;
    case AVR8_CPC:
      temp = reg[rd] - reg[rr] - GET_SREG(SREG_C);
      execute_set_sreg_arith_sub(prev, temp, reg[rr]);
      break;
    case AVR8_CPSE:
      if (reg[rd] == reg[rr])
      {
        int words = word_count();
        pc += words;
        return words;
      }
      return 1;
      break;
    case AVR8_EOR:
      reg[rd] = reg[rd] ^ reg[rr];
      execute_set_sreg_logic(prev, reg[rd], reg[rr]);
      break;
    case AVR8_MOV:
      reg[rd] = reg[rr];
      break;
    case AVR8_MUL:
      temp = reg[rd] * reg[rr];
      temp = temp & 0xffff;
      reg[0] = temp & 0xff;
      reg[1] = (temp >> 8) & 0xff;
      if (temp == 0) { SREG_SET(SREG_Z); } else { SREG_CLR(SREG_Z); }
      if ((temp & 0x8000) != 0) { SREG_SET(SREG_C); } else { SREG_CLR(SREG_C); }
      break;
    case AVR8_OR:
      reg[rd] = reg[rd] - reg[rr];
      execute_set_sreg_logic(prev, reg[rd], reg[rr]);
      break;
    case AVR8_SBC:
      reg[rd] = reg[rd] - reg[rr] - GET_SREG(SREG_C);
      execute_set_sreg_arith_sub(prev, reg[rd], reg[rr]);
      break;
    case AVR8_SUB:
      reg[rd] = reg[rd] - reg[rr];
      execute_set_sreg_arith_sub(prev, reg[rd], reg[rr]);
      break;
  }

  return table_avr8->cycles_min;
}

int SimulateAvr8::execute_op_reg_imm(
  struct _table_avr8 *table_avr8,
  uint16_t opcode)
{
  int rd = ((opcode >> 4) & 0xf) + 16;
  int k = ((opcode & 0xf00) >> 4) | (opcode & 0xf);
  uint8_t prev = reg[rd];
  int temp;

  switch(table_avr8->id)
  {
    case AVR8_ANDI:
      reg[rd] &= k;
      execute_set_sreg_logic(prev, reg[rd], k);
      break;
    case AVR8_CPI:
      temp = reg[rd] - k;
      execute_set_sreg_arith(prev, temp, k);
      break;
    case AVR8_LDI:
      reg[rd] = k;
      break;
    case AVR8_ORI:
      reg[rd] |= k;
      execute_set_sreg_logic(prev, reg[rd], k);
      break;
    case AVR8_SBCI:
      reg[rd] = reg[rd] - k - GET_SREG(SREG_C);
      execute_set_sreg_arith_sub(prev, reg[rd], k);
      break;
    case AVR8_SBR:
      reg[rd] &= k;
      execute_set_sreg_logic(prev, reg[rd], k);
      break;
    case AVR8_SUBI:
      reg[rd] = reg[rd] - k;
      execute_set_sreg_arith_sub(prev, reg[rd], k);
      break;
    case AVR8_CBR:
      reg[rd] &= k ^ 0xff;
      execute_set_sreg_logic(prev, reg[rd], k);
      break;
  }

  return table_avr8->cycles_min;
}

int SimulateAvr8::execute_op_one_reg(
  struct _table_avr8 *table_avr8,
  uint16_t opcode)
{
  int rd = (opcode >> 4) & 0x1f;
  int prev = reg[rd];

  switch (table_avr8->id)
  {
    case AVR8_ASR:
      reg[rd] = ((prev >> 1) & 0x7f) | (prev & 0x80);
      if ((prev & 1) != 0) { SREG_SET(SREG_C); } else { SREG_CLR(SREG_C); }
      if ((GET_SREG(SREG_N) ^ GET_SREG(SREG_C)) != 0) { SREG_SET(SREG_V); }
      else { SREG_CLR(SREG_V); }
      execute_set_sreg_common(reg[rd]);
      execute_set_sreg_sign();
      break;
    case AVR8_COM:
      reg[rd] = ~reg[rd];
      SREG_CLR(SREG_V);
      SREG_SET(SREG_C);
      execute_set_sreg_common(reg[rd]);
      execute_set_sreg_sign();
      break;
    case AVR8_DEC:
      reg[rd] -= 1;
      if ((reg[rd] ^ 0x80) == 0xff) { SREG_SET(SREG_V); }
      else { SREG_CLR(SREG_V); }
      execute_set_sreg_common(reg[rd]);
      execute_set_sreg_sign();
      break;
    case AVR8_INC:
      reg[rd] += 1;
      if ((reg[rd] ^ 0x80) == 0xff) { SREG_SET(SREG_V); }
      else { SREG_CLR(SREG_V); }
      execute_set_sreg_common(reg[rd]);
      execute_set_sreg_sign();
      break;
    case AVR8_LSR:
      reg[rd] = ((prev >> 1) & 0x7f);
      if ((prev & 1) != 0) { SREG_SET(SREG_C); } else { SREG_CLR(SREG_C); }
      execute_set_sreg_common(reg[rd]);
      if ((GET_SREG(SREG_N) ^ GET_SREG(SREG_C)) != 0) { SREG_SET(SREG_V); }
      else { SREG_CLR(SREG_V); }
      execute_set_sreg_sign();
      break;
    case AVR8_NEG:
      reg[rd] = -reg[rd];
      if ((reg[rd] ^ 0x7f) == 0xff) { SREG_SET(SREG_V); }
      else { SREG_CLR(SREG_V); }
      if ((reg[rd]) != 0x00) { SREG_SET(SREG_C); }
      else { SREG_CLR(SREG_C); }
      if (((reg[rd] & 0x08) | (prev & 0x08)) != 0x00)
           { SREG_SET(SREG_H); }
      else { SREG_CLR(SREG_H); }  // FIXME - WTF? This is always H=1?
      execute_set_sreg_common(reg[rd]);
      execute_set_sreg_sign();
      break;
    case AVR8_POP:
      reg[rd] = POP_STACK();
      break;
    case AVR8_PUSH:
      PUSH_STACK(reg[rd]);
      break;
    case AVR8_ROR:
      reg[rd] = ((prev >> 1) & 0x7f) | (GET_SREG(SREG_C) << 7);
      if ((prev & 1) != 0) { SREG_SET(SREG_C); } else { SREG_CLR(SREG_C); }
      execute_set_sreg_common(reg[rd]);
      if ((GET_SREG(SREG_N) ^ GET_SREG(SREG_C)) != 0) { SREG_SET(SREG_V); }
      else { SREG_CLR(SREG_V); }
      execute_set_sreg_sign();
      break;
    case AVR8_SWAP:
      reg[rd] = (prev >> 4) | ((prev & 0xf) << 4);
      break;
  }

  return table_avr8->cycles_min;
}

int SimulateAvr8::execute_op_reg_bit(
  struct _table_avr8 *table_avr8,
  uint16_t opcode)
{
  int rd = (opcode >> 4) & 0x1f;
  int k = opcode & 0x7;
  int t;

  switch(table_avr8->id)
  {
    case AVR8_BLD:
      t = GET_SREG(SREG_T);
      reg[rd] &= 0xff ^ (1 < k);
      reg[rd] |= (t < k);
      break;
    case AVR8_BST:
      t = reg[rd] & (1 << k);
      if (t != 0) { SREG_SET(SREG_T); } else { SREG_CLR(SREG_T); }
      break;
    case AVR8_SBRC:
      if ((reg[rd] & (1 << k)) == 0)
      {
        int words = word_count();
        pc += words;
        return words;
      }
      return 1;
    case AVR8_SBRS:
      if ((reg[rd] & (1 << k)) != 0)
      {
        int words = word_count();
        pc += words;
        return words;
      }
      return 1;
  }

  return table_avr8->cycles_min;
}

int SimulateAvr8::execute_op_reg_imm_word(
  struct _table_avr8 *table_avr8,
  uint16_t opcode)
{
  int prev_reg16,reg16;
  int rd = (((opcode >> 4) & 0x3) << 1) + 24;
  int k = ((opcode & 0xc0) >> 2) | (opcode & 0xf);

  switch(table_avr8->id)
  {
    case AVR8_ADIW:
      prev_reg16 = reg[rd] | (reg[rd + 1] << 8);
      reg16 = prev_reg16 + k;
      execute_set_sreg_reg16(prev_reg16, reg16);
      break;
    case AVR8_SBIW:
      prev_reg16 = reg[rd] | (reg[rd + 1] << 8);
      reg16 = prev_reg16 - k;
      execute_set_sreg_reg16(prev_reg16, reg16);
      break;
  }

  return table_avr8->cycles_min;
}

int SimulateAvr8::execute_op_ioreg_bit(
  struct _table_avr8 *table_avr8,
  uint16_t opcode)
{
  int a = (opcode >> 3) & 0x1f;
  int k = opcode & 0x7;

  switch(table_avr8->id)
  {
    case AVR8_CBI:
      io[a] &= 0xff ^ (1 << k);
      break;
    case AVR8_SBI:
      io[a] |= (1 << k);
      break;
    case AVR8_SBIC:
      if ((io[a] & (1 << k)) == 0)
      {
        int words = word_count();
        pc += words;
        return words;
      }
      return 1;
    case AVR8_SBIS:
      if ((io[a] & (1 << k)) != 0)
      {
        int words = word_count();
        pc += words;
        return words;
      }
      return 1;
  }

  return table_avr8->cycles_min;
}

int SimulateAvr8::execute_op_sreg_bit(
  struct _table_avr8 *table_avr8,
  uint16_t opcode)
{
  int k = (opcode >> 4) & 0x7;

  switch(table_avr8->id)
  {
    case AVR8_BSET:
      sreg |= (1 << k);
      break;
    case AVR8_BCLR:
      sreg &= 0xff ^ (1 << k);
      break;
  }

  return table_avr8->cycles_min;
}

int SimulateAvr8::execute_op_relative(
  struct _table_avr8 *table_avr8,
  uint16_t opcode)
{
  int k = opcode & 0xfff;

  if (k & 0x800) { k = -(((~k) & 0xfff) + 1); }

  switch(table_avr8->id)
  {
    case AVR8_RJMP:
      break;
    case AVR8_RCALL:
      PUSH_STACK16(pc)
      break;
  }

  pc += k;

  return table_avr8->cycles_min;
}

int SimulateAvr8::execute_op_jump(
  struct _table_avr8 *table_avr8,
  uint16_t opcode)
{
  int k = ((((opcode & 0x1f0) >> 3) | (opcode & 0x1)) << 16) | READ_OPCODE(pc);

  pc++;

  switch(table_avr8->id)
  {
    case AVR8_CALL:
      PUSH_STACK16(pc);
    case AVR8_JMP:
      pc = k;
      break;
  }

  return table_avr8->cycles_min;
}

int SimulateAvr8::execute()
{
  uint16_t opcode;
  int cycles = -1;
  int rd, rr, k;
  int t;

  //pc = pc * 2;
  opcode = READ_OPCODE(pc);
  //c = get_cycle_count(opcode);
  //if (c > 0) cycle_count += c;
  pc += 1;

  int n = 0;
  while (table_avr8[n].instr != NULL)
  {
    if ((opcode & table_avr8[n].mask) == table_avr8[n].opcode)
    {
      //*cycles_min = table_avr8[n].cycles_min;
      //*cycles_max = table_avr8[n].cycles_max;

      switch(table_avr8[n].type)
      {
        case OP_NONE:
          cycles = execute_op_none(&table_avr8[n]);
          break;
        case OP_BRANCH_S_K:
          cycles = execute_op_branch_s_k(&table_avr8[n], opcode);
          break;
        case OP_BRANCH_K:
          cycles = execute_op_branch_k(&table_avr8[n], opcode);
          break;
        case OP_TWO_REG:
          cycles = execute_op_two_reg(&table_avr8[n], opcode);
          break;
        case OP_REG_IMM:
          cycles = execute_op_reg_imm(&table_avr8[n], opcode);
          break;
        case OP_ONE_REG:
          cycles = execute_op_one_reg(&table_avr8[n], opcode);
          break;
        case OP_REG_BIT:
          cycles = execute_op_reg_bit(&table_avr8[n], opcode);
          break;
        case OP_REG_IMM_WORD:
          cycles = execute_op_reg_imm_word(&table_avr8[n], opcode);
          break;
        case OP_IOREG_BIT:
          cycles = execute_op_ioreg_bit(&table_avr8[n], opcode);
          break;
        case OP_SREG_BIT:
          cycles = execute_op_sreg_bit(&table_avr8[n], opcode);
          break;
        case OP_REG_4:
          rd = ((opcode >> 4) & 0xf) + 16;
          reg[rd] = 0xff;
          cycles = table_avr8[n].cycles_min;
          break;
        case OP_IN:
          rd = (opcode >> 4) & 0xf;
          k = ((opcode & 0x600) >> 5) | (opcode & 0xf);
          reg[rd] = io[k];
          cycles = table_avr8[n].cycles_min;
          break;
        case OP_OUT:
          rd = (opcode >> 4) & 0x1f;
          k = ((opcode & 0x600) >> 5) | (opcode & 0xf);
          io[k] = reg[rd];
          cycles = table_avr8[n].cycles_min;
          break;
        case OP_MOVW:
          rd = ((opcode >> 4) & 0xf) << 1;
          rr = (opcode & 0xf) << 1;
          reg[rd] = reg[rr];
          reg[rd + 1] = reg[rr + 1];
          cycles = table_avr8[n].cycles_min;
          break;
        case OP_RELATIVE:
          cycles = execute_op_relative(&table_avr8[n], opcode);
          break;
        case OP_JUMP:
          cycles = execute_op_jump(&table_avr8[n], opcode);
          break;
        case OP_SPM_Z_PLUS:
          WRITE_FLASH(GET_Z(), reg[0]);
          WRITE_FLASH(GET_Z() + 1, reg[1]);
          { INC_Z(); }
          cycles = table_avr8[n].cycles_min;
          break;
        case OP_REG_X:
        case OP_REG_X_PLUS:
        case OP_REG_MINUS_X:
          rd = (opcode >> 4) & 0x1f;
          if (table_avr8[n].type == OP_REG_MINUS_X) { DEC_X(); }
          reg[rd] = READ_RAM(GET_X());
          if (table_avr8[n].type == OP_REG_X_PLUS) { INC_X(); }
          cycles = table_avr8[n].cycles_min;
          break;
        case OP_REG_Y:
        case OP_REG_Y_PLUS:
        case OP_REG_MINUS_Y:
          rd = (opcode >> 4) & 0x1f;
          if (table_avr8[n].type == OP_REG_MINUS_Y) { DEC_Y(); }
          reg[rd] = READ_RAM(GET_Y());
          if (table_avr8[n].type == OP_REG_Y_PLUS) { INC_Y(); }
          cycles = table_avr8[n].cycles_min;
          break;
        case OP_REG_Z:
        case OP_REG_Z_PLUS:
        case OP_REG_MINUS_Z:
          rd = (opcode >> 4) & 0x1f;
          if (table_avr8[n].type == OP_REG_MINUS_Z) { DEC_Z(); }
          if (table_avr8[n].id == AVR8_LPM)
            reg[rd] = READ_FLASH(GET_Z());
          else
            reg[rd] = READ_RAM(GET_Z());
          if (table_avr8[n].type == OP_REG_Z_PLUS) { INC_Z(); }
          cycles = table_avr8[n].cycles_min;
          break;
        case OP_X_REG:
        case OP_X_PLUS_REG:
        case OP_MINUS_X_REG:
          rd = (opcode >> 4) & 0x1f;
          if (table_avr8[n].type == OP_MINUS_X_REG) { DEC_X(); }
          WRITE_RAM(GET_X(), reg[rd]);
          if (table_avr8[n].type == OP_X_PLUS_REG) { INC_X(); }
          cycles = table_avr8[n].cycles_min;
          break;
        case OP_Y_REG:
        case OP_Y_PLUS_REG:
        case OP_MINUS_Y_REG:
          rd = (opcode >> 4) & 0x1f;
          if (table_avr8[n].type == OP_MINUS_Y_REG) { DEC_Y(); }
          WRITE_RAM(GET_Y(), reg[rd]);
          if (table_avr8[n].type == OP_Y_PLUS_REG) { INC_Y(); }
          cycles = table_avr8[n].cycles_min;
          break;
        case OP_Z_REG:
        case OP_Z_PLUS_REG:
        case OP_MINUS_Z_REG:
          rd = (opcode >> 4) & 0x1f;
          if (table_avr8[n].type == OP_MINUS_Z_REG) { DEC_Z(); }
          WRITE_RAM(GET_Z(), reg[rd]);
          if (table_avr8[n].type == OP_Z_PLUS_REG) { INC_Z(); }
          cycles = table_avr8[n].cycles_min;
          break;
        case OP_FMUL:
          // FIXME - implement
          return -1;
        case OP_MULS:
          rd = ((opcode >> 4) & 0xf) + 16;
          rr = (opcode & 0xf) + 16;
          t = ((uint32_t)((int8_t)reg[rd])) *
              ((uint32_t)((int8_t)reg[rd]));
          reg[0] = ((uint32_t)t) & 0xff;
          reg[1] = (((uint32_t)t) >> 8) & 0xff;
          cycles = table_avr8[n].cycles_min;
          break;
        case OP_DATA4:
          // FIXME - implement
          return -1;
        case OP_REG_SRAM:
          rd = (opcode >> 4) & 0x1f;
          k = READ_OPCODE(pc);
          pc++;
          reg[rd] = READ_RAM(k);
          cycles = table_avr8[n].cycles_min;
          break;
        case OP_SRAM_REG:
          rr = (opcode >> 4) & 0x1f;
          k = READ_OPCODE(pc);
          pc++;
          WRITE_RAM(k, reg[rr]);
          cycles = table_avr8[n].cycles_min;
          break;
        case OP_REG_Y_PLUS_Q:
        case OP_REG_Z_PLUS_Q:
          rd = (opcode >> 4) & 0x1f;
          k = ((opcode & 0x2000) >> 8) | ((opcode & 0xc00) >> 7) | (opcode & 0x7);
          if (table_avr8[n].type == OP_REG_Y_PLUS_Q) { k += GET_Y(); }
          if (table_avr8[n].type == OP_REG_Z_PLUS_Q) { k += GET_Z(); }
          reg[rd] = READ_RAM(k);
          cycles = table_avr8[n].cycles_min;
          break;
        case OP_Y_PLUS_Q_REG:
        case OP_Z_PLUS_Q_REG:
          rr = (opcode >> 4) & 0x1f;
          k = ((opcode & 0x2000) >> 8) | ((opcode & 0xc00) >> 7) | (opcode & 0x7);
          if (table_avr8[n].type == OP_Y_PLUS_Q_REG) { k += GET_Y(); }
          if (table_avr8[n].type == OP_Z_PLUS_Q_REG) { k += GET_Z(); }
          WRITE_RAM(k, reg[rr]);
          cycles = table_avr8[n].cycles_min;
          break;

        default:
          return -1;
      }

      return cycles;
    }

    n++;
  }

  return cycles;
}

