# ğŸ” Adaptive Control Unit - Complete Technical Documentation

## Table of Contents
1. [Introduction](#introduction)
2. [What is a Control Unit?](#what-is-a-control-unit)
3. [Project Goal: What Are We Optimizing?](#project-goal-what-are-we-optimizing)
4. [Understanding the Parameters Being Optimized](#understanding-the-parameters-being-optimized)
5. [Architecture Overview](#architecture-overview)
6. [Module-by-Module Code Explanation](#module-by-module-code-explanation)
7. [Instruction Set Architecture (ISA)](#instruction-set-architecture-isa)
8. [Control Signal Reference](#control-signal-reference)
9. [How the Adaptive Switching Works](#how-the-adaptive-switching-works)
10. [Trade-off Analysis](#trade-off-analysis)

---

## Introduction

This document provides a **complete, beginner-friendly explanation** of the Adaptive RTL Control Unit project.

### ğŸ”‘ Key Difference Between the Two Control Units (Read This First!)

Both control units produce the **same functional output** (same control signals for the same opcode), but they are **implemented differently** to optimize for different goals:

| Aspect | Low-Power Control Unit | High-Performance Control Unit |
|--------|------------------------|-------------------------------|
| **Primary Goal** | Reduce power consumption | Reduce execution delay |
| **Decoding Style** | **Sequential (Cascaded If-Else)** | **Parallel (One-Hot Decoding)** |
| **How it works** | Checks opcodes one-by-one in order; stops when match found | Checks ALL opcodes simultaneously in parallel |
| **Logic Depth** | Multiple levels (priority chain) | Single level (flat structure) |
| **Switching Activity** | Lower (only matched path switches) | Higher (all comparators switch every cycle) |
| **Critical Path** | Longer (signals pass through many gates) | Shorter (signals pass through fewer gates) |
| **Power Consumption** | âœ… Lower | âŒ Higher |
| **Speed (Max Frequency)** | âŒ Slower | âœ… Faster |

### ğŸ§  Intuitive Explanation

**Low-Power (Sequential Decoding):**
Imagine you're looking for a book in a library by checking shelves **one by one**:
- You check shelf A â†’ Not here
- You check shelf B â†’ Not here  
- You check shelf C â†’ **Found it!** â†’ You stop searching

ğŸ‘‰ **Less work = Less energy spent** (but slower if the book is on the last shelf)

**High-Performance (Parallel Decoding):**
Imagine you have **12 helpers**, each assigned to one shelf:
- All 12 helpers check their shelf **at the same time**
- One helper raises their hand: "Found it!"

ğŸ‘‰ **Always fast** (takes same time regardless of which shelf) **but all 12 helpers are working = more energy**

### âš¡ Why This Matters for Hardware

In digital circuits:
- **Sequential logic** = Signals travel through multiple levels of gates â†’ Longer delay â†’ Lower max clock frequency
- **Parallel logic** = Signals travel through fewer levels â†’ Shorter delay â†’ Higher max clock frequency

But parallel logic has **more gates switching simultaneously**, which means:
- More transistors toggling â†’ More dynamic power consumption â†’ More heat

### ğŸ“Š Visual: Critical Path Comparison

```
LOW-POWER (Sequential/Cascaded If-Else):

opcode â”€â”€â–º[NOP?]â”€â”€â–º[ADD?]â”€â”€â–º[SUB?]â”€â”€â–º[AND?]â”€â”€â–º[OR?]â”€â”€â–º... â”€â”€â–º output
            â”‚        â”‚        â”‚        â”‚       â”‚
            â–¼        â–¼        â–¼        â–¼       â–¼
         (match)  (match)  (match)  (match) (match)

Critical Path: Goes through MULTIPLE comparison stages
Delay = N Ã— (comparison_delay + mux_delay)  where N = number of opcodes


HIGH-PERFORMANCE (Parallel One-Hot Decoding):

              â”Œâ”€â”€â–º[NOP?]â”€â”€â”
              â”‚           â”‚
              â”œâ”€â”€â–º[ADD?]â”€â”€â”¤
              â”‚           â”‚
opcode â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â–º[SUB?]â”€â”€â”¼â”€â”€â”€â–º [OR all results] â”€â”€â–º output
              â”‚           â”‚
              â”œâ”€â”€â–º[AND?]â”€â”€â”¤
              â”‚           â”‚
              â””â”€â”€â–º[OR?]â”€â”€â”€â”˜

Critical Path: Goes through SINGLE comparison + ONE OR gate
Delay = comparison_delay + or_gate_delay (constant, regardless of opcode count)
```

---

## What is a Control Unit?

### Basic Concept

A **Control Unit** is the "brain" of a processor. It's responsible for:

1. **Decoding Instructions**: Reading the instruction opcode and understanding what operation to perform
2. **Generating Control Signals**: Producing the correct signals to control other parts of the processor (like the ALU, memory, registers)

Think of it like a traffic controller that reads signs (opcodes) and tells cars (data) where to go using traffic lights (control signals).

### Example Flow

```
Instruction: ADD R1, R2, R3  (Add contents of R2 and R3, store in R1)
     â†“
Opcode: 0001 (binary for ADD)
     â†“
Control Unit decodes this and generates:
  - reg_write = 1  (we need to write result to register)
  - alu_op = 000   (tell ALU to perform addition)
  - mem_read = 0   (we don't need memory)
  - mem_write = 0  (we don't need to write to memory)
```

---

## Project Goal: What Are We Optimizing?

### The Problem

Traditional control units are designed with a **one-size-fits-all** approach. They either:
- Use **maximum performance** logic (fast but power-hungry)
- Use **power-saving** logic (efficient but slower)

But in real-world applications:
- A smartphone browsing the web doesn't need maximum CPU performance
- A gaming session requires peak performance
- A laptop on battery should conserve power
- A desktop plugged in can prioritize speed

### The Solution

This project creates **TWO different control unit designs** and an **adaptive wrapper** that can switch between them at runtime based on a `mode` signal:

| Mode | Control Unit Selected | Optimized For |
|------|----------------------|---------------|
| `mode = 0` | Low-Power Control Unit | Battery life, reduced heat |
| `mode = 1` | High-Performance Control Unit | Speed, throughput |

---

## Understanding the Parameters Being Optimized

### 1. **Dynamic Power Consumption** ğŸ”‹

**What is it?**
Dynamic power is the energy consumed when transistors switch between 0 and 1.

**Formula:**
```
P_dynamic = Î± Ã— C Ã— VÂ² Ã— f
```
Where:
- `Î±` = Switching activity (how often signals change)
- `C` = Capacitance (related to wire and gate sizes)
- `V` = Voltage
- `f` = Clock frequency

**How we optimize it:**
- The **Low-Power Control Unit** reduces `Î±` (switching activity) by:
  - Using conditional/sequential decoding
  - Gating logic when not in use
  - Maintaining previous values instead of recalculating

### 2. **Critical Path Delay** â±ï¸

**What is it?**
The longest path (in time) that a signal must travel through combinational logic between two registers.

**Why it matters:**
```
Maximum Clock Frequency = 1 / Critical Path Delay
```
Shorter critical path = Higher frequency = Faster execution

**How we optimize it:**
- The **High-Performance Control Unit** reduces critical path by:
  - Using parallel decoding (all comparisons happen simultaneously)
  - Using one-hot encoding to enable fast OR-based multiplexing
  - Minimizing cascaded logic levels

### 3. **Resource Utilization** ğŸ“Š

**What is it?**
The amount of FPGA resources (LUTs, Flip-Flops) used by the design.

| Resource | Purpose |
|----------|---------|
| **LUTs (Look-Up Tables)** | Implement combinational logic |
| **Flip-Flops** | Store state (registers) |

**Trade-off:**
- High-Performance uses MORE LUTs (parallel logic)
- Low-Power uses FEWER LUTs (sequential logic)

### 4. **Switching Activity** ğŸ”„

**What is it?**
How frequently signals toggle between 0 and 1.

**Why it matters:**
- Every toggle consumes energy
- Unnecessary toggles waste power
- Glitches (temporary incorrect values) cause extra toggles

**How we optimize it:**
- Low-Power: Registered outputs prevent glitches, gated logic prevents switching when idle
- High-Performance: Allows more switching for faster response

---

## Architecture Overview

### System Block Diagram

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚              top_adaptive_control                       â”‚
                    â”‚                                                         â”‚
    clk_i â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚
    rst_n_i â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  â”‚         Input Synchronization                 â”‚      â”‚
    opcode_i[3:0]â”€â”€â–ºâ”‚  â”‚  (2-stage sync for metastability)            â”‚      â”‚
    valid_i â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚
    mode_i â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚                       â”‚                                 â”‚
                    â”‚                       â–¼                                 â”‚
                    â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚
                    â”‚  â”‚         adaptive_control_unit                 â”‚      â”‚
                    â”‚  â”‚                                               â”‚      â”‚
                    â”‚  â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚      â”‚
                    â”‚  â”‚   â”‚  Low-Power      â”‚  â”‚  High-Perf      â”‚   â”‚      â”‚
                    â”‚  â”‚   â”‚  Control Unit   â”‚  â”‚  Control Unit   â”‚   â”‚      â”‚
                    â”‚  â”‚   â”‚                 â”‚  â”‚                 â”‚   â”‚      â”‚
                    â”‚  â”‚   â”‚  (Conditional   â”‚  â”‚  (Parallel      â”‚   â”‚      â”‚
                    â”‚  â”‚   â”‚   Decoding)     â”‚  â”‚   Decoding)     â”‚   â”‚      â”‚
                    â”‚  â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚      â”‚
                    â”‚  â”‚            â”‚                    â”‚            â”‚      â”‚
                    â”‚  â”‚            â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â”‚      â”‚
                    â”‚  â”‚                     â–¼                        â”‚      â”‚
                    â”‚  â”‚            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚      â”‚
                    â”‚  â”‚            â”‚   MUX (mode)    â”‚               â”‚      â”‚
                    â”‚  â”‚            â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚      â”‚
                    â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚
                    â”‚                        â–¼                                â”‚
                    â”‚              Control Outputs                            â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                             â”‚
                                             â–¼
                    reg_write_o, mem_read_o, mem_write_o, alu_src_o, 
                    alu_op_o[2:0], branch_o, jump_o, led_power_mode, led_perf_mode
```

---

## Module-by-Module Code Explanation

### Module 1: `low_power_control_unit.sv`

#### Purpose
Decode instructions using **power-efficient techniques** that minimize switching activity.

#### Key Design Decisions

##### 1. Gate Enable Signal
```systemverilog
logic gate_enable;
assign gate_enable = valid;
```
**What it does:** Only process when there's a valid instruction.
**Why:** When `valid = 0`, the logic doesn't switch, saving power.

##### 2. Sequential/Cascaded If-Else Decoding
```systemverilog
if (opcode == OPCODE_NOP) begin
    // NOP handling
end
else if (opcode == OPCODE_ADD) begin
    reg_write_int <= 1'b1;
    alu_op_int    <= ALU_ADD;
end
else if (opcode == OPCODE_SUB) begin
    // ...
end
```

**What it does:** Checks opcodes one by one in sequence.

**Why is this power-efficient?**
- In cascaded if-else, once a match is found, the remaining comparisons are **not evaluated**
- Synthesis tools can optimize this into a priority encoder
- Fewer signals switch simultaneously

**Trade-off:** Longer critical path (signals go through multiple levels of logic)

##### 3. Registered Outputs
```systemverilog
logic reg_write_int;  // Internal registered signal
// ...
assign reg_write = reg_write_int;  // Output from register
```

**What it does:** All outputs come from flip-flops, not directly from combinational logic.

**Why is this power-efficient?**
- **Glitch-free outputs**: Combinational logic can produce temporary incorrect values (glitches) before settling. Registers capture only the final value.
- **Each glitch = extra power consumption**

##### 4. Output Retention (Implicit)
```systemverilog
else if (gate_enable) begin
    // Decode and update
end
// When gate_enable is low, outputs maintain previous values
```

**What it does:** When `valid = 0`, outputs don't change.

**Why:** Maintaining the same value = 0 switches = 0 power consumption for those signals.

---

### Module 2: `high_perf_control_unit.sv`

#### Purpose
Decode instructions using **parallel techniques** that minimize critical path delay.

#### Key Design Decisions

##### 1. One-Hot Decoding (Parallel Comparisons)
```systemverilog
// All comparisons happen SIMULTANEOUSLY
assign is_nop    = (opcode == OPCODE_NOP);
assign is_add    = (opcode == OPCODE_ADD);
assign is_sub    = (opcode == OPCODE_SUB);
assign is_and    = (opcode == OPCODE_AND);
// ... all 12 comparisons in parallel
```

**What it does:** Compares the opcode against ALL possible values at the same time.

**Why is this faster?**
- All comparisons complete in the **same clock cycle**
- No waiting for previous comparisons to finish
- Critical path = Time for ONE comparison (not 12 sequential ones)

**Visual comparison:**

```
LOW-POWER (Sequential):
â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”
â”‚NOP? â”‚â”€â”€â–ºâ”‚ADD? â”‚â”€â”€â–ºâ”‚SUB? â”‚â”€â”€â–ºâ”‚AND? â”‚â”€â”€â–º ... (12 stages)
â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜
Critical Path: 12 Ã— comparison_delay

HIGH-PERFORMANCE (Parallel):
â”Œâ”€â”€â”€â”€â”€â”
â”‚NOP? â”‚â”€â”€â”
â””â”€â”€â”€â”€â”€â”˜  â”‚
â”Œâ”€â”€â”€â”€â”€â”  â”‚
â”‚ADD? â”‚â”€â”€â”¼â”€â”€â–º All results ready at the same time
â””â”€â”€â”€â”€â”€â”˜  â”‚
â”Œâ”€â”€â”€â”€â”€â”  â”‚
â”‚SUB? â”‚â”€â”€â”˜
â””â”€â”€â”€â”€â”€â”˜
Critical Path: 1 Ã— comparison_delay
```

##### 2. Parallel OR-Based Control Signal Generation
```systemverilog
assign reg_write_comb = valid & (is_add | is_sub | is_and | is_or | 
                                  is_xor | is_load | is_sll | is_srl);
```

**What it does:** Uses a single OR gate to combine all cases that need `reg_write = 1`.

**Why is this faster?**
- Single level of OR logic instead of cascaded if-else
- All inputs to the OR gate are ready simultaneously (from one-hot decoding)

##### 3. One-Hot Multiplexing for ALU Operation
```systemverilog
assign alu_op_comb = ({3{is_add}}    & ALU_ADD) |
                     ({3{is_sub}}    & ALU_SUB) |
                     ({3{is_and}}    & ALU_AND) |
                     // ...
```

**Breaking it down:**
- `{3{is_add}}` = Replicate `is_add` 3 times (creates 3-bit mask)
- If `is_add = 1`, mask is `111`, so `111 & ALU_ADD` = `ALU_ADD`
- If `is_add = 0`, mask is `000`, so `000 & ALU_ADD` = `000`
- All results are OR'd together
- Only ONE `is_xxx` signal is high (one-hot), so only one value passes through

**Example when `opcode = ADD`:**
```
is_add = 1, is_sub = 0, is_and = 0, ...

({3{1}} & 3'b000) = 3'b000  (ADD)     â† This one wins!
({3{0}} & 3'b001) = 3'b000  (SUB)
({3{0}} & 3'b010) = 3'b000  (AND)
...
Result: 3'b000 | 3'b000 | 3'b000 | ... = 3'b000 = ALU_ADD
```

##### 4. Single Flip-Flop Stage
```systemverilog
always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        // Reset
    end
    else begin
        // Direct assignment - no conditional logic
        reg_write <= reg_write_comb;
        mem_read  <= mem_read_comb;
        // ...
    end
end
```

**What it does:** Registers all outputs with no conditional logic in the sequential block.

**Why:** Keeps the register input logic simple, maintaining the low critical path achieved in the combinational section.

---

### Module 3: `adaptive_control_unit.sv`

#### Purpose
Instantiate both control units and dynamically select between them based on the `mode` signal.

#### Key Design Decisions

##### 1. Dual Instantiation
```systemverilog
// Both units are always present
low_power_control_unit u_low_power (
    .clk(clk), .rst_n(rst_n), .opcode(opcode), .valid(valid),
    .reg_write(lp_reg_write), .mem_read(lp_mem_read), ...
);

high_perf_control_unit u_high_perf (
    .clk(clk), .rst_n(rst_n), .opcode(opcode), .valid(valid),
    .reg_write(hp_reg_write), .mem_read(hp_mem_read), ...
);
```

**What it does:** Both control units run in parallel, processing the same inputs.

**Trade-off:** Uses more area (both units synthesized), but enables instant switching.

##### 2. Output Multiplexing
```systemverilog
always_comb begin
    if (mode) begin
        // High-Performance Mode
        reg_write = hp_reg_write;
        mem_read  = hp_mem_read;
        // ...
    end
    else begin
        // Low-Power Mode
        reg_write = lp_reg_write;
        mem_read  = lp_mem_read;
        // ...
    end
end
```

**What it does:** A simple 2:1 MUX selects which unit's outputs to use.

**Why combinational?** 
- No additional latency
- Mode changes take effect immediately
- The `mode` signal directly controls selection

##### 3. Status Indicators
```systemverilog
assign power_mode_active = ~mode;  // Active when mode = 0
assign perf_mode_active  = mode;   // Active when mode = 1
```

**What it does:** Provides status outputs for debugging or display (like LEDs).

---

### Module 4: `top_adaptive_control.sv`

#### Purpose
Top-level wrapper that makes the design **synthesis-ready** for an FPGA.

#### Key Design Decisions

##### 1. Input Synchronization (Metastability Protection)
```systemverilog
always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        opcode_sync <= 3'b0;
        valid_sync  <= 1'b0;
        mode_sync   <= 1'b0;
    end
    else begin
        opcode_sync <= opcode_i;
        valid_sync  <= valid_i;
        mode_sync   <= mode_i;
    end
end
```

**What is metastability?**
When an input changes exactly at the clock edge, the flip-flop may enter an unstable state, producing unpredictable output.

**Why synchronize?**
External inputs (like button presses or signals from another clock domain) may change at any time. Synchronization flip-flops reduce the probability of metastability issues.

**Note:** This is a simplified 1-stage synchronizer. Production designs typically use 2-3 stages.

##### 2. Clean I/O Naming
```systemverilog
input  wire        clk_i,        // _i suffix for inputs
output wire        reg_write_o,  // _o suffix for outputs
```

**Why:** Industry convention for top-level modules to clearly distinguish input and output ports.

##### 3. LED Status Outputs
```systemverilog
output wire led_power_mode,
output wire led_perf_mode
```

**What it does:** Allows connecting LEDs to show which mode is activeâ€”useful for FPGA demos.

---

## Instruction Set Architecture (ISA) (Simplified Minimal 5)

### Opcode Encoding

| Opcode (Binary) | Instruction | Description |
|-----------------|-------------|-------------|
| `000` | NOP | No operation |
| `001` | ADD | Add two registers |
| `010` | SUB | Subtract two registers |
| `011` | AND | Bitwise AND |
| `100` | OR | Bitwise OR |

### ALU Operation Codes

| ALU Op (Binary) | Operation | Used By |
|-----------------|-----------|---------|
| `000` | ADD | ADD |
| `001` | SUB | SUB |
| `010` | AND | AND |
| `011` | OR | OR |
| `111` | NOP | NOP |

---

## Control Signal Reference

### What Each Signal Does (Minimal)

| Signal | Purpose | When High (1) |
|--------|---------|---------------|
| `reg_write` | Enable register file write | ADD, SUB, AND, OR |
| `alu_op[2:0]` | Tells ALU which operation to perform | Depends on instruction |

### Control Signal Truth Table

| Instruction | reg_write | alu_op |
|-------------|-----------|--------|
| NOP | 0 | 111 |
| ADD | 1 | 000 |
| SUB | 1 | 001 |
| AND | 1 | 010 |
| OR | 1 | 011 |
| SLL | 1 | 0 | 0 | 0 | 101 | 0 | 0 |
| SRL | 1 | 0 | 0 | 0 | 110 | 0 | 0 |

---

## How the Adaptive Switching Works

### Runtime Mode Selection

```
User/System sets mode signal
         â”‚
         â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ mode=0? â”‚
    â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
         â”‚
    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
    â”‚         â”‚
    â–¼         â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”
â”‚ YES   â”‚ â”‚  NO   â”‚
â”‚       â”‚ â”‚       â”‚
â”‚ Use   â”‚ â”‚ Use   â”‚
â”‚ Low-  â”‚ â”‚ High- â”‚
â”‚ Power â”‚ â”‚ Perf  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Use Case Scenarios

| Scenario | Mode | Reasoning |
|----------|------|-----------|
| Laptop on battery | 0 (Low-Power) | Extend battery life |
| Gaming session | 1 (High-Perf) | Maximum FPS |
| Idle/sleep state | 0 (Low-Power) | Minimal power draw |
| Video rendering | 1 (High-Perf) | Faster completion |
| Reading documents | 0 (Low-Power) | No need for speed |
| Compiling code | 1 (High-Perf) | Faster builds |

### Switching Latency

The mode switch is **nearly instantaneous**:
1. Both control units are always running
2. Only a MUX output changes
3. Takes effect on the next clock cycle

---

## Trade-off Analysis

### Comparison Summary

| Aspect | Low-Power Unit | High-Performance Unit |
|--------|----------------|----------------------|
| **Decoding Style** | Sequential (if-else) | Parallel (one-hot) |
| **Critical Path** | Longer (multi-level) | Shorter (single-level) |
| **Switching Activity** | Lower | Higher |
| **Dynamic Power** | Lower | Higher |
| **LUT Usage** | Lower | Higher |
| **Response Time** | 1 cycle (gated) | 1 cycle (always active) |
| **Glitch Potential** | Low (registered) | Low (registered) |

### When to Use Each Mode

#### Use Low-Power Mode (mode = 0) When:
- Running on battery power
- Thermal constraints exist
- Workload is light or intermittent
- Power consumption is critical
- System is in idle or low-activity state

#### Use High-Performance Mode (mode = 1) When:
- Connected to power supply
- Maximum throughput needed
- Real-time constraints exist
- Running compute-intensive tasks
- Latency is critical

### The Bigger Picture

This project demonstrates that **significant optimizations can happen at the RTL level** without:
- Changing the datapath architecture
- Using a different technology node
- Adding voltage/frequency scaling hardware

By simply writing code differently, we achieve measurable differences in power and performance. This is a key insight for digital designers: **how you write RTL matters!**

---

## Summary

This project implements an **adaptive control unit** that can dynamically switch between two operational modes:

1. **Low-Power Mode**: Uses sequential decoding and gated logic to minimize switching activity and power consumption
2. **High-Performance Mode**: Uses parallel decoding and one-hot encoding to minimize critical path and maximize speed

The key innovation is demonstrating that **RTL coding style alone** can significantly impact:
- Power consumption (through switching activity reduction)
- Performance (through critical path optimization)
- Resource utilization (through logic complexity trade-offs)

This approach is applicable to any digital design where power-performance trade-offs matter, from embedded systems to high-performance computing.

---

## Quick Reference: File Purposes

| File | Purpose |
|------|---------|
| `low_power_control_unit.sv` | Power-optimized decoder with sequential logic |
| `high_perf_control_unit.sv` | Speed-optimized decoder with parallel logic |
| `adaptive_control_unit.sv` | Wrapper that selects between the two units |
| `top_adaptive_control.sv` | FPGA-ready top module with I/O handling |
| `tb_*.sv` | Testbenches for simulation and verification |
| `constraints.xdc` | FPGA pin and timing constraints |
| `run_vivado.tcl` | Automation script for Vivado synthesis |

---

*Document created for educational purposes. For questions or clarifications, review the source code comments or refer to the README.*
