-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- Quartus II generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=2048;

ADDRESS_RADIX=HEX;
DATA_RADIX=HEX;

CONTENT BEGIN

	0:		00000463;  --		beq x0 x0 8 <reset>
	1:		02000e63;  --		beq x0 x0 60 <trap>

-- <reset>:
	2:		00000313;  --		addi x6 x0 0
	3:		00132293;  --		slti x5 x6 1
	4:		ffb00313;  --		addi x6 x0 -5
	5:		00132293;  --		slti x5 x6 1
	6:		00500313;  --		addi x6 x0 5
	7:		00132293;  --		slti x5 x6 1
	8:		fff00313;  --		addi x6 x0 -1
	9:		ffe32293;  --		slti x5 x6 -2
	a:		ffd00313;  --		addi x6 x0 -3
	b:		ffe32293;  --		slti x5 x6 -2
	c:		00000013;  --		nop
	d:		00000013;  --		nop
	e:		00000013;  --		nop

-- <loop_in_rest>:
	f:		00000063;  --		beq x0 x0 0 <loop_in_rest>

-- <trap>:
	10:		00000013;  --		nop
	11:		00000013;  --		nop
	12:		00000013;  --		nop
	13:		00000013;  --		nop
	14:		30200073;  --                mret

	[15..7FF]  :   00000000;

END;
