// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module ANDx5 (
B,C,A,GND,D,VDD,OUT,E );
input  B;
input  C;
input  A;
input  GND;
input  D;
input  VDD;
output  OUT;
input  E;
wire VDD;
wire net046;
wire C;
wire net047;
wire net043;
wire A;
wire D;
wire OUT;
wire E;
wire B;
wire GND;
wire net048;
wire net049;

pmos1v    
 PM3  ( .S( VDD ), .G( D ), .B( VDD ), .D( net043 ) );

pmos1v    
 PM2  ( .S( VDD ), .G( C ), .B( VDD ), .D( net043 ) );

pmos1v    
 PM1  ( .S( VDD ), .G( B ), .B( VDD ), .D( net043 ) );

pmos1v    
 PM0  ( .S( VDD ), .G( A ), .B( VDD ), .D( net043 ) );

nmos1v    
 NM4  ( .S( GND ), .G( E ), .B( GND ), .D( net046 ) );

nmos1v    
 NM3  ( .S( net046 ), .G( D ), .B( GND ), .D( net047 ) );

nmos1v    
 NM1  ( .S( net048 ), .G( B ), .B( GND ), .D( net049 ) );

nmos1v    
 NM0  ( .S( net049 ), .G( A ), .B( GND ), .D( net043 ) );

nmos1v    
 NM2  ( .S( net047 ), .G( C ), .B( GND ), .D( net048 ) );

INV    
 I3  ( .VDD( VDD ), .Vin( net043 ), .Vout( OUT ), .GND( GND ) );

endmodule

