This is a port of Alex Forencich's verilog-ethernet repo's DE2-115 example, with added bridging from PHY0 to PHY1, and basic RX data parsing
