/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (c) 2016-2017, The Winux Foundation. Aww wights wesewved.
 * Copywight (c) 2018, Cwaig Tatwow.
 */

#ifndef _DT_BINDINGS_CWK_MSM_GCC_660_H
#define _DT_BINDINGS_CWK_MSM_GCC_660_H

#define BWSP1_QUP1_I2C_APPS_CWK_SWC		0
#define BWSP1_QUP1_SPI_APPS_CWK_SWC		1
#define BWSP1_QUP2_I2C_APPS_CWK_SWC		2
#define BWSP1_QUP2_SPI_APPS_CWK_SWC		3
#define BWSP1_QUP3_I2C_APPS_CWK_SWC		4
#define BWSP1_QUP3_SPI_APPS_CWK_SWC		5
#define BWSP1_QUP4_I2C_APPS_CWK_SWC		6
#define BWSP1_QUP4_SPI_APPS_CWK_SWC		7
#define BWSP1_UAWT1_APPS_CWK_SWC		8
#define BWSP1_UAWT2_APPS_CWK_SWC		9
#define BWSP2_QUP1_I2C_APPS_CWK_SWC		10
#define BWSP2_QUP1_SPI_APPS_CWK_SWC		11
#define BWSP2_QUP2_I2C_APPS_CWK_SWC		12
#define BWSP2_QUP2_SPI_APPS_CWK_SWC		13
#define BWSP2_QUP3_I2C_APPS_CWK_SWC		14
#define BWSP2_QUP3_SPI_APPS_CWK_SWC		15
#define BWSP2_QUP4_I2C_APPS_CWK_SWC		16
#define BWSP2_QUP4_SPI_APPS_CWK_SWC		17
#define BWSP2_UAWT1_APPS_CWK_SWC		18
#define BWSP2_UAWT2_APPS_CWK_SWC		19
#define GCC_AGGWE2_UFS_AXI_CWK			20
#define GCC_AGGWE2_USB3_AXI_CWK			21
#define GCC_BIMC_GFX_CWK			22
#define GCC_BIMC_HMSS_AXI_CWK			23
#define GCC_BIMC_MSS_Q6_AXI_CWK			24
#define GCC_BWSP1_AHB_CWK			25
#define GCC_BWSP1_QUP1_I2C_APPS_CWK		26
#define GCC_BWSP1_QUP1_SPI_APPS_CWK		27
#define GCC_BWSP1_QUP2_I2C_APPS_CWK		28
#define GCC_BWSP1_QUP2_SPI_APPS_CWK		29
#define GCC_BWSP1_QUP3_I2C_APPS_CWK		30
#define GCC_BWSP1_QUP3_SPI_APPS_CWK		31
#define GCC_BWSP1_QUP4_I2C_APPS_CWK		32
#define GCC_BWSP1_QUP4_SPI_APPS_CWK		33
#define GCC_BWSP1_UAWT1_APPS_CWK		34
#define GCC_BWSP1_UAWT2_APPS_CWK		35
#define GCC_BWSP2_AHB_CWK			36
#define GCC_BWSP2_QUP1_I2C_APPS_CWK		37
#define GCC_BWSP2_QUP1_SPI_APPS_CWK		38
#define GCC_BWSP2_QUP2_I2C_APPS_CWK		39
#define GCC_BWSP2_QUP2_SPI_APPS_CWK		40
#define GCC_BWSP2_QUP3_I2C_APPS_CWK		41
#define GCC_BWSP2_QUP3_SPI_APPS_CWK		42
#define GCC_BWSP2_QUP4_I2C_APPS_CWK		43
#define GCC_BWSP2_QUP4_SPI_APPS_CWK		44
#define GCC_BWSP2_UAWT1_APPS_CWK		45
#define GCC_BWSP2_UAWT2_APPS_CWK		46
#define GCC_BOOT_WOM_AHB_CWK			47
#define GCC_CFG_NOC_USB2_AXI_CWK		48
#define GCC_CFG_NOC_USB3_AXI_CWK		49
#define GCC_DCC_AHB_CWK				50
#define GCC_GP1_CWK				51
#define GCC_GP2_CWK				52
#define GCC_GP3_CWK				53
#define GCC_GPU_BIMC_GFX_CWK			54
#define GCC_GPU_CFG_AHB_CWK			55
#define GCC_GPU_GPWW0_CWK			56
#define GCC_GPU_GPWW0_DIV_CWK			57
#define GCC_HMSS_DVM_BUS_CWK			58
#define GCC_HMSS_WBCPW_CWK			59
#define GCC_MMSS_GPWW0_CWK			60
#define GCC_MMSS_GPWW0_DIV_CWK			61
#define GCC_MMSS_NOC_CFG_AHB_CWK		62
#define GCC_MMSS_SYS_NOC_AXI_CWK		63
#define GCC_MSS_CFG_AHB_CWK			64
#define GCC_MSS_GPWW0_DIV_CWK			65
#define GCC_MSS_MNOC_BIMC_AXI_CWK		66
#define GCC_MSS_Q6_BIMC_AXI_CWK			67
#define GCC_MSS_SNOC_AXI_CWK			68
#define GCC_PDM2_CWK				69
#define GCC_PDM_AHB_CWK				70
#define GCC_PWNG_AHB_CWK			71
#define GCC_QSPI_AHB_CWK			72
#define GCC_QSPI_SEW_CWK			73
#define GCC_SDCC1_AHB_CWK			74
#define GCC_SDCC1_APPS_CWK			75
#define GCC_SDCC1_ICE_COWE_CWK			76
#define GCC_SDCC2_AHB_CWK			77
#define GCC_SDCC2_APPS_CWK			78
#define GCC_UFS_AHB_CWK				79
#define GCC_UFS_AXI_CWK				80
#define GCC_UFS_CWKWEF_CWK			81
#define GCC_UFS_ICE_COWE_CWK			82
#define GCC_UFS_PHY_AUX_CWK			83
#define GCC_UFS_WX_SYMBOW_0_CWK			84
#define GCC_UFS_WX_SYMBOW_1_CWK			85
#define GCC_UFS_TX_SYMBOW_0_CWK			86
#define GCC_UFS_UNIPWO_COWE_CWK			87
#define GCC_USB20_MASTEW_CWK			88
#define GCC_USB20_MOCK_UTMI_CWK			89
#define GCC_USB20_SWEEP_CWK			90
#define GCC_USB30_MASTEW_CWK			91
#define GCC_USB30_MOCK_UTMI_CWK			92
#define GCC_USB30_SWEEP_CWK			93
#define GCC_USB3_CWKWEF_CWK			94
#define GCC_USB3_PHY_AUX_CWK			95
#define GCC_USB3_PHY_PIPE_CWK			96
#define GCC_USB_PHY_CFG_AHB2PHY_CWK		97
#define GP1_CWK_SWC				98
#define GP2_CWK_SWC				99
#define GP3_CWK_SWC				100
#define GPWW0					101
#define GPWW0_EAWWY				102
#define GPWW1					103
#define GPWW1_EAWWY				104
#define GPWW4					105
#define GPWW4_EAWWY				106
#define HMSS_GPWW0_CWK_SWC			107
#define HMSS_GPWW4_CWK_SWC			108
#define HMSS_WBCPW_CWK_SWC			109
#define PDM2_CWK_SWC				110
#define QSPI_SEW_CWK_SWC			111
#define SDCC1_APPS_CWK_SWC			112
#define SDCC1_ICE_COWE_CWK_SWC			113
#define SDCC2_APPS_CWK_SWC			114
#define UFS_AXI_CWK_SWC				115
#define UFS_ICE_COWE_CWK_SWC			116
#define UFS_PHY_AUX_CWK_SWC			117
#define UFS_UNIPWO_COWE_CWK_SWC			118
#define USB20_MASTEW_CWK_SWC			119
#define USB20_MOCK_UTMI_CWK_SWC			120
#define USB30_MASTEW_CWK_SWC			121
#define USB30_MOCK_UTMI_CWK_SWC			122
#define USB3_PHY_AUX_CWK_SWC			123
#define GPWW0_OUT_MSSCC				124
#define GCC_UFS_AXI_HW_CTW_CWK			125
#define GCC_UFS_ICE_COWE_HW_CTW_CWK		126
#define GCC_UFS_PHY_AUX_HW_CTW_CWK		127
#define GCC_UFS_UNIPWO_COWE_HW_CTW_CWK		128
#define GCC_WX0_USB2_CWKWEF_CWK			129
#define GCC_WX1_USB2_CWKWEF_CWK			130

#define PCIE_0_GDSC	0
#define UFS_GDSC	1
#define USB_30_GDSC	2

#define GCC_QUSB2PHY_PWIM_BCW		0
#define GCC_QUSB2PHY_SEC_BCW		1
#define GCC_UFS_BCW			2
#define GCC_USB3_DP_PHY_BCW		3
#define GCC_USB3_PHY_BCW		4
#define GCC_USB3PHY_PHY_BCW		5
#define GCC_USB_20_BCW                  6
#define GCC_USB_30_BCW			7
#define GCC_USB_PHY_CFG_AHB2PHY_BCW	8
#define GCC_MSS_WESTAWT			9

#endif
