<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3976' ll='3980' type='bool llvm::TargetLowering::functionArgumentNeedsConsecutiveRegisters(llvm::Type * Ty, CallingConv::ID CallConv, bool isVarArg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3973'>/// For some targets, an LLVM struct type must be broken down into multiple
  /// simple types, but the calling convention specifies that the entire struct
  /// must be passed in a block of consecutive registers.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1089' u='c' c='_ZN4llvm8FastISel11lowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='1852' u='c' c='_ZN4llvm19SelectionDAGBuilder8visitRetERKNS_10ReturnInstE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9231' u='c' c='_ZNK4llvm14TargetLowering11LowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9291' u='c' c='_ZNK4llvm14TargetLowering11LowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9832' u='c' c='_ZN4llvm16SelectionDAGISel14LowerArgumentsERKNS_8FunctionE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16457' c='_ZNK4llvm21AArch64TargetLowering41functionArgumentNeedsConsecutiveRegistersEPNS_4TypeEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='308' u='c' c='_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='19271' c='_ZNK4llvm17ARMTargetLowering41functionArgumentNeedsConsecutiveRegistersEPNS_4TypeEjb'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1000' c='_ZNK4llvm17PPCTargetLowering41functionArgumentNeedsConsecutiveRegistersEPNS_4TypeEjb'/>
