________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro vpr_tseng_prerouted.options'.
Pre-processing...
Reading xml file 'k4_N8_soft_logic_only.xml'...
Reading blif file 'tseng.4.blif'...
Reading circuit file 'vpr_tseng.toro.preroutes'...
Validating architecture file ...
Validating circuit file 'top'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(1): io[0].clock[0] unconnected pin in architecture.
[vpr] Swept away 0 nets with no fanout.
[vpr] Removed 0 LUT buffers.
[vpr] BLIF circuit stats:
[vpr] 	0 LUTs of size 0
[vpr] 	0 LUTs of size 1
[vpr] 	132 LUTs of size 2
[vpr] 	283 LUTs of size 3
[vpr] 	631 LUTs of size 4
[vpr] 	52 of type input
[vpr] 	122 of type output
[vpr] 	385 of type latch
[vpr] 	1046 of type names
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'tseng.4.blif'.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.3684e-10
[vpr] 
[vpr] SDC file 'vpr_tseng_prerouted.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
[vpr] Optimize this clock to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 2 y = 2.
[vpr] Complex block 0: cb.n_n3184, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 1: cb.n_n3466, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 2: cb.n_n3229, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 3: cb.n_n3016, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 3 y = 3.
[vpr] Complex block 4: cb.n_n3519, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 5: cb.[2264], type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 6: cb.n_n3755, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 7: cb.n_n3015, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 8: cb.[907], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 4 y = 4.
[vpr] Complex block 9: cb.n_n4267, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 10: cb.n_n3292, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 11: cb.n_n3725, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 12: cb.n_n3592, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 13: cb.n_n3235, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 14: cb.n_n3987, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 15: cb.n_n3913, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 5 y = 5.
[vpr] Complex block 16: cb.n_n3444, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 17: cb.n_n132, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 18: cb.n_n3817, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 19: cb.n_n128, type: clb
[vpr] 	...............................................
[vpr] Passed route at end.
[vpr] Complex block 20: cb.n_n3813, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 21: cb.n_n4011, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 22: cb.[1580], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 23: cb.nak3_17, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 24: cb.[6374], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 6 y = 6.
[vpr] Complex block 25: cb.[936], type: clb
[vpr] 	...................................
[vpr] Passed route at end.
[vpr] Complex block 26: cb.[1492], type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 27: cb.n_n4228, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 28: cb.n_n3375, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 29: cb.n_n3582, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 30: cb.n_n4276, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 31: cb.n_n4140, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 32: cb.n_n3526, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 33: cb.[1898], type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 34: cb.n_n3049, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 35: cb.n_n4367, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 7 y = 7.
[vpr] Complex block 36: cb.[6275], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 37: cb.n_n3701, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 38: cb.n_n3530, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 39: cb.n_n3374, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 40: cb.n_n3033, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 41: cb.n_n4094, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 42: cb.n_n4121, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 43: cb.n_n3459, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 44: cb.[6295], type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 45: cb.n_n3981, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 46: cb.[2174], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 47: cb.n_n3399, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 48: cb.n_n4081, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 8 y = 8.
[vpr] Complex block 49: cb.n_n3538, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 50: cb.[2183], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 51: cb.[1901], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 52: cb.[2190], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 53: cb.[2191], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 54: cb.n_n3289, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 55: cb.n_n3552, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 56: cb.n_n3308, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 57: cb.n_n3058, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 58: cb.n_n3147, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 59: cb.n_n3110, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 60: cb.n_n3031, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 61: cb.[2047], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 62: cb.n_n3010, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 63: cb.n_n3236, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 9 y = 9.
[vpr] Complex block 64: cb.n_n3166, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 65: cb.[6312], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 66: cb.[1903], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 67: cb.[1905], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 68: cb.[1904], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 69: cb.n_n4359, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 70: cb.n_n4046, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 71: cb.n_n3579, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 72: cb.n_n3296, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 73: cb.n_n3680, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 74: cb.n_n3693, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 75: cb.n_n3309, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 76: cb.n_n3500, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 77: cb.[1633], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 78: cb.n_n3406, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 79: cb.[6366], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 80: cb.n_n3508, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 81: cb.preset, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 10 y = 10.
[vpr] Complex block 82: cb.n_n3791, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 83: cb.[1773], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 84: cb.[1780], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 85: cb.[1402], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 86: cb.[1173], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 87: cb.preset_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 88: cb.tin_pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 89: cb.n_n4234, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 90: cb.n_n4300, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 91: cb.n_n3134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 92: cb.n_n3677, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 93: cb.n_n3068, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 94: cb.n_n3430, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 95: cb.n_n3392, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 96: cb.n_n3732, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 97: cb.n_n4317, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 98: cb.n_n3106, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 99: cb.n_n3077, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 100: cb.n_n3343, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 101: cb.n_n3011, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 102: cb.n_n3329, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 11 y = 11.
[vpr] Complex block 103: cb.n_n4307, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 104: cb.n_n3721, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 105: cb.n_n3762, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 106: cb.n_n3096, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 107: cb.n_n3547, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 108: cb.n_n3200, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 109: cb.n_n3727, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 110: cb.n_n3523, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 111: cb.n_n4134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 112: cb.n_n3088, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 113: cb.n_n3515, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 114: cb.n_n3881, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 115: cb.n_n3711, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 116: cb.n_n3269, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 117: cb.n_n4370, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 118: cb.n_n3435, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 119: cb.n_n3629, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 120: cb.n_n3402, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 121: cb.n_n3735, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 122: cb.n_n3686, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 123: cb.n_n3983, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 12 y = 12.
[vpr] Complex block 124: cb.n_n3127, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 125: cb.n_n3904, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 126: cb.n_n3318, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 127: cb.n_n3275, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 128: cb.[1021], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 129: cb.[1283], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 130: cb.[6325], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 131: cb.[2166], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 132: cb.[2162], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 133: cb.[1707], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 134: cb.tin_pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 135: cb.tin_pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 136: cb.tin_pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 137: cb.tin_pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 138: cb.tin_pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 139: cb.tin_pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 140: cb.tin_pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 141: cb.tin_pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 142: cb.tin_pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 143: cb.tin_pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 144: cb.tin_pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 145: cb.tin_pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 146: cb.tin_pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 147: cb.tin_pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 148: cb.tin_pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 149: cb.tin_pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 150: cb.tin_pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 151: cb.tin_pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 152: cb.tin_pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 153: cb.tin_pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 154: cb.tin_pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 155: cb.tin_pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 156: cb.tin_pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 157: cb.tin_pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 158: cb.tin_pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 159: cb.tin_pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 160: cb.tin_pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 161: cb.tin_pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 162: cb.tin_pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 163: cb.tin_pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 164: cb.tin_pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 165: cb.tin_pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 166: cb.tin_pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 167: cb.tin_pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 168: cb.tin_pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 169: cb.tin_pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 170: cb.tin_pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 171: cb.tin_pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 172: cb.tin_pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 173: cb.tin_pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 174: cb.tin_pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 175: cb.tin_pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 176: cb.tin_pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 177: cb.tin_pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 178: cb.tin_pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 179: cb.tin_pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 180: cb.tin_pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 181: cb.tin_pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 182: cb.out:pv14_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 183: cb.out:pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 184: cb.out:pv14_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 185: cb.out:pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 186: cb.out:pv3_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 187: cb.out:pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 188: cb.out:pv7_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 189: cb.out:pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 190: cb.out:pv8_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 191: cb.out:pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 192: cb.out:pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 193: cb.out:pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 194: cb.out:pv5_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 195: cb.out:pv9_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 196: cb.out:pv13_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 197: cb.out:pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 198: cb.out:pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 199: cb.out:pv15_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 200: cb.out:pv3_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 201: cb.out:pv7_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 202: cb.out:pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 203: cb.out:pv8_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 204: cb.out:pv3_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 205: cb.out:pv7_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 206: cb.out:pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 207: cb.out:pv5_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 208: cb.out:pv9_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 209: cb.out:pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 210: cb.out:pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 211: cb.out:pv3_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 212: cb.out:pv7_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 213: cb.out:pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 214: cb.out:pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 215: cb.out:pv8_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 216: cb.out:pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 217: cb.out:pv5_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 218: cb.out:pv9_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 219: cb.out:pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 220: cb.out:pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 221: cb.out:pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 222: cb.out:pv3_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 223: cb.out:pv12_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 224: cb.out:pv14_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 225: cb.out:pv7_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 226: cb.out:pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 227: cb.out:pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 228: cb.out:pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 229: cb.out:pv8_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 230: cb.out:pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 231: cb.out:pv13_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 232: cb.out:pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 233: cb.out:pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 234: cb.out:pv5_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 235: cb.out:pv8_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 236: cb.out:pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 237: cb.out:pv9_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 238: cb.out:pv13_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 239: cb.out:pv15_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 240: cb.out:pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 241: cb.out:pv12_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 242: cb.out:pv5_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 243: cb.out:pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 244: cb.out:pv9_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 245: cb.out:pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 246: cb.out:pv12_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 247: cb.out:pv14_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 248: cb.out:pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 249: cb.out:pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 250: cb.out:pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 251: cb.out:pv13_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 252: cb.out:pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 253: cb.out:pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 254: cb.out:pv13_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 255: cb.out:pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 256: cb.out:pv15_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 257: cb.out:pv3_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 258: cb.out:pv15_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 259: cb.out:pv7_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 260: cb.out:pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 261: cb.out:pv3_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 262: cb.out:pv12_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 263: cb.out:pv14_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 264: cb.out:pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 265: cb.out:pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 266: cb.out:pv8_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 267: cb.out:pv7_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 268: cb.out:pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 269: cb.out:pv13_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 270: cb.out:pv12_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 271: cb.out:pv15_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 272: cb.out:pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 273: cb.out:pv14_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 274: cb.out:pv5_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 275: cb.out:pv9_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 276: cb.out:pv8_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 277: cb.out:pv12_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 278: cb.out:pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 279: cb.out:pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 280: cb.out:pv14_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 281: cb.out:pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 282: cb.out:pv13_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 283: cb.out:pv12_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 284: cb.out:pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 285: cb.out:pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 286: cb.out:pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 287: cb.out:pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 288: cb.out:pv9_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 289: cb.out:pv13_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 290: cb.out:pv15_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 291: cb.out:pv3_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 292: cb.out:pv7_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 293: cb.out:pv15_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 294: cb.out:pv12_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 295: cb.out:pv14_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 296: cb.out:pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 297: cb.out:pv8_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 298: cb.out:pv15_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 299: cb.out:pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 300: cb.out:pv5_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 301: cb.out:pv9_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 302: cb.out:pv5_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 303: cb.pv14_3_3_, type: clb
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 304: cb.out:pdn, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 305: cb.pclk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 174, average # input + clock pins used: 0.701149, average # output pins used: 0.298851
[vpr] 	clb: # blocks: 132, average # input + clock pins used: 12.1364, average # output pins used: 4.20455
[vpr] Absorbed logical nets 876 out of 1483 nets, 607 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'vpr_tseng_prerouted.vpr.net'.
[vpr] 
[vpr] Netlist num_nets: 607
[vpr] Netlist num_blocks: 306
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 132.
[vpr] Netlist inputs pins: 52
[vpr] Netlist output pins: 122
[vpr] 
[vpr] Auto-sizing FPGA at x = 17 y = 17
[vpr] Auto-sizing FPGA at x = 9 y = 9
[vpr] Auto-sizing FPGA at x = 13 y = 13
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] Auto-sizing FPGA at x = 12 y = 12
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] FPGA auto-sized to x = 12 y = 12
[vpr] The circuit will be mapped into a 12 x 12 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 4	blocks of type: <EMPTY>
[vpr] 	Netlist      174	blocks of type: io
[vpr] 	Architecture 384	blocks of type: io
[vpr] 	Netlist      132	blocks of type: clb
[vpr] 	Architecture 144	blocks of type: clb
[vpr] 
[vpr] 
[vpr] There are 1603 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 1.00622 bb_cost: 88.4905 td_cost: 1.63652e-07 delay_cost: 4.66084e-07
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 0.20863 0.99492    87.5854 1.6468e-07 4.6952e-07 2.9076e-10  7.2090  0.9961  0.0158 13.0000  1.000      2061  0.500
[vpr] 0.10432 0.99411    87.6316 1.5834e-07 4.7264e-07 2.9741e-10  7.6876  0.9961  0.0133 13.0000  1.000      4122  0.500
[vpr] 0.05216 1.00350    86.9963 1.6226e-07 4.7203e-07 2.9123e-10  7.4141  0.9908  0.0134 13.0000  1.000      6183  0.500
[vpr] 0.02608 1.00055    85.6697 1.5887e-07 4.6916e-07 2.9421e-10  7.4825  0.9816  0.0125 13.0000  1.000      8244  0.500
[vpr] 0.01304 0.97568    85.8054 1.5509e-07 4.6682e-07 2.9558e-10  7.6193  0.9588  0.0131 13.0000  1.000     10305  0.900
[vpr] 0.01174 0.99122    85.6337 1.5538e-07 4.6682e-07 2.9199e-10  7.5509  0.9588  0.0147 13.0000  1.000     12366  0.900
[vpr] 0.01056 0.99329    85.2789 1.6079e-07 4.6586e-07 2.9174e-10  7.2774  0.9495  0.0126 13.0000  1.000     14427  0.900
[vpr] 0.00951 1.01777    84.8324 1.5553e-07 4.6288e-07 2.8381e-10  7.4141  0.9335  0.0126 13.0000  1.000     16488  0.900
[vpr] 0.00856 0.99402    85.2495 1.6126e-07 4.6485e-07 2.9238e-10  7.2090  0.9466  0.0132 13.0000  1.000     18549  0.900
[vpr] 0.00770 0.99447    84.7630 1.6205e-07 4.6604e-07 2.8918e-10  7.2090  0.9253  0.0114 13.0000  1.000     20610  0.900
[vpr] 0.00693 0.99486    84.1964 1.5227e-07 4.6349e-07 2.908e-10   7.5509  0.9199  0.0135 13.0000  1.000     22671  0.900
[vpr] 0.00624 0.96989    83.6642 1.493e-07  4.6216e-07 2.9212e-10  7.8244  0.9117  0.0112 13.0000  1.000     24732  0.900
[vpr] 0.00561 1.00016    83.3787 1.5927e-07 4.6096e-07 2.8769e-10  7.1980  0.9005  0.0140 13.0000  1.000     26793  0.900
[vpr] 0.00505 0.99374    83.4989 1.5374e-07 4.5953e-07 2.853e-10   7.4825  0.8869  0.0108 13.0000  1.000     28854  0.900
[vpr] 0.00455 0.99459    83.0122 1.5968e-07 4.5823e-07 2.8483e-10  7.0723  0.8831  0.0147 13.0000  1.000     30915  0.900
[vpr] 0.00409 0.97670    83.5710 1.5395e-07 4.6065e-07 2.9187e-10  7.4825  0.8869  0.0179 13.0000  1.000     32976  0.900
[vpr] 0.00368 0.97530    81.6058 1.5136e-07 4.5473e-07 2.8764e-10  7.4141  0.8486  0.0215 13.0000  1.000     35037  0.900
[vpr] 0.00331 0.99309    80.9281 1.5465e-07 4.5231e-07 2.8146e-10  7.0723  0.8316  0.0211 13.0000  1.000     37098  0.900
[vpr] 0.00298 0.95370    80.0620 1.5321e-07 4.5052e-07 2.9148e-10  7.2774  0.8132  0.0177 13.0000  1.000     39159  0.900
[vpr] 0.00268 0.99775    79.7317 1.4787e-07 4.4516e-07 2.7988e-10  7.3458  0.7787  0.0132 13.0000  1.000     41220  0.950
[vpr] 0.00255 0.98784    76.7305 1.4632e-07 4.4078e-07 2.7357e-10  7.2090  0.7584  0.0160 13.0000  1.000     43281  0.950
[vpr] 0.00242 0.98321    77.1713 1.5009e-07 4.4245e-07 2.7788e-10  7.1297  0.7608  0.0097 13.0000  1.000     45342  0.950
[vpr] 0.00230 0.99017    77.1395 1.4558e-07 4.4119e-07 2.7992e-10  7.3458  0.7530  0.0124 13.0000  1.000     47403  0.950
[vpr] 0.00219 0.99601    76.9368 1.4865e-07 4.3701e-07 2.7451e-10  7.0723  0.7404  0.0080 13.0000  1.000     49464  0.950
[vpr] 0.00208 0.97728    76.3913 1.4443e-07 4.3825e-07 2.7476e-10  7.3458  0.7200  0.0106 13.0000  1.000     51525  0.950
[vpr] 0.00197 0.99130    74.9857 1.4779e-07 4.3409e-07 2.7063e-10  6.9356  0.7040  0.0082 13.0000  1.000     53586  0.950
[vpr] 0.00187 1.00111    74.0005 1.4953e-07 4.3228e-07 2.6858e-10  6.7988  0.6875  0.0095 13.0000  1.000     55647  0.950
[vpr] 0.00178 1.00077    74.7071 1.4394e-07 4.3277e-07 2.7114e-10  7.0039  0.6938  0.0073 13.0000  1.000     57708  0.950
[vpr] 0.00169 1.00975    75.0911 1.522e-07  4.3626e-07 2.7097e-10  6.7304  0.6972  0.0094 13.0000  1.000     59769  0.950
[vpr] 0.00161 0.99620    72.9369 1.4769e-07 4.2993e-07 2.7182e-10  6.7878  0.6662  0.0072 13.0000  1.000     61830  0.950
[vpr] 0.00153 0.99134    72.1279 1.4502e-07 4.2768e-07 2.6687e-10  6.8672  0.6570  0.0071 13.0000  1.000     63891  0.950
[vpr] 0.00145 0.98789    73.5429 1.4259e-07 4.3099e-07 2.702e-10   7.2090  0.6574  0.0076 13.0000  1.000     65952  0.950
[vpr] 0.00138 0.98112    71.8526 1.4519e-07 4.2712e-07 2.6628e-10  6.9246  0.6526  0.0162 13.0000  1.000     68013  0.950
[vpr] 0.00131 1.00514    70.4462 1.4142e-07 4.2239e-07 2.6248e-10  6.9355  0.5949  0.0065 13.0000  1.000     70074  0.950
[vpr] 0.00124 0.98188    69.1071 1.4146e-07 4.1551e-07 2.6321e-10  6.7988  0.6046  0.0108 13.0000  1.000     72135  0.950
[vpr] 0.00118 0.99112    67.8695 1.4199e-07 4.1729e-07 2.5962e-10  6.7988  0.5662  0.0087 13.0000  1.000     74196  0.950
[vpr] 0.00112 0.99232    66.8080 1.3963e-07 4.1164e-07 2.5826e-10  6.7988  0.5594  0.0121 13.0000  1.000     76257  0.950
[vpr] 0.00107 0.97081    64.6905 1.3487e-07 4.0878e-07 2.5719e-10  6.9356  0.5434  0.0115 13.0000  1.000     78318  0.950
[vpr] 0.00101 1.00153    64.2621 1.3789e-07 4.0648e-07 2.5399e-10  6.6621  0.5313  0.0072 13.0000  1.000     80379  0.950
[vpr] 0.00096 0.97897    62.3065 1.364e-07  4.0174e-07 2.5271e-10  6.6621  0.4871  0.0062 13.0000  1.000     82440  0.950
[vpr] 0.00091 0.99751    61.9525 1.3817e-07 4.0206e-07 2.4977e-10  6.5253  0.4837  0.0055 13.0000  1.000     84501  0.950
[vpr] 0.00087 0.99604    62.4894 1.3716e-07 4.0148e-07 2.5152e-10  6.5937  0.4837  0.0052 13.0000  1.000     86562  0.950
[vpr] 0.00083 0.98747    61.4089 1.3185e-07 3.9728e-07 2.4922e-10  6.8672  0.4571  0.0070 13.0000  1.000     88623  0.950
[vpr] 0.00078 1.00933    61.3242 1.3283e-07 3.9997e-07 2.4653e-10  6.8562  0.4474  0.0061 13.0000  1.000     90684  0.950
[vpr] 0.00074 1.00085    61.8131 1.3547e-07 4.019e-07  2.493e-10   6.6621  0.4318  0.0059 13.0000  1.000     92745  0.950
[vpr] 0.00071 0.98474    61.3910 1.2834e-07 3.986e-07  2.5152e-10  6.5937  0.4493  0.0068 12.8938  1.062     94806  0.950
[vpr] 0.00067 0.99223    59.5208 1.3654e-07 3.965e-07  2.4678e-10  6.5253  0.4047  0.0084 13.0000  1.000     96867  0.950
[vpr] 0.00064 0.99526    58.2853 1.0695e-07 3.9339e-07 2.464e-10   6.6511  0.4270  0.0043 12.5406  1.268     98928  0.950
[vpr] 0.00061 0.99777    58.4038 9.9127e-08 3.9071e-07 2.4384e-10  6.5143  0.3920  0.0035 12.3772  1.363    100989  0.950
[vpr] 0.00058 0.99697    58.6290 7.7364e-08 3.8886e-07 2.4325e-10  6.4570  0.4275  0.0019 11.7837  1.710    103050  0.950
[vpr] 0.00055 0.99363    57.8648 7.3239e-08 3.8878e-07 2.4188e-10  6.4570  0.4134  0.0026 11.6359  1.796    105111  0.950
[vpr] 0.00052 0.99644    57.5220 6.6341e-08 3.8979e-07 2.4133e-10  6.4570  0.3916  0.0014 11.3263  1.976    107172  0.950
[vpr] 0.00049 0.99171    56.9745 5.2242e-08 3.8804e-07 2.4231e-10  6.7304  0.3760  0.0048 10.7776  2.296    109233  0.950
[vpr] 0.00047 0.99391    56.3754 4.3335e-08 3.8961e-07 2.4192e-10  6.7304  0.3586  0.0063 10.0882  2.699    111294  0.950
[vpr] 0.00045 0.99758    55.8795 3.7619e-08 3.9128e-07 2.4307e-10  6.5937  0.3867  0.0045  9.2667  3.178    113355  0.950
[vpr] 0.00042 0.99277    54.7169 3.393e-08  3.8934e-07 2.4175e-10  6.5937  0.3940  0.0058  8.7728  3.466    115416  0.950
[vpr] 0.00040 0.99467    53.9016 3.2453e-08 3.9014e-07 2.4444e-10  6.5253  0.3901  0.0046  8.3691  3.701    117477  0.950
[vpr] 0.00038 0.99420    53.7830 3.2354e-08 3.894e-07  2.4491e-10  6.3886  0.4202  0.0030  7.9515  3.945    119538  0.950
[vpr] 0.00036 0.98854    52.5769 3.171e-08  3.8711e-07 2.4116e-10  6.3886  0.3717  0.0034  7.7939  4.037    121599  0.950
[vpr] 0.00035 1.00031    52.6091 2.7974e-08 3.9115e-07 2.4158e-10  6.4570  0.3726  0.0020  7.2613  4.348    123660  0.950
[vpr] 0.00033 0.99443    52.2286 2.6255e-08 3.9009e-07 2.4615e-10  6.4570  0.4085  0.0037  6.7722  4.633    125721  0.950
[vpr] 0.00031 0.99688    51.6266 2.5385e-08 3.8588e-07 2.4239e-10  6.4570  0.3770  0.0012  6.5591  4.757    127782  0.950
[vpr] 0.00030 0.99024    50.8364 2.451e-08  3.8584e-07 2.4107e-10  6.4570  0.3746  0.0044  6.1459  4.998    129843  0.950
[vpr] 0.00028 0.99846    50.6513 2.4719e-08 3.8381e-07 2.3975e-10  6.3886  0.3634  0.0013  5.7438  5.233    131904  0.950
[vpr] 0.00027 1.00123    50.7319 2.3704e-08 3.836e-07  2.3881e-10  6.3886  0.3804  0.0014  5.3039  5.489    133965  0.950
[vpr] 0.00025 0.99443    49.9417 2.3049e-08 3.8203e-07 2.4133e-10  6.3886  0.3833  0.0018  4.9878  5.674    136026  0.950
[vpr] 0.00024 0.99710    49.6938 2.2483e-08 3.816e-07  2.371e-10   6.3886  0.3974  0.0011  4.7050  5.839    138087  0.950
[vpr] 0.00023 1.00051    49.8018 2.2119e-08 3.8428e-07 2.3915e-10  6.3886  0.3814  0.0018  4.5045  5.956    140148  0.950
[vpr] 0.00022 0.99887    49.0317 2.1855e-08 3.823e-07  2.3962e-10  6.3886  0.3542  0.0020  4.2404  6.110    142209  0.950
[vpr] 0.00021 0.99896    48.8190 2.0886e-08 3.8458e-07 2.3779e-10  6.3886  0.3940  0.0018  3.8766  6.322    144270  0.950
[vpr] 0.00020 0.99559    48.3440 2.0614e-08 3.8484e-07 2.409e-10   6.3886  0.3969  0.0023  3.6982  6.426    146331  0.950
[vpr] 0.00019 0.99849    47.7138 2.0342e-08 3.8533e-07 2.3983e-10  6.3886  0.3988  0.0012  3.5388  6.519    148392  0.950
[vpr] 0.00018 0.99826    47.5905 2.048e-08  3.876e-07  2.3851e-10  6.3886  0.3450  0.0015  3.3931  6.604    150453  0.950
[vpr] 0.00017 0.99835    47.2244 1.9848e-08 3.8823e-07 2.4218e-10  6.3886  0.3367  0.0012  3.0707  6.792    152514  0.950
[vpr] 0.00016 1.00150    47.1603 1.9438e-08 3.8619e-07 2.4086e-10  6.3886  0.4051  0.0013  2.7536  6.977    154575  0.950
[vpr] 0.00015 0.99504    46.9286 1.9221e-08 3.8481e-07 2.3889e-10  6.3886  0.3877  0.0026  2.6576  7.033    156636  0.950
[vpr] 0.00014 0.99804    46.7540 1.9139e-08 3.8628e-07 2.4022e-10  6.3886  0.3814  0.0012  2.5185  7.114    158697  0.950
[vpr] 0.00014 0.99905    46.6141 1.8759e-08 3.8306e-07 2.4043e-10  6.3886  0.3746  0.0013  2.3709  7.200    160758  0.950
[vpr] 0.00013 0.99876    46.3708 1.8593e-08 3.8358e-07 2.3894e-10  6.3886  0.3430  0.0015  2.2157  7.291    162819  0.950
[vpr] 0.00012 0.99973    46.0467 1.8389e-08 3.8147e-07 2.3877e-10  6.3886  0.3299  0.0008  2.0009  7.416    164880  0.950
[vpr] 0.00012 0.99902    45.7203 1.8177e-08 3.813e-07  2.3783e-10  6.3886  0.3814  0.0011  1.7807  7.545    166941  0.950
[vpr] 0.00011 0.99972    45.8333 1.8056e-08 3.8287e-07 2.3736e-10  6.3886  0.4017  0.0013  1.6763  7.606    169002  0.950
[vpr] 0.00011 0.99838    45.4793 1.8005e-08 3.8342e-07 2.3949e-10  6.3886  0.3707  0.0014  1.6122  7.643    171063  0.950
[vpr] 0.00010 0.99949    45.3133 1.7864e-08 3.854e-07  2.4034e-10  6.3886  0.3411  0.0010  1.5004  7.708    173124  0.950
[vpr] 0.00010 0.99848    45.1728 1.7703e-08 3.8464e-07 2.4056e-10  6.3886  0.3450  0.0006  1.3520  7.795    175185  0.950
[vpr] 0.00009 0.99840    45.1018 1.7573e-08 3.8148e-07 2.3813e-10  6.3886  0.3052  0.0007  1.2236  7.870    177246  0.950
[vpr] 0.00009 0.99843    44.9493 1.7412e-08 3.8447e-07 2.3872e-10  6.3886  0.3013  0.0011  1.0586  7.966    179307  0.950
[vpr] 0.00008 0.99892    44.7394 1.7362e-08 3.8363e-07 2.3962e-10  6.3886  0.2916  0.0007  1.0000  8.000    181368  0.950
[vpr] 0.00008 1.00048    44.7169 1.7364e-08 3.8119e-07 2.3732e-10  6.3886  0.2834  0.0005  1.0000  8.000    183429  0.950
[vpr] 0.00007 0.99756    44.5319 1.7356e-08 3.7971e-07 2.3685e-10  6.3886  0.2620  0.0012  1.0000  8.000    185490  0.950
[vpr] 0.00007 0.99971    44.3343 1.7343e-08 3.7904e-07 2.3578e-10  6.3886  0.2227  0.0005  1.0000  8.000    187551  0.950
[vpr] 0.00007 0.99964    44.3044 1.7344e-08 3.7872e-07 2.3659e-10  6.3886  0.2305  0.0003  1.0000  8.000    189612  0.950
[vpr] 0.00006 1.00007    44.2766 1.7335e-08 3.7968e-07 2.3663e-10  6.3886  0.2072  0.0003  1.0000  8.000    191673  0.950
[vpr] 0.00006 0.99907    44.1744 1.7333e-08 3.8235e-07 2.377e-10   6.3886  0.2213  0.0008  1.0000  8.000    193734  0.950
[vpr] 0.00006 0.99960    44.0384 1.7347e-08 3.8213e-07 2.3971e-10  6.3886  0.1989  0.0003  1.0000  8.000    195795  0.950
[vpr] 0.00005 1.00000    44.0315 1.7343e-08 3.8184e-07 2.3749e-10  6.3886  0.1742  0.0005  1.0000  8.000    197856  0.950
[vpr] 0.00005 0.99956    44.0116 1.7341e-08 3.8079e-07 2.383e-10   6.3886  0.1752  0.0004  1.0000  8.000    199917  0.950
[vpr] 0.00005 0.99884    43.9040 1.7345e-08 3.8068e-07 2.374e-10   6.3886  0.1451  0.0007  1.0000  8.000    201978  0.800
[vpr] 0.00004 0.99988    43.8021 1.7345e-08 3.808e-07  2.3693e-10  6.3886  0.1150  0.0002  1.0000  8.000    204039  0.800
[vpr] 0.00003 0.99859    43.6453 1.7343e-08 3.8295e-07 2.3813e-10  6.3886  0.0781  0.0007  1.0000  8.000    206100  0.800
[vpr] 0.00003 0.99998    43.5876 1.7344e-08 3.8283e-07 2.3971e-10  6.3886  0.0665  0.0001  1.0000  8.000    208161  0.800
[vpr] 0.00002 0.99976    43.5687 1.7341e-08 3.829e-07  2.3915e-10  6.3886  0.0509  0.0001  1.0000  8.000    210222  0.800
[vpr] 0.00002 0.99999    43.5505 1.7342e-08 3.8322e-07 2.3941e-10  6.3886  0.0461  0.0000  1.0000  8.000    212283  0.800
[vpr] 0.00001 0.99999    43.5440 1.7342e-08 3.8208e-07 2.3885e-10  6.3886  0.0509  0.0000  1.0000  8.000    214344  0.800
[vpr] 0.00001 0.99992    43.5349 1.7343e-08 3.8307e-07 2.3902e-10  6.3886  0.0378  0.0000  1.0000  8.000    216405  0.800
[vpr] 0.00001 0.99999    43.5376 1.7343e-08 3.82e-07   2.3958e-10  6.3886  0.0330  0.0000  1.0000  8.000    218466  0.800
[vpr] 0.00000 0.99998    43.5365 1.7341e-08 3.8046e-07 2.3804e-10          0.0194  0.0000  1.0000  8.000    220527
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 4342
[vpr] bb_cost recomputed from scratch: 43.5294
[vpr] timing_cost recomputed from scratch: 1.73436e-08
[vpr] delay_cost recomputed from scratch: 3.79598e-07
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 220833
[vpr] 
[vpr] Placement estimated critical path delay: 6.38859 ns
[vpr] Placement cost: 0.999977, bb_cost: 43.5294, td_cost: 1.73437e-08, delay_cost: 3.79598e-07
[vpr] Placement total # of swap attempts: 220833
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] Validating preroutes using mode: FIRST.
[vpr] WARNING(2): Ignoring pre-route for net "tin_pv1_0_0_" from source "tin_pv1_0_0_|io[2]|inpad[1]" to sink "n_n4317|clb[0]|I[15]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7240 to 10013).
[vpr] WARNING(3): Ignoring pre-route for net "tin_pv1_0_0_" from source "tin_pv1_0_0_|io[2]|inpad[1]" to sink "n_n4317|clb[0]|I[15]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 10013 to 6700).
[vpr] WARNING(4): Ignoring pre-route for net "tin_pv1_1_1_" from source "tin_pv1_1_1_|io[4]|inpad[1]" to sink "n_n3106|clb[0]|I[16]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 5962 to 12242).
[vpr] WARNING(5): Ignoring pre-route for net "tin_pv1_1_1_" from source "tin_pv1_1_1_|io[4]|inpad[1]" to sink "n_n3106|clb[0]|I[16]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 9045 to 5843).
[vpr] WARNING(6): Ignoring pre-route for net "tin_pv1_2_2_" from source "tin_pv1_2_2_|io[7]|inpad[1]" to sink "n_n3983|clb[0]|I[15]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7237 to 12183).
[vpr] WARNING(7): Ignoring pre-route for net "tin_pv1_2_2_" from source "tin_pv1_2_2_|io[7]|inpad[1]" to sink "n_n3983|clb[0]|I[15]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 11644 to 6160).
[vpr] WARNING(8): Ignoring pre-route for net "tin_pv1_3_3_" from source "tin_pv1_3_3_|io[5]|inpad[1]" to sink "[2047]|clb[0]|I[14]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7285 to 10029).
[vpr] WARNING(9): Ignoring pre-route for net "tin_pv1_3_3_" from source "tin_pv1_3_3_|io[5]|inpad[1]" to sink "[2047]|clb[0]|I[14]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 8366 to 6196).
[vpr] WARNING(10): Ignoring pre-route for net "tin_pv1_4_4_" from source "tin_pv1_4_4_|io[6]|inpad[1]" to sink "n_n3343|clb[0]|I[2]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 277 to 7706).
[vpr] WARNING(11): Ignoring pre-route for net "tin_pv1_4_4_" from source "tin_pv1_4_4_|io[6]|inpad[1]" to sink "n_n3343|clb[0]|I[2]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7706 to 821).
[vpr] WARNING(12): Ignoring pre-route for net "tin_pv1_5_5_" from source "tin_pv1_5_5_|io[3]|inpad[1]" to sink "[1904]|clb[0]|I[5]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 382 to 7766).
[vpr] WARNING(13): Ignoring pre-route for net "tin_pv1_5_5_" from source "tin_pv1_5_5_|io[3]|inpad[1]" to sink "[1904]|clb[0]|I[5]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 11670 to 2518).
[vpr] WARNING(14): Ignoring pre-route for net "tin_pv1_6_6_" from source "tin_pv1_6_6_|io[4]|inpad[1]" to sink "n_n3508|clb[0]|I[5]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 3844 to 12266).
[vpr] WARNING(15): Ignoring pre-route for net "tin_pv1_6_6_" from source "tin_pv1_6_6_|io[4]|inpad[1]" to sink "n_n3508|clb[0]|I[5]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 11895 to 3916).
[vpr] WARNING(16): Ignoring pre-route for net "tin_pv1_7_7_" from source "tin_pv1_7_7_|io[2]|inpad[1]" to sink "[6312]|clb[0]|I[3]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 4384 to 10064).
[vpr] WARNING(17): Ignoring pre-route for net "tin_pv1_7_7_" from source "tin_pv1_7_7_|io[2]|inpad[1]" to sink "[6312]|clb[0]|I[3]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 10585 to 4676).
[vpr] WARNING(18): Ignoring pre-route for net "tin_pv2_0_0_" from source "tin_pv2_0_0_|io[2]|inpad[1]" to sink "n_n3538|clb[0]|I[4]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7390 to 7665).
[vpr] WARNING(19): Ignoring pre-route for net "tin_pv2_0_0_" from source "tin_pv2_0_0_|io[2]|inpad[1]" to sink "n_n3538|clb[0]|I[4]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 8418 to 6260).
[vpr] WARNING(20): Ignoring pre-route for net "tin_pv2_1_1_" from source "tin_pv2_1_1_|io[3]|inpad[1]" to sink "n_n4370|clb[0]|I[17]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7471 to 12203).
[vpr] WARNING(21): Ignoring pre-route for net "tin_pv2_1_1_" from source "tin_pv2_1_1_|io[3]|inpad[1]" to sink "n_n4370|clb[0]|I[17]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 12203 to 3107).
[vpr] WARNING(22): Ignoring pre-route for net "tin_pv2_2_2_" from source "tin_pv2_2_2_|io[2]|inpad[1]" to sink "n_n3200|clb[0]|I[14]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 2725 to 7738).
[vpr] WARNING(23): Ignoring pre-route for net "tin_pv2_2_2_" from source "tin_pv2_2_2_|io[2]|inpad[1]" to sink "n_n3200|clb[0]|I[14]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7738 to 2675).
[vpr] WARNING(24): Ignoring pre-route for net "tin_pv2_3_3_" from source "tin_pv2_3_3_|io[0]|inpad[1]" to sink "n_n3058|clb[0]|I[9]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7423 to 7718).
[vpr] WARNING(25): Ignoring pre-route for net "tin_pv2_3_3_" from source "tin_pv2_3_3_|io[0]|inpad[1]" to sink "n_n3058|clb[0]|I[9]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 10896 to 6302).
[vpr] WARNING(26): Ignoring pre-route for net "tin_pv2_4_4_" from source "tin_pv2_4_4_|io[7]|inpad[1]" to sink "n_n3010|clb[0]|I[2]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7468 to 7756).
[vpr] WARNING(27): Ignoring pre-route for net "tin_pv2_4_4_" from source "tin_pv2_4_4_|io[7]|inpad[1]" to sink "n_n3010|clb[0]|I[2]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 8293 to 6332).
[vpr] WARNING(28): Ignoring pre-route for net "tin_pv2_5_5_" from source "tin_pv2_5_5_|io[2]|inpad[1]" to sink "[1901]|clb[0]|I[12]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7420 to 7724).
[vpr] WARNING(29): Ignoring pre-route for net "tin_pv2_5_5_" from source "tin_pv2_5_5_|io[2]|inpad[1]" to sink "[1901]|clb[0]|I[12]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 8417 to 5765).
[vpr] WARNING(30): Ignoring pre-route for net "tin_pv2_6_6_" from source "tin_pv2_6_6_|io[2]|inpad[1]" to sink "n_n4121|clb[0]|I[2]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 4927 to 9916).
[vpr] WARNING(31): Ignoring pre-route for net "tin_pv2_6_6_" from source "tin_pv2_6_6_|io[2]|inpad[1]" to sink "n_n4121|clb[0]|I[2]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 9195 to 4993).
[vpr] WARNING(32): Ignoring pre-route for net "tin_pv2_7_7_" from source "tin_pv2_7_7_|io[2]|inpad[1]" to sink "n_n3077|clb[0]|I[1]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7525 to 12222).
[vpr] WARNING(33): Ignoring pre-route for net "tin_pv2_7_7_" from source "tin_pv2_7_7_|io[2]|inpad[1]" to sink "n_n3077|clb[0]|I[1]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 12222 to 5288).
[vpr] WARNING(34): Ignoring pre-route for net "tin_pv4_0_0_" from source "tin_pv4_0_0_|io[0]|inpad[1]" to sink "n_n3515|clb[0]|I[17]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 1636 to 12173).
[vpr] WARNING(35): Ignoring pre-route for net "tin_pv4_0_0_" from source "tin_pv4_0_0_|io[0]|inpad[1]" to sink "n_n3515|clb[0]|I[17]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 12173 to 1598).
[vpr] WARNING(36): Ignoring pre-route for net "tin_pv4_1_1_" from source "tin_pv4_1_1_|io[7]|inpad[1]" to sink "n_n3721|clb[0]|I[16]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7384 to 10050).
[vpr] WARNING(37): Ignoring pre-route for net "tin_pv4_1_1_" from source "tin_pv4_1_1_|io[7]|inpad[1]" to sink "n_n3721|clb[0]|I[16]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 8360 to 6812).
[vpr] WARNING(38): Ignoring pre-route for net "tin_pv4_2_2_" from source "tin_pv4_2_2_|io[4]|inpad[1]" to sink "n_n4370|clb[0]|I[1]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 3265 to 12230).
[vpr] WARNING(39): Ignoring pre-route for net "tin_pv4_2_2_" from source "tin_pv4_2_2_|io[4]|inpad[1]" to sink "n_n4370|clb[0]|I[1]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 12230 to 3091).
[vpr] WARNING(40): Ignoring pre-route for net "tin_pv4_3_3_" from source "tin_pv4_3_3_|io[3]|inpad[1]" to sink "n_n4307|clb[0]|I[11]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 217 to 9897).
[vpr] WARNING(41): Ignoring pre-route for net "tin_pv4_3_3_" from source "tin_pv4_3_3_|io[3]|inpad[1]" to sink "n_n4307|clb[0]|I[11]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 11549 to 793).
[vpr] WARNING(42): Ignoring pre-route for net "tin_pv4_4_4_" from source "tin_pv4_4_4_|io[5]|inpad[1]" to sink "n_n3727|clb[0]|I[10]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 325 to 12197).
[vpr] WARNING(43): Ignoring pre-route for net "tin_pv4_4_4_" from source "tin_pv4_4_4_|io[5]|inpad[1]" to sink "n_n3727|clb[0]|I[10]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 8687 to 1406).
[vpr] WARNING(44): Ignoring pre-route for net "tin_pv4_5_5_" from source "tin_pv4_5_5_|io[6]|inpad[1]" to sink "n_n3732|clb[0]|I[9]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 2728 to 12201).
[vpr] WARNING(45): Ignoring pre-route for net "tin_pv4_5_5_" from source "tin_pv4_5_5_|io[6]|inpad[1]" to sink "n_n3732|clb[0]|I[9]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 11656 to 2633).
[vpr] WARNING(46): Ignoring pre-route for net "tin_pv4_6_6_" from source "tin_pv4_6_6_|io[1]|inpad[1]" to sink "n_n3049|clb[0]|I[12]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 286 to 12252).
[vpr] WARNING(47): Ignoring pre-route for net "tin_pv4_6_6_" from source "tin_pv4_6_6_|io[1]|inpad[1]" to sink "n_n3049|clb[0]|I[12]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 9221 to 1371).
[vpr] WARNING(48): Ignoring pre-route for net "tin_pv4_7_7_" from source "tin_pv4_7_7_|io[3]|inpad[1]" to sink "n_n4081|clb[0]|I[16]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 283 to 12262).
[vpr] WARNING(49): Ignoring pre-route for net "tin_pv4_7_7_" from source "tin_pv4_7_7_|io[3]|inpad[1]" to sink "n_n4081|clb[0]|I[16]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 9227 to 1915).
[vpr] WARNING(50): Ignoring pre-route for net "tin_pv6_0_0_" from source "tin_pv6_0_0_|io[5]|inpad[1]" to sink "n_n3392|clb[0]|I[14]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 364 to 7805).
[vpr] WARNING(51): Ignoring pre-route for net "tin_pv6_0_0_" from source "tin_pv6_0_0_|io[5]|inpad[1]" to sink "n_n3392|clb[0]|I[14]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7805 to 907).
[vpr] WARNING(52): Ignoring pre-route for net "tin_pv6_1_1_" from source "tin_pv6_1_1_|io[4]|inpad[1]" to sink "n_n3701|clb[0]|I[6]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 421 to 12141).
[vpr] WARNING(53): Ignoring pre-route for net "tin_pv6_1_1_" from source "tin_pv6_1_1_|io[4]|inpad[1]" to sink "n_n3701|clb[0]|I[6]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 8335 to 1476).
[vpr] WARNING(54): Ignoring pre-route for net "tin_pv6_2_2_" from source "tin_pv6_2_2_|io[2]|inpad[1]" to sink "n_n3530|clb[0]|I[5]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 415 to 12163).
[vpr] WARNING(55): Ignoring pre-route for net "tin_pv6_2_2_" from source "tin_pv6_2_2_|io[2]|inpad[1]" to sink "n_n3530|clb[0]|I[5]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 12163 to 935).
[vpr] WARNING(56): Ignoring pre-route for net "tin_pv6_3_3_" from source "tin_pv6_3_3_|io[4]|inpad[1]" to sink "n_n3374|clb[0]|I[9]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 1111 to 12137).
[vpr] WARNING(57): Ignoring pre-route for net "tin_pv6_3_3_" from source "tin_pv6_3_3_|io[4]|inpad[1]" to sink "n_n3374|clb[0]|I[9]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 12137 to 1050).
[vpr] WARNING(58): Ignoring pre-route for net "tin_pv6_4_4_" from source "tin_pv6_4_4_|io[3]|inpad[1]" to sink "n_n3033|clb[0]|I[3]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 2194 to 12179).
[vpr] WARNING(59): Ignoring pre-route for net "tin_pv6_4_4_" from source "tin_pv6_4_4_|io[3]|inpad[1]" to sink "n_n3033|clb[0]|I[3]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 11828 to 2124).
[vpr] WARNING(60): Ignoring pre-route for net "tin_pv6_5_5_" from source "tin_pv6_5_5_|io[3]|inpad[1]" to sink "n_n3904|clb[0]|I[2]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 376 to 7754).
[vpr] WARNING(61): Ignoring pre-route for net "tin_pv6_5_5_" from source "tin_pv6_5_5_|io[3]|inpad[1]" to sink "n_n3904|clb[0]|I[2]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7754 to 1435).
[vpr] WARNING(62): Ignoring pre-route for net "tin_pv6_6_6_" from source "tin_pv6_6_6_|io[1]|inpad[1]" to sink "n_n3435|clb[0]|I[1]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 4888 to 7710).
[vpr] WARNING(63): Ignoring pre-route for net "tin_pv6_6_6_" from source "tin_pv6_6_6_|io[1]|inpad[1]" to sink "n_n3435|clb[0]|I[1]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 10700 to 4785).
[vpr] WARNING(64): Ignoring pre-route for net "tin_pv6_7_7_" from source "tin_pv6_7_7_|io[1]|inpad[1]" to sink "n_n3515|clb[0]|I[9]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 1645 to 12133).
[vpr] WARNING(65): Ignoring pre-route for net "tin_pv6_7_7_" from source "tin_pv6_7_7_|io[1]|inpad[1]" to sink "n_n3515|clb[0]|I[9]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 12133 to 1590).
[vpr] WARNING(66): Ignoring pre-route for net "tin_pv10_0_0_" from source "tin_pv10_0_0_|io[4]|inpad[1]" to sink "n_n3755|clb[0]|I[4]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 175 to 9924).
[vpr] WARNING(67): Ignoring pre-route for net "tin_pv10_0_0_" from source "tin_pv10_0_0_|io[4]|inpad[1]" to sink "n_n3755|clb[0]|I[4]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 9373 to 1289).
[vpr] WARNING(68): Ignoring pre-route for net "tin_pv10_1_1_" from source "tin_pv10_1_1_|io[4]|inpad[1]" to sink "[1780]|clb[0]|I[0]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7228 to 10074).
[vpr] WARNING(69): Ignoring pre-route for net "tin_pv10_1_1_" from source "tin_pv10_1_1_|io[4]|inpad[1]" to sink "[1780]|clb[0]|I[0]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 8714 to 5605).
[vpr] WARNING(70): Ignoring pre-route for net "tin_pv10_2_2_" from source "tin_pv10_2_2_|io[1]|inpad[1]" to sink "n_n3547|clb[0]|I[8]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7141 to 10110).
[vpr] WARNING(71): Ignoring pre-route for net "tin_pv10_2_2_" from source "tin_pv10_2_2_|io[1]|inpad[1]" to sink "n_n3547|clb[0]|I[8]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 9252 to 5539).
[vpr] WARNING(72): Ignoring pre-route for net "tin_pv10_3_3_" from source "tin_pv10_3_3_|io[5]|inpad[1]" to sink "n_n3523|clb[0]|I[8]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 3796 to 9918).
[vpr] WARNING(73): Ignoring pre-route for net "tin_pv10_3_3_" from source "tin_pv10_3_3_|io[5]|inpad[1]" to sink "n_n3523|clb[0]|I[8]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 9918 to 3712).
[vpr] WARNING(74): Ignoring pre-route for net "tin_pv10_4_4_" from source "tin_pv10_4_4_|io[3]|inpad[1]" to sink "n_n4134|clb[0]|I[3]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 3853 to 10083).
[vpr] WARNING(75): Ignoring pre-route for net "tin_pv10_4_4_" from source "tin_pv10_4_4_|io[3]|inpad[1]" to sink "n_n4134|clb[0]|I[3]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 10083 to 3877).
[vpr] WARNING(76): Ignoring pre-route for net "tin_pv10_5_5_" from source "tin_pv10_5_5_|io[2]|inpad[1]" to sink "n_n3068|clb[0]|I[15]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 3793 to 10067).
[vpr] WARNING(77): Ignoring pre-route for net "tin_pv10_5_5_" from source "tin_pv10_5_5_|io[2]|inpad[1]" to sink "n_n3068|clb[0]|I[15]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 10067 to 3756).
[vpr] WARNING(78): Ignoring pre-route for net "tin_pv10_6_6_" from source "tin_pv10_6_6_|io[3]|inpad[1]" to sink "n_n3031|clb[0]|I[0]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 184 to 12272).
[vpr] WARNING(79): Ignoring pre-route for net "tin_pv10_6_6_" from source "tin_pv10_6_6_|io[3]|inpad[1]" to sink "n_n3031|clb[0]|I[0]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 9411 to 745).
[vpr] WARNING(80): Ignoring pre-route for net "tin_pv10_7_7_" from source "tin_pv10_7_7_|io[4]|inpad[1]" to sink "n_n4359|clb[0]|I[9]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 94 to 9936).
[vpr] WARNING(81): Ignoring pre-route for net "tin_pv10_7_7_" from source "tin_pv10_7_7_|io[4]|inpad[1]" to sink "n_n4359|clb[0]|I[9]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 11917 to 680).
[vpr] WARNING(82): Ignoring pre-route for net "tin_pv11_0_0_" from source "tin_pv11_0_0_|io[6]|inpad[1]" to sink "n_n3735|clb[0]|I[8]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 1681 to 9886).
[vpr] WARNING(83): Ignoring pre-route for net "tin_pv11_0_0_" from source "tin_pv11_0_0_|io[6]|inpad[1]" to sink "n_n3735|clb[0]|I[8]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 9886 to 1722).
[vpr] WARNING(84): Ignoring pre-route for net "tin_pv11_1_1_" from source "tin_pv11_1_1_|io[1]|inpad[1]" to sink "n_n4140|clb[0]|I[14]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 5425 to 10049).
[vpr] WARNING(85): Ignoring pre-route for net "tin_pv11_1_1_" from source "tin_pv11_1_1_|io[1]|inpad[1]" to sink "n_n4140|clb[0]|I[14]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 8756 to 4650).
[vpr] WARNING(86): Ignoring pre-route for net "tin_pv11_2_2_" from source "tin_pv11_2_2_|io[5]|inpad[1]" to sink "n_n4307|clb[0]|I[9]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 235 to 9930).
[vpr] WARNING(87): Ignoring pre-route for net "tin_pv11_2_2_" from source "tin_pv11_2_2_|io[5]|inpad[1]" to sink "n_n4307|clb[0]|I[9]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 11725 to 791).
[vpr] WARNING(88): Ignoring pre-route for net "tin_pv11_3_3_" from source "tin_pv11_3_3_|io[6]|inpad[1]" to sink "n_n3582|clb[0]|I[7]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7336 to 10047).
[vpr] WARNING(89): Ignoring pre-route for net "tin_pv11_3_3_" from source "tin_pv11_3_3_|io[6]|inpad[1]" to sink "n_n3582|clb[0]|I[7]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 10260 to 6226).
[vpr] WARNING(90): Ignoring pre-route for net "tin_pv11_4_4_" from source "tin_pv11_4_4_|io[4]|inpad[1]" to sink "n_n4134|clb[0]|I[11]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 3856 to 10087).
[vpr] WARNING(91): Ignoring pre-route for net "tin_pv11_4_4_" from source "tin_pv11_4_4_|io[4]|inpad[1]" to sink "n_n4134|clb[0]|I[11]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 10087 to 3885).
[vpr] WARNING(92): Ignoring pre-route for net "tin_pv11_5_5_" from source "tin_pv11_5_5_|io[2]|inpad[1]" to sink "[1903]|clb[0]|I[16]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 7435 to 10078).
[vpr] WARNING(93): Ignoring pre-route for net "tin_pv11_5_5_" from source "tin_pv11_5_5_|io[2]|inpad[1]" to sink "[1903]|clb[0]|I[16]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 8746 to 5229).
[vpr] WARNING(94): Ignoring pre-route for net "tin_pv11_6_6_" from source "tin_pv11_6_6_|io[1]|inpad[1]" to sink "n_n4276|clb[0]|I[17]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 379 to 9864).
[vpr] WARNING(95): Ignoring pre-route for net "tin_pv11_6_6_" from source "tin_pv11_6_6_|io[1]|inpad[1]" to sink "n_n4276|clb[0]|I[17]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 10793 to 3070).
[vpr] WARNING(96): Ignoring pre-route for net "tin_pv11_7_7_" from source "tin_pv11_7_7_|io[7]|inpad[1]" to sink "n_n3375|clb[0]|I[0]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 124 to 10098).
[vpr] WARNING(97): Ignoring pre-route for net "tin_pv11_7_7_" from source "tin_pv11_7_7_|io[7]|inpad[1]" to sink "n_n3375|clb[0]|I[0]".
[vpr]             Route path is not legal based on VPR's "rr_graph" (from 9080 to 4488).
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr]   Prerouting net tin_pv1_0_0_...
[vpr]   Prerouting net tin_pv1_1_1_...
[vpr]   Prerouting net tin_pv1_2_2_...
[vpr]   Prerouting net tin_pv1_3_3_...
[vpr]   Prerouting net tin_pv1_4_4_...
[vpr]   Prerouting net tin_pv1_5_5_...
[vpr]   Prerouting net tin_pv1_6_6_...
[vpr]   Prerouting net tin_pv1_7_7_...
[vpr]   Prerouting net tin_pv2_0_0_...
[vpr]   Prerouting net tin_pv2_1_1_...
[vpr]   Prerouting net tin_pv2_2_2_...
[vpr]   Prerouting net tin_pv2_3_3_...
[vpr]   Prerouting net tin_pv2_4_4_...
[vpr]   Prerouting net tin_pv2_5_5_...
[vpr]   Prerouting net tin_pv2_6_6_...
[vpr]   Prerouting net tin_pv2_7_7_...
[vpr]   Prerouting net tin_pv4_0_0_...
[vpr]   Prerouting net tin_pv4_1_1_...
[vpr]   Prerouting net tin_pv4_2_2_...
[vpr]   Prerouting net tin_pv4_3_3_...
[vpr]   Prerouting net tin_pv4_4_4_...
[vpr]   Prerouting net tin_pv4_5_5_...
[vpr]   Prerouting net tin_pv4_6_6_...
[vpr]   Prerouting net tin_pv4_7_7_...
[vpr]   Prerouting net tin_pv6_0_0_...
[vpr]   Prerouting net tin_pv6_1_1_...
[vpr]   Prerouting net tin_pv6_2_2_...
[vpr]   Prerouting net tin_pv6_3_3_...
[vpr]   Prerouting net tin_pv6_4_4_...
[vpr]   Prerouting net tin_pv6_5_5_...
[vpr]   Prerouting net tin_pv6_6_6_...
[vpr]   Prerouting net tin_pv6_7_7_...
[vpr]   Prerouting net tin_pv10_0_0_...
[vpr]   Prerouting net tin_pv10_1_1_...
[vpr]   Prerouting net tin_pv10_2_2_...
[vpr]   Prerouting net tin_pv10_3_3_...
[vpr]   Prerouting net tin_pv10_4_4_...
[vpr]   Prerouting net tin_pv10_5_5_...
[vpr]   Prerouting net tin_pv10_6_6_...
[vpr]   Prerouting net tin_pv10_7_7_...
[vpr]   Prerouting net tin_pv11_0_0_...
[vpr]   Prerouting net tin_pv11_1_1_...
[vpr]   Prerouting net tin_pv11_2_2_...
[vpr]   Prerouting net tin_pv11_3_3_...
[vpr]   Prerouting net tin_pv11_4_4_...
[vpr]   Prerouting net tin_pv11_5_5_...
[vpr]   Prerouting net tin_pv11_6_6_...
[vpr]   Prerouting net tin_pv11_7_7_...
[vpr] Wire length after first iteration 7636, total available wire length 14976, ratio 0.509882
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.52533 ns
[vpr] Successfully routed after 18 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -618723957
[vpr] Circuit successfully routed with a channel width factor of 48.
[vpr] 
[vpr] Average number of bends per net: 2.54620  Maximum # of bends: 57
[vpr] 
[vpr] Number of routed nets (nonglobal): 606
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 8878, average net length: 14.6502
[vpr] 	Maximum net length: 239
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 2446, average wire segments per net: 4.03630
[vpr] 	Maximum segments used by a net: 67
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      36 23.4167       48
[vpr]                        1      32 24.0833       48
[vpr]                        2      39 29.0000       48
[vpr]                        3      44 33.2500       48
[vpr]                        4      42 31.5833       48
[vpr]                        5      45 32.2500       48
[vpr]                        6      43 33.5000       48
[vpr]                        7      42 32.9167       48
[vpr]                        8      45 31.6667       48
[vpr]                        9      39 29.0833       48
[vpr]                       10      32 23.6667       48
[vpr]                       11      29 20.4167       48
[vpr]                       12      33 23.8333       48
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      37 25.6667       48
[vpr]                        1      32 23.7500       48
[vpr]                        2      38 29.9167       48
[vpr]                        3      42 32.5000       48
[vpr]                        4      41 34.2500       48
[vpr]                        5      44 33.4167       48
[vpr]                        6      42 33.1667       48
[vpr]                        7      45 33.5833       48
[vpr]                        8      45 30.8333       48
[vpr]                        9      38 28.0833       48
[vpr]                       10      36 23.7500       48
[vpr]                       11      31 20.5833       48
[vpr]                       12      34 21.6667       48
[vpr] 
[vpr] Total tracks in x-direction: 624, in y-direction: 624
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.13313e+06
[vpr] 	Total used logic block area: 1.95537e+06
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 744417., per logic tile: 5169.56
[vpr] 
[vpr] Segment usage by type (index): type utilization
[vpr]                                ---- -----------
[vpr]                                   0       0.523
[vpr] 
[vpr] Segment usage by length: length utilization
[vpr]                          ------ -----------
[vpr]                               4       0.523
[vpr] 
[vpr] Nets on critical path: 10 normal, 0 global.
[vpr] Total logic delay: 4.5016e-09 (s), total net delay: 2.02373e-09 (s)
[vpr] Final critical path: 6.52533 ns, f_max: 153.249 MHz
[vpr] 
[vpr] Least slack in design: -6.52533 ns
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'vpr_tseng_prerouted.toro.snoitpo'...
Writing xml file 'vpr_tseng_prerouted.toro.xml'...
Writing blif file 'vpr_tseng_prerouted.toro.blif'...
Writing architecture file 'vpr_tseng_prerouted.toro.arch'...
Writing fabric file 'vpr_tseng_prerouted.toro.fabric'...
Writing circuit file 'vpr_tseng_prerouted.toro.circuit'...
Writing laff file 'vpr_tseng_prerouted.toro.laff'...
Exiting...
