// Seed: 3494257058
module module_0 (
    input wire id_0,
    input uwire id_1,
    input wor id_2,
    output uwire id_3,
    output wand id_4,
    output supply1 id_5,
    input wand id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply1 id_9,
    output supply1 id_10
);
  id_12(
      .id_0(id_5), .id_1(id_2 & {1 > 1{id_1 - 1}} & id_6), .id_2(1)
  );
  generate
    assign id_3 = 1;
  endgenerate
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    output supply1 id_2,
    output supply1 id_3,
    output wire id_4,
    input wire id_5,
    input supply0 id_6,
    output supply0 id_7,
    output wire id_8,
    input tri1 id_9,
    input supply0 id_10,
    output wire id_11,
    output uwire id_12,
    input tri1 id_13,
    output logic id_14,
    input uwire id_15,
    input wand id_16
);
  wire id_18;
  wire id_19;
  always @(posedge id_9 or posedge 1) begin
    id_14 <= 1;
  end
  module_0(
      id_9, id_10, id_6, id_4, id_0, id_3, id_10, id_9, id_15, id_5, id_8
  );
  wor  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  wire id_38;
  assign id_22 = id_10;
  id_39(
      .id_0(id_35), .id_1(id_22 + 1 * ~id_2), .id_2(id_14), .id_3(1 - id_7), .id_4(1)
  );
  assign id_8  = 1;
  assign id_29 = 1;
endmodule
