Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sun May 18 18:31:12 2025
| Host         : LAPTOP-7GKHMVFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                49          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (117)
5. checking no_input_delay (5)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 49 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (117)
--------------------------------------------------
 There are 117 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    153.029        0.000                      0                  327        0.180        0.000                      0                  327        7.000        0.000                       0                   180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
lcd_inst/lcd_clk_pll/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0               {0.000 80.000}       160.000         6.250           
  clkfbout_clk_wiz_0               {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
lcd_inst/lcd_clk_pll/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                   153.029        0.000                      0                  327        0.180        0.000                      0                  327       53.360        0.000                       0                   176  
  clkfbout_clk_wiz_0                                                                                                                                                                17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  lcd_inst/lcd_clk_pll/inst/clk_in1
  To Clock:  lcd_inst/lcd_clk_pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_inst/lcd_clk_pll/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_inst/lcd_clk_pll/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      153.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             153.029ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 1.138ns (17.379%)  route 5.410ns (82.621%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 161.507 - 160.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.626     1.626    lcd_inst/clk_out1
    SLICE_X2Y94          FDCE                                         r  lcd_inst/delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.144 r  lcd_inst/delay_counter_reg[24]/Q
                         net (fo=3, routed)           0.830     2.974    lcd_inst/delay_counter_reg_n_0_[24]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.098 r  lcd_inst/delay_counter[17]_i_6/O
                         net (fo=2, routed)           0.963     4.061    lcd_inst/delay_counter[17]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  lcd_inst/delay_counter[17]_i_3/O
                         net (fo=1, routed)           0.577     4.763    lcd_inst/delay_counter[17]_i_3_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     4.887 r  lcd_inst/delay_counter[17]_i_2/O
                         net (fo=10, routed)          1.370     6.257    lcd_inst/cmd_writer/state_reg[0]
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     6.381 r  lcd_inst/cmd_writer/delay_counter[31]_i_3/O
                         net (fo=1, routed)           0.726     7.107    lcd_inst/cmd_writer/delay_counter[31]_i_3_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.231 r  lcd_inst/cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.943     8.174    lcd_inst/delay_counter
    SLICE_X4Y93          FDCE                                         r  lcd_inst/delay_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.507   161.507    lcd_inst/clk_out1
    SLICE_X4Y93          FDCE                                         r  lcd_inst/delay_counter_reg[20]/C
                         clock pessimism              0.078   161.585    
                         clock uncertainty           -0.177   161.408    
    SLICE_X4Y93          FDCE (Setup_fdce_C_CE)      -0.205   161.203    lcd_inst/delay_counter_reg[20]
  -------------------------------------------------------------------
                         required time                        161.203    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                153.029    

Slack (MET) :             153.079ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.138ns (17.511%)  route 5.361ns (82.489%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 161.507 - 160.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.626     1.626    lcd_inst/clk_out1
    SLICE_X2Y94          FDCE                                         r  lcd_inst/delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.144 r  lcd_inst/delay_counter_reg[24]/Q
                         net (fo=3, routed)           0.830     2.974    lcd_inst/delay_counter_reg_n_0_[24]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.098 r  lcd_inst/delay_counter[17]_i_6/O
                         net (fo=2, routed)           0.963     4.061    lcd_inst/delay_counter[17]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  lcd_inst/delay_counter[17]_i_3/O
                         net (fo=1, routed)           0.577     4.763    lcd_inst/delay_counter[17]_i_3_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     4.887 r  lcd_inst/delay_counter[17]_i_2/O
                         net (fo=10, routed)          1.370     6.257    lcd_inst/cmd_writer/state_reg[0]
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     6.381 r  lcd_inst/cmd_writer/delay_counter[31]_i_3/O
                         net (fo=1, routed)           0.726     7.107    lcd_inst/cmd_writer/delay_counter[31]_i_3_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.231 r  lcd_inst/cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.894     8.125    lcd_inst/delay_counter
    SLICE_X4Y94          FDCE                                         r  lcd_inst/delay_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.507   161.507    lcd_inst/clk_out1
    SLICE_X4Y94          FDCE                                         r  lcd_inst/delay_counter_reg[21]/C
                         clock pessimism              0.078   161.585    
                         clock uncertainty           -0.177   161.408    
    SLICE_X4Y94          FDCE (Setup_fdce_C_CE)      -0.205   161.203    lcd_inst/delay_counter_reg[21]
  -------------------------------------------------------------------
                         required time                        161.203    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                153.079    

Slack (MET) :             153.079ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.138ns (17.511%)  route 5.361ns (82.489%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 161.507 - 160.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.626     1.626    lcd_inst/clk_out1
    SLICE_X2Y94          FDCE                                         r  lcd_inst/delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.144 r  lcd_inst/delay_counter_reg[24]/Q
                         net (fo=3, routed)           0.830     2.974    lcd_inst/delay_counter_reg_n_0_[24]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.098 r  lcd_inst/delay_counter[17]_i_6/O
                         net (fo=2, routed)           0.963     4.061    lcd_inst/delay_counter[17]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  lcd_inst/delay_counter[17]_i_3/O
                         net (fo=1, routed)           0.577     4.763    lcd_inst/delay_counter[17]_i_3_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     4.887 r  lcd_inst/delay_counter[17]_i_2/O
                         net (fo=10, routed)          1.370     6.257    lcd_inst/cmd_writer/state_reg[0]
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     6.381 r  lcd_inst/cmd_writer/delay_counter[31]_i_3/O
                         net (fo=1, routed)           0.726     7.107    lcd_inst/cmd_writer/delay_counter[31]_i_3_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.231 r  lcd_inst/cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.894     8.125    lcd_inst/delay_counter
    SLICE_X4Y94          FDCE                                         r  lcd_inst/delay_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.507   161.507    lcd_inst/clk_out1
    SLICE_X4Y94          FDCE                                         r  lcd_inst/delay_counter_reg[22]/C
                         clock pessimism              0.078   161.585    
                         clock uncertainty           -0.177   161.408    
    SLICE_X4Y94          FDCE (Setup_fdce_C_CE)      -0.205   161.203    lcd_inst/delay_counter_reg[22]
  -------------------------------------------------------------------
                         required time                        161.203    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                153.079    

Slack (MET) :             153.079ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 1.138ns (17.511%)  route 5.361ns (82.489%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 161.507 - 160.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.626     1.626    lcd_inst/clk_out1
    SLICE_X2Y94          FDCE                                         r  lcd_inst/delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.144 r  lcd_inst/delay_counter_reg[24]/Q
                         net (fo=3, routed)           0.830     2.974    lcd_inst/delay_counter_reg_n_0_[24]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.098 r  lcd_inst/delay_counter[17]_i_6/O
                         net (fo=2, routed)           0.963     4.061    lcd_inst/delay_counter[17]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  lcd_inst/delay_counter[17]_i_3/O
                         net (fo=1, routed)           0.577     4.763    lcd_inst/delay_counter[17]_i_3_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     4.887 r  lcd_inst/delay_counter[17]_i_2/O
                         net (fo=10, routed)          1.370     6.257    lcd_inst/cmd_writer/state_reg[0]
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     6.381 r  lcd_inst/cmd_writer/delay_counter[31]_i_3/O
                         net (fo=1, routed)           0.726     7.107    lcd_inst/cmd_writer/delay_counter[31]_i_3_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.231 r  lcd_inst/cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.894     8.125    lcd_inst/delay_counter
    SLICE_X4Y94          FDCE                                         r  lcd_inst/delay_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.507   161.507    lcd_inst/clk_out1
    SLICE_X4Y94          FDCE                                         r  lcd_inst/delay_counter_reg[23]/C
                         clock pessimism              0.078   161.585    
                         clock uncertainty           -0.177   161.408    
    SLICE_X4Y94          FDCE (Setup_fdce_C_CE)      -0.205   161.203    lcd_inst/delay_counter_reg[23]
  -------------------------------------------------------------------
                         required time                        161.203    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                153.079    

Slack (MET) :             153.096ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 1.138ns (17.562%)  route 5.342ns (82.438%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 161.506 - 160.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.626     1.626    lcd_inst/clk_out1
    SLICE_X2Y94          FDCE                                         r  lcd_inst/delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.144 r  lcd_inst/delay_counter_reg[24]/Q
                         net (fo=3, routed)           0.830     2.974    lcd_inst/delay_counter_reg_n_0_[24]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.098 r  lcd_inst/delay_counter[17]_i_6/O
                         net (fo=2, routed)           0.963     4.061    lcd_inst/delay_counter[17]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  lcd_inst/delay_counter[17]_i_3/O
                         net (fo=1, routed)           0.577     4.763    lcd_inst/delay_counter[17]_i_3_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     4.887 r  lcd_inst/delay_counter[17]_i_2/O
                         net (fo=10, routed)          1.370     6.257    lcd_inst/cmd_writer/state_reg[0]
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     6.381 r  lcd_inst/cmd_writer/delay_counter[31]_i_3/O
                         net (fo=1, routed)           0.726     7.107    lcd_inst/cmd_writer/delay_counter[31]_i_3_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.231 r  lcd_inst/cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.875     8.106    lcd_inst/delay_counter
    SLICE_X4Y91          FDCE                                         r  lcd_inst/delay_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.506   161.506    lcd_inst/clk_out1
    SLICE_X4Y91          FDCE                                         r  lcd_inst/delay_counter_reg[10]/C
                         clock pessimism              0.078   161.584    
                         clock uncertainty           -0.177   161.407    
    SLICE_X4Y91          FDCE (Setup_fdce_C_CE)      -0.205   161.202    lcd_inst/delay_counter_reg[10]
  -------------------------------------------------------------------
                         required time                        161.202    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                153.096    

Slack (MET) :             153.096ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 1.138ns (17.562%)  route 5.342ns (82.438%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 161.506 - 160.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.626     1.626    lcd_inst/clk_out1
    SLICE_X2Y94          FDCE                                         r  lcd_inst/delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.144 r  lcd_inst/delay_counter_reg[24]/Q
                         net (fo=3, routed)           0.830     2.974    lcd_inst/delay_counter_reg_n_0_[24]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.098 r  lcd_inst/delay_counter[17]_i_6/O
                         net (fo=2, routed)           0.963     4.061    lcd_inst/delay_counter[17]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  lcd_inst/delay_counter[17]_i_3/O
                         net (fo=1, routed)           0.577     4.763    lcd_inst/delay_counter[17]_i_3_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     4.887 r  lcd_inst/delay_counter[17]_i_2/O
                         net (fo=10, routed)          1.370     6.257    lcd_inst/cmd_writer/state_reg[0]
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     6.381 r  lcd_inst/cmd_writer/delay_counter[31]_i_3/O
                         net (fo=1, routed)           0.726     7.107    lcd_inst/cmd_writer/delay_counter[31]_i_3_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.231 r  lcd_inst/cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.875     8.106    lcd_inst/delay_counter
    SLICE_X4Y91          FDCE                                         r  lcd_inst/delay_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.506   161.506    lcd_inst/clk_out1
    SLICE_X4Y91          FDCE                                         r  lcd_inst/delay_counter_reg[9]/C
                         clock pessimism              0.078   161.584    
                         clock uncertainty           -0.177   161.407    
    SLICE_X4Y91          FDCE (Setup_fdce_C_CE)      -0.205   161.202    lcd_inst/delay_counter_reg[9]
  -------------------------------------------------------------------
                         required time                        161.202    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                153.096    

Slack (MET) :             153.114ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 1.138ns (17.473%)  route 5.375ns (82.527%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 161.507 - 160.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.626     1.626    lcd_inst/clk_out1
    SLICE_X2Y94          FDCE                                         r  lcd_inst/delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.144 r  lcd_inst/delay_counter_reg[24]/Q
                         net (fo=3, routed)           0.830     2.974    lcd_inst/delay_counter_reg_n_0_[24]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.098 r  lcd_inst/delay_counter[17]_i_6/O
                         net (fo=2, routed)           0.963     4.061    lcd_inst/delay_counter[17]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  lcd_inst/delay_counter[17]_i_3/O
                         net (fo=1, routed)           0.577     4.763    lcd_inst/delay_counter[17]_i_3_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     4.887 r  lcd_inst/delay_counter[17]_i_2/O
                         net (fo=10, routed)          1.370     6.257    lcd_inst/cmd_writer/state_reg[0]
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     6.381 r  lcd_inst/cmd_writer/delay_counter[31]_i_3/O
                         net (fo=1, routed)           0.726     7.107    lcd_inst/cmd_writer/delay_counter[31]_i_3_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.231 r  lcd_inst/cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.908     8.139    lcd_inst/delay_counter
    SLICE_X2Y89          FDCE                                         r  lcd_inst/delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.507   161.507    lcd_inst/clk_out1
    SLICE_X2Y89          FDCE                                         r  lcd_inst/delay_counter_reg[1]/C
                         clock pessimism              0.092   161.599    
                         clock uncertainty           -0.177   161.422    
    SLICE_X2Y89          FDCE (Setup_fdce_C_CE)      -0.169   161.253    lcd_inst/delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        161.253    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                153.114    

Slack (MET) :             153.114ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 1.138ns (17.473%)  route 5.375ns (82.527%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 161.507 - 160.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.626     1.626    lcd_inst/clk_out1
    SLICE_X2Y94          FDCE                                         r  lcd_inst/delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.144 r  lcd_inst/delay_counter_reg[24]/Q
                         net (fo=3, routed)           0.830     2.974    lcd_inst/delay_counter_reg_n_0_[24]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.098 r  lcd_inst/delay_counter[17]_i_6/O
                         net (fo=2, routed)           0.963     4.061    lcd_inst/delay_counter[17]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  lcd_inst/delay_counter[17]_i_3/O
                         net (fo=1, routed)           0.577     4.763    lcd_inst/delay_counter[17]_i_3_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     4.887 r  lcd_inst/delay_counter[17]_i_2/O
                         net (fo=10, routed)          1.370     6.257    lcd_inst/cmd_writer/state_reg[0]
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     6.381 r  lcd_inst/cmd_writer/delay_counter[31]_i_3/O
                         net (fo=1, routed)           0.726     7.107    lcd_inst/cmd_writer/delay_counter[31]_i_3_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.231 r  lcd_inst/cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.908     8.139    lcd_inst/delay_counter
    SLICE_X2Y89          FDCE                                         r  lcd_inst/delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.507   161.507    lcd_inst/clk_out1
    SLICE_X2Y89          FDCE                                         r  lcd_inst/delay_counter_reg[2]/C
                         clock pessimism              0.092   161.599    
                         clock uncertainty           -0.177   161.422    
    SLICE_X2Y89          FDCE (Setup_fdce_C_CE)      -0.169   161.253    lcd_inst/delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                        161.253    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                153.114    

Slack (MET) :             153.114ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 1.138ns (17.473%)  route 5.375ns (82.527%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 161.507 - 160.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.626     1.626    lcd_inst/clk_out1
    SLICE_X2Y94          FDCE                                         r  lcd_inst/delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.144 r  lcd_inst/delay_counter_reg[24]/Q
                         net (fo=3, routed)           0.830     2.974    lcd_inst/delay_counter_reg_n_0_[24]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.098 r  lcd_inst/delay_counter[17]_i_6/O
                         net (fo=2, routed)           0.963     4.061    lcd_inst/delay_counter[17]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  lcd_inst/delay_counter[17]_i_3/O
                         net (fo=1, routed)           0.577     4.763    lcd_inst/delay_counter[17]_i_3_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     4.887 r  lcd_inst/delay_counter[17]_i_2/O
                         net (fo=10, routed)          1.370     6.257    lcd_inst/cmd_writer/state_reg[0]
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     6.381 r  lcd_inst/cmd_writer/delay_counter[31]_i_3/O
                         net (fo=1, routed)           0.726     7.107    lcd_inst/cmd_writer/delay_counter[31]_i_3_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.231 r  lcd_inst/cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.908     8.139    lcd_inst/delay_counter
    SLICE_X2Y89          FDCE                                         r  lcd_inst/delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.507   161.507    lcd_inst/clk_out1
    SLICE_X2Y89          FDCE                                         r  lcd_inst/delay_counter_reg[3]/C
                         clock pessimism              0.092   161.599    
                         clock uncertainty           -0.177   161.422    
    SLICE_X2Y89          FDCE (Setup_fdce_C_CE)      -0.169   161.253    lcd_inst/delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                        161.253    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                153.114    

Slack (MET) :             153.114ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/delay_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out1_clk_wiz_0 rise@160.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 1.138ns (17.473%)  route 5.375ns (82.527%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 161.507 - 160.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.626     1.626    lcd_inst/clk_out1
    SLICE_X2Y94          FDCE                                         r  lcd_inst/delay_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.518     2.144 r  lcd_inst/delay_counter_reg[24]/Q
                         net (fo=3, routed)           0.830     2.974    lcd_inst/delay_counter_reg_n_0_[24]
    SLICE_X2Y94          LUT4 (Prop_lut4_I3_O)        0.124     3.098 r  lcd_inst/delay_counter[17]_i_6/O
                         net (fo=2, routed)           0.963     4.061    lcd_inst/delay_counter[17]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  lcd_inst/delay_counter[17]_i_3/O
                         net (fo=1, routed)           0.577     4.763    lcd_inst/delay_counter[17]_i_3_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I0_O)        0.124     4.887 r  lcd_inst/delay_counter[17]_i_2/O
                         net (fo=10, routed)          1.370     6.257    lcd_inst/cmd_writer/state_reg[0]
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     6.381 r  lcd_inst/cmd_writer/delay_counter[31]_i_3/O
                         net (fo=1, routed)           0.726     7.107    lcd_inst/cmd_writer/delay_counter[31]_i_3_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.231 r  lcd_inst/cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.908     8.139    lcd_inst/delay_counter
    SLICE_X2Y89          FDCE                                         r  lcd_inst/delay_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   160.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457   161.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   158.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   159.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   160.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.507   161.507    lcd_inst/clk_out1
    SLICE_X2Y89          FDCE                                         r  lcd_inst/delay_counter_reg[4]/C
                         clock pessimism              0.092   161.599    
                         clock uncertainty           -0.177   161.422    
    SLICE_X2Y89          FDCE (Setup_fdce_C_CE)      -0.169   161.253    lcd_inst/delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                        161.253    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                153.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_writer/LCD_DATA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.113%)  route 0.102ns (41.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.675     0.675    lcd_inst/clk_out1
    SLICE_X7Y102         FDCE                                         r  lcd_inst/cmd_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDCE (Prop_fdce_C_Q)         0.141     0.816 r  lcd_inst/cmd_data_reg[15]/Q
                         net (fo=2, routed)           0.102     0.918    lcd_inst/cmd_writer/LCD_DATA_reg[15]_1[13]
    SLICE_X5Y101         FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.949     0.949    lcd_inst/cmd_writer/CLK
    SLICE_X5Y101         FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[15]/C
                         clock pessimism             -0.258     0.691    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.047     0.738    lcd_inst/cmd_writer/LCD_DATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 lcd_inst/write_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_data_writer/LCD_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.675     0.675    lcd_inst/clk_out1
    SLICE_X5Y100         FDCE                                         r  lcd_inst/write_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     0.816 r  lcd_inst/write_data_reg[0]/Q
                         net (fo=1, routed)           0.130     0.947    lcd_inst/cmd_data_writer/LCD_DATA_reg[8]_1[0]
    SLICE_X6Y101         LUT3 (Prop_lut3_I0_O)        0.045     0.992 r  lcd_inst/cmd_data_writer/LCD_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.992    lcd_inst/cmd_data_writer/LCD_DATA[0]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.949     0.949    lcd_inst/cmd_data_writer/CLK
    SLICE_X6Y101         FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[0]/C
                         clock pessimism             -0.258     0.691    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.120     0.811    lcd_inst/cmd_data_writer/LCD_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_ndata_writer/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_ndata_writer/LCD_RS_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.594%)  route 0.155ns (52.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.592     0.592    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X4Y98          FDCE                                         r  lcd_inst/cmd_ndata_writer/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  lcd_inst/cmd_ndata_writer/FSM_sequential_state_reg[1]/Q
                         net (fo=44, routed)          0.155     0.888    lcd_inst/cmd_ndata_writer/FSM_sequential_state_reg_n_0_[1]
    SLICE_X3Y99          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_RS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.864     0.864    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X3Y99          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_RS_reg/C
                         clock pessimism             -0.234     0.631    
    SLICE_X3Y99          FDCE (Hold_fdce_C_D)         0.070     0.701    lcd_inst/cmd_ndata_writer/LCD_RS_reg
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 lcd_inst/init_rom_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/init_rom_addr_reg_rep[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.188ns (34.353%)  route 0.359ns (65.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.565     0.565    lcd_inst/clk_out1
    SLICE_X9Y99          FDCE                                         r  lcd_inst/init_rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     0.706 r  lcd_inst/init_rom_addr_reg[9]/Q
                         net (fo=14, routed)          0.284     0.989    lcd_inst/init_rom_addr_reg_n_0_[9]
    SLICE_X8Y100         LUT5 (Prop_lut5_I4_O)        0.047     1.036 r  lcd_inst/init_rom_addr[9]_i_2/O
                         net (fo=2, routed)           0.076     1.112    lcd_inst/init_rom_addr[9]_i_2_n_0
    SLICE_X9Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.922     0.922    lcd_inst/clk_out1
    SLICE_X9Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[9]/C
                         clock pessimism             -0.005     0.917    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.005     0.922    lcd_inst/init_rom_addr_reg_rep[9]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_writer/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_data_start_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.675     0.675    lcd_inst/cmd_data_writer/CLK
    SLICE_X2Y103         FDCE                                         r  lcd_inst/cmd_data_writer/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.148     0.823 f  lcd_inst/cmd_data_writer/done_reg/Q
                         net (fo=5, routed)           0.087     0.910    lcd_inst/cmd_data_writer/cmd_data_done
    SLICE_X2Y103         LUT3 (Prop_lut3_I0_O)        0.098     1.008 r  lcd_inst/cmd_data_writer/cmd_data_start_i_1/O
                         net (fo=1, routed)           0.000     1.008    lcd_inst/cmd_data_writer_n_3
    SLICE_X2Y103         FDCE                                         r  lcd_inst/cmd_data_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.950     0.950    lcd_inst/clk_out1
    SLICE_X2Y103         FDCE                                         r  lcd_inst/cmd_data_start_reg/C
                         clock pessimism             -0.275     0.675    
    SLICE_X2Y103         FDCE (Hold_fdce_C_D)         0.121     0.796    lcd_inst/cmd_data_start_reg
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_ndata_writer/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_ndata_writer/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.591     0.591    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X6Y93          FDCE                                         r  lcd_inst/cmd_ndata_writer/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.164     0.755 f  lcd_inst/cmd_ndata_writer/data_count_reg[0]/Q
                         net (fo=2, routed)           0.127     0.881    lcd_inst/cmd_ndata_writer/data_count_reg_n_0_[0]
    SLICE_X6Y93          LUT2 (Prop_lut2_I1_O)        0.045     0.926 r  lcd_inst/cmd_ndata_writer/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.926    lcd_inst/cmd_ndata_writer/data_count[0]
    SLICE_X6Y93          FDCE                                         r  lcd_inst/cmd_ndata_writer/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.861     0.861    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X6Y93          FDCE                                         r  lcd_inst/cmd_ndata_writer/data_count_reg[0]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.121     0.712    lcd_inst/cmd_ndata_writer/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 lcd_inst/init_rom_addr_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.356ns (53.592%)  route 0.308ns (46.408%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.565     0.565    lcd_inst/clk_out1
    SLICE_X9Y99          FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     0.706 r  lcd_inst/init_rom_addr_reg_rep[3]/Q
                         net (fo=58, routed)          0.169     0.875    lcd_inst/init_rom_addr_reg_rep_n_0_[3]
    SLICE_X9Y101         LUT5 (Prop_lut5_I2_O)        0.045     0.920 r  lcd_inst/p_0_out_inferred__3/cmd_data[3]_i_5/O
                         net (fo=1, routed)           0.000     0.920    lcd_inst/p_0_out_inferred__3/cmd_data[3]_i_5_n_0
    SLICE_X9Y101         MUXF7 (Prop_muxf7_I0_O)      0.062     0.982 r  lcd_inst/p_0_out_inferred__3/cmd_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.139     1.121    lcd_inst/p_0_out_inferred__3/cmd_data_reg[3]_i_2_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I1_O)        0.108     1.229 r  lcd_inst/cmd_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.229    lcd_inst/cmd_data[3]_i_1_n_0
    SLICE_X9Y101         FDCE                                         r  lcd_inst/cmd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.922     0.922    lcd_inst/clk_out1
    SLICE_X9Y101         FDCE                                         r  lcd_inst/cmd_data_reg[3]/C
                         clock pessimism             -0.005     0.917    
    SLICE_X9Y101         FDCE (Hold_fdce_C_D)         0.092     1.009    lcd_inst/cmd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 lcd_inst/init_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/init_rom_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.229ns (32.888%)  route 0.467ns (67.112%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.565     0.565    lcd_inst/clk_out1
    SLICE_X9Y99          FDCE                                         r  lcd_inst/init_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     0.706 f  lcd_inst/init_rom_addr_reg[5]/Q
                         net (fo=56, routed)          0.242     0.948    lcd_inst/init_rom_addr_reg_n_0_[5]
    SLICE_X9Y98          LUT5 (Prop_lut5_I4_O)        0.045     0.993 r  lcd_inst/init_rom_addr[6]_i_2/O
                         net (fo=1, routed)           0.225     1.218    lcd_inst/init_rom_addr[6]_i_2_n_0
    SLICE_X8Y100         LUT3 (Prop_lut3_I0_O)        0.043     1.261 r  lcd_inst/init_rom_addr[6]_i_1/O
                         net (fo=2, routed)           0.000     1.261    lcd_inst/init_rom_addr[6]_i_1_n_0
    SLICE_X8Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.922     0.922    lcd_inst/clk_out1
    SLICE_X8Y100         FDCE                                         r  lcd_inst/init_rom_addr_reg[6]/C
                         clock pessimism             -0.005     0.917    
    SLICE_X8Y100         FDCE (Hold_fdce_C_D)         0.123     1.040    lcd_inst/init_rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/cmd_writer/LCD_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.665%)  route 0.130ns (50.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.675     0.675    lcd_inst/clk_out1
    SLICE_X5Y102         FDCE                                         r  lcd_inst/cmd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.128     0.803 r  lcd_inst/cmd_data_reg[1]/Q
                         net (fo=2, routed)           0.130     0.933    lcd_inst/cmd_writer/LCD_DATA_reg[15]_1[1]
    SLICE_X5Y101         FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.949     0.949    lcd_inst/cmd_writer/CLK
    SLICE_X5Y101         FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[1]/C
                         clock pessimism             -0.258     0.691    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.019     0.710    lcd_inst/cmd_writer/LCD_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 lcd_inst/init_rom_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            lcd_inst/write_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.580%)  route 0.541ns (74.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.565     0.565    lcd_inst/clk_out1
    SLICE_X9Y99          FDCE                                         r  lcd_inst/init_rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     0.706 f  lcd_inst/init_rom_addr_reg[9]/Q
                         net (fo=14, routed)          0.541     1.247    lcd_inst/init_rom_addr_reg_n_0_[9]
    SLICE_X2Y100         LUT6 (Prop_lut6_I2_O)        0.045     1.292 r  lcd_inst/write_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.292    lcd_inst/write_data[7]_i_1_n_0
    SLICE_X2Y100         FDCE                                         r  lcd_inst/write_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.951     0.951    lcd_inst/clk_out1
    SLICE_X2Y100         FDCE                                         r  lcd_inst/write_data_reg[7]/C
                         clock pessimism             -0.005     0.946    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.121     1.067    lcd_inst/write_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         160.000     157.845    BUFGCTRL_X0Y0    lcd_inst/lcd_clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         160.000     158.751    MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X4Y100     LCD_DATA_OBUF[15]_inst_i_2/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X0Y90      lcd_inst/LCD_BL_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X3Y94      lcd_inst/LCD_RESET_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X2Y103     lcd_inst/active_writer_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X3Y103     lcd_inst/active_writer_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X5Y102     lcd_inst/cmd_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X6Y103     lcd_inst/cmd_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         160.000     159.000    SLICE_X6Y102     lcd_inst/cmd_data_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X4Y100     LCD_DATA_OBUF[15]_inst_i_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X4Y100     LCD_DATA_OBUF[15]_inst_i_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X0Y90      lcd_inst/LCD_BL_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X0Y90      lcd_inst/LCD_BL_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X3Y94      lcd_inst/LCD_RESET_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X3Y94      lcd_inst/LCD_RESET_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X2Y103     lcd_inst/active_writer_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X2Y103     lcd_inst/active_writer_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X3Y103     lcd_inst/active_writer_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X3Y103     lcd_inst/active_writer_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X4Y100     LCD_DATA_OBUF[15]_inst_i_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X4Y100     LCD_DATA_OBUF[15]_inst_i_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X0Y90      lcd_inst/LCD_BL_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X0Y90      lcd_inst/LCD_BL_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X3Y94      lcd_inst/LCD_RESET_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X3Y94      lcd_inst/LCD_RESET_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X2Y103     lcd_inst/active_writer_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X2Y103     lcd_inst/active_writer_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X3Y103     lcd_inst/active_writer_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         80.000      79.500     SLICE_X3Y103     lcd_inst/active_writer_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    lcd_inst/lcd_clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.251ns  (logic 4.354ns (60.047%)  route 2.897ns (39.953%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/Q
                         net (fo=11, routed)          0.882     1.338    keypad_inst/Scanner/Col__0[0]
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.148     1.486 f  keypad_inst/Scanner/col_data_out_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           2.014     3.501    col_data_out_TRI[2]
    D10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.750     7.251 r  col_data_out_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     7.251    col_data_out[2]
    D10                                                               r  col_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.979ns  (logic 4.453ns (63.808%)  route 2.526ns (36.192%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/Q
                         net (fo=11, routed)          0.880     1.336    keypad_inst/Scanner/Col__0[0]
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.150     1.486 f  keypad_inst/Scanner/col_data_out_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           1.646     3.132    col_data_out_TRI[0]
    A12                  OBUFT (TriStatE_obuft_T_O)
                                                      3.847     6.979 r  col_data_out_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     6.979    col_data_out[0]
    A12                                                               r  col_data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.937ns  (logic 4.210ns (60.690%)  route 2.727ns (39.310%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/Q
                         net (fo=11, routed)          0.880     1.336    keypad_inst/Scanner/Col__0[0]
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     1.460 f  keypad_inst/Scanner/col_data_out_OBUFT[3]_inst_i_1/O
                         net (fo=1, routed)           1.846     3.307    col_data_out_TRI[3]
    D9                   OBUFT (TriStatE_obuft_T_O)
                                                      3.630     6.937 r  col_data_out_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     6.937    col_data_out[3]
    D9                                                                r  col_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.880ns  (logic 4.191ns (60.915%)  route 2.689ns (39.085%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/C
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/Q
                         net (fo=11, routed)          0.882     1.338    keypad_inst/Scanner/Col__0[0]
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.124     1.462 f  keypad_inst/Scanner/col_data_out_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.269    col_data_out_TRI[1]
    B11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.611     6.880 r  col_data_out_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     6.880    col_data_out[1]
    B11                                                               r  col_data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/Sum_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.821ns  (logic 1.625ns (33.711%)  route 3.196ns (66.289%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.666     3.167    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.291 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         1.530     4.821    keypad_inst/Scanner/KeyRdy_reg_1
    SLICE_X3Y85          FDCE                                         f  keypad_inst/Scanner/Sum_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/Sum_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.821ns  (logic 1.625ns (33.711%)  route 3.196ns (66.289%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.666     3.167    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.291 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         1.530     4.821    keypad_inst/Scanner/KeyRdy_reg_1
    SLICE_X3Y85          FDCE                                         f  keypad_inst/Scanner/Sum_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/Data_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/Scanner/Sum_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.713ns  (logic 1.138ns (24.144%)  route 3.575ns (75.856%))
  Logic Levels:           6  (FDPE=1 LUT3=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDPE                         0.000     0.000 r  keypad_inst/Scanner/Data_reg[7]/C
    SLICE_X2Y86          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  keypad_inst/Scanner/Data_reg[7]/Q
                         net (fo=4, routed)           1.018     1.536    keypad_inst/Scanner/Data_reg_n_0_[7]
    SLICE_X4Y86          LUT3 (Prop_lut3_I1_O)        0.124     1.660 r  keypad_inst/Scanner/Sum[0]_i_4/O
                         net (fo=1, routed)           0.582     2.242    keypad_inst/Scanner/Sum[0]_i_4_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.124     2.366 r  keypad_inst/Scanner/Sum[0]_i_3/O
                         net (fo=2, routed)           0.728     3.094    keypad_inst/Scanner/Sum[0]_i_3_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124     3.218 r  keypad_inst/Scanner/Sum[1]_i_2/O
                         net (fo=2, routed)           0.804     4.022    keypad_inst/Scanner/Sum[1]_i_2_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.124     4.146 r  keypad_inst/Scanner/Sum[3]_i_6/O
                         net (fo=2, routed)           0.444     4.589    keypad_inst/Scanner/Sum[3]_i_6_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.124     4.713 r  keypad_inst/Scanner/Sum[3]_i_2/O
                         net (fo=1, routed)           0.000     4.713    keypad_inst/Scanner/Sum[3]_i_2_n_0
    SLICE_X3Y85          FDCE                                         r  keypad_inst/Scanner/Sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/Data_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/Scanner/Sum_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.657ns  (logic 1.042ns (22.375%)  route 3.615ns (77.625%))
  Logic Levels:           5  (FDPE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDPE                         0.000     0.000 r  keypad_inst/Scanner/Data_reg[7]/C
    SLICE_X2Y86          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  keypad_inst/Scanner/Data_reg[7]/Q
                         net (fo=4, routed)           1.018     1.536    keypad_inst/Scanner/Data_reg_n_0_[7]
    SLICE_X4Y86          LUT3 (Prop_lut3_I1_O)        0.124     1.660 r  keypad_inst/Scanner/Sum[0]_i_4/O
                         net (fo=1, routed)           0.582     2.242    keypad_inst/Scanner/Sum[0]_i_4_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.124     2.366 r  keypad_inst/Scanner/Sum[0]_i_3/O
                         net (fo=2, routed)           0.728     3.094    keypad_inst/Scanner/Sum[0]_i_3_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124     3.218 r  keypad_inst/Scanner/Sum[1]_i_2/O
                         net (fo=2, routed)           0.804     4.022    keypad_inst/Scanner/Sum[1]_i_2_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.152     4.174 r  keypad_inst/Scanner/Sum[1]_i_1/O
                         net (fo=1, routed)           0.483     4.657    keypad_inst/Scanner/Sum[1]_i_1_n_0
    SLICE_X5Y85          FDCE                                         r  keypad_inst/Scanner/Sum_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/Data_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.541ns  (logic 1.625ns (35.785%)  route 2.916ns (64.215%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.666     3.167    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.291 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         1.251     4.541    keypad_inst/Scanner/KeyRdy_reg_1
    SLICE_X3Y86          FDPE                                         f  keypad_inst/Scanner/Data_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/Data_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.541ns  (logic 1.625ns (35.785%)  route 2.916ns (64.215%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.666     3.167    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.291 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         1.251     4.541    keypad_inst/Scanner/KeyRdy_reg_1
    SLICE_X3Y86          FDPE                                         f  keypad_inst/Scanner/Data_reg[1]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.367%)  route 0.068ns (34.633%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[1]/C
    SLICE_X9Y86          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  keypad_inst/LFSR/LFSR_reg[1]/Q
                         net (fo=2, routed)           0.068     0.196    keypad_inst/LFSR/LFSR[1]
    SLICE_X9Y86          FDPE                                         r  keypad_inst/LFSR/LFSR_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.148ns (67.422%)  route 0.072ns (32.578%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[10]/C
    SLICE_X8Y86          FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  keypad_inst/LFSR/LFSR_reg[10]/Q
                         net (fo=2, routed)           0.072     0.220    keypad_inst/LFSR/LFSR[10]
    SLICE_X8Y86          FDPE                                         r  keypad_inst/LFSR/LFSR_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[5]/C
    SLICE_X9Y86          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  keypad_inst/LFSR/LFSR_reg[5]/Q
                         net (fo=2, routed)           0.134     0.262    keypad_inst/LFSR/LFSR[5]
    SLICE_X9Y86          FDPE                                         r  keypad_inst/LFSR/LFSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/Data_reg[12]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/Scanner/Sum_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDPE                         0.000     0.000 r  keypad_inst/Scanner/Data_reg[12]/C
    SLICE_X4Y85          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  keypad_inst/Scanner/Data_reg[12]/Q
                         net (fo=4, routed)           0.109     0.250    keypad_inst/Scanner/Data_reg_n_0_[12]
    SLICE_X5Y85          LUT6 (Prop_lut6_I2_O)        0.045     0.295 r  keypad_inst/Scanner/Sum[0]_i_1/O
                         net (fo=1, routed)           0.000     0.295    keypad_inst/Scanner/Sum[0]_i_1_n_0
    SLICE_X5Y85          FDCE                                         r  keypad_inst/Scanner/Sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/Out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[1]/C
    SLICE_X9Y86          FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  keypad_inst/LFSR/LFSR_reg[1]/Q
                         net (fo=2, routed)           0.069     0.197    keypad_inst/LFSR/LFSR[1]
    SLICE_X9Y86          LUT6 (Prop_lut6_I3_O)        0.099     0.296 r  keypad_inst/LFSR/Out_i_1/O
                         net (fo=1, routed)           0.000     0.296    keypad_inst/LFSR/Out_i_1_n_0
    SLICE_X9Y86          FDCE                                         r  keypad_inst/LFSR/Out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[13]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.164ns (55.378%)  route 0.132ns (44.622%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[13]/C
    SLICE_X8Y86          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  keypad_inst/LFSR/LFSR_reg[13]/Q
                         net (fo=3, routed)           0.132     0.296    keypad_inst/LFSR/LFSR[13]
    SLICE_X8Y86          FDPE                                         r  keypad_inst/LFSR/LFSR_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/Sum_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keypad_inst/Scanner/ZeroChecker_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE                         0.000     0.000 r  keypad_inst/Scanner/Sum_reg[0]/C
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  keypad_inst/Scanner/Sum_reg[0]/Q
                         net (fo=3, routed)           0.116     0.257    keypad_inst/Scanner/Sum_reg_n_0_[0]
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.045     0.302 r  keypad_inst/Scanner/ZeroChecker_i_1/O
                         net (fo=1, routed)           0.000     0.302    keypad_inst/Scanner/ZeroChecker_i_1_n_0
    SLICE_X5Y86          FDCE                                         r  keypad_inst/Scanner/ZeroChecker_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init_screen_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            key_read_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDPE                         0.000     0.000 r  init_screen_reg/C
    SLICE_X6Y86          FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  init_screen_reg/Q
                         net (fo=1, routed)           0.059     0.207    keypad_inst/Scanner/init_screen
    SLICE_X6Y86          LUT3 (Prop_lut3_I2_O)        0.098     0.305 r  keypad_inst/Scanner/key_read_i_1/O
                         net (fo=1, routed)           0.000     0.305    keypad_inst_n_0
    SLICE_X6Y86          FDCE                                         r  key_read_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.128ns (41.728%)  route 0.179ns (58.272%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[6]/C
    SLICE_X9Y86          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  keypad_inst/LFSR/LFSR_reg[6]/Q
                         net (fo=2, routed)           0.179     0.307    keypad_inst/LFSR/LFSR[6]
    SLICE_X10Y86         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.148ns (44.051%)  route 0.188ns (55.949%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[9]/C
    SLICE_X8Y86          FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  keypad_inst/LFSR/LFSR_reg[9]/Q
                         net (fo=2, routed)           0.188     0.336    keypad_inst/LFSR/LFSR[9]
    SLICE_X8Y86          FDPE                                         r  keypad_inst/LFSR/LFSR_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            la_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.973ns  (logic 4.002ns (44.595%)  route 4.971ns (55.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X1Y103         FDCE                                         r  lcd_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.456     2.265 r  lcd_inst/state_reg[0]/Q
                         net (fo=63, routed)          4.971     7.237    la_out_OBUF[0]
    F14                  OBUF (Prop_obuf_I_O)         3.546    10.782 r  la_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.782    la_out[0]
    F14                                                               r  la_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.779ns  (logic 4.130ns (47.051%)  route 4.648ns (52.949%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X3Y103         FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.456     2.265 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.332     3.597    lcd_inst/cmd_writer/active_writer_reg[1]_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I3_O)        0.124     3.721 r  lcd_inst/cmd_writer/LCD_DATA_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.317     7.038    LCD_DATA_OBUF[13]
    F15                  OBUF (Prop_obuf_I_O)         3.550    10.588 r  LCD_DATA_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.588    LCD_DATA[13]
    F15                                                               r  LCD_DATA[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.665ns  (logic 4.196ns (48.422%)  route 4.469ns (51.578%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X2Y103         FDCE                                         r  lcd_inst/active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.518     2.327 r  lcd_inst/active_writer_reg[0]/Q
                         net (fo=20, routed)          1.200     3.527    lcd_inst/cmd_ndata_writer/LCD_DATA[10]
    SLICE_X6Y101         LUT6 (Prop_lut6_I3_O)        0.124     3.651 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.269     6.921    LCD_DATA_OBUF[10]
    H16                  OBUF (Prop_obuf_I_O)         3.554    10.474 r  LCD_DATA_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.474    LCD_DATA[10]
    H16                                                               r  LCD_DATA[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.654ns  (logic 4.208ns (48.621%)  route 4.446ns (51.379%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X2Y103         FDCE                                         r  lcd_inst/active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.518     2.327 r  lcd_inst/active_writer_reg[0]/Q
                         net (fo=20, routed)          1.520     3.847    lcd_inst/cmd_ndata_writer/LCD_DATA[10]
    SLICE_X4Y101         LUT6 (Prop_lut6_I3_O)        0.124     3.971 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.927     6.898    LCD_DATA_OBUF[14]
    E17                  OBUF (Prop_obuf_I_O)         3.566    10.464 r  LCD_DATA_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.464    LCD_DATA[14]
    E17                                                               r  LCD_DATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.580ns  (logic 4.225ns (49.236%)  route 4.356ns (50.764%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X2Y103         FDCE                                         r  lcd_inst/active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.518     2.327 r  lcd_inst/active_writer_reg[0]/Q
                         net (fo=20, routed)          1.501     3.828    lcd_inst/cmd_writer/active_writer_reg[0]_0
    SLICE_X6Y100         LUT5 (Prop_lut5_I2_O)        0.124     3.952 r  lcd_inst/cmd_writer/LCD_DATA_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.855     6.807    LCD_DATA_OBUF[11]
    E16                  OBUF (Prop_obuf_I_O)         3.583    10.390 r  LCD_DATA_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.390    LCD_DATA[11]
    E16                                                               r  LCD_DATA[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.567ns  (logic 4.228ns (49.352%)  route 4.339ns (50.648%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X2Y103         FDCE                                         r  lcd_inst/active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.518     2.327 r  lcd_inst/active_writer_reg[0]/Q
                         net (fo=20, routed)          1.514     3.842    lcd_inst/cmd_ndata_writer/LCD_DATA[10]
    SLICE_X4Y101         LUT6 (Prop_lut6_I3_O)        0.124     3.966 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.825     6.790    LCD_DATA_OBUF[15]
    C17                  OBUF (Prop_obuf_I_O)         3.586    10.376 r  LCD_DATA_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.376    LCD_DATA[15]
    C17                                                               r  LCD_DATA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.195ns  (logic 4.228ns (51.591%)  route 3.967ns (48.409%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X2Y103         FDCE                                         r  lcd_inst/active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.518     2.327 r  lcd_inst/active_writer_reg[0]/Q
                         net (fo=20, routed)          1.054     3.382    lcd_inst/active_writer_reg_n_0_[0]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     3.506 r  lcd_inst/LCD_DATA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.913     6.418    LCD_DATA_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         3.586    10.004 r  LCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.004    LCD_DATA[5]
    C16                                                               r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.166ns  (logic 4.134ns (50.628%)  route 4.032ns (49.372%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X3Y103         FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.456     2.265 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          0.866     3.132    lcd_inst/active_writer_reg_n_0_[1]
    SLICE_X4Y102         LUT4 (Prop_lut4_I2_O)        0.124     3.256 r  lcd_inst/LCD_DATA_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.165     6.421    LCD_DATA_OBUF[8]
    G16                  OBUF (Prop_obuf_I_O)         3.554     9.976 r  LCD_DATA_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.976    LCD_DATA[8]
    G16                                                               r  LCD_DATA[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.165ns  (logic 4.459ns (54.607%)  route 3.706ns (45.393%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X2Y103         FDCE                                         r  lcd_inst/active_writer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.518     2.327 f  lcd_inst/active_writer_reg[0]/Q
                         net (fo=20, routed)          1.049     3.377    lcd_inst/active_writer_reg_n_0_[0]
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.154     3.531 r  lcd_inst/LCD_DATA_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.657     6.188    LCD_DATA_OBUF[7]
    A17                  OBUF (Prop_obuf_I_O)         3.787     9.975 r  LCD_DATA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.975    LCD_DATA[7]
    A17                                                               r  LCD_DATA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.128ns  (logic 4.387ns (53.970%)  route 3.742ns (46.030%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.809     1.809    lcd_inst/clk_out1
    SLICE_X3Y103         FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.456     2.265 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=20, routed)          1.031     3.296    lcd_inst/active_writer_reg_n_0_[1]
    SLICE_X3Y101         LUT3 (Prop_lut3_I1_O)        0.152     3.448 r  lcd_inst/LCD_DATA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.711     6.159    LCD_DATA_OBUF[6]
    E15                  OBUF (Prop_obuf_I_O)         3.779     9.938 r  LCD_DATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.938    LCD_DATA[6]
    E15                                                               r  LCD_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/LCD_RESET_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.415ns (74.324%)  route 0.489ns (25.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.593     0.593    lcd_inst/clk_out1
    SLICE_X3Y94          FDCE                                         r  lcd_inst/LCD_RESET_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  lcd_inst/LCD_RESET_reg_reg/Q
                         net (fo=1, routed)           0.489     1.222    LCD_RESET_OBUF
    C14                  OBUF (Prop_obuf_I_O)         1.274     2.496 r  LCD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     2.496    LCD_RESET
    C14                                                               r  LCD_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/LCD_BL_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_BL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.397ns (63.460%)  route 0.804ns (36.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.592     0.592    lcd_inst/clk_out1
    SLICE_X0Y90          FDCE                                         r  lcd_inst/LCD_BL_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  lcd_inst/LCD_BL_reg_reg/Q
                         net (fo=1, routed)           0.804     1.537    LCD_BL_OBUF
    G15                  OBUF (Prop_obuf_I_O)         1.256     2.792 r  LCD_BL_OBUF_inst/O
                         net (fo=0)                   0.000     2.792    LCD_BL
    G15                                                               r  LCD_BL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_ndata_writer/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.462ns (64.528%)  route 0.803ns (35.472%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.594     0.594    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X3Y99          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_RS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     0.735 r  lcd_inst/cmd_ndata_writer/LCD_RS_reg/Q
                         net (fo=1, routed)           0.190     0.925    lcd_inst/cmd_ndata_writer_n_3
    SLICE_X0Y100         LUT4 (Prop_lut4_I3_O)        0.045     0.970 r  lcd_inst/LCD_RS_reg/O
                         net (fo=1, routed)           0.613     1.583    LCD_RS_OBUF
    B14                  OBUF (Prop_obuf_I_O)         1.276     2.859 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     2.859    LCD_RS
    B14                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            la_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.468ns (65.301%)  route 0.780ns (34.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.675     0.675    lcd_inst/clk_out1
    SLICE_X1Y103         FDCE                                         r  lcd_inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.128     0.803 r  lcd_inst/state_reg[3]/Q
                         net (fo=44, routed)          0.780     1.583    la_out_OBUF[3]
    D11                  OBUF (Prop_obuf_I_O)         1.340     2.924 r  la_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.924    la_out[3]
    D11                                                               r  la_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_ndata_writer/LCD_CS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.493ns (63.724%)  route 0.850ns (36.276%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.594     0.594    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X3Y99          FDPE                                         r  lcd_inst/cmd_ndata_writer/LCD_CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDPE (Prop_fdpe_C_Q)         0.141     0.735 r  lcd_inst/cmd_ndata_writer/LCD_CS_reg/Q
                         net (fo=1, routed)           0.267     1.002    lcd_inst/cmd_ndata_writer_n_4
    SLICE_X0Y100         LUT5 (Prop_lut5_I0_O)        0.045     1.047 r  lcd_inst/LCD_CS_reg/O
                         net (fo=1, routed)           0.582     1.629    LCD_CS_OBUF
    A13                  OBUF (Prop_obuf_I_O)         1.307     2.936 r  LCD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     2.936    LCD_CS
    A13                                                               r  LCD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            la_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.454ns (63.687%)  route 0.829ns (36.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.676     0.676    lcd_inst/clk_out1
    SLICE_X1Y102         FDCE                                         r  lcd_inst/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     0.817 r  lcd_inst/state_reg[4]/Q
                         net (fo=71, routed)          0.829     1.646    la_out_OBUF[4]
    C9                   OBUF (Prop_obuf_I_O)         1.313     2.959 r  la_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.959    la_out[4]
    C9                                                                r  la_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_data_writer/LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.557ns (67.872%)  route 0.737ns (32.128%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.675     0.675    lcd_inst/cmd_data_writer/CLK
    SLICE_X6Y101         FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.148     0.823 r  lcd_inst/cmd_data_writer/LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           0.148     0.971    lcd_inst/cmd_data_writer_n_13
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.098     1.069 r  lcd_inst/LCD_DATA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.589     1.658    LCD_DATA_OBUF[1]
    A14                  OBUF (Prop_obuf_I_O)         1.311     2.969 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.969    LCD_DATA[1]
    A14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_data_writer/LCD_WR_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_WR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.491ns (63.217%)  route 0.867ns (36.783%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.676     0.676    lcd_inst/cmd_data_writer/CLK
    SLICE_X0Y102         FDPE                                         r  lcd_inst/cmd_data_writer/LCD_WR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDPE (Prop_fdpe_C_Q)         0.141     0.817 r  lcd_inst/cmd_data_writer/LCD_WR_reg/Q
                         net (fo=2, routed)           0.142     0.959    lcd_inst/cmd_data_writer_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.045     1.004 r  lcd_inst/LCD_WR_reg/O
                         net (fo=1, routed)           0.725     1.729    LCD_WR_OBUF
    C13                  OBUF (Prop_obuf_I_O)         1.305     3.034 r  LCD_WR_OBUF_inst/O
                         net (fo=0)                   0.000     3.034    LCD_WR
    C13                                                               r  LCD_WR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_writer/LCD_DATA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.452ns (60.938%)  route 0.931ns (39.062%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.675     0.675    lcd_inst/cmd_writer/CLK
    SLICE_X5Y101         FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.816 r  lcd_inst/cmd_writer/LCD_DATA_reg[14]/Q
                         net (fo=1, routed)           0.058     0.874    lcd_inst/cmd_ndata_writer/LCD_DATA[15]_0[2]
    SLICE_X4Y101         LUT6 (Prop_lut6_I2_O)        0.045     0.919 r  lcd_inst/cmd_ndata_writer/LCD_DATA_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.873     1.792    LCD_DATA_OBUF[14]
    E17                  OBUF (Prop_obuf_I_O)         1.266     3.058 r  LCD_DATA_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.058    LCD_DATA[14]
    E17                                                               r  LCD_DATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_writer/LCD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.495ns (62.542%)  route 0.895ns (37.458%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.675     0.675    lcd_inst/cmd_writer/CLK
    SLICE_X6Y100         FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     0.839 r  lcd_inst/cmd_writer/LCD_DATA_reg[2]/Q
                         net (fo=1, routed)           0.201     1.040    lcd_inst/cmd_writer_n_18
    SLICE_X5Y101         LUT4 (Prop_lut4_I0_O)        0.045     1.085 r  lcd_inst/LCD_DATA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.694     1.779    LCD_DATA_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         1.286     3.065 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.065    LCD_DATA[2]
    B17                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575    11.575    lcd_inst/lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    lcd_inst/lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  lcd_inst/lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    lcd_inst/lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    lcd_inst/lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           198 Endpoints
Min Delay           198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            LCD_DATA_OBUF[15]_inst_i_2/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.546ns  (logic 1.625ns (21.536%)  route 5.921ns (78.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.666     3.167    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.291 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         4.255     7.546    lcd_inst_n_2
    SLICE_X4Y100         FDCE                                         f  LCD_DATA_OBUF[15]_inst_i_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.683     1.683    lcd_clk
    SLICE_X4Y100         FDCE                                         r  LCD_DATA_OBUF[15]_inst_i_2/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_WR_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.546ns  (logic 1.625ns (21.536%)  route 5.921ns (78.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.666     3.167    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.291 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         4.255     7.546    lcd_inst/cmd_ndata_writer/reset_n
    SLICE_X4Y100         FDPE                                         f  lcd_inst/cmd_ndata_writer/LCD_WR_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.683     1.683    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X4Y100         FDPE                                         r  lcd_inst/cmd_ndata_writer/LCD_WR_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/write_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 1.625ns (21.549%)  route 5.916ns (78.451%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.666     3.167    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.291 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         4.251     7.542    lcd_inst/reset_n
    SLICE_X5Y100         FDCE                                         f  lcd_inst/write_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.683     1.683    lcd_inst/clk_out1
    SLICE_X5Y100         FDCE                                         r  lcd_inst/write_data_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/write_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 1.625ns (21.549%)  route 5.916ns (78.451%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.666     3.167    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.291 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         4.251     7.542    lcd_inst/reset_n
    SLICE_X5Y100         FDCE                                         f  lcd_inst/write_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.683     1.683    lcd_inst/clk_out1
    SLICE_X5Y100         FDCE                                         r  lcd_inst/write_data_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/write_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 1.625ns (21.549%)  route 5.916ns (78.451%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.666     3.167    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.291 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         4.251     7.542    lcd_inst/reset_n
    SLICE_X5Y100         FDCE                                         f  lcd_inst/write_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.683     1.683    lcd_inst/clk_out1
    SLICE_X5Y100         FDCE                                         r  lcd_inst/write_data_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/write_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 1.625ns (21.549%)  route 5.916ns (78.451%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.666     3.167    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.291 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         4.251     7.542    lcd_inst/reset_n
    SLICE_X5Y100         FDCE                                         f  lcd_inst/write_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.683     1.683    lcd_inst/clk_out1
    SLICE_X5Y100         FDCE                                         r  lcd_inst/write_data_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_data_writer/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.421ns  (logic 1.625ns (21.900%)  route 5.795ns (78.100%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.666     3.167    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.291 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         4.130     7.421    lcd_inst/cmd_data_writer/LCD_RS_reg_1
    SLICE_X0Y103         FDCE                                         f  lcd_inst/cmd_data_writer/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.683     1.683    lcd_inst/cmd_data_writer/CLK
    SLICE_X0Y103         FDCE                                         r  lcd_inst/cmd_data_writer/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_data_writer/LCD_CS_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.421ns  (logic 1.625ns (21.900%)  route 5.795ns (78.100%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.666     3.167    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.291 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         4.130     7.421    lcd_inst/cmd_data_writer/LCD_RS_reg_1
    SLICE_X0Y103         FDPE                                         f  lcd_inst/cmd_data_writer/LCD_CS_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.683     1.683    lcd_inst/cmd_data_writer/CLK
    SLICE_X0Y103         FDPE                                         r  lcd_inst/cmd_data_writer/LCD_CS_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/cmd_data_writer/wr_substate_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.421ns  (logic 1.625ns (21.900%)  route 5.795ns (78.100%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.666     3.167    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.291 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         4.130     7.421    lcd_inst/cmd_data_writer/LCD_RS_reg_1
    SLICE_X0Y103         FDCE                                         f  lcd_inst/cmd_data_writer/wr_substate_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.683     1.683    lcd_inst/cmd_data_writer/CLK
    SLICE_X0Y103         FDCE                                         r  lcd_inst/cmd_data_writer/wr_substate_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.416ns  (logic 1.625ns (21.913%)  route 5.791ns (78.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           1.666     3.167    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.124     3.291 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         4.125     7.416    lcd_inst/reset_n
    SLICE_X1Y103         FDCE                                         f  lcd_inst/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         1.683     1.683    lcd_inst/clk_out1
    SLICE_X1Y103         FDCE                                         r  lcd_inst/state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.314ns (20.809%)  route 1.194ns (79.191%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.661     0.929    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.974 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         0.533     1.508    lcd_inst/reset_n
    SLICE_X1Y92          FDCE                                         f  lcd_inst/delay_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.862     0.862    lcd_inst/clk_out1
    SLICE_X1Y92          FDCE                                         r  lcd_inst/delay_counter_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.582ns  (logic 0.314ns (19.832%)  route 1.268ns (80.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.661     0.929    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.974 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         0.608     1.582    lcd_inst/reset_n
    SLICE_X1Y91          FDCE                                         f  lcd_inst/delay_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.862     0.862    lcd_inst/clk_out1
    SLICE_X1Y91          FDCE                                         r  lcd_inst/delay_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.314ns (18.572%)  route 1.376ns (81.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.661     0.929    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.974 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         0.715     1.689    lcd_inst/reset_n
    SLICE_X2Y91          FDCE                                         f  lcd_inst/delay_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.862     0.862    lcd_inst/clk_out1
    SLICE_X2Y91          FDCE                                         r  lcd_inst/delay_counter_reg[11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.314ns (18.572%)  route 1.376ns (81.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.661     0.929    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.974 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         0.715     1.689    lcd_inst/reset_n
    SLICE_X2Y91          FDCE                                         f  lcd_inst/delay_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.862     0.862    lcd_inst/clk_out1
    SLICE_X2Y91          FDCE                                         r  lcd_inst/delay_counter_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/LCD_BL_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.709ns  (logic 0.314ns (18.359%)  route 1.395ns (81.641%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.661     0.929    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.974 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         0.735     1.709    lcd_inst/reset_n
    SLICE_X0Y90          FDCE                                         f  lcd_inst/LCD_BL_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.862     0.862    lcd_inst/clk_out1
    SLICE_X0Y90          FDCE                                         r  lcd_inst/LCD_BL_reg_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.749ns  (logic 0.314ns (17.942%)  route 1.435ns (82.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.661     0.929    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.974 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         0.774     1.749    lcd_inst/reset_n
    SLICE_X2Y89          FDCE                                         f  lcd_inst/delay_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.861     0.861    lcd_inst/clk_out1
    SLICE_X2Y89          FDCE                                         r  lcd_inst/delay_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.749ns  (logic 0.314ns (17.942%)  route 1.435ns (82.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.661     0.929    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.974 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         0.774     1.749    lcd_inst/reset_n
    SLICE_X2Y89          FDCE                                         f  lcd_inst/delay_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.861     0.861    lcd_inst/clk_out1
    SLICE_X2Y89          FDCE                                         r  lcd_inst/delay_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.749ns  (logic 0.314ns (17.942%)  route 1.435ns (82.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.661     0.929    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.974 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         0.774     1.749    lcd_inst/reset_n
    SLICE_X2Y89          FDCE                                         f  lcd_inst/delay_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.861     0.861    lcd_inst/clk_out1
    SLICE_X2Y89          FDCE                                         r  lcd_inst/delay_counter_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.749ns  (logic 0.314ns (17.942%)  route 1.435ns (82.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.661     0.929    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.974 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         0.774     1.749    lcd_inst/reset_n
    SLICE_X2Y89          FDCE                                         f  lcd_inst/delay_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.861     0.861    lcd_inst/clk_out1
    SLICE_X2Y89          FDCE                                         r  lcd_inst/delay_counter_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.314ns (17.901%)  route 1.439ns (82.099%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  reset_n_IBUF_inst/O
                         net (fo=2, routed)           0.661     0.929    lcd_inst/cmd_ndata_writer/resetn
    SLICE_X6Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.974 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=175, routed)         0.778     1.753    lcd_inst/reset_n
    SLICE_X2Y92          FDCE                                         f  lcd_inst/delay_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=174, routed)         0.862     0.862    lcd_inst/clk_out1
    SLICE_X2Y92          FDCE                                         r  lcd_inst/delay_counter_reg[13]/C





