
*** Running vivado
    with args -log mts_usp_rf_data_converter_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mts_usp_rf_data_converter_1_0.tcl



****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source mts_usp_rf_data_converter_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Work/FPGA/RFSoC-MTS/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sega-/OneDrive/Documents/Xilinx'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mts_usp_rf_data_converter_1_0
Command: synth_design -top mts_usp_rf_data_converter_1_0 -part xczu48dr-ffvg1517-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 81804
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'sysref_fbrc_edge', assumed default net type 'wire' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_mt_sysref_count.sv:132]
WARNING: [Synth 8-10929] literal value 'd40 truncated to fit in 3 bits [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:524]
WARNING: [Synth 8-10929] literal value 'd40 truncated to fit in 3 bits [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:544]
WARNING: [Synth 8-10929] literal value 'd40 truncated to fit in 3 bits [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:564]
WARNING: [Synth 8-10929] literal value 'd40 truncated to fit in 3 bits [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:584]
WARNING: [Synth 8-10929] literal value 'd40 truncated to fit in 3 bits [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:607]
WARNING: [Synth 8-10929] literal value 'd40 truncated to fit in 3 bits [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:611]
WARNING: [Synth 8-10929] literal value 'd40 truncated to fit in 3 bits [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:615]
WARNING: [Synth 8-10929] literal value 'd40 truncated to fit in 3 bits [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:619]
WARNING: [Synth 8-10929] literal value 'd40 truncated to fit in 3 bits [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:623]
WARNING: [Synth 8-10929] literal value 'd40 truncated to fit in 3 bits [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:627]
WARNING: [Synth 8-10929] literal value 'd40 truncated to fit in 3 bits [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:639]
WARNING: [Synth 8-10929] literal value 'd40 truncated to fit in 3 bits [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:643]
WARNING: [Synth 8-10929] literal value 'd40 truncated to fit in 3 bits [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:647]
WARNING: [Synth 8-10929] literal value 'd40 truncated to fit in 3 bits [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:651]
WARNING: [Synth 8-10929] literal value 'd40 truncated to fit in 3 bits [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:655]
WARNING: [Synth 8-10929] literal value 'd40 truncated to fit in 3 bits [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:659]
INFO: [Synth 8-11241] undeclared symbol 'adc01_cal_frozen', assumed default net type 'wire' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:7950]
INFO: [Synth 8-11241] undeclared symbol 'adc03_cal_frozen', assumed default net type 'wire' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:7954]
INFO: [Synth 8-11241] undeclared symbol 'adc11_cal_frozen', assumed default net type 'wire' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:7958]
INFO: [Synth 8-11241] undeclared symbol 'adc12_cal_frozen', assumed default net type 'wire' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:7960]
INFO: [Synth 8-11241] undeclared symbol 'adc13_cal_frozen', assumed default net type 'wire' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:7962]
INFO: [Synth 8-11241] undeclared symbol 'adc21_cal_frozen', assumed default net type 'wire' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:7966]
INFO: [Synth 8-11241] undeclared symbol 'adc23_cal_frozen', assumed default net type 'wire' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:7970]
INFO: [Synth 8-11241] undeclared symbol 'adc31_cal_frozen', assumed default net type 'wire' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:7974]
INFO: [Synth 8-11241] undeclared symbol 'adc32_cal_frozen', assumed default net type 'wire' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:7976]
INFO: [Synth 8-11241] undeclared symbol 'adc33_cal_frozen', assumed default net type 'wire' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:7978]
INFO: [Synth 8-11241] undeclared symbol 'dpto_cntr_ld_en', assumed default net type 'wire' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_slave_attachment.v:503]
INFO: [Synth 8-11241] undeclared symbol 'dpto_cnt_en', assumed default net type 'wire' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_slave_attachment.v:504]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2653.215 ; gain = 363.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_block' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:55]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_rf_wrapper' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_rf_wrapper.v:49]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_tile_config' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_tile_config.sv:47]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_device_rom' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_device_rom.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_device_rom' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_device_rom.sv:47]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_tile_config.sv:294]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_tile_config' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_tile_config.sv:47]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_constants_config' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_constants_config.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_constants_config' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_constants_config.sv:47]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_bgt_fsm' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_bgt_fsm.v:46]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_bgt_fsm' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_bgt_fsm.v:46]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_clk_detection' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_clk_detection.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_clk_detection' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_clk_detection.v:49]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_mt_fifo_ctrl' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_mt_fifo_ctrl.sv:51]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:38708]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:38708]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_mt_fifo_ctrl' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_mt_fifo_ctrl.sv:51]
INFO: [Synth 8-6157] synthesizing module 'RFDAC' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:132843]
INFO: [Synth 8-6155] done synthesizing module 'RFDAC' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:132843]
INFO: [Synth 8-6157] synthesizing module 'RFDAC__parameterized0' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:132843]
INFO: [Synth 8-6155] done synthesizing module 'RFDAC__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:132843]
INFO: [Synth 8-6157] synthesizing module 'RFDAC__parameterized1' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:132843]
INFO: [Synth 8-6155] done synthesizing module 'RFDAC__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:132843]
INFO: [Synth 8-6157] synthesizing module 'RFDAC__parameterized2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:132843]
INFO: [Synth 8-6155] done synthesizing module 'RFDAC__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:132843]
INFO: [Synth 8-6157] synthesizing module 'RFADC' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:132213]
INFO: [Synth 8-6155] done synthesizing module 'RFADC' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:132213]
INFO: [Synth 8-6157] synthesizing module 'RFADC__parameterized0' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:132213]
INFO: [Synth 8-6155] done synthesizing module 'RFADC__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:132213]
INFO: [Synth 8-6157] synthesizing module 'RFADC__parameterized1' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:132213]
INFO: [Synth 8-6155] done synthesizing module 'RFADC__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:132213]
INFO: [Synth 8-6157] synthesizing module 'RFADC__parameterized2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:132213]
INFO: [Synth 8-6155] done synthesizing module 'RFADC__parameterized2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:132213]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_rf_wrapper' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_rf_wrapper.v:49]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_axi_lite_ipif' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_axi_lite_ipif.v:87]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_slave_attachment' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_slave_attachment.v:83]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_counter_f' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_counter_f.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_counter_f' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_counter_f.v:53]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_address_decoder' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_address_decoder.v:65]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_address_decoder' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_address_decoder.v:65]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_slave_attachment' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_slave_attachment.v:83]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_axi_lite_ipif' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_axi_lite_ipif.v:87]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_register_decode' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_register_decode.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_register_decode.v:146]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_register_decode' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_register_decode.v:49]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_drp_access_ctrl' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_drp_access_ctrl.v:48]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_drp_access_ctrl' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_drp_access_ctrl.v:48]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_drp_control_top' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_drp_control_top.v:48]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_drp_control' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_drp_control.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_drp_control.v:87]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_drp_control' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_drp_control.v:48]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_drp_control_top' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_drp_control_top.v:48]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_irq_sync' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_irq_sync.v:47]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized1' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_irq_sync' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_irq_sync.v:47]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_powerup_state_irq' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_powerup_state_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_irq_req_ack' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_irq_req_ack.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_irq_req_ack' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_irq_req_ack.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_powerup_state_irq' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_powerup_state_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_overvol_irq' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_overvol_irq.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_overvol_irq' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_overvol_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_bufg_gt_ctrl' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0bufg_gt_ctrl.v:48]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:1258]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:1258]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_bufg_gt_ctrl' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0bufg_gt_ctrl.v:48]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_reset_count' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_rst_cnt.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_reset_count' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_rst_cnt.v:49]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_mt_sysref_count' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_mt_sysref_count.sv:48]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_mt_sysref_count' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_mt_sysref_count.sv:48]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized0' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6157] synthesizing module 'mts_usp_rf_data_converter_1_0_mt_mrk_counter' [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_mt_mrk_count.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_mt_mrk_counter' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_mt_mrk_count.sv:48]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:133464]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp_diablo.v:133464]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0_block' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:55]
INFO: [Synth 8-6155] done synthesizing module 'mts_usp_rf_data_converter_1_0' (0#1) [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0.v:48]
WARNING: [Synth 8-6014] Unused sequential element timer_125ns_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_bgt_fsm.v:116]
WARNING: [Synth 8-6014] Unused sequential element adc01_cal_freeze_reg_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:4820]
WARNING: [Synth 8-6014] Unused sequential element adc01_disable_cal_freeze_input_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:4821]
WARNING: [Synth 8-6014] Unused sequential element adc03_cal_freeze_reg_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:4846]
WARNING: [Synth 8-6014] Unused sequential element adc03_disable_cal_freeze_input_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:4847]
WARNING: [Synth 8-6014] Unused sequential element adc11_cal_freeze_reg_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:5391]
WARNING: [Synth 8-6014] Unused sequential element adc11_disable_cal_freeze_input_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:5392]
WARNING: [Synth 8-6014] Unused sequential element adc12_cal_freeze_reg_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:5404]
WARNING: [Synth 8-6014] Unused sequential element adc12_disable_cal_freeze_input_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:5405]
WARNING: [Synth 8-6014] Unused sequential element adc13_cal_freeze_reg_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:5417]
WARNING: [Synth 8-6014] Unused sequential element adc13_disable_cal_freeze_input_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:5418]
WARNING: [Synth 8-6014] Unused sequential element adc12_dsa_code_reg_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:5456]
WARNING: [Synth 8-6014] Unused sequential element adc12_disable_ds_code_input_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:5457]
WARNING: [Synth 8-6014] Unused sequential element adc13_dsa_code_reg_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:5469]
WARNING: [Synth 8-6014] Unused sequential element adc13_disable_ds_code_input_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:5470]
WARNING: [Synth 8-6014] Unused sequential element adc21_cal_freeze_reg_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:5983]
WARNING: [Synth 8-6014] Unused sequential element adc21_disable_cal_freeze_input_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:5984]
WARNING: [Synth 8-6014] Unused sequential element adc23_cal_freeze_reg_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:6009]
WARNING: [Synth 8-6014] Unused sequential element adc23_disable_cal_freeze_input_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:6010]
WARNING: [Synth 8-6014] Unused sequential element adc31_cal_freeze_reg_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:6554]
WARNING: [Synth 8-6014] Unused sequential element adc31_disable_cal_freeze_input_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:6555]
WARNING: [Synth 8-6014] Unused sequential element adc32_cal_freeze_reg_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:6567]
WARNING: [Synth 8-6014] Unused sequential element adc32_disable_cal_freeze_input_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:6568]
WARNING: [Synth 8-6014] Unused sequential element adc33_cal_freeze_reg_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:6580]
WARNING: [Synth 8-6014] Unused sequential element adc33_disable_cal_freeze_input_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:6581]
WARNING: [Synth 8-6014] Unused sequential element adc32_dsa_code_reg_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:6619]
WARNING: [Synth 8-6014] Unused sequential element adc32_disable_ds_code_input_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:6620]
WARNING: [Synth 8-6014] Unused sequential element adc33_dsa_code_reg_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:6632]
WARNING: [Synth 8-6014] Unused sequential element adc33_disable_ds_code_input_reg was removed.  [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:6633]
WARNING: [Synth 8-3848] Net adc00_sig_detect in module/entity mts_usp_rf_data_converter_1_0_block does not have driver. [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:138]
WARNING: [Synth 8-3848] Net adc02_sig_detect in module/entity mts_usp_rf_data_converter_1_0_block does not have driver. [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:146]
WARNING: [Synth 8-3848] Net adc10_sig_detect in module/entity mts_usp_rf_data_converter_1_0_block does not have driver. [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:154]
WARNING: [Synth 8-3848] Net adc20_sig_detect in module/entity mts_usp_rf_data_converter_1_0_block does not have driver. [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:163]
WARNING: [Synth 8-3848] Net adc22_sig_detect in module/entity mts_usp_rf_data_converter_1_0_block does not have driver. [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:171]
WARNING: [Synth 8-3848] Net adc30_sig_detect in module/entity mts_usp_rf_data_converter_1_0_block does not have driver. [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_block.v:179]
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc00_cm_undervol_in in module mts_usp_rf_data_converter_1_0_overvol_irq is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc01_cm_undervol_in in module mts_usp_rf_data_converter_1_0_overvol_irq is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc02_cm_undervol_in in module mts_usp_rf_data_converter_1_0_overvol_irq is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc03_cm_undervol_in in module mts_usp_rf_data_converter_1_0_overvol_irq is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc10_cm_undervol_in in module mts_usp_rf_data_converter_1_0_overvol_irq is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc11_cm_undervol_in in module mts_usp_rf_data_converter_1_0_overvol_irq is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc12_cm_undervol_in in module mts_usp_rf_data_converter_1_0_overvol_irq is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc13_cm_undervol_in in module mts_usp_rf_data_converter_1_0_overvol_irq is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc20_cm_undervol_in in module mts_usp_rf_data_converter_1_0_overvol_irq is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc21_cm_undervol_in in module mts_usp_rf_data_converter_1_0_overvol_irq is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc22_cm_undervol_in in module mts_usp_rf_data_converter_1_0_overvol_irq is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc23_cm_undervol_in in module mts_usp_rf_data_converter_1_0_overvol_irq is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc30_cm_undervol_in in module mts_usp_rf_data_converter_1_0_overvol_irq is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc31_cm_undervol_in in module mts_usp_rf_data_converter_1_0_overvol_irq is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc32_cm_undervol_in in module mts_usp_rf_data_converter_1_0_overvol_irq is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc33_cm_undervol_in in module mts_usp_rf_data_converter_1_0_overvol_irq is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc00_irq[2] in module mts_usp_rf_data_converter_1_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc01_irq[2] in module mts_usp_rf_data_converter_1_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc02_irq[2] in module mts_usp_rf_data_converter_1_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc03_irq[2] in module mts_usp_rf_data_converter_1_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc10_irq[2] in module mts_usp_rf_data_converter_1_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc11_irq[2] in module mts_usp_rf_data_converter_1_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc12_irq[2] in module mts_usp_rf_data_converter_1_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc13_irq[2] in module mts_usp_rf_data_converter_1_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc20_irq[2] in module mts_usp_rf_data_converter_1_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc21_irq[2] in module mts_usp_rf_data_converter_1_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc22_irq[2] in module mts_usp_rf_data_converter_1_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc23_irq[2] in module mts_usp_rf_data_converter_1_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc30_irq[2] in module mts_usp_rf_data_converter_1_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc31_irq[2] in module mts_usp_rf_data_converter_1_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc32_irq[2] in module mts_usp_rf_data_converter_1_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc33_irq[2] in module mts_usp_rf_data_converter_1_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[12] in module mts_usp_rf_data_converter_1_0_register_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[1] in module mts_usp_rf_data_converter_1_0_register_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[0] in module mts_usp_rf_data_converter_1_0_register_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[0] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[1] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[2] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[3] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[4] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[5] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[6] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[7] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[8] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[9] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[10] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[11] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[12] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[13] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[14] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[15] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[16] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[17] in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module mts_usp_rf_data_converter_1_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module mts_usp_rf_data_converter_1_0_slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module mts_usp_rf_data_converter_1_0_slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module mts_usp_rf_data_converter_1_0_slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module mts_usp_rf_data_converter_1_0_slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[15] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[14] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[13] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[12] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[11] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[10] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[9] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[8] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[7] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[6] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[5] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[4] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[3] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[2] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[1] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[0] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drprdy_status in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_gnt in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[23] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[22] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[21] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[20] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[19] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[18] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[17] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[16] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[15] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[14] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[13] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[12] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[11] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[10] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[9] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[8] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[7] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[6] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[5] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[4] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[3] in module mts_usp_rf_data_converter_1_0_por_fsm__parameterized3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2973.859 ; gain = 683.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2990.207 ; gain = 700.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2990.207 ; gain = 700.227
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.376 . Memory (MB): peak = 3002.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_clocks.xdc] for cell 'inst'
Parsing XDC File [C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_usp_rf_data_converter_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_usp_rf_data_converter_1_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mts_usp_rf_data_converter_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mts_usp_rf_data_converter_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mts_usp_rf_data_converter_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mts_usp_rf_data_converter_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 231 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3115.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 3115.445 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3115.445 ; gain = 825.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'mts_usp_rf_data_converter_1_0_por_fsm__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'mts_usp_rf_data_converter_1_0_por_fsm__parameterized3__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'mts_usp_rf_data_converter_1_0_drp_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'mts_usp_rf_data_converter_1_0_por_fsm__parameterized3__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'pll_state_machine.status_sm_state_reg' in module 'mts_usp_rf_data_converter_1_0_por_fsm__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'mts_usp_rf_data_converter_1_0_por_fsm__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'mts_usp_rf_data_converter_1_0_por_fsm__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'mts_usp_rf_data_converter_1_0_slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mts_usp_rf_data_converter_1_0_drp_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
            wait_for_drp |                          0000010 |                              011
            memory_delay |                          0000100 |                              001
        check_tile_index |                          0001000 |                              010
               write_drp |                          0010000 |                              100
      wait_for_write_rdy |                          0100000 |                              101
                finished |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tc_sm_state_reg' using encoding 'one-hot' in module 'mts_usp_rf_data_converter_1_0_tile_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc0_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc1_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc2_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc3_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
             request_drp |                            00001 |                            00001
        write_vbg_ctrl_1 |                            00010 |                            00010
        write_vbg_ctrl_2 |                            00011 |                            00011
        write_vbg_ctrl_3 |                            00100 |                            00100
        write_vbg_ctrl_4 |                            00101 |                            00101
        write_vbg_ctrl_5 |                            00110 |                            00111
        write_vbg_ctrl_6 |                            00111 |                            01000
       wait_for_125_ns_2 |                            01000 |                            01001
        write_vbg_ctrl_7 |                            01001 |                            01010
        write_vbg_ctrl_8 |                            01010 |                            01011
       read_vbg_status_1 |                            01011 |                            01100
       read_vbg_status_2 |                            01100 |                            01101
     wait_for_vbg_status |                            01101 |                            01110
        write_vbg_ctrl_9 |                            01110 |                            01111
       write_vbg_ctrl_10 |                            01111 |                            10000
       wait_for_125_ns_1 |                            10000 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bgt_sm_state_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_bgt_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0111 |                             0000
         wait_for_config |                             1010 |                             0001
        find_start_stage |                             0110 |                             0010
            memory_delay |                             0000 |                             0011
               op_decode |                             0001 |                             0100
                  finish |                             0011 |                             1110
             request_drp |                             0010 |                             0101
                read_drp |                             1110 |                             0110
       wait_for_read_rdy |                             1011 |                             0111
          dummy_read_drp |                             1100 |                             1000
 wait_for_dummy_read_rdy |                             1101 |                             1001
               write_drp |                             1001 |                             1010
      wait_for_write_rdy |                             1000 |                             1011
            decode_event |                             0100 |                             1100
          wait_for_event |                             0101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_por_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              111
         gnt_tile_config |                              010 |                              001
        gnt_const_config |                              011 |                              010
              gnt_status |                              100 |                              011
                 gnt_por |                              101 |                              100
                 gnt_bgt |                              110 |                              101
                gnt_user |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_drp_arbiter_adc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0111 |                             0000
         wait_for_config |                             1010 |                             0001
        find_start_stage |                             0110 |                             0010
            memory_delay |                             0000 |                             0011
               op_decode |                             0001 |                             0100
                  finish |                             0011 |                             1110
             request_drp |                             0010 |                             0101
                read_drp |                             1110 |                             0110
       wait_for_read_rdy |                             1011 |                             0111
          dummy_read_drp |                             1100 |                             1000
 wait_for_dummy_read_rdy |                             1101 |                             1001
               write_drp |                             1001 |                             1010
      wait_for_write_rdy |                             1000 |                             1011
            decode_event |                             0100 |                             1100
          wait_for_event |                             0101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_por_fsm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_por_fsm__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0111 |                             0000
         wait_for_config |                             1010 |                             0001
        find_start_stage |                             0110 |                             0010
            memory_delay |                             0000 |                             0011
               op_decode |                             0001 |                             0100
                  finish |                             0011 |                             1110
             request_drp |                             0010 |                             0101
                read_drp |                             1110 |                             0110
       wait_for_read_rdy |                             1011 |                             0111
          dummy_read_drp |                             1100 |                             1000
 wait_for_dummy_read_rdy |                             1101 |                             1001
               write_drp |                             1001 |                             1010
      wait_for_write_rdy |                             1000 |                             1011
            decode_event |                             0100 |                             1100
          wait_for_event |                             0101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_por_fsm__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0111 |                             0000
         wait_for_config |                             1010 |                             0001
        find_start_stage |                             0110 |                             0010
            memory_delay |                             0000 |                             0011
               op_decode |                             0001 |                             0100
                  finish |                             0011 |                             1110
             request_drp |                             0010 |                             0101
                read_drp |                             1110 |                             0110
       wait_for_read_rdy |                             1011 |                             0111
          dummy_read_drp |                             1100 |                             1000
 wait_for_dummy_read_rdy |                             1101 |                             1001
               write_drp |                             1001 |                             1010
      wait_for_write_rdy |                             1000 |                             1011
            decode_event |                             0100 |                             1100
          wait_for_event |                             0101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_por_fsm__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
                  finish |                             0101 |                             1110
             request_drp |                             0110 |                             0101
                read_drp |                             0111 |                             0110
       wait_for_read_rdy |                             1000 |                             0111
          dummy_read_drp |                             1001 |                             1000
 wait_for_dummy_read_rdy |                             1010 |                             1001
               write_drp |                             1011 |                             1010
      wait_for_write_rdy |                             1100 |                             1011
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_por_fsm__parameterized3__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              110
         gnt_tile_config |                              010 |                              001
              gnt_status |                              011 |                              010
                 gnt_por |                              100 |                              011
                 gnt_bgt |                              101 |                              100
                gnt_user |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_drp_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
                  finish |                             0101 |                             1110
             request_drp |                             0110 |                             0101
                read_drp |                             0111 |                             0110
       wait_for_read_rdy |                             1000 |                             0111
          dummy_read_drp |                             1001 |                             1000
 wait_for_dummy_read_rdy |                             1010 |                             1001
               write_drp |                             1011 |                             1010
      wait_for_write_rdy |                             1100 |                             1011
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_por_fsm__parameterized3__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_por_fsm__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
                  finish |                             0101 |                             1110
             request_drp |                             0110 |                             0101
                read_drp |                             0111 |                             0110
       wait_for_read_rdy |                             1000 |                             0111
          dummy_read_drp |                             1001 |                             1000
 wait_for_dummy_read_rdy |                             1010 |                             1001
               write_drp |                             1011 |                             1010
      wait_for_write_rdy |                             1100 |                             1011
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_por_fsm__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
                  finish |                             0101 |                             1110
             request_drp |                             0110 |                             0101
                read_drp |                             0111 |                             0110
       wait_for_read_rdy |                             1000 |                             0111
          dummy_read_drp |                             1001 |                             1000
 wait_for_dummy_read_rdy |                             1010 |                             1001
               write_drp |                             1011 |                             1010
      wait_for_write_rdy |                             1100 |                             1011
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_por_fsm__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READING |                              001 |                              001
               READ_WAIT |                              010 |                              010
              WRITE_WAIT |                              011 |                              011
                 WRITING |                              100 |                              100
                 B_VALID |                              101 |                              101
              BRESP_WAIT |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'mts_usp_rf_data_converter_1_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
             send_enable |                            00010 |                              001
                wait_rdy |                            00100 |                              010
               read_done |                            01000 |                              100
              write_done |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mts_usp_rf_data_converter_1_0_drp_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3115.445 ; gain = 825.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
Why this net has no driver: _order_recur <const0>
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:27 ; elapsed = 00:02:46 . Memory (MB): peak = 3222.984 ; gain = 933.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc00/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc00/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc00/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc00/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc01/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc01/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc01/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc01/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc01/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc01/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc01/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc01/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc02/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc02/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc02/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc02/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc02/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc02/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc02/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc02/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc03/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc03/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc03/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc03/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc03/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc03/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc03/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc03/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc10/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc10/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc10/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc10/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc11/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc11/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc11/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc11/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc11/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc11/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc11/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc11/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc20/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc20/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc20/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc20/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc20/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc20/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc20/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc20/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc21/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc21/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc21/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc21/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc21/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc21/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc21/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc21/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc22/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc22/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc22/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc22/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc23/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc23/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc23/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc23/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc23/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc23/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc23/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc23/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc30/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc30/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc30/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc30/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc30/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc30/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc30/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc30/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc31/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc31/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc31/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc31/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc31/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc31/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc31/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc31/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[0]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[10]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[10]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[11]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[11]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[12]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[12]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[13]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[13]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[14]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[14]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[1]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[2]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[3]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[4]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[4]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[5]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[5]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[6]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[6]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[7]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[7]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[8]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[8]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[9]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[9]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[0]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[10]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[10]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[11]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[11]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[12]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[12]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[13]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[13]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[14]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[14]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[1]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[2]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[3]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[4]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[4]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[5]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[5]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[6]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[6]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[7]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[7]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[8]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[8]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_dac/sysref_freq[9]' to pin '{i_mts_sysref_count_dac/sysref_freq_r_reg[9]/Q}'
INFO: [Synth 8-5819] Moved 78 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:37 ; elapsed = 00:02:58 . Memory (MB): peak = 3447.414 ; gain = 1157.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:03:12 . Memory (MB): peak = 3582.977 ; gain = 1292.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:59 ; elapsed = 00:03:24 . Memory (MB): peak = 3756.820 ; gain = 1466.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin mts_usp_rf_data_converter_1_0_rf_wrapper_i/adc0_obs_done_i_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin mts_usp_rf_data_converter_1_0_rf_wrapper_i/adc1_obs_done_i_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin mts_usp_rf_data_converter_1_0_rf_wrapper_i/adc2_obs_done_i_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin mts_usp_rf_data_converter_1_0_rf_wrapper_i/adc3_obs_done_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:03 ; elapsed = 00:03:28 . Memory (MB): peak = 3769.285 ; gain = 1479.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:03 ; elapsed = 00:03:28 . Memory (MB): peak = 3769.285 ; gain = 1479.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:04 ; elapsed = 00:03:29 . Memory (MB): peak = 3769.285 ; gain = 1479.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:04 ; elapsed = 00:03:29 . Memory (MB): peak = 3769.285 ; gain = 1479.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:05 ; elapsed = 00:03:30 . Memory (MB): peak = 3769.285 ; gain = 1479.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:05 ; elapsed = 00:03:30 . Memory (MB): peak = 3769.285 ; gain = 1479.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG_GT |     8|
|2     |CARRY8  |    44|
|3     |LUT1    |    85|
|4     |LUT2    |   941|
|5     |LUT3    |  1357|
|6     |LUT4    |  1830|
|7     |LUT5    |  2251|
|8     |LUT6    |  5010|
|9     |MUXF7   |   188|
|10    |MUXF8   |    10|
|11    |RFADC   |     4|
|12    |RFDAC   |     4|
|13    |SRLC32E |     1|
|14    |FDCE    |   330|
|15    |FDPE    |    70|
|16    |FDRE    |  5380|
|17    |FDSE    |   582|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:05 ; elapsed = 00:03:30 . Memory (MB): peak = 3769.285 ; gain = 1479.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 161 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:41 ; elapsed = 00:03:19 . Memory (MB): peak = 3769.285 ; gain = 1354.066
Synthesis Optimization Complete : Time (s): cpu = 00:03:05 ; elapsed = 00:03:31 . Memory (MB): peak = 3769.285 ; gain = 1479.305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.284 . Memory (MB): peak = 3769.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/BUFG_GT_SYNC for BUFG_GT inst/i_mts_usp_rf_data_converter_1_0_bufg_gt_ctrl/adc0_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/BUFG_GT_SYNC_1 for BUFG_GT inst/i_mts_usp_rf_data_converter_1_0_bufg_gt_ctrl/adc1_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/BUFG_GT_SYNC_2 for BUFG_GT inst/i_mts_usp_rf_data_converter_1_0_bufg_gt_ctrl/adc2_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/BUFG_GT_SYNC_3 for BUFG_GT inst/i_mts_usp_rf_data_converter_1_0_bufg_gt_ctrl/adc3_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/BUFG_GT_SYNC_4 for BUFG_GT inst/i_mts_usp_rf_data_converter_1_0_bufg_gt_ctrl/dac0_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/BUFG_GT_SYNC_5 for BUFG_GT inst/i_mts_usp_rf_data_converter_1_0_bufg_gt_ctrl/dac1_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/BUFG_GT_SYNC_6 for BUFG_GT inst/i_mts_usp_rf_data_converter_1_0_bufg_gt_ctrl/dac2_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/mts_usp_rf_data_converter_1_0_rf_wrapper_i/BUFG_GT_SYNC_7 for BUFG_GT inst/i_mts_usp_rf_data_converter_1_0_bufg_gt_ctrl/dac3_bufg_gt
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3805.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: af4b5dd3
INFO: [Common 17-83] Releasing license: Synthesis
255 Infos, 154 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:15 ; elapsed = 00:03:43 . Memory (MB): peak = 3805.066 ; gain = 2578.559
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_usp_rf_data_converter_1_0_synth_1/mts_usp_rf_data_converter_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mts_usp_rf_data_converter_1_0, cache-ID = 91970b2503bad5e7
INFO: [Coretcl 2-1174] Renamed 231 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Work/FPGA/RFSoC-MTS/boards/RFSoC4x2/build_mts/mts/mts.runs/mts_usp_rf_data_converter_1_0_synth_1/mts_usp_rf_data_converter_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mts_usp_rf_data_converter_1_0_utilization_synth.rpt -pb mts_usp_rf_data_converter_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 29 17:19:32 2023...
