library verilog;
use verilog.vl_types.all;
entity proj2_testbench is
end proj2_testbench;
