INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Anwesh Laptop' on host 'anwesh' (Windows NT_amd64 version 6.2) on Tue May 19 08:16:18 +0530 2020
INFO: [HLS 200-10] In directory 'E:/Vivado/Custom_Size_Data'
Sourcing Tcl script 'E:/Vivado/Custom_Size_Data/CSD/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'E:/Vivado/Custom_Size_Data/CSD'.
INFO: [HLS 200-10] Adding design file 'csd.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'csd_tb.cpp' to the project
INFO: [HLS 200-10] Opening solution 'E:/Vivado/Custom_Size_Data/CSD/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'csd.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 172.516 ; gain = 82.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 172.516 ; gain = 82.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 172.516 ; gain = 82.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 172.516 ; gain = 82.195
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 172.516 ; gain = 82.195
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 172.516 ; gain = 82.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'csd' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'csd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.204 seconds; current allocated memory: 93.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 94.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'csd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'csd/inA_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csd/inB_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'csd/op' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'csd' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'csd'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 94.147 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 471.50 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 172.516 ; gain = 82.195
INFO: [VHDL 208-304] Generating VHDL RTL for csd.
INFO: [VLOG 209-307] Generating Verilog RTL for csd.
INFO: [HLS 200-112] Total elapsed time: 21.449 seconds; peak allocated memory: 94.147 MB.
