

================================================================
== Vitis HLS Report for 'RoundRobin_Pipeline_VITIS_LOOP_198_2'
================================================================
* Date:           Mon May 12 19:57:05 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.505 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       35|       35|  77.770 ns|  77.770 ns|   35|   35|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_198_2  |       33|       33|         3|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln200 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_6 = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 7 'alloca' 'j_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sext_ln197_read = muxlogic"   --->   Operation 8 'muxlogic' 'muxLogicCE_to_sext_ln197_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln197_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln197"   --->   Operation 9 'read' 'sext_ln197_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln197_cast = sext i58 %sext_ln197_read"   --->   Operation 10 'sext' 'sext_ln197_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_0, i64 666, i64 11, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_37, i32 0, i32 0, void @empty_26, i32 64, i32 2048, void @empty_23, void @empty_24, void @empty_26, i32 16, i32 16, i32 64, i32 64, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln198 = muxlogic i6 0"   --->   Operation 14 'muxlogic' 'muxLogicData_to_store_ln198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln198 = muxlogic i6 %j_6"   --->   Operation 15 'muxlogic' 'muxLogicAddr_to_store_ln198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.39ns)   --->   "%store_ln198 = store i6 0, i6 %j_6" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 16 'store' 'store_ln198' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i384 0"   --->   Operation 17 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i384 %phi_ln200"   --->   Operation 18 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.53ns)   --->   "%store_ln0 = store i384 0, i384 %phi_ln200"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i16"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_j = muxlogic i6 %j_6"   --->   Operation 21 'muxlogic' 'MuxLogicAddr_to_j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = load i6 %j_6" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 22 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.71ns)   --->   "%add_ln198 = add i6 %j, i6 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 23 'add' 'add_ln198' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%icmp_ln198 = icmp_eq  i6 %j, i6 32" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 24 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln198 = br i1 %icmp_ln198, void %for.inc.i16.split, void %for.inc10.i.exitStub" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 25 'br' 'br_ln198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln198 = trunc i6 %j" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 26 'trunc' 'trunc_ln198' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.53ns)   --->   "%icmp_ln200 = icmp_eq  i2 %trunc_ln198, i2 3" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 27 'icmp' 'icmp_ln200' <Predicate = (!icmp_ln198)> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %icmp_ln200, void %for.inc.i16.split._crit_edge, void" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 28 'br' 'br_ln200' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln198 = muxlogic i6 %add_ln198"   --->   Operation 29 'muxlogic' 'muxLogicData_to_store_ln198' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln198 = muxlogic i6 %j_6"   --->   Operation 30 'muxlogic' 'muxLogicAddr_to_store_ln198' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.39ns)   --->   "%store_ln198 = store i6 %add_ln198, i6 %j_6" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 31 'store' 'store_ln198' <Predicate = (!icmp_ln198)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicCE_to_receive_fifo_0_read = muxlogic"   --->   Operation 32 'muxlogic' 'muxLogicCE_to_receive_fifo_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.96ns)   --->   "%receive_fifo_0_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %receive_fifo_0" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 33 'read' 'receive_fifo_0_read' <Predicate = true> <Delay = 0.96> <CoreInst = "FIFO_URAM">   --->   Core 86 'FIFO_URAM' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln198)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.24>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_phi_ln200_load_1 = muxlogic i384 %phi_ln200"   --->   Operation 34 'muxlogic' 'MuxLogicAddr_to_phi_ln200_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%phi_ln200_load_1 = load i384 %phi_ln200" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 35 'load' 'phi_ln200_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln197_cast" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 36 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln199 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:199->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 37 'specpipeline' 'specpipeline_ln199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln198 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln198 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 39 'specloopname' 'specloopname_ln198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i128.i384, i128 %receive_fifo_0_read, i384 %phi_ln200_load_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 40 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln200 = muxlogic i512 %or_ln1"   --->   Operation 41 'muxlogic' 'muxLogicData_to_write_ln200' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem1_addr, i512 %or_ln1, i64 18446744073709551615" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 42 'write' 'write_ln200' <Predicate = (icmp_ln200)> <Delay = 1.00> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln200 = br void %for.inc.i16.split._crit_edge" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 43 'br' 'br_ln200' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_phi_ln200_load = muxlogic i384 %phi_ln200"   --->   Operation 44 'muxlogic' 'MuxLogicAddr_to_phi_ln200_load' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%phi_ln200_load = load i384 %phi_ln200" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 45 'load' 'phi_ln200_load' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i256 @_ssdm_op_PartSelect.i256.i384.i32.i32, i384 %phi_ln200_load, i32 128, i32 383" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 46 'partselect' 'tmp_9' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i128.i256, i128 %receive_fifo_0_read, i256 %tmp_9" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 47 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.70ns)   --->   "%select_ln200 = select i1 %icmp_ln200, i384 0, i384 %tmp_s" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 48 'select' 'select_ln200' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln200 = muxlogic i384 %select_ln200"   --->   Operation 49 'muxlogic' 'muxLogicData_to_store_ln200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln200 = muxlogic i384 %phi_ln200"   --->   Operation 50 'muxlogic' 'muxLogicAddr_to_store_ln200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.53ns)   --->   "%store_ln200 = store i384 %select_ln200, i384 %phi_ln200" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 51 'store' 'store_ln200' <Predicate = true> <Delay = 0.53>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln198 = br void %for.inc.i16" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 52 'br' 'br_ln198' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.222ns, clock uncertainty: 0.600ns.

 <State 1>: 1.505ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln198', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290) of constant 0 on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290 [14]  (0.397 ns)
	'load' operation 6 bit ('j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290) on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln198', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290) [23]  (0.711 ns)
	'store' operation 0 bit ('store_ln198', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290) of variable 'add_ln198', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290 on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290 [50]  (0.397 ns)

 <State 2>: 0.964ns
The critical path consists of the following:
	'muxlogic' operation 128 bit ('muxLogicCE_to_receive_fifo_0_read') [33]  (0.000 ns)
	fifo read operation ('receive_fifo_0_read', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290) on port 'receive_fifo_0' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290) [34]  (0.964 ns)

 <State 3>: 1.241ns
The critical path consists of the following:
	'muxlogic' operation 384 bit ('MuxLogicAddr_to_phi_ln200_load') [43]  (0.000 ns)
	'load' operation 384 bit ('phi_ln200_load', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290) on local variable 'phi_ln200' [44]  (0.000 ns)
	'select' operation 384 bit ('select_ln200', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290) [47]  (0.706 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln200') [51]  (0.000 ns)
	'store' operation 0 bit ('store_ln200', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290) of variable 'select_ln200', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290 on local variable 'phi_ln200' [53]  (0.535 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
