m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/maker/intelFPGA/20.1/modelsim_ase/bin
<<<<<<< HEAD
Z1 tCvgOpt 0
Z2 !s110 1756682783
Z3 =======
Z4 o-work work -sv
R1
R0
<<<<<<< HEAD
Z5 !s108 1756684263.000000
R3
Z6 OV;L;2020.1;71
R0
<<<<<<< HEAD
Z7 dC:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1
Z8 w1756681773
R3
Z9 !s110 1756682452
R8
<<<<<<< HEAD
R1
R2
R0
<<<<<<< HEAD
R5
R3
R6
R0
<<<<<<< HEAD
R7
R8
R3
R9
R8
<<<<<<< HEAD
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/tb_long_mult_8.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/tb_long_mult_8.sv
!i122 32
L0 1 30
R5
r1
!s85 0
31
Z10 !s108 1756682452.000000
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/tb_long_mult_8.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/tb_long_mult_8.sv|
!i113 1
R1
R2
R0
<<<<<<< HEAD
R5
r1
!s85 0
31
R4
Z11 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_multi_segment_multiplication.sv|
Z12 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_multi_segment_multiplication.sv|
!i113 1
R1
R2
R0
<<<<<<< HEAD
R7
R8
R3
R9
R8
<<<<<<< HEAD
R5
r1
!s85 0
31
R4
Z13 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_mult_4.sv|
Z14 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_mult_4.sv|
!i113 1
R1
R2
R3
R6
r1
!s85 0
31
Z15 !s108 1756689285.000000
R13
R14
!i113 1
R4
R1
R0
<<<<<<< HEAD
R7
R8
R3
R9
R8
<<<<<<< HEAD
Z16 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8.sv
Z17 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8.sv
!i122 246
Z18 L0 1 34
R5
r1
!s85 0
31
R4
Z19 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8.sv|
Z20 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8.sv|
!i113 1
R1
R2
R0
<<<<<<< HEAD
R1
R2
R3
R4
R1
R0
<<<<<<< HEAD
R5
R3
R6
R0
<<<<<<< HEAD
R7
R8
R3
R9
R8
<<<<<<< HEAD
R7
Z21 w1756686493
Z22 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/multi_digit_display.sv
Z23 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/multi_digit_display.sv
!i122 234
Z24 L0 27 63
R5
r1
!s85 0
31
R15
Z25 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/multi_digit_display.sv|
Z26 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/multi_digit_display.sv|
!i113 1
R1
R2
<<<<<<< HEAD
R5
r1
!s85 0
31
R4
Z27 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8.sv|
Z28 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8.sv|
!i113 1
R1
R2
R0
<<<<<<< HEAD
R5
r1
!s85 0
31
R4
Z29 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/multi_segment_multiplication.sv|
Z30 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/multi_segment_multiplication.sv|
!i113 1
R1
R2
R3
R6
r1
!s85 0
31
Z31 !s108 1756682783.000000
R29
R30
!i113 1
R4
R1
R0
<<<<<<< HEAD
R7
R8
R3
R9
R8
<<<<<<< HEAD
R5
r1
!s85 0
31
R4
Z32 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/mult_4.sv|
Z33 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/mult_4.sv|
!i113 1
R1
R2
R3
R6
r1
!s85 0
31
R31
R32
R33
!i113 1
R4
R1
R0
<<<<<<< HEAD
R7
R8
R3
R9
R8
<<<<<<< HEAD
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_8.sv
Z34 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_8.sv
!i122 30
R6
R5
r1
!s85 0
31
R10
Z35 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_8.sv|
Z36 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_8.sv|
!i113 1
R1
R2
R3
R10
R34
!i122 30
Z37 L0 3 21
R6
r1
!s85 0
31
R10
R35
R36
!i113 1
R4
R1
R0
<<<<<<< HEAD
R5
r1
!s85 0
31
R4
Z38 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/long_mult_4.sv|
Z39 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/long_mult_4.sv|
!i113 1
R1
R2
R0
<<<<<<< HEAD
I9eNBISKmIMH]XSY0^Ui9F0
Z40 VDg1SIo80bB@j0V0VzS_@n1
S1
Z41 d/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1
w1756682505
Z42 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8.sv
Z43 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8.sv
!i122 243
R37
R6
r1
!s85 0
31
!s108 1756689286.000000
Z44 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8.sv|
Z45 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8.sv|
!i113 1
R4
R1
<<<<<<< HEAD
!s110 1756689286
R3
Z46 !s110 1756684263
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
r1
!s85 0
31
R15
Z47 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_seven_segment_decoder.sv|
Z48 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_seven_segment_decoder.sv|
!i113 1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z49 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_seven_segment_decoder.sv
Z50 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_seven_segment_decoder.sv
!i122 237
Z51 L0 18 50
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z52 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
R46
!i10b 1
Z53 !s100 IPHL9=[iYDM4`A217Gm]j2
Z54 !s11b Dg1SIo80bB@j0V0VzS_@n1
I5kL1o;fbel6C]2f7C<Qg83
R40
S1
R7
w1756684236
8C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_logic.sv
FC:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_logic.sv
!i122 72
Z55 L0 11 58
R6
r1
!s85 0
31
R5
!s107 C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_logic.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_logic.sv|
!i113 1
R4
R1
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
r1
!s85 0
31
R15
Z56 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_multi_digit_display.sv|
Z57 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_multi_digit_display.sv|
!i113 1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z58 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_multi_digit_display.sv
Z59 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_multi_digit_display.sv
!i122 236
Z60 L0 21 31
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
Z61 !s100 HFcjQ1e?RPH@BmXAAfMTX1
R54
Z62 IH]c;hIT6?U_9HWYH4OfZi3
R40
S1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
!s100 Z=ckRYd1;AGV2N8W12@8Z1
R54
Iz0Yo[dfWGE98[Q3X0J_`L1
R40
S1
R9
w1756682421
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z63 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_multi_segment_multiplication.sv
Z64 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_multi_segment_multiplication.sv
!i122 241
Z65 L0 22 31
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z66 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_mult_4.sv
Z67 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_mult_4.sv
!i122 240
Z68 L0 13 33
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
r1
!s85 0
31
R15
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/seven_segment_decoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/seven_segment_decoder.sv|
!i113 1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/seven_segment_decoder.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/seven_segment_decoder.sv
!i122 235
L0 29 56
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
!s100 `JXbamhLIcN<JEZYYVMXV1
R54
IG]mO:f5o3OmiMZ]C3>I=;3
R40
S1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
Z69 !s100 LfT1GQmNzNH[C>8fF^YkJ3
R54
Z70 I`JfQ1b[eIGmJfSA?E[GLc1
R40
S1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z71 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/multi_segment_multiplication.sv
Z72 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/multi_segment_multiplication.sv
!i122 239
Z73 L0 26 44
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z74 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/mult_4.sv
Z75 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/mult_4.sv
!i122 238
L0 18 9
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
!s100 Il6fba4bkJJIcG<eNRBQk0
R54
I8U01ciOf`22@=KO8EgEW?3
R40
S1
R9
w1756682256
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
!s100 KiQeoPdF?9]AJg[6AjzAZ0
R54
R0
valu
R52
Z76 !s110 1757290961
!i10b 1
!s100 kJT17gSjR@bTYOg9?7[XC2
R54
IgR:C8=bVYiG?5=4k]S7_?3
R40
S1
R41
w1756801536
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/alu.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/alu.sv
!i122 565
L0 1 53
R6
r1
!s85 0
31
Z77 !s108 1757290961.000000
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/alu.sv|
!i113 1
R4
R1
valu_tb
R52
!s110 1756800449
!i10b 1
!s100 7R9AmR]<R[4BjomRkm;<V3
R54
IoE>BMe:mRBE=29c`S3BlB2
R40
S1
R41
w1756800432
Z78 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/tb_alu.sv
Z79 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/tb_alu.sv
!i122 379
Z80 L0 3 46
R6
r1
!s85 0
31
!s108 1756800449.000000
Z81 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/tb_alu.sv|
Z82 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/tb_alu.sv|
!i113 1
R4
R1
vhex7seg
R52
Z83 !s110 1757031948
!i10b 1
!s100 3GRXA8cg<hb8ne88=DBHl0
R54
IfzGPU6A3cB[5ao6JCLC@c3
R40
S1
R7
Z84 w1757031792
Z85 8C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q7_Shifter/shifter.sv
Z86 FC:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q7_Shifter/shifter.sv
!i122 450
L0 68 24
R6
r1
!s85 0
31
Z87 !s108 1757031947.000000
Z88 !s107 C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q7_Shifter/shifter.sv|
Z89 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q7_Shifter/shifter.sv|
!i113 1
R4
R1
vinstruction_classifier
R52
Z90 !s110 1757290960
!i10b 1
!s100 4D=JZ4eG_Dzm_IWzN=jW?3
R54
IIbMCRD@NbVMXbnmb1aEXV0
R40
S1
R41
w1757209544
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/instruction_classifier.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/instruction_classifier.sv
!i122 563
L0 1 32
R6
r1
!s85 0
31
Z91 !s108 1757290960.000000
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/instruction_classifier.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/instruction_classifier.sv|
!i113 1
R4
R1
vlogic_unit
R52
R90
!i10b 1
!s100 Vi[T5VG;ond>ZG>LmI4eD2
R54
I^b1[1BFQ<k:^hQCb]HdUd3
R40
S1
R41
Z92 w1756690629
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/logic.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/logic.sv
!i122 560
L0 20 29
R6
r1
!s85 0
31
R91
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/logic.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/logic.sv|
!i113 1
R4
R1
vlong_mult_8
R52
Z93 !s110 1757290959
!i10b 1
!s100 RHeKZ2dGhk?>giEIVCd8C3
R54
INj_1n[bE9kzfI[8_E^:eg1
R40
S1
R41
w1757209217
R42
R43
!i122 555
L0 3 23
R6
r1
!s85 0
31
Z94 !s108 1757290959.000000
R44
R45
!i113 1
R4
R1
vlong_mult_8_display
R52
R93
!i10b 1
!s100 oUggze?RamAoVca?9<>j<2
R54
Io8^`884`e_m=R8P_U0lcG3
R40
S1
R41
w1756689198
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8_display.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8_display.sv
!i122 556
L0 2 24
R6
r1
!s85 0
31
R94
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8_display.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8_display.sv|
!i113 1
R4
R1
vMul_Div
R52
Z95 !s110 1757290962
!i10b 1
!s100 ;=gNH:i4CP2if7eP=[Z431
R54
IIi:;b0<8F8G]z7=NNTgfV1
R40
S1
R41
Z96 w1757208007
Z97 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv
Z98 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv
!i122 572
L0 128 48
R6
r1
!s85 0
31
Z99 !s108 1757290962.000000
Z100 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv|
Z101 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv_top.sv|
!i113 1
R4
R1
n@mul_@div
vMulDiv
R52
R95
!i10b 1
!s100 Uzb?^V1S^c8n2<9ggFnTI1
R54
IUmcU1V=fZzIK2I8U`gY0S2
R40
S1
R41
R96
R97
R98
!i122 572
L0 14 76
R6
r1
!s85 0
31
R99
R100
R101
!i113 1
R4
R1
n@mul@div
vmuldiv_core
R52
R83
!i10b 1
!s100 MXcTJ3o6LBXEg>biU?>SL2
R54
IE2Oz^M1C82lV46Oh=gQ7O3
R40
S1
R7
R84
R85
R86
!i122 450
L0 13 51
R6
r1
!s85 0
31
R87
R88
R89
!i113 1
R4
R1
vmuldiv_q8
R52
R95
!i10b 1
!s100 9L[mSWRil`gWI2H=@nh`^0
R54
I?di3<m8Ig;DekB[WZC9NR0
R40
S1
R41
R96
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv.sv
!i122 571
L0 18 69
R6
r1
!s85 0
31
R99
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/muldiv.sv|
!i113 1
R4
R1
vmult4
R52
R93
!i10b 1
!s100 FmKBV:QX>l3JhW2_db;Iz3
R54
Il@j0ZReiZ=cBRbhjeW^F:0
R40
S1
R41
w1757209062
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/long_mult_4.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/long_mult_4.sv
!i122 554
L0 2 19
R6
r1
!s85 0
31
Z102 !s108 1757290958.000000
R38
R39
!i113 1
R4
R1
vmult8
R52
R9
R0
vmult8
R52
R9
R3
R6
r1
!s85 0
31
R31
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_4.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_4.sv|
!i113 1
R4
R1
R0
vmult_4
R52
Z103 !s110 1757290958
!i10b 1
!s100 0glIi[VW1X9nL6<Fh?<bO3
R54
IWjXCW`IYRVGcn^WK]knC81
R40
S1
R41
w1757209107
R74
R75
!i122 550
L0 18 10
R6
r1
!s85 0
31
R102
R32
R33
!i113 1
R4
R1
vmult_4_display
R52
R103
!i10b 1
!s100 DHlj@i?lj`c7Q?Ae6>U5_3
R54
IVOX8ZS10M;17]eOk`OW;d3
R40
S1
R41
R8
R71
R72
!i122 551
R73
R6
r1
!s85 0
31
R102
R29
R30
!i113 1
R4
R1
vmult_8
R52
R93
!i10b 1
!s100 KGIJAUdJ=GoYTODX^@i@83
R54
IThF_8m@iNX2?LalY??Fa?3
R40
S1
R41
w1757209303
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8.sv
!i122 557
L0 3 9
R6
r1
!s85 0
31
R94
R27
R28
!i113 1
R4
R1
vmult_8_display
R52
R90
!i10b 1
!s100 h9J@=O=le;NX6DlOKNf_62
R54
IDkiG`j3T4XPh1Y^KQ`e6I2
R40
S1
R41
w1756691715
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8_display.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8_display.sv
!i122 562
L0 1 24
R6
r1
!s85 0
31
R91
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8_display.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8_display.sv|
!i113 1
R4
R1
vmulti_digit_display
R52
Z104 !s110 1757290957
!i10b 1
R69
R54
R70
R40
S1
R41
R21
R22
R23
!i122 546
R24
R6
r1
!s85 0
31
Z105 !s108 1757290957.000000
R25
R26
!i113 1
R4
R1
vmulti_digit_display
R52
Z106 !s110 1757287452
!i10b 1
R69
R54
R70
R40
S1
R41
R21
R22
R23
!i122 517
R24
R6
r1
!s85 0
31
Z107 !s108 1757287452.000000
R25
R26
!i113 1
R4
R1
vq7_board_top
R52
!s110 1757033286
!i10b 1
!s100 PTFaf;gbm@g5gFl<1]9;:3
R54
I[n_:cd@:CiLH;mFEnklgX0
R40
S1
R7
w1757033280
R85
R86
!i122 458
Z108 L0 11 57
R6
r1
!s85 0
31
!s108 1757033286.000000
R88
R89
!i113 1
R4
R1
vQ7_Shifter
R52
Z109 !s110 1757033752
!i10b 1
!s100 O=SG_n[UkJlAi7eP61ZKG1
R54
IM8OMOZKaRHS6aa7C5m<;@0
R40
S1
R7
w1757033746
8C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q7_Shifter/Shifter_sim.sv
FC:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q7_Shifter/Shifter_sim.sv
!i122 466
Z110 L0 13 22
R6
r1
!s85 0
31
Z111 !s108 1757033752.000000
!s107 C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q7_Shifter/Shifter_sim.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q7_Shifter/Shifter_sim.sv|
!i113 1
R4
R1
n@q7_@shifter
vQ7_Shifter_top
R52
R109
!i10b 1
!s100 YjKHG[PnETVnIE[OQUc[g1
R54
Im<Ba`Q]IBChJOePM4U>H13
R40
S1
R7
w1757033747
R85
R86
!i122 464
R108
R6
r1
!s85 0
31
R111
R88
R89
!i113 1
R4
R1
n@q7_@shifter_top
vq8_board_top
R52
!s110 1756959825
!i10b 1
!s100 XR]@i^6m1ok^F]GiI8Xi[2
R54
I;zjFN0NRKmKcBmgTHi]aB1
R40
S1
R7
w1756959821
8C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/muldiv_top.sv
FC:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/muldiv_top.sv
!i122 440
L0 8 50
R6
r1
!s85 0
31
!s108 1756959825.000000
!s107 C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/muldiv_top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/muldiv_top.sv|
!i113 1
R4
R1
vseven_seg_0to7
R52
R95
!i10b 1
!s100 kEJPYjlS3lD2OGigBnK2C1
R54
IF8iQD2;2P=KMA6lckd^cb3
R40
S1
R41
R96
R97
R98
!i122 572
L0 98 17
R6
r1
!s85 0
31
R99
R100
R101
!i113 1
R4
R1
vseven_seg_hex
R52
R76
!i10b 1
!s100 5CO5V=ZW4oUnJ_hlVX3^93
R54
Ia[b2GQ=5EYO@lVlKdUkQa0
R40
S1
R41
R96
Z112 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q7_Shifter/shifter.sv
Z113 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q7_Shifter/shifter.sv
!i122 568
L0 42 26
R6
r1
!s85 0
31
R77
Z114 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q7_Shifter/shifter.sv|
Z115 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q7_Shifter/shifter.sv|
!i113 1
R4
R1
vseven_segment_decoder
R52
!s110 1757287456
!i10b 1
Z116 !s100 ^^ECIIRh]4HD[jD5^fU<A2
R54
Z117 IziD2mko2djT6_<a`Q`K`C2
R40
S1
R41
R96
Z118 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/seven_seg.sv
Z119 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/seven_seg.sv
!i122 544
Z120 L0 10 35
R6
r1
!s85 0
31
!s108 1757287456.000000
Z121 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/seven_seg.sv|
Z122 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/seven_seg.sv|
!i113 1
R4
R1
vseven_segment_decoder
R52
R95
!i10b 1
R116
R54
R117
R40
S1
R41
R96
R118
R119
!i122 573
R120
R6
r1
!s85 0
31
R99
R121
R122
!i113 1
R4
R1
vshifter
R52
R76
!i10b 1
!s100 37gb;blnTcYL?9VeCM5Z[3
R54
InVbCfm<zQ5mgjiM4nzHlL0
R40
S1
R41
R96
Z123 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q7_Shifter/Shifter_sim.sv
Z124 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q7_Shifter/Shifter_sim.sv
!i122 569
R110
R6
r1
!s85 0
31
R77
Z125 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q7_Shifter/Shifter_sim.sv|
Z126 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q7_Shifter/Shifter_sim.sv|
!i113 1
R4
R1
vShifter
R52
R76
!i10b 1
!s100 onIQN5NoOzz3z[;BB1<bI1
R54
IBl7<25JYlMiSQn94b2If^1
R40
S1
R41
R96
R112
R113
!i122 568
L0 70 25
R6
r1
!s85 0
31
R77
R114
R115
!i113 1
R4
R1
n@shifter
vshifter_core
R52
R76
!i10b 1
!s100 dR>^GZ@m`j`^6n^H^Wh>33
R54
IBXXLU0L0^9[dXHgUR?6541
R40
S1
R41
R96
R112
R113
!i122 568
L0 2 38
R6
r1
!s85 0
31
R77
R114
R115
!i113 1
R4
R1
vshifter_mips
R52
R76
!i10b 1
!s100 [=?meX0fXW33UngmS<34f1
R54
I59XkgJB9kf?>XOMc37mT`3
R40
S1
R41
R96
R123
R124
!i122 569
L0 51 24
R6
r1
!s85 0
31
R77
R125
R126
!i113 1
R4
R1
vtb_alu
R52
R76
!i10b 1
!s100 fjEGG>FPmO:QJnVbS14d=0
R54
IO^[<IACD3[3lL=12YAIbd3
R40
S1
R41
w1757207902
R78
R79
!i122 566
R80
R6
r1
!s85 0
31
R77
R81
R82
!i113 1
R4
R1
vtb_instr_classifier
R52
!s110 1756694992
!i10b 1
!s100 icFIhOYMJmB9hCa;ScKH>1
R54
ISPCkoJMIHG6:2N6egSf1S0
R40
S1
R41
w1756694789
Z127 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/tb_instruction_classifier.sv
Z128 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/tb_instruction_classifier.sv
!i122 302
Z129 L0 1 19
R6
r1
!s85 0
31
!s108 1756694992.000000
Z130 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/tb_instruction_classifier.sv|
Z131 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/tb_instruction_classifier.sv|
!i113 1
R4
R1
vtb_instruction_classifier
R52
R76
!i10b 1
!s100 :[z`V6;6>H74Ckkj]SHGM1
R54
I02`U1DoK<X<@iJNLno=c?0
R40
S1
R41
w1756695040
R127
R128
!i122 564
R129
R6
r1
!s85 0
31
R91
R130
R131
!i113 1
R4
R1
vtb_long_mult_8
R52
R93
!i10b 1
!s100 ;B:4Kb3zAnWa1>KmVTM^V2
R54
IbTZWME^<hZemY_<ggE1_51
R40
S1
R41
w1756682775
R16
R17
!i122 558
R18
R6
r1
!s85 0
31
R94
R19
R20
!i113 1
R4
R1
vtb_long_mult_8_display
R52
R90
!i10b 1
!s100 4Uh_?lzDMdX>edHiS2B9g2
R54
IlQZ>O;;RaSY;f;nNL:DSk3
R40
S1
R41
w1756688242
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8_display.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8_display.sv
!i122 559
R18
R6
r1
!s85 0
31
R94
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8_display.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8_display.sv|
!i113 1
R4
R1
vtb_muldiv_q8
R52
R95
!i10b 1
!s100 o]C[fnlZieWFGWh7n?=V23
R54
I1<<YViTA[HfZL6>bln:AK1
R40
S1
R41
R96
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/tb_muldiv.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/tb_muldiv.sv
!i122 574
L0 2 116
R6
r1
!s85 0
31
R99
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/tb_muldiv.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q8_Multiplier_Divider/tb_muldiv.sv|
!i113 1
R4
R1
vtb_muldiv_q8_compat
R52
!s110 1756982228
!i10b 1
!s100 2m[SNjO;NMVB=H_Wlni8O2
R54
INb?U17_il;UL9ke^?BXF71
R40
S1
R7
w1756982225
Z132 8C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_muldiv.sv
Z133 FC:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_muldiv.sv
!i122 445
L0 2 113
R6
r1
!s85 0
31
!s108 1756982227.000000
Z134 !s107 C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_muldiv.sv|
Z135 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_muldiv.sv|
!i113 1
R4
R1
vtb_muldiv_q8_fixedfmt
R52
!s110 1756982724
!i10b 1
!s100 zUkAFh>;fajN`^m6DcJod3
R54
IAAJnHClEObz?>>Mka9G_T0
R40
S1
R7
w1756982721
R132
R133
!i122 447
L0 2 110
R6
r1
!s85 0
31
!s108 1756982724.000000
R134
R135
!i113 1
R4
R1
vtb_mult4
R52
R103
!i10b 1
!s100 CHJcLWa?h8Y9g30U_mkh@0
R54
I_J`HeI=CP39`jg8F@HIa53
R40
S1
R41
R8
R66
R67
!i122 552
R68
R6
r1
!s85 0
31
R102
R13
R14
!i113 1
R4
R1
vtb_mult4_display
R52
R103
!i10b 1
!s100 dg9LReBe>[]A126dnEG@i0
R54
IOQJ3;?mieOz::T4TbSHfh2
R40
S1
R41
R8
R63
R64
!i122 553
R65
R6
r1
!s85 0
31
R102
R11
R12
!i113 1
R4
R1
vtb_mult8
R52
R9
R0
vtb_mult8
R52
R9
R3
R6
r1
!s85 0
31
R15
R11
R12
!i113 1
R4
R1
R0
vtb_multi_digit_display
R52
R104
!i10b 1
R61
R54
R62
R40
S1
R41
R8
R58
R59
!i122 548
R60
R6
r1
!s85 0
31
R105
R56
R57
!i113 1
R4
R1
vtb_multi_digit_display
R52
R106
!i10b 1
R61
R54
R62
R40
S1
R41
R8
R58
R59
!i122 519
R60
R6
r1
!s85 0
31
R107
R56
R57
!i113 1
R4
R1
vtb_q4_logic
R52
R90
!i10b 1
R53
R54
IFlIK@4oU_:Ji>Fn=IY7P;0
R40
S1
R41
R92
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/tb_logic.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/tb_logic.sv
!i122 561
R55
R6
r1
!s85 0
31
R91
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/tb_logic.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/tb_logic.sv|
!i113 1
R4
R1
vtb_q7_shift_bin
R52
!s110 1757032769
!i10b 1
!s100 a]gkiRj]86Qc0;4V78cW`2
R54
IgnE;h]iL52di1X:_<A^Ch1
R40
S1
R7
w1757032762
Z136 8C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q7_Shifter/tb_shifter.sv
Z137 FC:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q7_Shifter/tb_shifter.sv
!i122 453
Z138 L0 2 93
R6
r1
!s85 0
31
!s108 1757032769.000000
Z139 !s107 C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q7_Shifter/tb_shifter.sv|
Z140 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/Q7_Shifter/tb_shifter.sv|
!i113 1
R4
R1
vtb_q7_shifter
R52
R109
!i10b 1
!s100 o=_hh<hJX]O33;^lTGNc12
R54
IFRc5Smc69Imhh<J3g29Pk1
R40
S1
R7
w1757033040
R136
R137
!i122 465
R138
R6
r1
!s85 0
31
R111
R139
R140
!i113 1
R4
R1
vtb_seven_segment_decoder
R52
R106
!i10b 1
Z141 !s100 5GVBf99<MUPSFXhAMM4gC3
R54
Z142 I=Y>Mjak<Wo43]VZNba5DP1
R40
S1
R41
R8
R49
R50
!i122 520
R51
R6
r1
!s85 0
31
R107
R47
R48
!i113 1
R4
R1
vtb_seven_segment_decoder
R52
R103
!i10b 1
R141
R54
R142
R40
S1
R41
R8
R49
R50
!i122 549
R51
R6
r1
!s85 0
31
R102
R47
R48
!i113 1
R4
R1
vtb_Shifter
R52
R95
!i10b 1
!s100 _QMMjIZ==le4M@4FE9lLe0
R54
I6^^=BS5YW2^`4Y04gbMnS3
R40
S1
R41
R96
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q7_Shifter/tb_shifter.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q7_Shifter/tb_shifter.sv
!i122 570
L0 5 51
R6
r1
!s85 0
31
R77
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q7_Shifter/tb_shifter.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q7_Shifter/tb_shifter.sv|
!i113 1
R4
R1
ntb_@shifter
vtop_alu_fpga
R52
R76
!i10b 1
!s100 D>[5CSj[D4HKJ@J?89EfC0
R54
IahlfbFAJc<Z2IVFQJe5]:2
R40
S1
R41
w1757289488
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/top_alu_fpga.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/top_alu_fpga.sv
!i122 567
L0 1 31
R6
r1
!s85 0
31
R77
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/top_alu_fpga.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/top_alu_fpga.sv|
!i113 1
R4
R1
