Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Wed Mar 20 03:06:00 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[7]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[17]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[7]/CK (DFF_X1)                           0.00       0.00 r
  y_reg_in/Q_reg[7]/Q (DFF_X1)                            0.11       0.11 r
  U3113/ZN (NOR2_X1)                                      0.03       0.14 f
  U1660/ZN (NAND2_X1)                                     0.05       0.19 r
  U2473/ZN (AND2_X1)                                      0.05       0.24 r
  U3239/ZN (NAND3_X1)                                     0.04       0.28 f
  U2572/ZN (NAND2_X1)                                     0.03       0.31 r
  U3241/ZN (XNOR2_X1)                                     0.05       0.37 r
  U3242/ZN (NAND2_X1)                                     0.03       0.40 f
  U3243/ZN (NAND2_X1)                                     0.03       0.43 r
  U2161/ZN (NAND2_X1)                                     0.03       0.46 f
  U3265/S (FA_X1)                                         0.15       0.61 r
  U1739/Z (XOR2_X1)                                       0.07       0.68 r
  U3266/ZN (NAND2_X1)                                     0.03       0.71 f
  U2884/ZN (NAND2_X1)                                     0.03       0.74 r
  U3354/ZN (XNOR2_X1)                                     0.06       0.79 r
  U2883/ZN (XNOR2_X1)                                     0.06       0.85 r
  U3308/ZN (NAND2_X1)                                     0.03       0.88 f
  U3353/ZN (XNOR2_X1)                                     0.04       0.93 r
  U3357/ZN (NAND2_X1)                                     0.03       0.96 f
  add_3828/A[20] (mbeDadda_mult_wRegs_DW01_add_1)         0.00       0.96 f
  add_3828/U408/ZN (OR2_X1)                               0.06       1.02 f
  add_3828/U553/ZN (AOI21_X1)                             0.04       1.06 r
  add_3828/U617/ZN (OAI21_X1)                             0.03       1.09 f
  add_3828/U676/ZN (AOI21_X1)                             0.05       1.14 r
  add_3828/U677/ZN (OAI21_X1)                             0.04       1.18 f
  add_3828/U630/ZN (INV_X1)                               0.03       1.22 r
  add_3828/U438/ZN (AND2_X2)                              0.05       1.27 r
  add_3828/U681/ZN (OAI21_X1)                             0.04       1.30 f
  add_3828/U649/ZN (XNOR2_X1)                             0.05       1.36 f
  add_3828/SUM[29] (mbeDadda_mult_wRegs_DW01_add_1)       0.00       1.36 f
  p_reg_out/Q_reg[17]/D (DFF_X1)                          0.01       1.37 f
  data arrival time                                                  1.37

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[17]/CK (DFF_X1)                         0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.48


1
