
estufa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000774c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040774c  0040774c  0001774c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c8  20000000  00407754  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004fc  200009c8  0040811c  000209c8  2**2
                  ALLOC
  4 .stack        00003004  20000ec4  00408618  000209c8  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209c8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209f2  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001c0ce  00000000  00000000  00020a4b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003868  00000000  00000000  0003cb19  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00008083  00000000  00000000  00040381  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000e98  00000000  00000000  00048404  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000e90  00000000  00000000  0004929c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00015b3e  00000000  00000000  0004a12c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000fba3  00000000  00000000  0005fc6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005b484  00000000  00000000  0006f80d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000030d0  00000000  00000000  000cac94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c8 3e 00 20 4d 14 40 00 49 14 40 00 49 14 40 00     .>. M.@.I.@.I.@.
  400010:	49 14 40 00 49 14 40 00 49 14 40 00 00 00 00 00     I.@.I.@.I.@.....
	...
  40002c:	49 14 40 00 49 14 40 00 00 00 00 00 49 14 40 00     I.@.I.@.....I.@.
  40003c:	49 14 40 00 49 14 40 00 49 14 40 00 49 14 40 00     I.@.I.@.I.@.I.@.
  40004c:	49 14 40 00 49 14 40 00 49 14 40 00 49 14 40 00     I.@.I.@.I.@.I.@.
  40005c:	49 14 40 00 49 14 40 00 49 14 40 00 00 00 00 00     I.@.I.@.I.@.....
  40006c:	c9 12 40 00 dd 12 40 00 f1 12 40 00 49 14 40 00     ..@...@...@.I.@.
  40007c:	49 14 40 00 00 00 00 00 00 00 00 00 49 14 40 00     I.@.........I.@.
  40008c:	49 14 40 00 49 14 40 00 49 14 40 00 49 14 40 00     I.@.I.@.I.@.I.@.
  40009c:	c9 1a 40 00 49 14 40 00 49 14 40 00 49 14 40 00     ..@.I.@.I.@.I.@.
  4000ac:	49 14 40 00 49 14 40 00 81 1b 40 00 49 14 40 00     I.@.I.@...@.I.@.
  4000bc:	49 14 40 00 49 14 40 00 49 14 40 00 49 14 40 00     I.@.I.@.I.@.I.@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009c8 	.word	0x200009c8
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00407754 	.word	0x00407754

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00407754 	.word	0x00407754
  40012c:	200009cc 	.word	0x200009cc
  400130:	00407754 	.word	0x00407754
  400134:	00000000 	.word	0x00000000

00400138 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40013c:	b980      	cbnz	r0, 400160 <_read+0x28>
  40013e:	460c      	mov	r4, r1
  400140:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400142:	2a00      	cmp	r2, #0
  400144:	dd0f      	ble.n	400166 <_read+0x2e>
  400146:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400148:	4e08      	ldr	r6, [pc, #32]	; (40016c <_read+0x34>)
  40014a:	4d09      	ldr	r5, [pc, #36]	; (400170 <_read+0x38>)
  40014c:	6830      	ldr	r0, [r6, #0]
  40014e:	4621      	mov	r1, r4
  400150:	682b      	ldr	r3, [r5, #0]
  400152:	4798      	blx	r3
		ptr++;
  400154:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400156:	42bc      	cmp	r4, r7
  400158:	d1f8      	bne.n	40014c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40015a:	4640      	mov	r0, r8
  40015c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400160:	f04f 38ff 	mov.w	r8, #4294967295
  400164:	e7f9      	b.n	40015a <_read+0x22>
	for (; len > 0; --len) {
  400166:	4680      	mov	r8, r0
  400168:	e7f7      	b.n	40015a <_read+0x22>
  40016a:	bf00      	nop
  40016c:	20000e5c 	.word	0x20000e5c
  400170:	20000e54 	.word	0x20000e54

00400174 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400174:	3801      	subs	r0, #1
  400176:	2802      	cmp	r0, #2
  400178:	d815      	bhi.n	4001a6 <_write+0x32>
{
  40017a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40017e:	460e      	mov	r6, r1
  400180:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400182:	b19a      	cbz	r2, 4001ac <_write+0x38>
  400184:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400186:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4001c0 <_write+0x4c>
  40018a:	4f0c      	ldr	r7, [pc, #48]	; (4001bc <_write+0x48>)
  40018c:	f8d8 0000 	ldr.w	r0, [r8]
  400190:	f815 1b01 	ldrb.w	r1, [r5], #1
  400194:	683b      	ldr	r3, [r7, #0]
  400196:	4798      	blx	r3
  400198:	2800      	cmp	r0, #0
  40019a:	db0a      	blt.n	4001b2 <_write+0x3e>
  40019c:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40019e:	3c01      	subs	r4, #1
  4001a0:	d1f4      	bne.n	40018c <_write+0x18>
  4001a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001a6:	f04f 30ff 	mov.w	r0, #4294967295
  4001aa:	4770      	bx	lr
	for (; len != 0; --len) {
  4001ac:	4610      	mov	r0, r2
  4001ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4001b2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4001b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001ba:	bf00      	nop
  4001bc:	20000e58 	.word	0x20000e58
  4001c0:	20000e5c 	.word	0x20000e5c

004001c4 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  4001c4:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  4001c6:	2401      	movs	r4, #1
  4001c8:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  4001ca:	2400      	movs	r4, #0
  4001cc:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  4001ce:	f240 2502 	movw	r5, #514	; 0x202
  4001d2:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  4001d6:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  4001da:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  4001de:	6845      	ldr	r5, [r0, #4]
	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  4001e0:	0052      	lsls	r2, r2, #1
  4001e2:	fbb1 f2f2 	udiv	r2, r1, r2
  4001e6:	3a01      	subs	r2, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  4001e8:	0212      	lsls	r2, r2, #8
  4001ea:	b292      	uxth	r2, r2
  4001ec:	432b      	orrs	r3, r5
  4001ee:	431a      	orrs	r2, r3
  4001f0:	6042      	str	r2, [r0, #4]
	return 0;
}
  4001f2:	4620      	mov	r0, r4
  4001f4:	bc30      	pop	{r4, r5}
  4001f6:	4770      	bx	lr

004001f8 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  4001f8:	6843      	ldr	r3, [r0, #4]
  4001fa:	01d2      	lsls	r2, r2, #7
  4001fc:	b2d2      	uxtb	r2, r2
  4001fe:	4319      	orrs	r1, r3
  400200:	430a      	orrs	r2, r1
  400202:	6042      	str	r2, [r0, #4]
  400204:	4770      	bx	lr

00400206 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  400206:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400208:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  40020a:	0609      	lsls	r1, r1, #24
  40020c:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400210:	4321      	orrs	r1, r4
  400212:	430a      	orrs	r2, r1
  400214:	0719      	lsls	r1, r3, #28
  400216:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
  40021a:	4311      	orrs	r1, r2
  40021c:	6041      	str	r1, [r0, #4]
}
  40021e:	bc10      	pop	{r4}
  400220:	4770      	bx	lr

00400222 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400222:	2302      	movs	r3, #2
  400224:	6003      	str	r3, [r0, #0]
  400226:	4770      	bx	lr

00400228 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400228:	2301      	movs	r3, #1
  40022a:	fa03 f101 	lsl.w	r1, r3, r1
  40022e:	6101      	str	r1, [r0, #16]
  400230:	4770      	bx	lr

00400232 <adc_get_latest_value>:
 *
 * \return ADC latest value.
 */
uint32_t adc_get_latest_value(const Adc *p_adc)
{
	return p_adc->ADC_LCDR;
  400232:	6a00      	ldr	r0, [r0, #32]
}
  400234:	4770      	bx	lr

00400236 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  400236:	6241      	str	r1, [r0, #36]	; 0x24
  400238:	4770      	bx	lr

0040023a <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  40023a:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  40023c:	4770      	bx	lr
	...

00400240 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  400240:	b4f0      	push	{r4, r5, r6, r7}
  400242:	b08c      	sub	sp, #48	; 0x30
  400244:	4607      	mov	r7, r0
  400246:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  400248:	ac01      	add	r4, sp, #4
  40024a:	4d11      	ldr	r5, [pc, #68]	; (400290 <pwm_clocks_generate+0x50>)
  40024c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40024e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400250:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400252:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400254:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  400258:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  40025c:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  40025e:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  400260:	f852 0b04 	ldr.w	r0, [r2], #4
  400264:	fbb6 f0f0 	udiv	r0, r6, r0
  400268:	fbb0 f0f7 	udiv	r0, r0, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  40026c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  400270:	d907      	bls.n	400282 <pwm_clocks_generate+0x42>
			break;
		}
		ul_pre++;
  400272:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  400274:	2b0b      	cmp	r3, #11
  400276:	d1f3      	bne.n	400260 <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
  400278:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
  40027c:	b00c      	add	sp, #48	; 0x30
  40027e:	bcf0      	pop	{r4, r5, r6, r7}
  400280:	4770      	bx	lr
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  400282:	2b0a      	cmp	r3, #10
		return ul_div | (ul_pre << 8);
  400284:	bf94      	ite	ls
  400286:	ea40 2003 	orrls.w	r0, r0, r3, lsl #8
		return PWM_INVALID_ARGUMENT;
  40028a:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
  40028e:	e7f5      	b.n	40027c <pwm_clocks_generate+0x3c>
  400290:	00406cf0 	.word	0x00406cf0

00400294 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  400294:	b570      	push	{r4, r5, r6, lr}
  400296:	4606      	mov	r6, r0
  400298:	460d      	mov	r5, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  40029a:	680c      	ldr	r4, [r1, #0]
  40029c:	b144      	cbz	r4, 4002b0 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  40029e:	6889      	ldr	r1, [r1, #8]
  4002a0:	4620      	mov	r0, r4
  4002a2:	4b0c      	ldr	r3, [pc, #48]	; (4002d4 <pwm_init+0x40>)
  4002a4:	4798      	blx	r3
  4002a6:	4604      	mov	r4, r0
		if (result == PWM_INVALID_ARGUMENT) {
  4002a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4002ac:	4298      	cmp	r0, r3
  4002ae:	d00c      	beq.n	4002ca <pwm_init+0x36>

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  4002b0:	6868      	ldr	r0, [r5, #4]
  4002b2:	b140      	cbz	r0, 4002c6 <pwm_init+0x32>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  4002b4:	68a9      	ldr	r1, [r5, #8]
  4002b6:	4b07      	ldr	r3, [pc, #28]	; (4002d4 <pwm_init+0x40>)
  4002b8:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
  4002ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4002be:	4298      	cmp	r0, r3
  4002c0:	d005      	beq.n	4002ce <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
  4002c2:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
  4002c6:	6034      	str	r4, [r6, #0]
#endif
	return 0;
  4002c8:	2400      	movs	r4, #0
}
  4002ca:	4620      	mov	r0, r4
  4002cc:	bd70      	pop	{r4, r5, r6, pc}
			return result;
  4002ce:	4604      	mov	r4, r0
  4002d0:	e7fb      	b.n	4002ca <pwm_init+0x36>
  4002d2:	bf00      	nop
  4002d4:	00400241 	.word	0x00400241

004002d8 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  4002d8:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
  4002da:	680a      	ldr	r2, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4002dc:	684b      	ldr	r3, [r1, #4]
  4002de:	f003 030f 	and.w	r3, r3, #15
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
  4002e2:	8a8c      	ldrh	r4, [r1, #20]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4002e4:	4323      	orrs	r3, r4
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
  4002e6:	890c      	ldrh	r4, [r1, #8]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4002e8:	4323      	orrs	r3, r4
			(p_channel->polarity << 9) |
  4002ea:	7a8c      	ldrb	r4, [r1, #10]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4002ec:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
			(p_channel->b_deadtime_generator << 16) |
  4002f0:	7d8c      	ldrb	r4, [r1, #22]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4002f2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
  4002f6:	7dcc      	ldrb	r4, [r1, #23]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4002f8:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
  4002fc:	7e0c      	ldrb	r4, [r1, #24]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4002fe:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
  400302:	eb00 1442 	add.w	r4, r0, r2, lsl #5
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  400306:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  40030a:	68cb      	ldr	r3, [r1, #12]
  40030c:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  400310:	690b      	ldr	r3, [r1, #16]
  400312:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
  400316:	7d8b      	ldrb	r3, [r1, #22]
  400318:	b13b      	cbz	r3, 40032a <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
  40031a:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
  40031c:	8b4b      	ldrh	r3, [r1, #26]
  40031e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
  400322:	eb00 1442 	add.w	r4, r0, r2, lsl #5
  400326:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
  40032a:	6c85      	ldr	r5, [r0, #72]	; 0x48
  40032c:	f04f 1301 	mov.w	r3, #65537	; 0x10001
  400330:	4093      	lsls	r3, r2
  400332:	43db      	mvns	r3, r3
  400334:	401d      	ands	r5, r3
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
  400336:	7fcc      	ldrb	r4, [r1, #31]
  400338:	fa04 f602 	lsl.w	r6, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
  40033c:	7f8c      	ldrb	r4, [r1, #30]
  40033e:	4094      	lsls	r4, r2
  400340:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  400344:	432c      	orrs	r4, r5
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
  400346:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
  400348:	6c44      	ldr	r4, [r0, #68]	; 0x44
  40034a:	4023      	ands	r3, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
  40034c:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
  400350:	fa04 f502 	lsl.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
  400354:	f891 4020 	ldrb.w	r4, [r1, #32]
  400358:	4094      	lsls	r4, r2
  40035a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40035e:	4323      	orrs	r3, r4
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
  400360:	6443      	str	r3, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
  400362:	2301      	movs	r3, #1
  400364:	4093      	lsls	r3, r2
	if (p_channel->b_sync_ch) {
  400366:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
  40036a:	b31c      	cbz	r4, 4003b4 <pwm_channel_init+0xdc>
		p_pwm->PWM_SCM |= channel;
  40036c:	6a04      	ldr	r4, [r0, #32]
  40036e:	431c      	orrs	r4, r3
  400370:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
  400372:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
  400376:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
  400378:	6e84      	ldr	r4, [r0, #104]	; 0x68
  40037a:	bf0c      	ite	eq
  40037c:	431c      	orreq	r4, r3
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
  40037e:	439c      	bicne	r4, r3
  400380:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
  400382:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
  400386:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
  400388:	6e84      	ldr	r4, [r0, #104]	; 0x68
  40038a:	bf0c      	ite	eq
  40038c:	ea44 4303 	orreq.w	r3, r4, r3, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
  400390:	ea24 4303 	bicne.w	r3, r4, r3, lsl #16
  400394:	6683      	str	r3, [r0, #104]	; 0x68
		p_pwm->PWM_FPE2 = fault_enable_reg;
	}
#endif

#if (SAM3U || SAM3S || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	ch_num *= 8;
  400396:	00d2      	lsls	r2, r2, #3
	fault_enable_reg = p_pwm->PWM_FPE;
  400398:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
	fault_enable_reg &= ~(0xFF << ch_num);
  40039a:	23ff      	movs	r3, #255	; 0xff
  40039c:	4093      	lsls	r3, r2
  40039e:	ea24 0403 	bic.w	r4, r4, r3
	fault_enable_reg |= ((p_channel->fault_id) << ch_num);
  4003a2:	f891 3023 	ldrb.w	r3, [r1, #35]	; 0x23
  4003a6:	fa03 f202 	lsl.w	r2, r3, r2
  4003aa:	4322      	orrs	r2, r4
	p_pwm->PWM_FPE = fault_enable_reg;
  4003ac:	66c2      	str	r2, [r0, #108]	; 0x6c
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
  4003ae:	2000      	movs	r0, #0
  4003b0:	bc70      	pop	{r4, r5, r6}
  4003b2:	4770      	bx	lr
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
  4003b4:	6a04      	ldr	r4, [r0, #32]
  4003b6:	ea24 0403 	bic.w	r4, r4, r3
  4003ba:	6204      	str	r4, [r0, #32]
  4003bc:	e7d9      	b.n	400372 <pwm_channel_init+0x9a>

004003be <pwm_channel_update_duty>:
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  4003be:	690b      	ldr	r3, [r1, #16]
  4003c0:	4293      	cmp	r3, r2
  4003c2:	d202      	bcs.n	4003ca <pwm_channel_update_duty+0xc>
		return PWM_INVALID_ARGUMENT;
  4003c4:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
  4003c8:	4770      	bx	lr
	uint32_t ch_num = p_channel->channel;
  4003ca:	680b      	ldr	r3, [r1, #0]
		p_channel->ul_duty = ul_duty;
  4003cc:	60ca      	str	r2, [r1, #12]
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
  4003ce:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  4003d2:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
	return 0;
  4003d6:	2000      	movs	r0, #0
  4003d8:	4770      	bx	lr

004003da <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
  4003da:	2301      	movs	r3, #1
  4003dc:	fa03 f101 	lsl.w	r1, r3, r1
  4003e0:	6041      	str	r1, [r0, #4]
  4003e2:	4770      	bx	lr

004003e4 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
  4003e4:	2301      	movs	r3, #1
  4003e6:	fa03 f101 	lsl.w	r1, r3, r1
  4003ea:	6081      	str	r1, [r0, #8]
  4003ec:	4770      	bx	lr

004003ee <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4003ee:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003f0:	0189      	lsls	r1, r1, #6
  4003f2:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4003f4:	2402      	movs	r4, #2
  4003f6:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4003f8:	f04f 31ff 	mov.w	r1, #4294967295
  4003fc:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4003fe:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400400:	605a      	str	r2, [r3, #4]
}
  400402:	bc10      	pop	{r4}
  400404:	4770      	bx	lr

00400406 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400406:	0189      	lsls	r1, r1, #6
  400408:	2305      	movs	r3, #5
  40040a:	5043      	str	r3, [r0, r1]
  40040c:	4770      	bx	lr

0040040e <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40040e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400412:	61ca      	str	r2, [r1, #28]
  400414:	4770      	bx	lr

00400416 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400416:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  40041a:	624a      	str	r2, [r1, #36]	; 0x24
  40041c:	4770      	bx	lr

0040041e <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40041e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400422:	6a08      	ldr	r0, [r1, #32]
}
  400424:	4770      	bx	lr

00400426 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400426:	b4f0      	push	{r4, r5, r6, r7}
  400428:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40042a:	2402      	movs	r4, #2
  40042c:	9401      	str	r4, [sp, #4]
  40042e:	2408      	movs	r4, #8
  400430:	9402      	str	r4, [sp, #8]
  400432:	2420      	movs	r4, #32
  400434:	9403      	str	r4, [sp, #12]
  400436:	2480      	movs	r4, #128	; 0x80
  400438:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  40043a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40043c:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40043e:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400440:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400444:	d814      	bhi.n	400470 <tc_find_mck_divisor+0x4a>
  400446:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400448:	42a0      	cmp	r0, r4
  40044a:	d217      	bcs.n	40047c <tc_find_mck_divisor+0x56>
  40044c:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  40044e:	af01      	add	r7, sp, #4
  400450:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400454:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400458:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  40045a:	4284      	cmp	r4, r0
  40045c:	d30a      	bcc.n	400474 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  40045e:	4286      	cmp	r6, r0
  400460:	d90d      	bls.n	40047e <tc_find_mck_divisor+0x58>
			ul_index++) {
  400462:	3501      	adds	r5, #1
	for (ul_index = 0;
  400464:	2d05      	cmp	r5, #5
  400466:	d1f3      	bne.n	400450 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400468:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  40046a:	b006      	add	sp, #24
  40046c:	bcf0      	pop	{r4, r5, r6, r7}
  40046e:	4770      	bx	lr
			return 0;
  400470:	2000      	movs	r0, #0
  400472:	e7fa      	b.n	40046a <tc_find_mck_divisor+0x44>
  400474:	2000      	movs	r0, #0
  400476:	e7f8      	b.n	40046a <tc_find_mck_divisor+0x44>
	return 1;
  400478:	2001      	movs	r0, #1
  40047a:	e7f6      	b.n	40046a <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  40047c:	2500      	movs	r5, #0
	if (p_uldiv) {
  40047e:	b12a      	cbz	r2, 40048c <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400480:	a906      	add	r1, sp, #24
  400482:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400486:	f851 1c14 	ldr.w	r1, [r1, #-20]
  40048a:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  40048c:	2b00      	cmp	r3, #0
  40048e:	d0f3      	beq.n	400478 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400490:	601d      	str	r5, [r3, #0]
	return 1;
  400492:	2001      	movs	r0, #1
  400494:	e7e9      	b.n	40046a <tc_find_mck_divisor+0x44>

00400496 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400496:	6943      	ldr	r3, [r0, #20]
  400498:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40049c:	bf1d      	ittte	ne
  40049e:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4004a2:	61c1      	strne	r1, [r0, #28]
	return 0;
  4004a4:	2000      	movne	r0, #0
		return 1;
  4004a6:	2001      	moveq	r0, #1
}
  4004a8:	4770      	bx	lr

004004aa <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4004aa:	6943      	ldr	r3, [r0, #20]
  4004ac:	f013 0f01 	tst.w	r3, #1
  4004b0:	d005      	beq.n	4004be <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4004b2:	6983      	ldr	r3, [r0, #24]
  4004b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4004b8:	600b      	str	r3, [r1, #0]

	return 0;
  4004ba:	2000      	movs	r0, #0
  4004bc:	4770      	bx	lr
		return 1;
  4004be:	2001      	movs	r0, #1
}
  4004c0:	4770      	bx	lr

004004c2 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  4004c2:	0109      	lsls	r1, r1, #4
  4004c4:	5042      	str	r2, [r0, r1]
  4004c6:	4770      	bx	lr

004004c8 <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  4004c8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4004cc:	604a      	str	r2, [r1, #4]
  4004ce:	4770      	bx	lr

004004d0 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  4004d0:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4004d4:	608a      	str	r2, [r1, #8]
  4004d6:	4770      	bx	lr

004004d8 <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  4004d8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4004dc:	60ca      	str	r2, [r1, #12]
  4004de:	4770      	bx	lr

004004e0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4004e0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4004e2:	23ac      	movs	r3, #172	; 0xac
  4004e4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4004e6:	680b      	ldr	r3, [r1, #0]
  4004e8:	684a      	ldr	r2, [r1, #4]
  4004ea:	fbb3 f3f2 	udiv	r3, r3, r2
  4004ee:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4004f0:	1e5c      	subs	r4, r3, #1
  4004f2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4004f6:	4294      	cmp	r4, r2
  4004f8:	d80b      	bhi.n	400512 <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  4004fa:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4004fc:	688b      	ldr	r3, [r1, #8]
  4004fe:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400500:	f240 2302 	movw	r3, #514	; 0x202
  400504:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400508:	2350      	movs	r3, #80	; 0x50
  40050a:	6003      	str	r3, [r0, #0]

	return 0;
  40050c:	2000      	movs	r0, #0
}
  40050e:	bc10      	pop	{r4}
  400510:	4770      	bx	lr
		return 1;
  400512:	2001      	movs	r0, #1
  400514:	e7fb      	b.n	40050e <uart_init+0x2e>

00400516 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400516:	6943      	ldr	r3, [r0, #20]
  400518:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40051c:	bf1a      	itte	ne
  40051e:	61c1      	strne	r1, [r0, #28]
	return 0;
  400520:	2000      	movne	r0, #0
		return 1;
  400522:	2001      	moveq	r0, #1
}
  400524:	4770      	bx	lr

00400526 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400526:	6943      	ldr	r3, [r0, #20]
  400528:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40052c:	bf1d      	ittte	ne
  40052e:	6983      	ldrne	r3, [r0, #24]
  400530:	700b      	strbne	r3, [r1, #0]
	return 0;
  400532:	2000      	movne	r0, #0
		return 1;
  400534:	2001      	moveq	r0, #1
}
  400536:	4770      	bx	lr

00400538 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400538:	4b0b      	ldr	r3, [pc, #44]	; (400568 <ili93xx_write_ram_prepare+0x30>)
  40053a:	781b      	ldrb	r3, [r3, #0]
  40053c:	2b01      	cmp	r3, #1
  40053e:	d002      	beq.n	400546 <ili93xx_write_ram_prepare+0xe>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400540:	2b02      	cmp	r3, #2
  400542:	d007      	beq.n	400554 <ili93xx_write_ram_prepare+0x1c>
  400544:	4770      	bx	lr
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400546:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40054a:	2200      	movs	r2, #0
  40054c:	701a      	strb	r2, [r3, #0]
  40054e:	2222      	movs	r2, #34	; 0x22
  400550:	701a      	strb	r2, [r3, #0]
  400552:	4770      	bx	lr
  400554:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400558:	222c      	movs	r2, #44	; 0x2c
  40055a:	701a      	strb	r2, [r3, #0]
  40055c:	2200      	movs	r2, #0
  40055e:	701a      	strb	r2, [r3, #0]
  400560:	223c      	movs	r2, #60	; 0x3c
  400562:	701a      	strb	r2, [r3, #0]
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
		LCD_IR(0);
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
	}
}
  400564:	e7ee      	b.n	400544 <ili93xx_write_ram_prepare+0xc>
  400566:	bf00      	nop
  400568:	200009e4 	.word	0x200009e4

0040056c <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  40056c:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400570:	4b03      	ldr	r3, [pc, #12]	; (400580 <ili93xx_write_ram+0x14>)
  400572:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  400574:	f3c0 2207 	ubfx	r2, r0, #8, #8
  400578:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  40057a:	b2c0      	uxtb	r0, r0
  40057c:	7018      	strb	r0, [r3, #0]
  40057e:	4770      	bx	lr
  400580:	61000002 	.word	0x61000002

00400584 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  400584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400588:	4607      	mov	r7, r0
  40058a:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  40058c:	f031 0907 	bics.w	r9, r1, #7
  400590:	d023      	beq.n	4005da <ili93xx_write_ram_buffer+0x56>
  400592:	4604      	mov	r4, r0
  400594:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400596:	4d12      	ldr	r5, [pc, #72]	; (4005e0 <ili93xx_write_ram_buffer+0x5c>)
  400598:	6820      	ldr	r0, [r4, #0]
  40059a:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  40059c:	6860      	ldr	r0, [r4, #4]
  40059e:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  4005a0:	68a0      	ldr	r0, [r4, #8]
  4005a2:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  4005a4:	68e0      	ldr	r0, [r4, #12]
  4005a6:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  4005a8:	6920      	ldr	r0, [r4, #16]
  4005aa:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  4005ac:	6960      	ldr	r0, [r4, #20]
  4005ae:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  4005b0:	69a0      	ldr	r0, [r4, #24]
  4005b2:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  4005b4:	69e0      	ldr	r0, [r4, #28]
  4005b6:	47a8      	blx	r5
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4005b8:	3608      	adds	r6, #8
  4005ba:	3420      	adds	r4, #32
  4005bc:	454e      	cmp	r6, r9
  4005be:	d3eb      	bcc.n	400598 <ili93xx_write_ram_buffer+0x14>
	}
	for (; ul_addr < ul_size; ul_addr++) {
  4005c0:	4546      	cmp	r6, r8
  4005c2:	d208      	bcs.n	4005d6 <ili93xx_write_ram_buffer+0x52>
  4005c4:	eb07 0786 	add.w	r7, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4005c8:	4d05      	ldr	r5, [pc, #20]	; (4005e0 <ili93xx_write_ram_buffer+0x5c>)
  4005ca:	f857 0b04 	ldr.w	r0, [r7], #4
  4005ce:	47a8      	blx	r5
	for (; ul_addr < ul_size; ul_addr++) {
  4005d0:	3601      	adds	r6, #1
  4005d2:	45b0      	cmp	r8, r6
  4005d4:	d1f9      	bne.n	4005ca <ili93xx_write_ram_buffer+0x46>
  4005d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4005da:	464e      	mov	r6, r9
  4005dc:	e7f0      	b.n	4005c0 <ili93xx_write_ram_buffer+0x3c>
  4005de:	bf00      	nop
  4005e0:	0040056d 	.word	0x0040056d

004005e4 <ili93xx_write_register_word>:
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4005e4:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4005e8:	2200      	movs	r2, #0
  4005ea:	701a      	strb	r2, [r3, #0]
  4005ec:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  4005ee:	0a0a      	lsrs	r2, r1, #8
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4005f0:	3302      	adds	r3, #2
  4005f2:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  4005f4:	b2c9      	uxtb	r1, r1
  4005f6:	7019      	strb	r1, [r3, #0]
  4005f8:	4770      	bx	lr
	...

004005fc <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  4005fc:	b410      	push	{r4}
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4005fe:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400602:	2400      	movs	r4, #0
  400604:	701c      	strb	r4, [r3, #0]
  400606:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400608:	b14a      	cbz	r2, 40061e <ili93xx_write_register+0x22>
  40060a:	1e4b      	subs	r3, r1, #1
  40060c:	1e50      	subs	r0, r2, #1
  40060e:	fa51 f180 	uxtab	r1, r1, r0
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400612:	4804      	ldr	r0, [pc, #16]	; (400624 <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  400614:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  400618:	7002      	strb	r2, [r0, #0]
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  40061a:	428b      	cmp	r3, r1
  40061c:	d1fa      	bne.n	400614 <ili93xx_write_register+0x18>
	}
}
  40061e:	bc10      	pop	{r4}
  400620:	4770      	bx	lr
  400622:	bf00      	nop
  400624:	61000002 	.word	0x61000002

00400628 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400628:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  40062a:	2300      	movs	r3, #0
  40062c:	9301      	str	r3, [sp, #4]
  40062e:	9b01      	ldr	r3, [sp, #4]
  400630:	4298      	cmp	r0, r3
  400632:	d911      	bls.n	400658 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  400634:	2100      	movs	r1, #0
  400636:	4a09      	ldr	r2, [pc, #36]	; (40065c <ili93xx_delay+0x34>)
  400638:	9101      	str	r1, [sp, #4]
  40063a:	9b01      	ldr	r3, [sp, #4]
  40063c:	4293      	cmp	r3, r2
  40063e:	d805      	bhi.n	40064c <ili93xx_delay+0x24>
  400640:	9b01      	ldr	r3, [sp, #4]
  400642:	3301      	adds	r3, #1
  400644:	9301      	str	r3, [sp, #4]
  400646:	9b01      	ldr	r3, [sp, #4]
  400648:	4293      	cmp	r3, r2
  40064a:	d9f9      	bls.n	400640 <ili93xx_delay+0x18>
	for (i = 0; i < ul_ms; i++) {
  40064c:	9b01      	ldr	r3, [sp, #4]
  40064e:	3301      	adds	r3, #1
  400650:	9301      	str	r3, [sp, #4]
  400652:	9b01      	ldr	r3, [sp, #4]
  400654:	4283      	cmp	r3, r0
  400656:	d3ef      	bcc.n	400638 <ili93xx_delay+0x10>
		}
	}
}
  400658:	b002      	add	sp, #8
  40065a:	4770      	bx	lr
  40065c:	0001869f 	.word	0x0001869f

00400660 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400660:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  400662:	4c15      	ldr	r4, [pc, #84]	; (4006b8 <ili93xx_check_box_coordinates+0x58>)
  400664:	6824      	ldr	r4, [r4, #0]
  400666:	6805      	ldr	r5, [r0, #0]
  400668:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  40066a:	bf24      	itt	cs
  40066c:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400670:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  400672:	6815      	ldr	r5, [r2, #0]
  400674:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400676:	bf9c      	itt	ls
  400678:	f104 34ff 	addls.w	r4, r4, #4294967295
  40067c:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  40067e:	4c0f      	ldr	r4, [pc, #60]	; (4006bc <ili93xx_check_box_coordinates+0x5c>)
  400680:	6824      	ldr	r4, [r4, #0]
  400682:	680d      	ldr	r5, [r1, #0]
  400684:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400686:	bf24      	itt	cs
  400688:	f104 35ff 	addcs.w	r5, r4, #4294967295
  40068c:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  40068e:	681d      	ldr	r5, [r3, #0]
  400690:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  400692:	bf9c      	itt	ls
  400694:	f104 34ff 	addls.w	r4, r4, #4294967295
  400698:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  40069a:	6804      	ldr	r4, [r0, #0]
  40069c:	6815      	ldr	r5, [r2, #0]
  40069e:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  4006a0:	bf84      	itt	hi
  4006a2:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  4006a4:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4006a6:	680a      	ldr	r2, [r1, #0]
  4006a8:	6818      	ldr	r0, [r3, #0]
  4006aa:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  4006ac:	bf84      	itt	hi
  4006ae:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  4006b0:	601a      	strhi	r2, [r3, #0]
	}
}
  4006b2:	bc30      	pop	{r4, r5}
  4006b4:	4770      	bx	lr
  4006b6:	bf00      	nop
  4006b8:	20000000 	.word	0x20000000
  4006bc:	20000004 	.word	0x20000004

004006c0 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  4006c0:	b082      	sub	sp, #8
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4006c2:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4006c6:	2200      	movs	r2, #0
  4006c8:	701a      	strb	r2, [r3, #0]
  4006ca:	22d3      	movs	r2, #211	; 0xd3
  4006cc:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  4006ce:	491a      	ldr	r1, [pc, #104]	; (400738 <ili93xx_device_type_identify+0x78>)
  4006d0:	780b      	ldrb	r3, [r1, #0]
		p_data[i] = LCD_RD();
  4006d2:	f88d 3000 	strb.w	r3, [sp]
  4006d6:	780b      	ldrb	r3, [r1, #0]
  4006d8:	f88d 3001 	strb.w	r3, [sp, #1]
  4006dc:	780b      	ldrb	r3, [r1, #0]
  4006de:	b2da      	uxtb	r2, r3
  4006e0:	f88d 2002 	strb.w	r2, [sp, #2]
  4006e4:	780b      	ldrb	r3, [r1, #0]
  4006e6:	b2db      	uxtb	r3, r3
  4006e8:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  4006ec:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  4006f0:	b29b      	uxth	r3, r3
  4006f2:	f249 3241 	movw	r2, #37697	; 0x9341
  4006f6:	4293      	cmp	r3, r2
  4006f8:	d014      	beq.n	400724 <ili93xx_device_type_identify+0x64>
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4006fa:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4006fe:	2200      	movs	r2, #0
  400700:	701a      	strb	r2, [r3, #0]
  400702:	701a      	strb	r2, [r3, #0]
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400704:	490c      	ldr	r1, [pc, #48]	; (400738 <ili93xx_device_type_identify+0x78>)
  400706:	780b      	ldrb	r3, [r1, #0]
  400708:	b2da      	uxtb	r2, r3
		p_data[i] = LCD_RD();
  40070a:	f88d 2000 	strb.w	r2, [sp]
  40070e:	780b      	ldrb	r3, [r1, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  400710:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  400714:	b29b      	uxth	r3, r3
  400716:	f249 3225 	movw	r2, #37669	; 0x9325
  40071a:	4293      	cmp	r3, r2
  40071c:	d007      	beq.n	40072e <ili93xx_device_type_identify+0x6e>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
		return 0;
	}

	return 1;
  40071e:	2001      	movs	r0, #1
}
  400720:	b002      	add	sp, #8
  400722:	4770      	bx	lr
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400724:	2202      	movs	r2, #2
  400726:	4b05      	ldr	r3, [pc, #20]	; (40073c <ili93xx_device_type_identify+0x7c>)
  400728:	701a      	strb	r2, [r3, #0]
		return 0;
  40072a:	2000      	movs	r0, #0
  40072c:	e7f8      	b.n	400720 <ili93xx_device_type_identify+0x60>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  40072e:	2201      	movs	r2, #1
  400730:	4b02      	ldr	r3, [pc, #8]	; (40073c <ili93xx_device_type_identify+0x7c>)
  400732:	701a      	strb	r2, [r3, #0]
		return 0;
  400734:	2000      	movs	r0, #0
  400736:	e7f3      	b.n	400720 <ili93xx_device_type_identify+0x60>
  400738:	61000002 	.word	0x61000002
  40073c:	200009e4 	.word	0x200009e4

00400740 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  400740:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400742:	4b09      	ldr	r3, [pc, #36]	; (400768 <ili93xx_display_on+0x28>)
  400744:	781b      	ldrb	r3, [r3, #0]
  400746:	2b01      	cmp	r3, #1
  400748:	d002      	beq.n	400750 <ili93xx_display_on+0x10>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40074a:	2b02      	cmp	r3, #2
  40074c:	d006      	beq.n	40075c <ili93xx_display_on+0x1c>
  40074e:	bd08      	pop	{r3, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  400750:	f240 1133 	movw	r1, #307	; 0x133
  400754:	2007      	movs	r0, #7
  400756:	4b05      	ldr	r3, [pc, #20]	; (40076c <ili93xx_display_on+0x2c>)
  400758:	4798      	blx	r3
  40075a:	bd08      	pop	{r3, pc}
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  40075c:	2200      	movs	r2, #0
  40075e:	4611      	mov	r1, r2
  400760:	2029      	movs	r0, #41	; 0x29
  400762:	4b03      	ldr	r3, [pc, #12]	; (400770 <ili93xx_display_on+0x30>)
  400764:	4798      	blx	r3
	}
}
  400766:	e7f2      	b.n	40074e <ili93xx_display_on+0xe>
  400768:	200009e4 	.word	0x200009e4
  40076c:	004005e5 	.word	0x004005e5
  400770:	004005fd 	.word	0x004005fd

00400774 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400774:	4a04      	ldr	r2, [pc, #16]	; (400788 <ili93xx_set_foreground_color+0x14>)
  400776:	1f13      	subs	r3, r2, #4
  400778:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  40077c:	f843 0f04 	str.w	r0, [r3, #4]!
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400780:	4293      	cmp	r3, r2
  400782:	d1fb      	bne.n	40077c <ili93xx_set_foreground_color+0x8>
	}
}
  400784:	4770      	bx	lr
  400786:	bf00      	nop
  400788:	200009e8 	.word	0x200009e8

0040078c <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  40078c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400790:	b082      	sub	sp, #8
  400792:	460c      	mov	r4, r1
  400794:	4617      	mov	r7, r2
  400796:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400798:	4b23      	ldr	r3, [pc, #140]	; (400828 <ili93xx_set_window+0x9c>)
  40079a:	781b      	ldrb	r3, [r3, #0]
  40079c:	2b01      	cmp	r3, #1
  40079e:	d004      	beq.n	4007aa <ili93xx_set_window+0x1e>
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4007a0:	2b02      	cmp	r3, #2
  4007a2:	d017      	beq.n	4007d4 <ili93xx_set_window+0x48>
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
				       paratable, 4);
	}
}
  4007a4:	b002      	add	sp, #8
  4007a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  4007aa:	b285      	uxth	r5, r0
  4007ac:	4629      	mov	r1, r5
  4007ae:	2050      	movs	r0, #80	; 0x50
  4007b0:	f8df 807c 	ldr.w	r8, [pc, #124]	; 400830 <ili93xx_set_window+0xa4>
  4007b4:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  4007b6:	1e78      	subs	r0, r7, #1
  4007b8:	4428      	add	r0, r5
  4007ba:	b281      	uxth	r1, r0
  4007bc:	2051      	movs	r0, #81	; 0x51
  4007be:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  4007c0:	b2a4      	uxth	r4, r4
  4007c2:	4621      	mov	r1, r4
  4007c4:	2052      	movs	r0, #82	; 0x52
  4007c6:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  4007c8:	3e01      	subs	r6, #1
  4007ca:	4434      	add	r4, r6
  4007cc:	b2a1      	uxth	r1, r4
  4007ce:	2053      	movs	r0, #83	; 0x53
  4007d0:	47c0      	blx	r8
  4007d2:	e7e7      	b.n	4007a4 <ili93xx_set_window+0x18>
		paratable[0] = (ul_x >> 8) & 0xFF;
  4007d4:	0a03      	lsrs	r3, r0, #8
  4007d6:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  4007da:	b2c2      	uxtb	r2, r0
  4007dc:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  4007e0:	1e7b      	subs	r3, r7, #1
  4007e2:	4418      	add	r0, r3
  4007e4:	0a00      	lsrs	r0, r0, #8
  4007e6:	f88d 0006 	strb.w	r0, [sp, #6]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  4007ea:	461f      	mov	r7, r3
  4007ec:	4417      	add	r7, r2
  4007ee:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  4007f2:	2204      	movs	r2, #4
  4007f4:	eb0d 0102 	add.w	r1, sp, r2
  4007f8:	202a      	movs	r0, #42	; 0x2a
  4007fa:	4d0c      	ldr	r5, [pc, #48]	; (40082c <ili93xx_set_window+0xa0>)
  4007fc:	47a8      	blx	r5
		paratable[0] = (ul_y >> 8) & 0xFF;
  4007fe:	0a23      	lsrs	r3, r4, #8
  400800:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  400804:	b2e2      	uxtb	r2, r4
  400806:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  40080a:	1e73      	subs	r3, r6, #1
  40080c:	441c      	add	r4, r3
  40080e:	0a24      	lsrs	r4, r4, #8
  400810:	f88d 4006 	strb.w	r4, [sp, #6]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  400814:	461e      	mov	r6, r3
  400816:	4416      	add	r6, r2
  400818:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  40081c:	2204      	movs	r2, #4
  40081e:	eb0d 0102 	add.w	r1, sp, r2
  400822:	202b      	movs	r0, #43	; 0x2b
  400824:	47a8      	blx	r5
}
  400826:	e7bd      	b.n	4007a4 <ili93xx_set_window+0x18>
  400828:	200009e4 	.word	0x200009e4
  40082c:	004005fd 	.word	0x004005fd
  400830:	004005e5 	.word	0x004005e5

00400834 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  400834:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400836:	4b07      	ldr	r3, [pc, #28]	; (400854 <ili93xx_set_cursor_position+0x20>)
  400838:	781b      	ldrb	r3, [r3, #0]
  40083a:	2b01      	cmp	r3, #1
  40083c:	d000      	beq.n	400840 <ili93xx_set_cursor_position+0xc>
  40083e:	bd38      	pop	{r3, r4, r5, pc}
  400840:	460c      	mov	r4, r1
  400842:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  400844:	2020      	movs	r0, #32
  400846:	4d04      	ldr	r5, [pc, #16]	; (400858 <ili93xx_set_cursor_position+0x24>)
  400848:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  40084a:	4621      	mov	r1, r4
  40084c:	2021      	movs	r0, #33	; 0x21
  40084e:	47a8      	blx	r5
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  400850:	e7f5      	b.n	40083e <ili93xx_set_cursor_position+0xa>
  400852:	bf00      	nop
  400854:	200009e4 	.word	0x200009e4
  400858:	004005e5 	.word	0x004005e5

0040085c <ili93xx_init>:
{
  40085c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400860:	b083      	sub	sp, #12
  400862:	4606      	mov	r6, r0
	if (ili93xx_device_type_identify() != 0) {
  400864:	4bac      	ldr	r3, [pc, #688]	; (400b18 <ili93xx_init+0x2bc>)
  400866:	4798      	blx	r3
  400868:	2800      	cmp	r0, #0
  40086a:	f040 8152 	bne.w	400b12 <ili93xx_init+0x2b6>
	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  40086e:	22f0      	movs	r2, #240	; 0xf0
  400870:	4baa      	ldr	r3, [pc, #680]	; (400b1c <ili93xx_init+0x2c0>)
  400872:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400874:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400878:	4ba9      	ldr	r3, [pc, #676]	; (400b20 <ili93xx_init+0x2c4>)
  40087a:	601a      	str	r2, [r3, #0]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40087c:	4ba9      	ldr	r3, [pc, #676]	; (400b24 <ili93xx_init+0x2c8>)
  40087e:	781b      	ldrb	r3, [r3, #0]
  400880:	2b01      	cmp	r3, #1
  400882:	d006      	beq.n	400892 <ili93xx_init+0x36>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400884:	2b02      	cmp	r3, #2
  400886:	f000 80b5 	beq.w	4009f4 <ili93xx_init+0x198>
		return 1;
  40088a:	2001      	movs	r0, #1
}
  40088c:	b003      	add	sp, #12
  40088e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400892:	2133      	movs	r1, #51	; 0x33
  400894:	2007      	movs	r0, #7
  400896:	4ca4      	ldr	r4, [pc, #656]	; (400b28 <ili93xx_init+0x2cc>)
  400898:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40089a:	2100      	movs	r1, #0
  40089c:	2010      	movs	r0, #16
  40089e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  4008a0:	2101      	movs	r1, #1
  4008a2:	2000      	movs	r0, #0
  4008a4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  4008a6:	f44f 7180 	mov.w	r1, #256	; 0x100
  4008aa:	2001      	movs	r0, #1
  4008ac:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  4008ae:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  4008b2:	2002      	movs	r0, #2
  4008b4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  4008b6:	2100      	movs	r1, #0
  4008b8:	2004      	movs	r0, #4
  4008ba:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  4008bc:	f240 2107 	movw	r1, #519	; 0x207
  4008c0:	2008      	movs	r0, #8
  4008c2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  4008c4:	2100      	movs	r1, #0
  4008c6:	2009      	movs	r0, #9
  4008c8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  4008ca:	2100      	movs	r1, #0
  4008cc:	200a      	movs	r0, #10
  4008ce:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  4008d0:	2100      	movs	r1, #0
  4008d2:	200c      	movs	r0, #12
  4008d4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  4008d6:	2100      	movs	r1, #0
  4008d8:	200d      	movs	r0, #13
  4008da:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  4008dc:	2100      	movs	r1, #0
  4008de:	200f      	movs	r0, #15
  4008e0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  4008e2:	2100      	movs	r1, #0
  4008e4:	2010      	movs	r0, #16
  4008e6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  4008e8:	2100      	movs	r1, #0
  4008ea:	2011      	movs	r0, #17
  4008ec:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  4008ee:	2100      	movs	r1, #0
  4008f0:	2012      	movs	r0, #18
  4008f2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  4008f4:	2100      	movs	r1, #0
  4008f6:	2013      	movs	r0, #19
  4008f8:	47a0      	blx	r4
		ili93xx_delay(200);
  4008fa:	20c8      	movs	r0, #200	; 0xc8
  4008fc:	4d8b      	ldr	r5, [pc, #556]	; (400b2c <ili93xx_init+0x2d0>)
  4008fe:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400900:	f241 2190 	movw	r1, #4752	; 0x1290
  400904:	2010      	movs	r0, #16
  400906:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400908:	f240 2127 	movw	r1, #551	; 0x227
  40090c:	2011      	movs	r0, #17
  40090e:	47a0      	blx	r4
		ili93xx_delay(50);
  400910:	2032      	movs	r0, #50	; 0x32
  400912:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400914:	211b      	movs	r1, #27
  400916:	2012      	movs	r0, #18
  400918:	47a0      	blx	r4
		ili93xx_delay(50);
  40091a:	2032      	movs	r0, #50	; 0x32
  40091c:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  40091e:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  400922:	2013      	movs	r0, #19
  400924:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400926:	2119      	movs	r1, #25
  400928:	2029      	movs	r0, #41	; 0x29
  40092a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  40092c:	210d      	movs	r1, #13
  40092e:	202b      	movs	r0, #43	; 0x2b
  400930:	47a0      	blx	r4
		ili93xx_delay(50);
  400932:	2032      	movs	r0, #50	; 0x32
  400934:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  400936:	2100      	movs	r1, #0
  400938:	2030      	movs	r0, #48	; 0x30
  40093a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  40093c:	f44f 7101 	mov.w	r1, #516	; 0x204
  400940:	2031      	movs	r0, #49	; 0x31
  400942:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400944:	f44f 7100 	mov.w	r1, #512	; 0x200
  400948:	2032      	movs	r0, #50	; 0x32
  40094a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  40094c:	2107      	movs	r1, #7
  40094e:	2035      	movs	r0, #53	; 0x35
  400950:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  400952:	f241 4104 	movw	r1, #5124	; 0x1404
  400956:	2036      	movs	r0, #54	; 0x36
  400958:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  40095a:	f240 7105 	movw	r1, #1797	; 0x705
  40095e:	2037      	movs	r0, #55	; 0x37
  400960:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  400962:	f240 3105 	movw	r1, #773	; 0x305
  400966:	2038      	movs	r0, #56	; 0x38
  400968:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  40096a:	f240 7107 	movw	r1, #1799	; 0x707
  40096e:	2039      	movs	r0, #57	; 0x39
  400970:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  400972:	f240 7101 	movw	r1, #1793	; 0x701
  400976:	203c      	movs	r0, #60	; 0x3c
  400978:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  40097a:	210e      	movs	r1, #14
  40097c:	203d      	movs	r0, #61	; 0x3d
  40097e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  400980:	f24d 0110 	movw	r1, #53264	; 0xd010
  400984:	2003      	movs	r0, #3
  400986:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400988:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  40098c:	2060      	movs	r0, #96	; 0x60
  40098e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400990:	2101      	movs	r1, #1
  400992:	2061      	movs	r0, #97	; 0x61
  400994:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400996:	2100      	movs	r1, #0
  400998:	206a      	movs	r0, #106	; 0x6a
  40099a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  40099c:	2100      	movs	r1, #0
  40099e:	2080      	movs	r0, #128	; 0x80
  4009a0:	47a0      	blx	r4
		ili93xx_write_register_word(
  4009a2:	2100      	movs	r1, #0
  4009a4:	2081      	movs	r0, #129	; 0x81
  4009a6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  4009a8:	2100      	movs	r1, #0
  4009aa:	2082      	movs	r0, #130	; 0x82
  4009ac:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  4009ae:	2100      	movs	r1, #0
  4009b0:	2083      	movs	r0, #131	; 0x83
  4009b2:	47a0      	blx	r4
		ili93xx_write_register_word(
  4009b4:	2100      	movs	r1, #0
  4009b6:	2084      	movs	r0, #132	; 0x84
  4009b8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  4009ba:	2100      	movs	r1, #0
  4009bc:	2085      	movs	r0, #133	; 0x85
  4009be:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  4009c0:	2110      	movs	r1, #16
  4009c2:	2090      	movs	r0, #144	; 0x90
  4009c4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  4009c6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4009ca:	2092      	movs	r0, #146	; 0x92
  4009cc:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  4009ce:	f44f 7188 	mov.w	r1, #272	; 0x110
  4009d2:	2095      	movs	r0, #149	; 0x95
  4009d4:	47a0      	blx	r4
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4009d6:	6873      	ldr	r3, [r6, #4]
  4009d8:	6832      	ldr	r2, [r6, #0]
  4009da:	2100      	movs	r1, #0
  4009dc:	4608      	mov	r0, r1
  4009de:	4c54      	ldr	r4, [pc, #336]	; (400b30 <ili93xx_init+0x2d4>)
  4009e0:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  4009e2:	68b0      	ldr	r0, [r6, #8]
  4009e4:	4b53      	ldr	r3, [pc, #332]	; (400b34 <ili93xx_init+0x2d8>)
  4009e6:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  4009e8:	2100      	movs	r1, #0
  4009ea:	4608      	mov	r0, r1
  4009ec:	4b52      	ldr	r3, [pc, #328]	; (400b38 <ili93xx_init+0x2dc>)
  4009ee:	4798      	blx	r3
	return 0;
  4009f0:	2000      	movs	r0, #0
  4009f2:	e74b      	b.n	40088c <ili93xx_init+0x30>
		paratable[0] = 0x39;
  4009f4:	2339      	movs	r3, #57	; 0x39
  4009f6:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  4009fa:	232c      	movs	r3, #44	; 0x2c
  4009fc:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  400a00:	2400      	movs	r4, #0
  400a02:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  400a06:	2334      	movs	r3, #52	; 0x34
  400a08:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  400a0c:	2702      	movs	r7, #2
  400a0e:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400a12:	2205      	movs	r2, #5
  400a14:	4669      	mov	r1, sp
  400a16:	20cb      	movs	r0, #203	; 0xcb
  400a18:	4d48      	ldr	r5, [pc, #288]	; (400b3c <ili93xx_init+0x2e0>)
  400a1a:	47a8      	blx	r5
		paratable[0] = 0;
  400a1c:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  400a20:	23aa      	movs	r3, #170	; 0xaa
  400a22:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  400a26:	23b0      	movs	r3, #176	; 0xb0
  400a28:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  400a2c:	2203      	movs	r2, #3
  400a2e:	4669      	mov	r1, sp
  400a30:	20cf      	movs	r0, #207	; 0xcf
  400a32:	47a8      	blx	r5
		paratable[0] = 0x30;
  400a34:	2330      	movs	r3, #48	; 0x30
  400a36:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400a3a:	2201      	movs	r2, #1
  400a3c:	4669      	mov	r1, sp
  400a3e:	20f7      	movs	r0, #247	; 0xf7
  400a40:	47a8      	blx	r5
		paratable[0] = 0x25;
  400a42:	2325      	movs	r3, #37	; 0x25
  400a44:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400a48:	2201      	movs	r2, #1
  400a4a:	4669      	mov	r1, sp
  400a4c:	20c0      	movs	r0, #192	; 0xc0
  400a4e:	47a8      	blx	r5
		paratable[0] = 0x11;
  400a50:	f04f 0911 	mov.w	r9, #17
  400a54:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400a58:	2201      	movs	r2, #1
  400a5a:	4669      	mov	r1, sp
  400a5c:	20c1      	movs	r0, #193	; 0xc1
  400a5e:	47a8      	blx	r5
		paratable[0] = 0x5C;
  400a60:	235c      	movs	r3, #92	; 0x5c
  400a62:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  400a66:	234c      	movs	r3, #76	; 0x4c
  400a68:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400a6c:	463a      	mov	r2, r7
  400a6e:	4669      	mov	r1, sp
  400a70:	20c5      	movs	r0, #197	; 0xc5
  400a72:	47a8      	blx	r5
		paratable[0] = 0x94;
  400a74:	2394      	movs	r3, #148	; 0x94
  400a76:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400a7a:	2201      	movs	r2, #1
  400a7c:	4669      	mov	r1, sp
  400a7e:	20c7      	movs	r0, #199	; 0xc7
  400a80:	47a8      	blx	r5
		paratable[0] = 0x85;
  400a82:	2385      	movs	r3, #133	; 0x85
  400a84:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  400a88:	f04f 0801 	mov.w	r8, #1
  400a8c:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  400a90:	2378      	movs	r3, #120	; 0x78
  400a92:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400a96:	2203      	movs	r2, #3
  400a98:	4669      	mov	r1, sp
  400a9a:	20e8      	movs	r0, #232	; 0xe8
  400a9c:	47a8      	blx	r5
		paratable[0] = 0x00;
  400a9e:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  400aa2:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400aa6:	463a      	mov	r2, r7
  400aa8:	4669      	mov	r1, sp
  400aaa:	20ea      	movs	r0, #234	; 0xea
  400aac:	47a8      	blx	r5
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  400aae:	2348      	movs	r3, #72	; 0x48
  400ab0:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400ab4:	4642      	mov	r2, r8
  400ab6:	4669      	mov	r1, sp
  400ab8:	2036      	movs	r0, #54	; 0x36
  400aba:	47a8      	blx	r5
		paratable[0] = 0x06;
  400abc:	2306      	movs	r3, #6
  400abe:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400ac2:	4642      	mov	r2, r8
  400ac4:	4669      	mov	r1, sp
  400ac6:	203a      	movs	r0, #58	; 0x3a
  400ac8:	47a8      	blx	r5
		paratable[0] = 0x02;
  400aca:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  400ace:	2382      	movs	r3, #130	; 0x82
  400ad0:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  400ad4:	2327      	movs	r3, #39	; 0x27
  400ad6:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  400ada:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  400ade:	2204      	movs	r2, #4
  400ae0:	4669      	mov	r1, sp
  400ae2:	20b6      	movs	r0, #182	; 0xb6
  400ae4:	47a8      	blx	r5
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400ae6:	6873      	ldr	r3, [r6, #4]
  400ae8:	6832      	ldr	r2, [r6, #0]
  400aea:	4621      	mov	r1, r4
  400aec:	4620      	mov	r0, r4
  400aee:	4f10      	ldr	r7, [pc, #64]	; (400b30 <ili93xx_init+0x2d4>)
  400af0:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400af2:	68b0      	ldr	r0, [r6, #8]
  400af4:	4b0f      	ldr	r3, [pc, #60]	; (400b34 <ili93xx_init+0x2d8>)
  400af6:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400af8:	4622      	mov	r2, r4
  400afa:	4669      	mov	r1, sp
  400afc:	4648      	mov	r0, r9
  400afe:	47a8      	blx	r5
		ili93xx_delay(10);
  400b00:	200a      	movs	r0, #10
  400b02:	4b0a      	ldr	r3, [pc, #40]	; (400b2c <ili93xx_init+0x2d0>)
  400b04:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400b06:	4622      	mov	r2, r4
  400b08:	4669      	mov	r1, sp
  400b0a:	2029      	movs	r0, #41	; 0x29
  400b0c:	47a8      	blx	r5
	return 0;
  400b0e:	4620      	mov	r0, r4
  400b10:	e6bc      	b.n	40088c <ili93xx_init+0x30>
		return 1;
  400b12:	2001      	movs	r0, #1
  400b14:	e6ba      	b.n	40088c <ili93xx_init+0x30>
  400b16:	bf00      	nop
  400b18:	004006c1 	.word	0x004006c1
  400b1c:	20000000 	.word	0x20000000
  400b20:	20000004 	.word	0x20000004
  400b24:	200009e4 	.word	0x200009e4
  400b28:	004005e5 	.word	0x004005e5
  400b2c:	00400629 	.word	0x00400629
  400b30:	0040078d 	.word	0x0040078d
  400b34:	00400775 	.word	0x00400775
  400b38:	00400835 	.word	0x00400835
  400b3c:	004005fd 	.word	0x004005fd

00400b40 <ili93xx_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  400b40:	4b16      	ldr	r3, [pc, #88]	; (400b9c <ili93xx_draw_pixel+0x5c>)
  400b42:	681b      	ldr	r3, [r3, #0]
  400b44:	4283      	cmp	r3, r0
  400b46:	d924      	bls.n	400b92 <ili93xx_draw_pixel+0x52>
  400b48:	4b15      	ldr	r3, [pc, #84]	; (400ba0 <ili93xx_draw_pixel+0x60>)
  400b4a:	681b      	ldr	r3, [r3, #0]
  400b4c:	428b      	cmp	r3, r1
  400b4e:	d922      	bls.n	400b96 <ili93xx_draw_pixel+0x56>
{
  400b50:	b510      	push	{r4, lr}
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400b52:	4b14      	ldr	r3, [pc, #80]	; (400ba4 <ili93xx_draw_pixel+0x64>)
  400b54:	781b      	ldrb	r3, [r3, #0]
  400b56:	2b01      	cmp	r3, #1
  400b58:	d003      	beq.n	400b62 <ili93xx_draw_pixel+0x22>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400b5a:	2b02      	cmp	r3, #2
  400b5c:	d00d      	beq.n	400b7a <ili93xx_draw_pixel+0x3a>
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  400b5e:	2000      	movs	r0, #0
}
  400b60:	bd10      	pop	{r4, pc}
		ili93xx_set_cursor_position(ul_x, ul_y);
  400b62:	b289      	uxth	r1, r1
  400b64:	b280      	uxth	r0, r0
  400b66:	4b10      	ldr	r3, [pc, #64]	; (400ba8 <ili93xx_draw_pixel+0x68>)
  400b68:	4798      	blx	r3
		ili93xx_write_ram_prepare();
  400b6a:	4b10      	ldr	r3, [pc, #64]	; (400bac <ili93xx_draw_pixel+0x6c>)
  400b6c:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400b6e:	4b10      	ldr	r3, [pc, #64]	; (400bb0 <ili93xx_draw_pixel+0x70>)
  400b70:	6818      	ldr	r0, [r3, #0]
  400b72:	4b10      	ldr	r3, [pc, #64]	; (400bb4 <ili93xx_draw_pixel+0x74>)
  400b74:	4798      	blx	r3
	return 0;
  400b76:	2000      	movs	r0, #0
  400b78:	bd10      	pop	{r4, pc}
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  400b7a:	2300      	movs	r3, #0
  400b7c:	461a      	mov	r2, r3
  400b7e:	4c0e      	ldr	r4, [pc, #56]	; (400bb8 <ili93xx_draw_pixel+0x78>)
  400b80:	47a0      	blx	r4
		ili93xx_write_ram_prepare();
  400b82:	4b0a      	ldr	r3, [pc, #40]	; (400bac <ili93xx_draw_pixel+0x6c>)
  400b84:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400b86:	4b0a      	ldr	r3, [pc, #40]	; (400bb0 <ili93xx_draw_pixel+0x70>)
  400b88:	6818      	ldr	r0, [r3, #0]
  400b8a:	4b0a      	ldr	r3, [pc, #40]	; (400bb4 <ili93xx_draw_pixel+0x74>)
  400b8c:	4798      	blx	r3
	return 0;
  400b8e:	2000      	movs	r0, #0
  400b90:	bd10      	pop	{r4, pc}
		return 1;
  400b92:	2001      	movs	r0, #1
  400b94:	4770      	bx	lr
  400b96:	2001      	movs	r0, #1
  400b98:	4770      	bx	lr
  400b9a:	bf00      	nop
  400b9c:	20000000 	.word	0x20000000
  400ba0:	20000004 	.word	0x20000004
  400ba4:	200009e4 	.word	0x200009e4
  400ba8:	00400835 	.word	0x00400835
  400bac:	00400539 	.word	0x00400539
  400bb0:	200009e8 	.word	0x200009e8
  400bb4:	0040056d 	.word	0x0040056d
  400bb8:	0040078d 	.word	0x0040078d

00400bbc <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400bbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400bc0:	b084      	sub	sp, #16
  400bc2:	9003      	str	r0, [sp, #12]
  400bc4:	9102      	str	r1, [sp, #8]
  400bc6:	9201      	str	r2, [sp, #4]
  400bc8:	aa04      	add	r2, sp, #16
  400bca:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400bce:	4613      	mov	r3, r2
  400bd0:	aa01      	add	r2, sp, #4
  400bd2:	a902      	add	r1, sp, #8
  400bd4:	a803      	add	r0, sp, #12
  400bd6:	4c22      	ldr	r4, [pc, #136]	; (400c60 <ili93xx_draw_filled_rectangle+0xa4>)
  400bd8:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  400bda:	9803      	ldr	r0, [sp, #12]
  400bdc:	9902      	ldr	r1, [sp, #8]
  400bde:	9b00      	ldr	r3, [sp, #0]
  400be0:	3301      	adds	r3, #1
  400be2:	9a01      	ldr	r2, [sp, #4]
  400be4:	3201      	adds	r2, #1
  400be6:	1a5b      	subs	r3, r3, r1
  400be8:	1a12      	subs	r2, r2, r0
  400bea:	4c1e      	ldr	r4, [pc, #120]	; (400c64 <ili93xx_draw_filled_rectangle+0xa8>)
  400bec:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  400bee:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400bf2:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400bf6:	4b1c      	ldr	r3, [pc, #112]	; (400c68 <ili93xx_draw_filled_rectangle+0xac>)
  400bf8:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  400bfa:	4b1c      	ldr	r3, [pc, #112]	; (400c6c <ili93xx_draw_filled_rectangle+0xb0>)
  400bfc:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  400bfe:	9a03      	ldr	r2, [sp, #12]
  400c00:	9b01      	ldr	r3, [sp, #4]
  400c02:	1a9a      	subs	r2, r3, r2
  400c04:	9b00      	ldr	r3, [sp, #0]
  400c06:	f103 0801 	add.w	r8, r3, #1
  400c0a:	9b02      	ldr	r3, [sp, #8]
  400c0c:	eba8 0803 	sub.w	r8, r8, r3
  400c10:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400c14:	4b16      	ldr	r3, [pc, #88]	; (400c70 <ili93xx_draw_filled_rectangle+0xb4>)
  400c16:	fba3 2308 	umull	r2, r3, r3, r8
  400c1a:	09db      	lsrs	r3, r3, #7
	while (blocks--) {
  400c1c:	b153      	cbz	r3, 400c34 <ili93xx_draw_filled_rectangle+0x78>
  400c1e:	1e5c      	subs	r4, r3, #1
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400c20:	4f14      	ldr	r7, [pc, #80]	; (400c74 <ili93xx_draw_filled_rectangle+0xb8>)
  400c22:	26f0      	movs	r6, #240	; 0xf0
  400c24:	4d14      	ldr	r5, [pc, #80]	; (400c78 <ili93xx_draw_filled_rectangle+0xbc>)
  400c26:	4631      	mov	r1, r6
  400c28:	4638      	mov	r0, r7
  400c2a:	47a8      	blx	r5
	while (blocks--) {
  400c2c:	3c01      	subs	r4, #1
  400c2e:	f1b4 3fff 	cmp.w	r4, #4294967295
  400c32:	d1f8      	bne.n	400c26 <ili93xx_draw_filled_rectangle+0x6a>
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400c34:	490e      	ldr	r1, [pc, #56]	; (400c70 <ili93xx_draw_filled_rectangle+0xb4>)
  400c36:	fba1 3108 	umull	r3, r1, r1, r8
  400c3a:	09c9      	lsrs	r1, r1, #7
  400c3c:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  400c40:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  400c44:	480b      	ldr	r0, [pc, #44]	; (400c74 <ili93xx_draw_filled_rectangle+0xb8>)
  400c46:	4b0c      	ldr	r3, [pc, #48]	; (400c78 <ili93xx_draw_filled_rectangle+0xbc>)
  400c48:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  400c4a:	4b0c      	ldr	r3, [pc, #48]	; (400c7c <ili93xx_draw_filled_rectangle+0xc0>)
  400c4c:	681b      	ldr	r3, [r3, #0]
  400c4e:	4a0c      	ldr	r2, [pc, #48]	; (400c80 <ili93xx_draw_filled_rectangle+0xc4>)
  400c50:	6812      	ldr	r2, [r2, #0]
  400c52:	2100      	movs	r1, #0
  400c54:	4608      	mov	r0, r1
  400c56:	4c03      	ldr	r4, [pc, #12]	; (400c64 <ili93xx_draw_filled_rectangle+0xa8>)
  400c58:	47a0      	blx	r4
}
  400c5a:	b004      	add	sp, #16
  400c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c60:	00400661 	.word	0x00400661
  400c64:	0040078d 	.word	0x0040078d
  400c68:	00400835 	.word	0x00400835
  400c6c:	00400539 	.word	0x00400539
  400c70:	88888889 	.word	0x88888889
  400c74:	200009e8 	.word	0x200009e8
  400c78:	00400585 	.word	0x00400585
  400c7c:	20000004 	.word	0x20000004
  400c80:	20000000 	.word	0x20000000

00400c84 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400c88:	b085      	sub	sp, #20
  400c8a:	9003      	str	r0, [sp, #12]
  400c8c:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400c8e:	7813      	ldrb	r3, [r2, #0]
  400c90:	2b00      	cmp	r3, #0
  400c92:	d048      	beq.n	400d26 <ili93xx_draw_string+0xa2>
  400c94:	468b      	mov	fp, r1
  400c96:	9001      	str	r0, [sp, #4]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400c98:	f8df 8094 	ldr.w	r8, [pc, #148]	; 400d30 <ili93xx_draw_string+0xac>
  400c9c:	e033      	b.n	400d06 <ili93xx_draw_string+0x82>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
			ul_y += gfont.height + 2;
  400c9e:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400ca2:	9b03      	ldr	r3, [sp, #12]
  400ca4:	9301      	str	r3, [sp, #4]
  400ca6:	e029      	b.n	400cfc <ili93xx_draw_string+0x78>
  400ca8:	3c01      	subs	r4, #1
		for (row = 0; row < 8; row++) {
  400caa:	f1b4 3fff 	cmp.w	r4, #4294967295
  400cae:	d009      	beq.n	400cc4 <ili93xx_draw_string+0x40>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400cb0:	782b      	ldrb	r3, [r5, #0]
  400cb2:	4123      	asrs	r3, r4
  400cb4:	f013 0f01 	tst.w	r3, #1
  400cb8:	d0f6      	beq.n	400ca8 <ili93xx_draw_string+0x24>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400cba:	ebaa 0104 	sub.w	r1, sl, r4
  400cbe:	4630      	mov	r0, r6
  400cc0:	47c0      	blx	r8
  400cc2:	e7f1      	b.n	400ca8 <ili93xx_draw_string+0x24>
		for (row = 0; row < 8; row++) {
  400cc4:	2407      	movs	r4, #7
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400cc6:	f10b 090f 	add.w	r9, fp, #15
  400cca:	e002      	b.n	400cd2 <ili93xx_draw_string+0x4e>
  400ccc:	3c01      	subs	r4, #1
		for (row = 0; row < 6; row++) {
  400cce:	2c01      	cmp	r4, #1
  400cd0:	d009      	beq.n	400ce6 <ili93xx_draw_string+0x62>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400cd2:	787b      	ldrb	r3, [r7, #1]
  400cd4:	4123      	asrs	r3, r4
  400cd6:	f013 0f01 	tst.w	r3, #1
  400cda:	d0f7      	beq.n	400ccc <ili93xx_draw_string+0x48>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400cdc:	eba9 0104 	sub.w	r1, r9, r4
  400ce0:	4630      	mov	r0, r6
  400ce2:	47c0      	blx	r8
  400ce4:	e7f2      	b.n	400ccc <ili93xx_draw_string+0x48>
  400ce6:	3502      	adds	r5, #2
  400ce8:	3601      	adds	r6, #1
	for (col = 0; col < 10; col++) {
  400cea:	9b00      	ldr	r3, [sp, #0]
  400cec:	42b3      	cmp	r3, r6
  400cee:	d002      	beq.n	400cf6 <ili93xx_draw_string+0x72>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400cf0:	2407      	movs	r4, #7
  400cf2:	462f      	mov	r7, r5
  400cf4:	e7dc      	b.n	400cb0 <ili93xx_draw_string+0x2c>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400cf6:	9b01      	ldr	r3, [sp, #4]
  400cf8:	330c      	adds	r3, #12
  400cfa:	9301      	str	r3, [sp, #4]
	while (*p_str != 0) {
  400cfc:	9a02      	ldr	r2, [sp, #8]
  400cfe:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400d02:	9202      	str	r2, [sp, #8]
  400d04:	b17b      	cbz	r3, 400d26 <ili93xx_draw_string+0xa2>
		if (*p_str == '\n') {
  400d06:	2b0a      	cmp	r3, #10
  400d08:	d0c9      	beq.n	400c9e <ili93xx_draw_string+0x1a>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400d0a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400d0e:	4d07      	ldr	r5, [pc, #28]	; (400d2c <ili93xx_draw_string+0xa8>)
  400d10:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  400d14:	f5a3 7520 	sub.w	r5, r3, #640	; 0x280
  400d18:	9e01      	ldr	r6, [sp, #4]
  400d1a:	4633      	mov	r3, r6
  400d1c:	330a      	adds	r3, #10
  400d1e:	9300      	str	r3, [sp, #0]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400d20:	f10b 0a07 	add.w	sl, fp, #7
  400d24:	e7e4      	b.n	400cf0 <ili93xx_draw_string+0x6c>
		}

		p_str++;
	}
}
  400d26:	b005      	add	sp, #20
  400d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400d2c:	00406d1c 	.word	0x00406d1c
  400d30:	00400b41 	.word	0x00400b41

00400d34 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400d34:	b4f0      	push	{r4, r5, r6, r7}
  400d36:	b082      	sub	sp, #8
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400d38:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400d3c:	2810      	cmp	r0, #16
  400d3e:	bf28      	it	cs
  400d40:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400d42:	2800      	cmp	r0, #0
  400d44:	bf08      	it	eq
  400d46:	2001      	moveq	r0, #1
{
  400d48:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400d4a:	4d10      	ldr	r5, [pc, #64]	; (400d8c <aat31xx_set_backlight+0x58>)
  400d4c:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  400d50:	4637      	mov	r7, r6

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400d52:	2418      	movs	r4, #24
  400d54:	636f      	str	r7, [r5, #52]	; 0x34
  400d56:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400d58:	9b01      	ldr	r3, [sp, #4]
  400d5a:	1e5a      	subs	r2, r3, #1
  400d5c:	9201      	str	r2, [sp, #4]
  400d5e:	2b00      	cmp	r3, #0
  400d60:	d1fa      	bne.n	400d58 <aat31xx_set_backlight+0x24>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400d62:	632e      	str	r6, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400d64:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400d66:	9b01      	ldr	r3, [sp, #4]
  400d68:	1e5a      	subs	r2, r3, #1
  400d6a:	9201      	str	r2, [sp, #4]
  400d6c:	2b00      	cmp	r3, #0
  400d6e:	d1fa      	bne.n	400d66 <aat31xx_set_backlight+0x32>
	for (i = 0; i < ul_level; i++) {
  400d70:	3101      	adds	r1, #1
  400d72:	4281      	cmp	r1, r0
  400d74:	d3ee      	bcc.n	400d54 <aat31xx_set_backlight+0x20>
		}
	}

	ul_delay = DELAY_ENABLE;
  400d76:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400d7a:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400d7c:	9b01      	ldr	r3, [sp, #4]
  400d7e:	1e5a      	subs	r2, r3, #1
  400d80:	9201      	str	r2, [sp, #4]
  400d82:	2b00      	cmp	r3, #0
  400d84:	d1fa      	bne.n	400d7c <aat31xx_set_backlight+0x48>
	}
}
  400d86:	b002      	add	sp, #8
  400d88:	bcf0      	pop	{r4, r5, r6, r7}
  400d8a:	4770      	bx	lr
  400d8c:	400e1200 	.word	0x400e1200

00400d90 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400d90:	b082      	sub	sp, #8
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400d92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400d96:	4b06      	ldr	r3, [pc, #24]	; (400db0 <aat31xx_disable_backlight+0x20>)
  400d98:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  400d9a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400d9e:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400da0:	9b01      	ldr	r3, [sp, #4]
  400da2:	1e5a      	subs	r2, r3, #1
  400da4:	9201      	str	r2, [sp, #4]
  400da6:	2b00      	cmp	r3, #0
  400da8:	d1fa      	bne.n	400da0 <aat31xx_disable_backlight+0x10>
	}
}
  400daa:	b002      	add	sp, #8
  400dac:	4770      	bx	lr
  400dae:	bf00      	nop
  400db0:	400e1200 	.word	0x400e1200

00400db4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400db4:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400db6:	480e      	ldr	r0, [pc, #56]	; (400df0 <sysclk_init+0x3c>)
  400db8:	4b0e      	ldr	r3, [pc, #56]	; (400df4 <sysclk_init+0x40>)
  400dba:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400dbc:	213e      	movs	r1, #62	; 0x3e
  400dbe:	2000      	movs	r0, #0
  400dc0:	4b0d      	ldr	r3, [pc, #52]	; (400df8 <sysclk_init+0x44>)
  400dc2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400dc4:	4c0d      	ldr	r4, [pc, #52]	; (400dfc <sysclk_init+0x48>)
  400dc6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400dc8:	2800      	cmp	r0, #0
  400dca:	d0fc      	beq.n	400dc6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400dcc:	4b0c      	ldr	r3, [pc, #48]	; (400e00 <sysclk_init+0x4c>)
  400dce:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400dd0:	4a0c      	ldr	r2, [pc, #48]	; (400e04 <sysclk_init+0x50>)
  400dd2:	4b0d      	ldr	r3, [pc, #52]	; (400e08 <sysclk_init+0x54>)
  400dd4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400dd6:	4c0d      	ldr	r4, [pc, #52]	; (400e0c <sysclk_init+0x58>)
  400dd8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400dda:	2800      	cmp	r0, #0
  400ddc:	d0fc      	beq.n	400dd8 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400dde:	2010      	movs	r0, #16
  400de0:	4b0b      	ldr	r3, [pc, #44]	; (400e10 <sysclk_init+0x5c>)
  400de2:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400de4:	4b0b      	ldr	r3, [pc, #44]	; (400e14 <sysclk_init+0x60>)
  400de6:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400de8:	4801      	ldr	r0, [pc, #4]	; (400df0 <sysclk_init+0x3c>)
  400dea:	4b02      	ldr	r3, [pc, #8]	; (400df4 <sysclk_init+0x40>)
  400dec:	4798      	blx	r3
  400dee:	bd10      	pop	{r4, pc}
  400df0:	07270e00 	.word	0x07270e00
  400df4:	00401609 	.word	0x00401609
  400df8:	00401369 	.word	0x00401369
  400dfc:	004013bd 	.word	0x004013bd
  400e00:	004013cd 	.word	0x004013cd
  400e04:	20133f01 	.word	0x20133f01
  400e08:	400e0400 	.word	0x400e0400
  400e0c:	004013dd 	.word	0x004013dd
  400e10:	00401305 	.word	0x00401305
  400e14:	004014f9 	.word	0x004014f9

00400e18 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400e18:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400e1a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400e1e:	4b46      	ldr	r3, [pc, #280]	; (400f38 <board_init+0x120>)
  400e20:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400e22:	200b      	movs	r0, #11
  400e24:	4c45      	ldr	r4, [pc, #276]	; (400f3c <board_init+0x124>)
  400e26:	47a0      	blx	r4
  400e28:	200c      	movs	r0, #12
  400e2a:	47a0      	blx	r4
  400e2c:	200d      	movs	r0, #13
  400e2e:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400e30:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400e34:	2013      	movs	r0, #19
  400e36:	4c42      	ldr	r4, [pc, #264]	; (400f40 <board_init+0x128>)
  400e38:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400e3a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400e3e:	2014      	movs	r0, #20
  400e40:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400e42:	4940      	ldr	r1, [pc, #256]	; (400f44 <board_init+0x12c>)
  400e44:	2023      	movs	r0, #35	; 0x23
  400e46:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400e48:	493f      	ldr	r1, [pc, #252]	; (400f48 <board_init+0x130>)
  400e4a:	204c      	movs	r0, #76	; 0x4c
  400e4c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400e4e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400e52:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400e56:	483d      	ldr	r0, [pc, #244]	; (400f4c <board_init+0x134>)
  400e58:	4b3d      	ldr	r3, [pc, #244]	; (400f50 <board_init+0x138>)
  400e5a:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400e5c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400e60:	2000      	movs	r0, #0
  400e62:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400e64:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400e68:	2008      	movs	r0, #8
  400e6a:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  400e6c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400e70:	2052      	movs	r0, #82	; 0x52
  400e72:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400e74:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e78:	200c      	movs	r0, #12
  400e7a:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400e7c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e80:	200d      	movs	r0, #13
  400e82:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400e84:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e88:	200e      	movs	r0, #14
  400e8a:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400e8c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e90:	200b      	movs	r0, #11
  400e92:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400e94:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e98:	2015      	movs	r0, #21
  400e9a:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400e9c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ea0:	2016      	movs	r0, #22
  400ea2:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400ea4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400ea8:	2017      	movs	r0, #23
  400eaa:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400eac:	2017      	movs	r0, #23
  400eae:	4b29      	ldr	r3, [pc, #164]	; (400f54 <board_init+0x13c>)
  400eb0:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400eb2:	4d29      	ldr	r5, [pc, #164]	; (400f58 <board_init+0x140>)
  400eb4:	4629      	mov	r1, r5
  400eb6:	2040      	movs	r0, #64	; 0x40
  400eb8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400eba:	4629      	mov	r1, r5
  400ebc:	2041      	movs	r0, #65	; 0x41
  400ebe:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400ec0:	4629      	mov	r1, r5
  400ec2:	2042      	movs	r0, #66	; 0x42
  400ec4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400ec6:	4629      	mov	r1, r5
  400ec8:	2043      	movs	r0, #67	; 0x43
  400eca:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400ecc:	4629      	mov	r1, r5
  400ece:	2044      	movs	r0, #68	; 0x44
  400ed0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400ed2:	4629      	mov	r1, r5
  400ed4:	2045      	movs	r0, #69	; 0x45
  400ed6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400ed8:	4629      	mov	r1, r5
  400eda:	2046      	movs	r0, #70	; 0x46
  400edc:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400ede:	4629      	mov	r1, r5
  400ee0:	2047      	movs	r0, #71	; 0x47
  400ee2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400ee4:	4629      	mov	r1, r5
  400ee6:	204b      	movs	r0, #75	; 0x4b
  400ee8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400eea:	4629      	mov	r1, r5
  400eec:	2048      	movs	r0, #72	; 0x48
  400eee:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400ef0:	4629      	mov	r1, r5
  400ef2:	204f      	movs	r0, #79	; 0x4f
  400ef4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400ef6:	4629      	mov	r1, r5
  400ef8:	2053      	movs	r0, #83	; 0x53
  400efa:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400efc:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400f00:	204d      	movs	r0, #77	; 0x4d
  400f02:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400f04:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400f08:	4629      	mov	r1, r5
  400f0a:	2010      	movs	r0, #16
  400f0c:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400f0e:	4629      	mov	r1, r5
  400f10:	2011      	movs	r0, #17
  400f12:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400f14:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f18:	200c      	movs	r0, #12
  400f1a:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400f1c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f20:	200d      	movs	r0, #13
  400f22:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400f24:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f28:	200e      	movs	r0, #14
  400f2a:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400f2c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f30:	200b      	movs	r0, #11
  400f32:	47a0      	blx	r4
  400f34:	bd38      	pop	{r3, r4, r5, pc}
  400f36:	bf00      	nop
  400f38:	400e1450 	.word	0x400e1450
  400f3c:	004013ed 	.word	0x004013ed
  400f40:	00401069 	.word	0x00401069
  400f44:	28000079 	.word	0x28000079
  400f48:	28000059 	.word	0x28000059
  400f4c:	400e0e00 	.word	0x400e0e00
  400f50:	00401189 	.word	0x00401189
  400f54:	0040104d 	.word	0x0040104d
  400f58:	08000001 	.word	0x08000001

00400f5c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400f5c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400f5e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400f62:	d039      	beq.n	400fd8 <pio_set_peripheral+0x7c>
  400f64:	d813      	bhi.n	400f8e <pio_set_peripheral+0x32>
  400f66:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400f6a:	d025      	beq.n	400fb8 <pio_set_peripheral+0x5c>
  400f6c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400f70:	d10a      	bne.n	400f88 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400f72:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400f74:	4313      	orrs	r3, r2
  400f76:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400f78:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400f7a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400f7c:	400b      	ands	r3, r1
  400f7e:	ea23 0302 	bic.w	r3, r3, r2
  400f82:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400f84:	6042      	str	r2, [r0, #4]
  400f86:	4770      	bx	lr
	switch (ul_type) {
  400f88:	2900      	cmp	r1, #0
  400f8a:	d1fb      	bne.n	400f84 <pio_set_peripheral+0x28>
  400f8c:	4770      	bx	lr
  400f8e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400f92:	d020      	beq.n	400fd6 <pio_set_peripheral+0x7a>
  400f94:	d809      	bhi.n	400faa <pio_set_peripheral+0x4e>
  400f96:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400f9a:	d1f3      	bne.n	400f84 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400f9c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400f9e:	4313      	orrs	r3, r2
  400fa0:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400fa2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400fa4:	4313      	orrs	r3, r2
  400fa6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400fa8:	e7ec      	b.n	400f84 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400faa:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400fae:	d012      	beq.n	400fd6 <pio_set_peripheral+0x7a>
  400fb0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400fb4:	d00f      	beq.n	400fd6 <pio_set_peripheral+0x7a>
  400fb6:	e7e5      	b.n	400f84 <pio_set_peripheral+0x28>
{
  400fb8:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400fba:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400fbc:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400fbe:	43d3      	mvns	r3, r2
  400fc0:	4021      	ands	r1, r4
  400fc2:	461c      	mov	r4, r3
  400fc4:	4019      	ands	r1, r3
  400fc6:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400fc8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400fca:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400fcc:	400b      	ands	r3, r1
  400fce:	4023      	ands	r3, r4
  400fd0:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400fd2:	6042      	str	r2, [r0, #4]
}
  400fd4:	bc10      	pop	{r4}
  400fd6:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400fd8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400fda:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400fdc:	400b      	ands	r3, r1
  400fde:	ea23 0302 	bic.w	r3, r3, r2
  400fe2:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400fe4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400fe6:	4313      	orrs	r3, r2
  400fe8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400fea:	e7cb      	b.n	400f84 <pio_set_peripheral+0x28>

00400fec <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400fec:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400fee:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400ff2:	bf14      	ite	ne
  400ff4:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400ff6:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400ff8:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400ffc:	bf14      	ite	ne
  400ffe:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  401000:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  401002:	f012 0f02 	tst.w	r2, #2
  401006:	d107      	bne.n	401018 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  401008:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40100c:	bf18      	it	ne
  40100e:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  401012:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401014:	6001      	str	r1, [r0, #0]
  401016:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  401018:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  40101c:	e7f9      	b.n	401012 <pio_set_input+0x26>

0040101e <pio_set_output>:
{
  40101e:	b410      	push	{r4}
  401020:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  401022:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401024:	b944      	cbnz	r4, 401038 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  401026:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401028:	b143      	cbz	r3, 40103c <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  40102a:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  40102c:	b942      	cbnz	r2, 401040 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  40102e:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401030:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401032:	6001      	str	r1, [r0, #0]
}
  401034:	bc10      	pop	{r4}
  401036:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  401038:	6641      	str	r1, [r0, #100]	; 0x64
  40103a:	e7f5      	b.n	401028 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40103c:	6541      	str	r1, [r0, #84]	; 0x54
  40103e:	e7f5      	b.n	40102c <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  401040:	6301      	str	r1, [r0, #48]	; 0x30
  401042:	e7f5      	b.n	401030 <pio_set_output+0x12>

00401044 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401044:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401046:	4770      	bx	lr

00401048 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401048:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40104a:	4770      	bx	lr

0040104c <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40104c:	0943      	lsrs	r3, r0, #5
  40104e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401052:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401056:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401058:	f000 001f 	and.w	r0, r0, #31
  40105c:	2201      	movs	r2, #1
  40105e:	fa02 f000 	lsl.w	r0, r2, r0
  401062:	6358      	str	r0, [r3, #52]	; 0x34
  401064:	4770      	bx	lr
	...

00401068 <pio_configure_pin>:
{
  401068:	b570      	push	{r4, r5, r6, lr}
  40106a:	b082      	sub	sp, #8
  40106c:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40106e:	0943      	lsrs	r3, r0, #5
  401070:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401074:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401078:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  40107a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  40107e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401082:	d053      	beq.n	40112c <pio_configure_pin+0xc4>
  401084:	d80a      	bhi.n	40109c <pio_configure_pin+0x34>
  401086:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40108a:	d02d      	beq.n	4010e8 <pio_configure_pin+0x80>
  40108c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401090:	d03b      	beq.n	40110a <pio_configure_pin+0xa2>
  401092:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401096:	d015      	beq.n	4010c4 <pio_configure_pin+0x5c>
		return 0;
  401098:	2000      	movs	r0, #0
  40109a:	e023      	b.n	4010e4 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  40109c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4010a0:	d055      	beq.n	40114e <pio_configure_pin+0xe6>
  4010a2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4010a6:	d052      	beq.n	40114e <pio_configure_pin+0xe6>
  4010a8:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4010ac:	d1f4      	bne.n	401098 <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4010ae:	f000 011f 	and.w	r1, r0, #31
  4010b2:	2601      	movs	r6, #1
  4010b4:	462a      	mov	r2, r5
  4010b6:	fa06 f101 	lsl.w	r1, r6, r1
  4010ba:	4620      	mov	r0, r4
  4010bc:	4b2f      	ldr	r3, [pc, #188]	; (40117c <pio_configure_pin+0x114>)
  4010be:	4798      	blx	r3
	return 1;
  4010c0:	4630      	mov	r0, r6
		break;
  4010c2:	e00f      	b.n	4010e4 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4010c4:	f000 001f 	and.w	r0, r0, #31
  4010c8:	2601      	movs	r6, #1
  4010ca:	4086      	lsls	r6, r0
  4010cc:	4632      	mov	r2, r6
  4010ce:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4010d2:	4620      	mov	r0, r4
  4010d4:	4b2a      	ldr	r3, [pc, #168]	; (401180 <pio_configure_pin+0x118>)
  4010d6:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4010d8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4010dc:	bf14      	ite	ne
  4010de:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4010e0:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4010e2:	2001      	movs	r0, #1
}
  4010e4:	b002      	add	sp, #8
  4010e6:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4010e8:	f000 001f 	and.w	r0, r0, #31
  4010ec:	2601      	movs	r6, #1
  4010ee:	4086      	lsls	r6, r0
  4010f0:	4632      	mov	r2, r6
  4010f2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4010f6:	4620      	mov	r0, r4
  4010f8:	4b21      	ldr	r3, [pc, #132]	; (401180 <pio_configure_pin+0x118>)
  4010fa:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4010fc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401100:	bf14      	ite	ne
  401102:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401104:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  401106:	2001      	movs	r0, #1
  401108:	e7ec      	b.n	4010e4 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40110a:	f000 001f 	and.w	r0, r0, #31
  40110e:	2601      	movs	r6, #1
  401110:	4086      	lsls	r6, r0
  401112:	4632      	mov	r2, r6
  401114:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401118:	4620      	mov	r0, r4
  40111a:	4b19      	ldr	r3, [pc, #100]	; (401180 <pio_configure_pin+0x118>)
  40111c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40111e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401122:	bf14      	ite	ne
  401124:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401126:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  401128:	2001      	movs	r0, #1
  40112a:	e7db      	b.n	4010e4 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  40112c:	f000 001f 	and.w	r0, r0, #31
  401130:	2601      	movs	r6, #1
  401132:	4086      	lsls	r6, r0
  401134:	4632      	mov	r2, r6
  401136:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40113a:	4620      	mov	r0, r4
  40113c:	4b10      	ldr	r3, [pc, #64]	; (401180 <pio_configure_pin+0x118>)
  40113e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401140:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401144:	bf14      	ite	ne
  401146:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401148:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  40114a:	2001      	movs	r0, #1
  40114c:	e7ca      	b.n	4010e4 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40114e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401152:	f000 011f 	and.w	r1, r0, #31
  401156:	2601      	movs	r6, #1
  401158:	ea05 0306 	and.w	r3, r5, r6
  40115c:	9300      	str	r3, [sp, #0]
  40115e:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401162:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401166:	bf14      	ite	ne
  401168:	2200      	movne	r2, #0
  40116a:	2201      	moveq	r2, #1
  40116c:	fa06 f101 	lsl.w	r1, r6, r1
  401170:	4620      	mov	r0, r4
  401172:	4c04      	ldr	r4, [pc, #16]	; (401184 <pio_configure_pin+0x11c>)
  401174:	47a0      	blx	r4
	return 1;
  401176:	4630      	mov	r0, r6
		break;
  401178:	e7b4      	b.n	4010e4 <pio_configure_pin+0x7c>
  40117a:	bf00      	nop
  40117c:	00400fed 	.word	0x00400fed
  401180:	00400f5d 	.word	0x00400f5d
  401184:	0040101f 	.word	0x0040101f

00401188 <pio_configure_pin_group>:
{
  401188:	b570      	push	{r4, r5, r6, lr}
  40118a:	b082      	sub	sp, #8
  40118c:	4605      	mov	r5, r0
  40118e:	460e      	mov	r6, r1
  401190:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  401192:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  401196:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40119a:	d03d      	beq.n	401218 <pio_configure_pin_group+0x90>
  40119c:	d80a      	bhi.n	4011b4 <pio_configure_pin_group+0x2c>
  40119e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4011a2:	d021      	beq.n	4011e8 <pio_configure_pin_group+0x60>
  4011a4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4011a8:	d02a      	beq.n	401200 <pio_configure_pin_group+0x78>
  4011aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4011ae:	d00e      	beq.n	4011ce <pio_configure_pin_group+0x46>
		return 0;
  4011b0:	2000      	movs	r0, #0
  4011b2:	e017      	b.n	4011e4 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  4011b4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4011b8:	d03a      	beq.n	401230 <pio_configure_pin_group+0xa8>
  4011ba:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4011be:	d037      	beq.n	401230 <pio_configure_pin_group+0xa8>
  4011c0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4011c4:	d1f4      	bne.n	4011b0 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  4011c6:	4b23      	ldr	r3, [pc, #140]	; (401254 <pio_configure_pin_group+0xcc>)
  4011c8:	4798      	blx	r3
	return 1;
  4011ca:	2001      	movs	r0, #1
		break;
  4011cc:	e00a      	b.n	4011e4 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4011ce:	460a      	mov	r2, r1
  4011d0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4011d4:	4b20      	ldr	r3, [pc, #128]	; (401258 <pio_configure_pin_group+0xd0>)
  4011d6:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4011d8:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4011dc:	bf14      	ite	ne
  4011de:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4011e0:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4011e2:	2001      	movs	r0, #1
}
  4011e4:	b002      	add	sp, #8
  4011e6:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4011e8:	460a      	mov	r2, r1
  4011ea:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4011ee:	4b1a      	ldr	r3, [pc, #104]	; (401258 <pio_configure_pin_group+0xd0>)
  4011f0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4011f2:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4011f6:	bf14      	ite	ne
  4011f8:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4011fa:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4011fc:	2001      	movs	r0, #1
  4011fe:	e7f1      	b.n	4011e4 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401200:	460a      	mov	r2, r1
  401202:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401206:	4b14      	ldr	r3, [pc, #80]	; (401258 <pio_configure_pin_group+0xd0>)
  401208:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40120a:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40120e:	bf14      	ite	ne
  401210:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401212:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  401214:	2001      	movs	r0, #1
  401216:	e7e5      	b.n	4011e4 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401218:	460a      	mov	r2, r1
  40121a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40121e:	4b0e      	ldr	r3, [pc, #56]	; (401258 <pio_configure_pin_group+0xd0>)
  401220:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401222:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401226:	bf14      	ite	ne
  401228:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40122a:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  40122c:	2001      	movs	r0, #1
  40122e:	e7d9      	b.n	4011e4 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401230:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  401234:	f004 0301 	and.w	r3, r4, #1
  401238:	9300      	str	r3, [sp, #0]
  40123a:	f3c4 0380 	ubfx	r3, r4, #2, #1
  40123e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401242:	bf14      	ite	ne
  401244:	2200      	movne	r2, #0
  401246:	2201      	moveq	r2, #1
  401248:	4631      	mov	r1, r6
  40124a:	4628      	mov	r0, r5
  40124c:	4c03      	ldr	r4, [pc, #12]	; (40125c <pio_configure_pin_group+0xd4>)
  40124e:	47a0      	blx	r4
	return 1;
  401250:	2001      	movs	r0, #1
		break;
  401252:	e7c7      	b.n	4011e4 <pio_configure_pin_group+0x5c>
  401254:	00400fed 	.word	0x00400fed
  401258:	00400f5d 	.word	0x00400f5d
  40125c:	0040101f 	.word	0x0040101f

00401260 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401264:	4681      	mov	r9, r0
  401266:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401268:	4b12      	ldr	r3, [pc, #72]	; (4012b4 <pio_handler_process+0x54>)
  40126a:	4798      	blx	r3
  40126c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40126e:	4648      	mov	r0, r9
  401270:	4b11      	ldr	r3, [pc, #68]	; (4012b8 <pio_handler_process+0x58>)
  401272:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401274:	4005      	ands	r5, r0
  401276:	d013      	beq.n	4012a0 <pio_handler_process+0x40>
  401278:	4c10      	ldr	r4, [pc, #64]	; (4012bc <pio_handler_process+0x5c>)
  40127a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40127e:	e003      	b.n	401288 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401280:	42b4      	cmp	r4, r6
  401282:	d00d      	beq.n	4012a0 <pio_handler_process+0x40>
  401284:	3410      	adds	r4, #16
		while (status != 0) {
  401286:	b15d      	cbz	r5, 4012a0 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401288:	6820      	ldr	r0, [r4, #0]
  40128a:	42b8      	cmp	r0, r7
  40128c:	d1f8      	bne.n	401280 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40128e:	6861      	ldr	r1, [r4, #4]
  401290:	4229      	tst	r1, r5
  401292:	d0f5      	beq.n	401280 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401294:	68e3      	ldr	r3, [r4, #12]
  401296:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401298:	6863      	ldr	r3, [r4, #4]
  40129a:	ea25 0503 	bic.w	r5, r5, r3
  40129e:	e7ef      	b.n	401280 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4012a0:	4b07      	ldr	r3, [pc, #28]	; (4012c0 <pio_handler_process+0x60>)
  4012a2:	681b      	ldr	r3, [r3, #0]
  4012a4:	b123      	cbz	r3, 4012b0 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4012a6:	4b07      	ldr	r3, [pc, #28]	; (4012c4 <pio_handler_process+0x64>)
  4012a8:	681b      	ldr	r3, [r3, #0]
  4012aa:	b10b      	cbz	r3, 4012b0 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  4012ac:	4648      	mov	r0, r9
  4012ae:	4798      	blx	r3
  4012b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4012b4:	00401045 	.word	0x00401045
  4012b8:	00401049 	.word	0x00401049
  4012bc:	20000da8 	.word	0x20000da8
  4012c0:	20000e60 	.word	0x20000e60
  4012c4:	20000e18 	.word	0x20000e18

004012c8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4012c8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4012ca:	210b      	movs	r1, #11
  4012cc:	4801      	ldr	r0, [pc, #4]	; (4012d4 <PIOA_Handler+0xc>)
  4012ce:	4b02      	ldr	r3, [pc, #8]	; (4012d8 <PIOA_Handler+0x10>)
  4012d0:	4798      	blx	r3
  4012d2:	bd08      	pop	{r3, pc}
  4012d4:	400e0e00 	.word	0x400e0e00
  4012d8:	00401261 	.word	0x00401261

004012dc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4012dc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4012de:	210c      	movs	r1, #12
  4012e0:	4801      	ldr	r0, [pc, #4]	; (4012e8 <PIOB_Handler+0xc>)
  4012e2:	4b02      	ldr	r3, [pc, #8]	; (4012ec <PIOB_Handler+0x10>)
  4012e4:	4798      	blx	r3
  4012e6:	bd08      	pop	{r3, pc}
  4012e8:	400e1000 	.word	0x400e1000
  4012ec:	00401261 	.word	0x00401261

004012f0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4012f0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4012f2:	210d      	movs	r1, #13
  4012f4:	4801      	ldr	r0, [pc, #4]	; (4012fc <PIOC_Handler+0xc>)
  4012f6:	4b02      	ldr	r3, [pc, #8]	; (401300 <PIOC_Handler+0x10>)
  4012f8:	4798      	blx	r3
  4012fa:	bd08      	pop	{r3, pc}
  4012fc:	400e1200 	.word	0x400e1200
  401300:	00401261 	.word	0x00401261

00401304 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401304:	4a17      	ldr	r2, [pc, #92]	; (401364 <pmc_switch_mck_to_pllack+0x60>)
  401306:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401308:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40130c:	4318      	orrs	r0, r3
  40130e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401310:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401312:	f013 0f08 	tst.w	r3, #8
  401316:	d10a      	bne.n	40132e <pmc_switch_mck_to_pllack+0x2a>
  401318:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40131c:	4911      	ldr	r1, [pc, #68]	; (401364 <pmc_switch_mck_to_pllack+0x60>)
  40131e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401320:	f012 0f08 	tst.w	r2, #8
  401324:	d103      	bne.n	40132e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401326:	3b01      	subs	r3, #1
  401328:	d1f9      	bne.n	40131e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40132a:	2001      	movs	r0, #1
  40132c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40132e:	4a0d      	ldr	r2, [pc, #52]	; (401364 <pmc_switch_mck_to_pllack+0x60>)
  401330:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401332:	f023 0303 	bic.w	r3, r3, #3
  401336:	f043 0302 	orr.w	r3, r3, #2
  40133a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40133c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40133e:	f013 0f08 	tst.w	r3, #8
  401342:	d10a      	bne.n	40135a <pmc_switch_mck_to_pllack+0x56>
  401344:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401348:	4906      	ldr	r1, [pc, #24]	; (401364 <pmc_switch_mck_to_pllack+0x60>)
  40134a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40134c:	f012 0f08 	tst.w	r2, #8
  401350:	d105      	bne.n	40135e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401352:	3b01      	subs	r3, #1
  401354:	d1f9      	bne.n	40134a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401356:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401358:	4770      	bx	lr
	return 0;
  40135a:	2000      	movs	r0, #0
  40135c:	4770      	bx	lr
  40135e:	2000      	movs	r0, #0
  401360:	4770      	bx	lr
  401362:	bf00      	nop
  401364:	400e0400 	.word	0x400e0400

00401368 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401368:	b9c8      	cbnz	r0, 40139e <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40136a:	4a11      	ldr	r2, [pc, #68]	; (4013b0 <pmc_switch_mainck_to_xtal+0x48>)
  40136c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40136e:	0209      	lsls	r1, r1, #8
  401370:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401372:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401376:	f023 0303 	bic.w	r3, r3, #3
  40137a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40137e:	f043 0301 	orr.w	r3, r3, #1
  401382:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401384:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401386:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401388:	f013 0f01 	tst.w	r3, #1
  40138c:	d0fb      	beq.n	401386 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40138e:	4a08      	ldr	r2, [pc, #32]	; (4013b0 <pmc_switch_mainck_to_xtal+0x48>)
  401390:	6a13      	ldr	r3, [r2, #32]
  401392:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401396:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40139a:	6213      	str	r3, [r2, #32]
  40139c:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40139e:	4904      	ldr	r1, [pc, #16]	; (4013b0 <pmc_switch_mainck_to_xtal+0x48>)
  4013a0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4013a2:	4a04      	ldr	r2, [pc, #16]	; (4013b4 <pmc_switch_mainck_to_xtal+0x4c>)
  4013a4:	401a      	ands	r2, r3
  4013a6:	4b04      	ldr	r3, [pc, #16]	; (4013b8 <pmc_switch_mainck_to_xtal+0x50>)
  4013a8:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4013aa:	620b      	str	r3, [r1, #32]
  4013ac:	4770      	bx	lr
  4013ae:	bf00      	nop
  4013b0:	400e0400 	.word	0x400e0400
  4013b4:	fec8fffc 	.word	0xfec8fffc
  4013b8:	01370002 	.word	0x01370002

004013bc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4013bc:	4b02      	ldr	r3, [pc, #8]	; (4013c8 <pmc_osc_is_ready_mainck+0xc>)
  4013be:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4013c0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4013c4:	4770      	bx	lr
  4013c6:	bf00      	nop
  4013c8:	400e0400 	.word	0x400e0400

004013cc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4013cc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4013d0:	4b01      	ldr	r3, [pc, #4]	; (4013d8 <pmc_disable_pllack+0xc>)
  4013d2:	629a      	str	r2, [r3, #40]	; 0x28
  4013d4:	4770      	bx	lr
  4013d6:	bf00      	nop
  4013d8:	400e0400 	.word	0x400e0400

004013dc <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4013dc:	4b02      	ldr	r3, [pc, #8]	; (4013e8 <pmc_is_locked_pllack+0xc>)
  4013de:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4013e0:	f000 0002 	and.w	r0, r0, #2
  4013e4:	4770      	bx	lr
  4013e6:	bf00      	nop
  4013e8:	400e0400 	.word	0x400e0400

004013ec <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4013ec:	2822      	cmp	r0, #34	; 0x22
  4013ee:	d81e      	bhi.n	40142e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4013f0:	281f      	cmp	r0, #31
  4013f2:	d80c      	bhi.n	40140e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4013f4:	4b11      	ldr	r3, [pc, #68]	; (40143c <pmc_enable_periph_clk+0x50>)
  4013f6:	699a      	ldr	r2, [r3, #24]
  4013f8:	2301      	movs	r3, #1
  4013fa:	4083      	lsls	r3, r0
  4013fc:	4393      	bics	r3, r2
  4013fe:	d018      	beq.n	401432 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401400:	2301      	movs	r3, #1
  401402:	fa03 f000 	lsl.w	r0, r3, r0
  401406:	4b0d      	ldr	r3, [pc, #52]	; (40143c <pmc_enable_periph_clk+0x50>)
  401408:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40140a:	2000      	movs	r0, #0
  40140c:	4770      	bx	lr
		ul_id -= 32;
  40140e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401410:	4b0a      	ldr	r3, [pc, #40]	; (40143c <pmc_enable_periph_clk+0x50>)
  401412:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401416:	2301      	movs	r3, #1
  401418:	4083      	lsls	r3, r0
  40141a:	4393      	bics	r3, r2
  40141c:	d00b      	beq.n	401436 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40141e:	2301      	movs	r3, #1
  401420:	fa03 f000 	lsl.w	r0, r3, r0
  401424:	4b05      	ldr	r3, [pc, #20]	; (40143c <pmc_enable_periph_clk+0x50>)
  401426:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40142a:	2000      	movs	r0, #0
  40142c:	4770      	bx	lr
		return 1;
  40142e:	2001      	movs	r0, #1
  401430:	4770      	bx	lr
	return 0;
  401432:	2000      	movs	r0, #0
  401434:	4770      	bx	lr
  401436:	2000      	movs	r0, #0
}
  401438:	4770      	bx	lr
  40143a:	bf00      	nop
  40143c:	400e0400 	.word	0x400e0400

00401440 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  401440:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401444:	6043      	str	r3, [r0, #4]
  401446:	4770      	bx	lr

00401448 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401448:	e7fe      	b.n	401448 <Dummy_Handler>
	...

0040144c <Reset_Handler>:
{
  40144c:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  40144e:	4b21      	ldr	r3, [pc, #132]	; (4014d4 <Reset_Handler+0x88>)
  401450:	4a21      	ldr	r2, [pc, #132]	; (4014d8 <Reset_Handler+0x8c>)
  401452:	429a      	cmp	r2, r3
  401454:	d928      	bls.n	4014a8 <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  401456:	4b21      	ldr	r3, [pc, #132]	; (4014dc <Reset_Handler+0x90>)
  401458:	4a1e      	ldr	r2, [pc, #120]	; (4014d4 <Reset_Handler+0x88>)
  40145a:	429a      	cmp	r2, r3
  40145c:	d20c      	bcs.n	401478 <Reset_Handler+0x2c>
  40145e:	3b01      	subs	r3, #1
  401460:	1a9b      	subs	r3, r3, r2
  401462:	f023 0303 	bic.w	r3, r3, #3
  401466:	3304      	adds	r3, #4
  401468:	4413      	add	r3, r2
  40146a:	491b      	ldr	r1, [pc, #108]	; (4014d8 <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  40146c:	f851 0b04 	ldr.w	r0, [r1], #4
  401470:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  401474:	429a      	cmp	r2, r3
  401476:	d1f9      	bne.n	40146c <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401478:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  40147a:	4b19      	ldr	r3, [pc, #100]	; (4014e0 <Reset_Handler+0x94>)
  40147c:	4a19      	ldr	r2, [pc, #100]	; (4014e4 <Reset_Handler+0x98>)
  40147e:	429a      	cmp	r2, r3
  401480:	d20a      	bcs.n	401498 <Reset_Handler+0x4c>
  401482:	3b01      	subs	r3, #1
  401484:	1a9b      	subs	r3, r3, r2
  401486:	f023 0303 	bic.w	r3, r3, #3
  40148a:	3304      	adds	r3, #4
  40148c:	4413      	add	r3, r2
		*pDest++ = 0;
  40148e:	2100      	movs	r1, #0
  401490:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  401494:	429a      	cmp	r2, r3
  401496:	d1fb      	bne.n	401490 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  401498:	4b13      	ldr	r3, [pc, #76]	; (4014e8 <Reset_Handler+0x9c>)
  40149a:	4a14      	ldr	r2, [pc, #80]	; (4014ec <Reset_Handler+0xa0>)
  40149c:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  40149e:	4b14      	ldr	r3, [pc, #80]	; (4014f0 <Reset_Handler+0xa4>)
  4014a0:	4798      	blx	r3
	main();
  4014a2:	4b14      	ldr	r3, [pc, #80]	; (4014f4 <Reset_Handler+0xa8>)
  4014a4:	4798      	blx	r3
  4014a6:	e7fe      	b.n	4014a6 <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  4014a8:	4b0a      	ldr	r3, [pc, #40]	; (4014d4 <Reset_Handler+0x88>)
  4014aa:	4a0b      	ldr	r2, [pc, #44]	; (4014d8 <Reset_Handler+0x8c>)
  4014ac:	429a      	cmp	r2, r3
  4014ae:	d2e3      	bcs.n	401478 <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4014b0:	4b0a      	ldr	r3, [pc, #40]	; (4014dc <Reset_Handler+0x90>)
  4014b2:	4808      	ldr	r0, [pc, #32]	; (4014d4 <Reset_Handler+0x88>)
  4014b4:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4014b6:	4611      	mov	r1, r2
  4014b8:	3a04      	subs	r2, #4
  4014ba:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  4014bc:	2800      	cmp	r0, #0
  4014be:	d0db      	beq.n	401478 <Reset_Handler+0x2c>
  4014c0:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  4014c4:	f852 0904 	ldr.w	r0, [r2], #-4
  4014c8:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  4014cc:	42ca      	cmn	r2, r1
  4014ce:	d1f9      	bne.n	4014c4 <Reset_Handler+0x78>
  4014d0:	e7d2      	b.n	401478 <Reset_Handler+0x2c>
  4014d2:	bf00      	nop
  4014d4:	20000000 	.word	0x20000000
  4014d8:	00407754 	.word	0x00407754
  4014dc:	200009c8 	.word	0x200009c8
  4014e0:	20000ec4 	.word	0x20000ec4
  4014e4:	200009c8 	.word	0x200009c8
  4014e8:	e000ed00 	.word	0xe000ed00
  4014ec:	00400000 	.word	0x00400000
  4014f0:	00401d0d 	.word	0x00401d0d
  4014f4:	00401be1 	.word	0x00401be1

004014f8 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4014f8:	4b3c      	ldr	r3, [pc, #240]	; (4015ec <SystemCoreClockUpdate+0xf4>)
  4014fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014fc:	f003 0303 	and.w	r3, r3, #3
  401500:	2b03      	cmp	r3, #3
  401502:	d80e      	bhi.n	401522 <SystemCoreClockUpdate+0x2a>
  401504:	e8df f003 	tbb	[pc, r3]
  401508:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  40150c:	4b38      	ldr	r3, [pc, #224]	; (4015f0 <SystemCoreClockUpdate+0xf8>)
  40150e:	695b      	ldr	r3, [r3, #20]
  401510:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401514:	bf14      	ite	ne
  401516:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40151a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40151e:	4b35      	ldr	r3, [pc, #212]	; (4015f4 <SystemCoreClockUpdate+0xfc>)
  401520:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  401522:	4b32      	ldr	r3, [pc, #200]	; (4015ec <SystemCoreClockUpdate+0xf4>)
  401524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401526:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40152a:	2b70      	cmp	r3, #112	; 0x70
  40152c:	d055      	beq.n	4015da <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40152e:	4b2f      	ldr	r3, [pc, #188]	; (4015ec <SystemCoreClockUpdate+0xf4>)
  401530:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  401532:	4930      	ldr	r1, [pc, #192]	; (4015f4 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401534:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  401538:	680b      	ldr	r3, [r1, #0]
  40153a:	40d3      	lsrs	r3, r2
  40153c:	600b      	str	r3, [r1, #0]
  40153e:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401540:	4b2a      	ldr	r3, [pc, #168]	; (4015ec <SystemCoreClockUpdate+0xf4>)
  401542:	6a1b      	ldr	r3, [r3, #32]
  401544:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401548:	d003      	beq.n	401552 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  40154a:	4a2b      	ldr	r2, [pc, #172]	; (4015f8 <SystemCoreClockUpdate+0x100>)
  40154c:	4b29      	ldr	r3, [pc, #164]	; (4015f4 <SystemCoreClockUpdate+0xfc>)
  40154e:	601a      	str	r2, [r3, #0]
  401550:	e7e7      	b.n	401522 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401552:	4a2a      	ldr	r2, [pc, #168]	; (4015fc <SystemCoreClockUpdate+0x104>)
  401554:	4b27      	ldr	r3, [pc, #156]	; (4015f4 <SystemCoreClockUpdate+0xfc>)
  401556:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401558:	4b24      	ldr	r3, [pc, #144]	; (4015ec <SystemCoreClockUpdate+0xf4>)
  40155a:	6a1b      	ldr	r3, [r3, #32]
  40155c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401560:	2b10      	cmp	r3, #16
  401562:	d005      	beq.n	401570 <SystemCoreClockUpdate+0x78>
  401564:	2b20      	cmp	r3, #32
  401566:	d1dc      	bne.n	401522 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401568:	4a23      	ldr	r2, [pc, #140]	; (4015f8 <SystemCoreClockUpdate+0x100>)
  40156a:	4b22      	ldr	r3, [pc, #136]	; (4015f4 <SystemCoreClockUpdate+0xfc>)
  40156c:	601a      	str	r2, [r3, #0]
			break;
  40156e:	e7d8      	b.n	401522 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401570:	4a23      	ldr	r2, [pc, #140]	; (401600 <SystemCoreClockUpdate+0x108>)
  401572:	4b20      	ldr	r3, [pc, #128]	; (4015f4 <SystemCoreClockUpdate+0xfc>)
  401574:	601a      	str	r2, [r3, #0]
			break;
  401576:	e7d4      	b.n	401522 <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401578:	4b1c      	ldr	r3, [pc, #112]	; (4015ec <SystemCoreClockUpdate+0xf4>)
  40157a:	6a1b      	ldr	r3, [r3, #32]
  40157c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401580:	d018      	beq.n	4015b4 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401582:	4a1d      	ldr	r2, [pc, #116]	; (4015f8 <SystemCoreClockUpdate+0x100>)
  401584:	4b1b      	ldr	r3, [pc, #108]	; (4015f4 <SystemCoreClockUpdate+0xfc>)
  401586:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401588:	4b18      	ldr	r3, [pc, #96]	; (4015ec <SystemCoreClockUpdate+0xf4>)
  40158a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40158c:	f003 0303 	and.w	r3, r3, #3
  401590:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401592:	4a16      	ldr	r2, [pc, #88]	; (4015ec <SystemCoreClockUpdate+0xf4>)
  401594:	bf07      	ittee	eq
  401596:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401598:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40159a:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40159c:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  40159e:	4815      	ldr	r0, [pc, #84]	; (4015f4 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  4015a0:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4015a4:	6803      	ldr	r3, [r0, #0]
  4015a6:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  4015aa:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4015ac:	fbb3 f3f2 	udiv	r3, r3, r2
  4015b0:	6003      	str	r3, [r0, #0]
  4015b2:	e7b6      	b.n	401522 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4015b4:	4a11      	ldr	r2, [pc, #68]	; (4015fc <SystemCoreClockUpdate+0x104>)
  4015b6:	4b0f      	ldr	r3, [pc, #60]	; (4015f4 <SystemCoreClockUpdate+0xfc>)
  4015b8:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4015ba:	4b0c      	ldr	r3, [pc, #48]	; (4015ec <SystemCoreClockUpdate+0xf4>)
  4015bc:	6a1b      	ldr	r3, [r3, #32]
  4015be:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4015c2:	2b10      	cmp	r3, #16
  4015c4:	d005      	beq.n	4015d2 <SystemCoreClockUpdate+0xda>
  4015c6:	2b20      	cmp	r3, #32
  4015c8:	d1de      	bne.n	401588 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4015ca:	4a0b      	ldr	r2, [pc, #44]	; (4015f8 <SystemCoreClockUpdate+0x100>)
  4015cc:	4b09      	ldr	r3, [pc, #36]	; (4015f4 <SystemCoreClockUpdate+0xfc>)
  4015ce:	601a      	str	r2, [r3, #0]
					break;
  4015d0:	e7da      	b.n	401588 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4015d2:	4a0b      	ldr	r2, [pc, #44]	; (401600 <SystemCoreClockUpdate+0x108>)
  4015d4:	4b07      	ldr	r3, [pc, #28]	; (4015f4 <SystemCoreClockUpdate+0xfc>)
  4015d6:	601a      	str	r2, [r3, #0]
					break;
  4015d8:	e7d6      	b.n	401588 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  4015da:	4a06      	ldr	r2, [pc, #24]	; (4015f4 <SystemCoreClockUpdate+0xfc>)
  4015dc:	6813      	ldr	r3, [r2, #0]
  4015de:	4909      	ldr	r1, [pc, #36]	; (401604 <SystemCoreClockUpdate+0x10c>)
  4015e0:	fba1 1303 	umull	r1, r3, r1, r3
  4015e4:	085b      	lsrs	r3, r3, #1
  4015e6:	6013      	str	r3, [r2, #0]
  4015e8:	4770      	bx	lr
  4015ea:	bf00      	nop
  4015ec:	400e0400 	.word	0x400e0400
  4015f0:	400e1410 	.word	0x400e1410
  4015f4:	20000008 	.word	0x20000008
  4015f8:	00b71b00 	.word	0x00b71b00
  4015fc:	003d0900 	.word	0x003d0900
  401600:	007a1200 	.word	0x007a1200
  401604:	aaaaaaab 	.word	0xaaaaaaab

00401608 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  401608:	4b1a      	ldr	r3, [pc, #104]	; (401674 <system_init_flash+0x6c>)
  40160a:	4298      	cmp	r0, r3
  40160c:	d914      	bls.n	401638 <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  40160e:	4b1a      	ldr	r3, [pc, #104]	; (401678 <system_init_flash+0x70>)
  401610:	4298      	cmp	r0, r3
  401612:	d919      	bls.n	401648 <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401614:	4b19      	ldr	r3, [pc, #100]	; (40167c <system_init_flash+0x74>)
  401616:	4298      	cmp	r0, r3
  401618:	d91d      	bls.n	401656 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40161a:	4b19      	ldr	r3, [pc, #100]	; (401680 <system_init_flash+0x78>)
  40161c:	4298      	cmp	r0, r3
  40161e:	d921      	bls.n	401664 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  401620:	4b18      	ldr	r3, [pc, #96]	; (401684 <system_init_flash+0x7c>)
  401622:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401624:	bf94      	ite	ls
  401626:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40162a:	4b17      	ldrhi	r3, [pc, #92]	; (401688 <system_init_flash+0x80>)
  40162c:	4a17      	ldr	r2, [pc, #92]	; (40168c <system_init_flash+0x84>)
  40162e:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401630:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401634:	6013      	str	r3, [r2, #0]
  401636:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401638:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  40163c:	4a13      	ldr	r2, [pc, #76]	; (40168c <system_init_flash+0x84>)
  40163e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401640:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401644:	6013      	str	r3, [r2, #0]
  401646:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401648:	4b11      	ldr	r3, [pc, #68]	; (401690 <system_init_flash+0x88>)
  40164a:	4a10      	ldr	r2, [pc, #64]	; (40168c <system_init_flash+0x84>)
  40164c:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40164e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401652:	6013      	str	r3, [r2, #0]
  401654:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401656:	4b0f      	ldr	r3, [pc, #60]	; (401694 <system_init_flash+0x8c>)
  401658:	4a0c      	ldr	r2, [pc, #48]	; (40168c <system_init_flash+0x84>)
  40165a:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40165c:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401660:	6013      	str	r3, [r2, #0]
  401662:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401664:	4b0c      	ldr	r3, [pc, #48]	; (401698 <system_init_flash+0x90>)
  401666:	4a09      	ldr	r2, [pc, #36]	; (40168c <system_init_flash+0x84>)
  401668:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40166a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40166e:	6013      	str	r3, [r2, #0]
  401670:	4770      	bx	lr
  401672:	bf00      	nop
  401674:	01312cff 	.word	0x01312cff
  401678:	026259ff 	.word	0x026259ff
  40167c:	039386ff 	.word	0x039386ff
  401680:	04c4b3ff 	.word	0x04c4b3ff
  401684:	05f5e0ff 	.word	0x05f5e0ff
  401688:	04000500 	.word	0x04000500
  40168c:	400e0a00 	.word	0x400e0a00
  401690:	04000100 	.word	0x04000100
  401694:	04000200 	.word	0x04000200
  401698:	04000300 	.word	0x04000300

0040169c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40169c:	4b0a      	ldr	r3, [pc, #40]	; (4016c8 <_sbrk+0x2c>)
  40169e:	681b      	ldr	r3, [r3, #0]
  4016a0:	b153      	cbz	r3, 4016b8 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4016a2:	4b09      	ldr	r3, [pc, #36]	; (4016c8 <_sbrk+0x2c>)
  4016a4:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4016a6:	181a      	adds	r2, r3, r0
  4016a8:	4908      	ldr	r1, [pc, #32]	; (4016cc <_sbrk+0x30>)
  4016aa:	4291      	cmp	r1, r2
  4016ac:	db08      	blt.n	4016c0 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4016ae:	4610      	mov	r0, r2
  4016b0:	4a05      	ldr	r2, [pc, #20]	; (4016c8 <_sbrk+0x2c>)
  4016b2:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4016b4:	4618      	mov	r0, r3
  4016b6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4016b8:	4a05      	ldr	r2, [pc, #20]	; (4016d0 <_sbrk+0x34>)
  4016ba:	4b03      	ldr	r3, [pc, #12]	; (4016c8 <_sbrk+0x2c>)
  4016bc:	601a      	str	r2, [r3, #0]
  4016be:	e7f0      	b.n	4016a2 <_sbrk+0x6>
		return (caddr_t) -1;	
  4016c0:	f04f 30ff 	mov.w	r0, #4294967295
}
  4016c4:	4770      	bx	lr
  4016c6:	bf00      	nop
  4016c8:	20000e1c 	.word	0x20000e1c
  4016cc:	20027ffc 	.word	0x20027ffc
  4016d0:	20003ec8 	.word	0x20003ec8

004016d4 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4016d4:	f04f 30ff 	mov.w	r0, #4294967295
  4016d8:	4770      	bx	lr

004016da <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4016da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4016de:	604b      	str	r3, [r1, #4]

	return 0;
}
  4016e0:	2000      	movs	r0, #0
  4016e2:	4770      	bx	lr

004016e4 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4016e4:	2000      	movs	r0, #0
  4016e6:	4770      	bx	lr

004016e8 <ioport_set_pin_mode>:
	return 1U << (pin & 0x1F);
  4016e8:	f000 021f 	and.w	r2, r0, #31
  4016ec:	2301      	movs	r3, #1
  4016ee:	4093      	lsls	r3, r2
	return pin >> 5;
  4016f0:	0940      	lsrs	r0, r0, #5
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4016f2:	f500 1000 	add.w	r0, r0, #2097152	; 0x200000
  4016f6:	f200 7007 	addw	r0, r0, #1799	; 0x707
  4016fa:	0240      	lsls	r0, r0, #9
	if (mode & IOPORT_MODE_PULLUP) {
  4016fc:	f011 0f08 	tst.w	r1, #8
		base->PIO_PUER = mask;
  401700:	bf14      	ite	ne
  401702:	6643      	strne	r3, [r0, #100]	; 0x64
		base->PIO_PUDR = mask;
  401704:	6603      	streq	r3, [r0, #96]	; 0x60
	if (mode & IOPORT_MODE_PULLDOWN) {
  401706:	f011 0f10 	tst.w	r1, #16
		base->PIO_PPDER = mask;
  40170a:	bf14      	ite	ne
  40170c:	f8c0 3094 	strne.w	r3, [r0, #148]	; 0x94
		base->PIO_PPDDR = mask;
  401710:	f8c0 3090 	streq.w	r3, [r0, #144]	; 0x90
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  401714:	f011 0f20 	tst.w	r1, #32
		base->PIO_MDER = mask;
  401718:	bf14      	ite	ne
  40171a:	6503      	strne	r3, [r0, #80]	; 0x50
		base->PIO_MDDR = mask;
  40171c:	6543      	streq	r3, [r0, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  40171e:	f011 0fc0 	tst.w	r1, #192	; 0xc0
		base->PIO_IFER = mask;
  401722:	bf14      	ite	ne
  401724:	6203      	strne	r3, [r0, #32]
		base->PIO_IFDR = mask;
  401726:	6243      	streq	r3, [r0, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
  401728:	f011 0f80 	tst.w	r1, #128	; 0x80
		base->PIO_IFSCER = mask;
  40172c:	bf14      	ite	ne
  40172e:	f8c0 3084 	strne.w	r3, [r0, #132]	; 0x84
		base->PIO_IFSCDR = mask;
  401732:	f8c0 3080 	streq.w	r3, [r0, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401736:	f011 0f01 	tst.w	r1, #1
		base->PIO_ABCDSR[0] |= mask;
  40173a:	6f02      	ldr	r2, [r0, #112]	; 0x70
  40173c:	bf14      	ite	ne
  40173e:	431a      	orrne	r2, r3
		base->PIO_ABCDSR[0] &= ~mask;
  401740:	439a      	biceq	r2, r3
  401742:	6702      	str	r2, [r0, #112]	; 0x70
	if (mode & IOPORT_MODE_MUX_BIT1) {
  401744:	f011 0f02 	tst.w	r1, #2
		base->PIO_ABCDSR[1] |= mask;
  401748:	6f42      	ldr	r2, [r0, #116]	; 0x74
  40174a:	bf14      	ite	ne
  40174c:	4313      	orrne	r3, r2
		base->PIO_ABCDSR[1] &= ~mask;
  40174e:	ea22 0303 	biceq.w	r3, r2, r3
  401752:	6743      	str	r3, [r0, #116]	; 0x74
  401754:	4770      	bx	lr
	...

00401758 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401758:	b5f0      	push	{r4, r5, r6, r7, lr}
  40175a:	b083      	sub	sp, #12
  40175c:	4605      	mov	r5, r0
  40175e:	460c      	mov	r4, r1
	uint32_t val = 0;
  401760:	2300      	movs	r3, #0
  401762:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401764:	4b18      	ldr	r3, [pc, #96]	; (4017c8 <usart_serial_getchar+0x70>)
  401766:	4298      	cmp	r0, r3
  401768:	d00a      	beq.n	401780 <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40176a:	4b18      	ldr	r3, [pc, #96]	; (4017cc <usart_serial_getchar+0x74>)
  40176c:	4298      	cmp	r0, r3
  40176e:	d00f      	beq.n	401790 <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401770:	4b17      	ldr	r3, [pc, #92]	; (4017d0 <usart_serial_getchar+0x78>)
  401772:	4298      	cmp	r0, r3
  401774:	d014      	beq.n	4017a0 <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401776:	4b17      	ldr	r3, [pc, #92]	; (4017d4 <usart_serial_getchar+0x7c>)
  401778:	429d      	cmp	r5, r3
  40177a:	d01b      	beq.n	4017b4 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40177c:	b003      	add	sp, #12
  40177e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  401780:	461f      	mov	r7, r3
  401782:	4e15      	ldr	r6, [pc, #84]	; (4017d8 <usart_serial_getchar+0x80>)
  401784:	4621      	mov	r1, r4
  401786:	4638      	mov	r0, r7
  401788:	47b0      	blx	r6
  40178a:	2800      	cmp	r0, #0
  40178c:	d1fa      	bne.n	401784 <usart_serial_getchar+0x2c>
  40178e:	e7f2      	b.n	401776 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  401790:	461e      	mov	r6, r3
  401792:	4d11      	ldr	r5, [pc, #68]	; (4017d8 <usart_serial_getchar+0x80>)
  401794:	4621      	mov	r1, r4
  401796:	4630      	mov	r0, r6
  401798:	47a8      	blx	r5
  40179a:	2800      	cmp	r0, #0
  40179c:	d1fa      	bne.n	401794 <usart_serial_getchar+0x3c>
  40179e:	e7ed      	b.n	40177c <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4017a0:	461e      	mov	r6, r3
  4017a2:	4d0e      	ldr	r5, [pc, #56]	; (4017dc <usart_serial_getchar+0x84>)
  4017a4:	a901      	add	r1, sp, #4
  4017a6:	4630      	mov	r0, r6
  4017a8:	47a8      	blx	r5
  4017aa:	2800      	cmp	r0, #0
  4017ac:	d1fa      	bne.n	4017a4 <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  4017ae:	9b01      	ldr	r3, [sp, #4]
  4017b0:	7023      	strb	r3, [r4, #0]
  4017b2:	e7e3      	b.n	40177c <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4017b4:	461e      	mov	r6, r3
  4017b6:	4d09      	ldr	r5, [pc, #36]	; (4017dc <usart_serial_getchar+0x84>)
  4017b8:	a901      	add	r1, sp, #4
  4017ba:	4630      	mov	r0, r6
  4017bc:	47a8      	blx	r5
  4017be:	2800      	cmp	r0, #0
  4017c0:	d1fa      	bne.n	4017b8 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  4017c2:	9b01      	ldr	r3, [sp, #4]
  4017c4:	7023      	strb	r3, [r4, #0]
}
  4017c6:	e7d9      	b.n	40177c <usart_serial_getchar+0x24>
  4017c8:	400e0600 	.word	0x400e0600
  4017cc:	400e0800 	.word	0x400e0800
  4017d0:	40024000 	.word	0x40024000
  4017d4:	40028000 	.word	0x40028000
  4017d8:	00400527 	.word	0x00400527
  4017dc:	004004ab 	.word	0x004004ab

004017e0 <usart_serial_putchar>:
{
  4017e0:	b570      	push	{r4, r5, r6, lr}
  4017e2:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4017e4:	4b18      	ldr	r3, [pc, #96]	; (401848 <usart_serial_putchar+0x68>)
  4017e6:	4298      	cmp	r0, r3
  4017e8:	d00a      	beq.n	401800 <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  4017ea:	4b18      	ldr	r3, [pc, #96]	; (40184c <usart_serial_putchar+0x6c>)
  4017ec:	4298      	cmp	r0, r3
  4017ee:	d010      	beq.n	401812 <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  4017f0:	4b17      	ldr	r3, [pc, #92]	; (401850 <usart_serial_putchar+0x70>)
  4017f2:	4298      	cmp	r0, r3
  4017f4:	d016      	beq.n	401824 <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  4017f6:	4b17      	ldr	r3, [pc, #92]	; (401854 <usart_serial_putchar+0x74>)
  4017f8:	4298      	cmp	r0, r3
  4017fa:	d01c      	beq.n	401836 <usart_serial_putchar+0x56>
	return 0;
  4017fc:	2000      	movs	r0, #0
}
  4017fe:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401800:	461e      	mov	r6, r3
  401802:	4d15      	ldr	r5, [pc, #84]	; (401858 <usart_serial_putchar+0x78>)
  401804:	4621      	mov	r1, r4
  401806:	4630      	mov	r0, r6
  401808:	47a8      	blx	r5
  40180a:	2800      	cmp	r0, #0
  40180c:	d1fa      	bne.n	401804 <usart_serial_putchar+0x24>
		return 1;
  40180e:	2001      	movs	r0, #1
  401810:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401812:	461e      	mov	r6, r3
  401814:	4d10      	ldr	r5, [pc, #64]	; (401858 <usart_serial_putchar+0x78>)
  401816:	4621      	mov	r1, r4
  401818:	4630      	mov	r0, r6
  40181a:	47a8      	blx	r5
  40181c:	2800      	cmp	r0, #0
  40181e:	d1fa      	bne.n	401816 <usart_serial_putchar+0x36>
		return 1;
  401820:	2001      	movs	r0, #1
  401822:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401824:	461e      	mov	r6, r3
  401826:	4d0d      	ldr	r5, [pc, #52]	; (40185c <usart_serial_putchar+0x7c>)
  401828:	4621      	mov	r1, r4
  40182a:	4630      	mov	r0, r6
  40182c:	47a8      	blx	r5
  40182e:	2800      	cmp	r0, #0
  401830:	d1fa      	bne.n	401828 <usart_serial_putchar+0x48>
		return 1;
  401832:	2001      	movs	r0, #1
  401834:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401836:	461e      	mov	r6, r3
  401838:	4d08      	ldr	r5, [pc, #32]	; (40185c <usart_serial_putchar+0x7c>)
  40183a:	4621      	mov	r1, r4
  40183c:	4630      	mov	r0, r6
  40183e:	47a8      	blx	r5
  401840:	2800      	cmp	r0, #0
  401842:	d1fa      	bne.n	40183a <usart_serial_putchar+0x5a>
		return 1;
  401844:	2001      	movs	r0, #1
  401846:	bd70      	pop	{r4, r5, r6, pc}
  401848:	400e0600 	.word	0x400e0600
  40184c:	400e0800 	.word	0x400e0800
  401850:	40024000 	.word	0x40024000
  401854:	40028000 	.word	0x40028000
  401858:	00400517 	.word	0x00400517
  40185c:	00400497 	.word	0x00400497

00401860 <configure_lcd>:
#define TC_IRQn     TC0_IRQn

pwm_channel_t pwmChannel0;

void configure_lcd()
{
  401860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	//para pegar as anotaes dessa inicializao, v no "Exemplo-Bot-ADC"
	pmc_enable_periph_clk(ID_SMC);
  401864:	200a      	movs	r0, #10
  401866:	4b1e      	ldr	r3, [pc, #120]	; (4018e0 <configure_lcd+0x80>)
  401868:	4798      	blx	r3
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  40186a:	4c1e      	ldr	r4, [pc, #120]	; (4018e4 <configure_lcd+0x84>)
  40186c:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  401870:	2101      	movs	r1, #1
  401872:	4620      	mov	r0, r4
  401874:	4b1c      	ldr	r3, [pc, #112]	; (4018e8 <configure_lcd+0x88>)
  401876:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  401878:	4a1c      	ldr	r2, [pc, #112]	; (4018ec <configure_lcd+0x8c>)
  40187a:	2101      	movs	r1, #1
  40187c:	4620      	mov	r0, r4
  40187e:	4b1c      	ldr	r3, [pc, #112]	; (4018f0 <configure_lcd+0x90>)
  401880:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  401882:	4a1c      	ldr	r2, [pc, #112]	; (4018f4 <configure_lcd+0x94>)
  401884:	2101      	movs	r1, #1
  401886:	4620      	mov	r0, r4
  401888:	4b1b      	ldr	r3, [pc, #108]	; (4018f8 <configure_lcd+0x98>)
  40188a:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(22));
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  40188c:	2203      	movs	r2, #3
  40188e:	2101      	movs	r1, #1
  401890:	4620      	mov	r0, r4
  401892:	4b1a      	ldr	r3, [pc, #104]	; (4018fc <configure_lcd+0x9c>)
  401894:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  401896:	4d1a      	ldr	r5, [pc, #104]	; (401900 <configure_lcd+0xa0>)
  401898:	26f0      	movs	r6, #240	; 0xf0
  40189a:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  40189c:	f44f 77a0 	mov.w	r7, #320	; 0x140
  4018a0:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  4018a2:	2400      	movs	r4, #0
  4018a4:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  4018a6:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  4018aa:	f8c5 800c 	str.w	r8, [r5, #12]
	aat31xx_disable_backlight();
  4018ae:	4b15      	ldr	r3, [pc, #84]	; (401904 <configure_lcd+0xa4>)
  4018b0:	4798      	blx	r3
	ili93xx_init(&g_ili93xx_display_opt);
  4018b2:	4628      	mov	r0, r5
  4018b4:	4b14      	ldr	r3, [pc, #80]	; (401908 <configure_lcd+0xa8>)
  4018b6:	4798      	blx	r3
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  4018b8:	2008      	movs	r0, #8
  4018ba:	4b14      	ldr	r3, [pc, #80]	; (40190c <configure_lcd+0xac>)
  4018bc:	4798      	blx	r3
	ili93xx_set_foreground_color(COLOR_WHITE);
  4018be:	4640      	mov	r0, r8
  4018c0:	4b13      	ldr	r3, [pc, #76]	; (401910 <configure_lcd+0xb0>)
  4018c2:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  4018c4:	463b      	mov	r3, r7
  4018c6:	4632      	mov	r2, r6
  4018c8:	4621      	mov	r1, r4
  4018ca:	4620      	mov	r0, r4
  4018cc:	4d11      	ldr	r5, [pc, #68]	; (401914 <configure_lcd+0xb4>)
  4018ce:	47a8      	blx	r5
	ILI93XX_LCD_HEIGHT);
	ili93xx_display_on();
  4018d0:	4b11      	ldr	r3, [pc, #68]	; (401918 <configure_lcd+0xb8>)
  4018d2:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  4018d4:	4621      	mov	r1, r4
  4018d6:	4620      	mov	r0, r4
  4018d8:	4b10      	ldr	r3, [pc, #64]	; (40191c <configure_lcd+0xbc>)
  4018da:	4798      	blx	r3
  4018dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4018e0:	004013ed 	.word	0x004013ed
  4018e4:	400e0000 	.word	0x400e0000
  4018e8:	004004c3 	.word	0x004004c3
  4018ec:	0a0a0404 	.word	0x0a0a0404
  4018f0:	004004c9 	.word	0x004004c9
  4018f4:	0016000a 	.word	0x0016000a
  4018f8:	004004d1 	.word	0x004004d1
  4018fc:	004004d9 	.word	0x004004d9
  401900:	20000e8c 	.word	0x20000e8c
  401904:	00400d91 	.word	0x00400d91
  401908:	0040085d 	.word	0x0040085d
  40190c:	00400d35 	.word	0x00400d35
  401910:	00400775 	.word	0x00400775
  401914:	00400bbd 	.word	0x00400bbd
  401918:	00400741 	.word	0x00400741
  40191c:	00400835 	.word	0x00400835

00401920 <inicializacao_UART>:
}

void inicializacao_UART (){
  401920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401924:	b084      	sub	sp, #16
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401926:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4019b4 <inicializacao_UART+0x94>
  40192a:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  40192e:	4c16      	ldr	r4, [pc, #88]	; (401988 <inicializacao_UART+0x68>)
  401930:	6823      	ldr	r3, [r4, #0]
  401932:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  401934:	68a3      	ldr	r3, [r4, #8]
  401936:	9303      	str	r3, [sp, #12]
  401938:	2008      	movs	r0, #8
  40193a:	4f14      	ldr	r7, [pc, #80]	; (40198c <inicializacao_UART+0x6c>)
  40193c:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  40193e:	4d14      	ldr	r5, [pc, #80]	; (401990 <inicializacao_UART+0x70>)
  401940:	a901      	add	r1, sp, #4
  401942:	4628      	mov	r0, r5
  401944:	4e13      	ldr	r6, [pc, #76]	; (401994 <inicializacao_UART+0x74>)
  401946:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401948:	4b13      	ldr	r3, [pc, #76]	; (401998 <inicializacao_UART+0x78>)
  40194a:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40194c:	4a13      	ldr	r2, [pc, #76]	; (40199c <inicializacao_UART+0x7c>)
  40194e:	4b14      	ldr	r3, [pc, #80]	; (4019a0 <inicializacao_UART+0x80>)
  401950:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401952:	4a14      	ldr	r2, [pc, #80]	; (4019a4 <inicializacao_UART+0x84>)
  401954:	4b14      	ldr	r3, [pc, #80]	; (4019a8 <inicializacao_UART+0x88>)
  401956:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401958:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  40195c:	6823      	ldr	r3, [r4, #0]
  40195e:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  401960:	68a3      	ldr	r3, [r4, #8]
  401962:	9303      	str	r3, [sp, #12]
  401964:	2008      	movs	r0, #8
  401966:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  401968:	a901      	add	r1, sp, #4
  40196a:	4628      	mov	r0, r5
  40196c:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40196e:	4d0f      	ldr	r5, [pc, #60]	; (4019ac <inicializacao_UART+0x8c>)
  401970:	682b      	ldr	r3, [r5, #0]
  401972:	2100      	movs	r1, #0
  401974:	6898      	ldr	r0, [r3, #8]
  401976:	4c0e      	ldr	r4, [pc, #56]	; (4019b0 <inicializacao_UART+0x90>)
  401978:	47a0      	blx	r4
	setbuf(stdin, NULL);
  40197a:	682b      	ldr	r3, [r5, #0]
  40197c:	2100      	movs	r1, #0
  40197e:	6858      	ldr	r0, [r3, #4]
  401980:	47a0      	blx	r4
		.paritytype = CONF_UART_PARITY,
		.stopbits = CONF_UART_STOP_BITS
	};
	usart_serial_init(CONF_UART, &usart_options);
	stdio_serial_init((Usart *)CONF_UART, &usart_options);
}
  401982:	b004      	add	sp, #16
  401984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401988:	2000000c 	.word	0x2000000c
  40198c:	004013ed 	.word	0x004013ed
  401990:	400e0600 	.word	0x400e0600
  401994:	004004e1 	.word	0x004004e1
  401998:	20000e5c 	.word	0x20000e5c
  40199c:	004017e1 	.word	0x004017e1
  4019a0:	20000e58 	.word	0x20000e58
  4019a4:	00401759 	.word	0x00401759
  4019a8:	20000e54 	.word	0x20000e54
  4019ac:	2000001c 	.word	0x2000001c
  4019b0:	00401df9 	.word	0x00401df9
  4019b4:	07270e00 	.word	0x07270e00

004019b8 <configure_adc>:

void configure_adc(void)
{
  4019b8:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
  4019ba:	201d      	movs	r0, #29
  4019bc:	4b13      	ldr	r3, [pc, #76]	; (401a0c <configure_adc+0x54>)
  4019be:	4798      	blx	r3
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  4019c0:	4c13      	ldr	r4, [pc, #76]	; (401a10 <configure_adc+0x58>)
  4019c2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4019c6:	4a13      	ldr	r2, [pc, #76]	; (401a14 <configure_adc+0x5c>)
  4019c8:	4913      	ldr	r1, [pc, #76]	; (401a18 <configure_adc+0x60>)
  4019ca:	4620      	mov	r0, r4
  4019cc:	4d13      	ldr	r5, [pc, #76]	; (401a1c <configure_adc+0x64>)
  4019ce:	47a8      	blx	r5
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  4019d0:	2302      	movs	r3, #2
  4019d2:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  4019d6:	210f      	movs	r1, #15
  4019d8:	4620      	mov	r0, r4
  4019da:	4d11      	ldr	r5, [pc, #68]	; (401a20 <configure_adc+0x68>)
  4019dc:	47a8      	blx	r5
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  4019de:	2200      	movs	r2, #0
  4019e0:	4611      	mov	r1, r2
  4019e2:	4620      	mov	r0, r4
  4019e4:	4b0f      	ldr	r3, [pc, #60]	; (401a24 <configure_adc+0x6c>)
  4019e6:	4798      	blx	r3
	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_CHANNEL);
  4019e8:	2105      	movs	r1, #5
  4019ea:	4620      	mov	r0, r4
  4019ec:	4b0e      	ldr	r3, [pc, #56]	; (401a28 <configure_adc+0x70>)
  4019ee:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4019f0:	4b0e      	ldr	r3, [pc, #56]	; (401a2c <configure_adc+0x74>)
  4019f2:	2250      	movs	r2, #80	; 0x50
  4019f4:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4019f8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4019fc:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(ADC_IRQn, 5);
	NVIC_EnableIRQ(ADC_IRQn);
	adc_enable_interrupt(ADC, ADC_IER_DRDY);
  4019fe:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  401a02:	4620      	mov	r0, r4
  401a04:	4b0a      	ldr	r3, [pc, #40]	; (401a30 <configure_adc+0x78>)
  401a06:	4798      	blx	r3
  401a08:	bd38      	pop	{r3, r4, r5, pc}
  401a0a:	bf00      	nop
  401a0c:	004013ed 	.word	0x004013ed
  401a10:	40038000 	.word	0x40038000
  401a14:	0061a800 	.word	0x0061a800
  401a18:	07270e00 	.word	0x07270e00
  401a1c:	004001c5 	.word	0x004001c5
  401a20:	00400207 	.word	0x00400207
  401a24:	004001f9 	.word	0x004001f9
  401a28:	00400229 	.word	0x00400229
  401a2c:	e000e100 	.word	0xe000e100
  401a30:	00400237 	.word	0x00400237

00401a34 <configure_pwm>:
}

void configure_pwm()
{
  401a34:	b530      	push	{r4, r5, lr}
  401a36:	b085      	sub	sp, #20
	wdt_disable(WDT);
  401a38:	4817      	ldr	r0, [pc, #92]	; (401a98 <configure_pwm+0x64>)
  401a3a:	4b18      	ldr	r3, [pc, #96]	; (401a9c <configure_pwm+0x68>)
  401a3c:	4798      	blx	r3

	pio_set_peripheral(PIOA, PIO_PERIPH_B, PIO_PA19B_PWML0); //mudar para uma saida que v para a ponte H
  401a3e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401a42:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401a46:	4816      	ldr	r0, [pc, #88]	; (401aa0 <configure_pwm+0x6c>)
  401a48:	4b16      	ldr	r3, [pc, #88]	; (401aa4 <configure_pwm+0x70>)
  401a4a:	4798      	blx	r3
  401a4c:	201f      	movs	r0, #31
  401a4e:	4b16      	ldr	r3, [pc, #88]	; (401aa8 <configure_pwm+0x74>)
  401a50:	4798      	blx	r3

	sysclk_enable_peripheral_clock(ID_PWM);
	pwm_channel_disable(PWM, PWM_CHANNEL_0);
  401a52:	4d16      	ldr	r5, [pc, #88]	; (401aac <configure_pwm+0x78>)
  401a54:	2100      	movs	r1, #0
  401a56:	4628      	mov	r0, r5
  401a58:	4b15      	ldr	r3, [pc, #84]	; (401ab0 <configure_pwm+0x7c>)
  401a5a:	4798      	blx	r3

	pwm_clock_t clockSetting = {
  401a5c:	f44f 237a 	mov.w	r3, #1024000	; 0xfa000
  401a60:	9301      	str	r3, [sp, #4]
  401a62:	2400      	movs	r4, #0
  401a64:	9402      	str	r4, [sp, #8]
  401a66:	4b13      	ldr	r3, [pc, #76]	; (401ab4 <configure_pwm+0x80>)
  401a68:	9303      	str	r3, [sp, #12]
		.ul_clka = 1000 * 1024,
		.ul_clkb = 0,
		.ul_mck  = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &clockSetting);
  401a6a:	a901      	add	r1, sp, #4
  401a6c:	4628      	mov	r0, r5
  401a6e:	4b12      	ldr	r3, [pc, #72]	; (401ab8 <configure_pwm+0x84>)
  401a70:	4798      	blx	r3

	pwmChannel0.channel = PWM_CHANNEL_0;
  401a72:	4912      	ldr	r1, [pc, #72]	; (401abc <configure_pwm+0x88>)
  401a74:	600c      	str	r4, [r1, #0]
	pwmChannel0.ul_prescaler = PWM_CMR_CPRE_CLKA;
  401a76:	230b      	movs	r3, #11
  401a78:	604b      	str	r3, [r1, #4]
	pwmChannel0.ul_period = 1024;
  401a7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401a7e:	610b      	str	r3, [r1, #16]
	pwmChannel0.ul_duty = 0;
  401a80:	60cc      	str	r4, [r1, #12]
	pwmChannel0.polarity = PWM_LOW;
  401a82:	728c      	strb	r4, [r1, #10]
	pwmChannel0.alignment = PWM_ALIGN_LEFT;
  401a84:	810c      	strh	r4, [r1, #8]

	pwm_channel_init(PWM, &pwmChannel0);
  401a86:	4628      	mov	r0, r5
  401a88:	4b0d      	ldr	r3, [pc, #52]	; (401ac0 <configure_pwm+0x8c>)
  401a8a:	4798      	blx	r3
	pwm_channel_enable(PWM, PWM_CHANNEL_0);	
  401a8c:	4621      	mov	r1, r4
  401a8e:	4628      	mov	r0, r5
  401a90:	4b0c      	ldr	r3, [pc, #48]	; (401ac4 <configure_pwm+0x90>)
  401a92:	4798      	blx	r3
}
  401a94:	b005      	add	sp, #20
  401a96:	bd30      	pop	{r4, r5, pc}
  401a98:	400e1450 	.word	0x400e1450
  401a9c:	00401441 	.word	0x00401441
  401aa0:	400e0e00 	.word	0x400e0e00
  401aa4:	00400f5d 	.word	0x00400f5d
  401aa8:	004013ed 	.word	0x004013ed
  401aac:	40020000 	.word	0x40020000
  401ab0:	004003e5 	.word	0x004003e5
  401ab4:	07270e00 	.word	0x07270e00
  401ab8:	00400295 	.word	0x00400295
  401abc:	20000e64 	.word	0x20000e64
  401ac0:	004002d9 	.word	0x004002d9
  401ac4:	004003db 	.word	0x004003db

00401ac8 <TC0_Handler>:
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
	tc_start(TC, CHANNEL);
}

void TC_Handler(void)
{
  401ac8:	b500      	push	{lr}
  401aca:	b083      	sub	sp, #12
	tc_get_status(TC,CHANNEL);
  401acc:	2100      	movs	r1, #0
  401ace:	4818      	ldr	r0, [pc, #96]	; (401b30 <TC0_Handler+0x68>)
  401ad0:	4b18      	ldr	r3, [pc, #96]	; (401b34 <TC0_Handler+0x6c>)
  401ad2:	4798      	blx	r3
	adc_start(ADC);
  401ad4:	4818      	ldr	r0, [pc, #96]	; (401b38 <TC0_Handler+0x70>)
  401ad6:	4b19      	ldr	r3, [pc, #100]	; (401b3c <TC0_Handler+0x74>)
  401ad8:	4798      	blx	r3
	char umidade[2];
	char fumaca[2];
	char luminosidade[2];
	umidade[0] = 'U';
  401ada:	2355      	movs	r3, #85	; 0x55
  401adc:	f88d 3004 	strb.w	r3, [sp, #4]
	fumaca[0] = 'F';
  401ae0:	2346      	movs	r3, #70	; 0x46
  401ae2:	f88d 3000 	strb.w	r3, [sp]
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  401ae6:	4b16      	ldr	r3, [pc, #88]	; (401b40 <TC0_Handler+0x78>)
  401ae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	luminosidade[0] = 'L';
	//quando estiver umido, aparece US se no UN
	if (!ioport_get_pin_level(UMIDADE)){
  401aea:	f413 3f80 	tst.w	r3, #65536	; 0x10000
		umidade[1] = 'S';
  401aee:	bf0c      	ite	eq
  401af0:	2353      	moveq	r3, #83	; 0x53
		ili93xx_set_foreground_color(COLOR_BLACK);
		ili93xx_draw_string(20, 40, (uint8_t*) umidade);
	}
	else{
		umidade[1] = 'N';
  401af2:	234e      	movne	r3, #78	; 0x4e
  401af4:	f88d 3005 	strb.w	r3, [sp, #5]
		ili93xx_set_foreground_color(COLOR_BLACK);
  401af8:	2000      	movs	r0, #0
  401afa:	4b12      	ldr	r3, [pc, #72]	; (401b44 <TC0_Handler+0x7c>)
  401afc:	4798      	blx	r3
		ili93xx_draw_string(20, 40, (uint8_t*) umidade);
  401afe:	aa01      	add	r2, sp, #4
  401b00:	2128      	movs	r1, #40	; 0x28
  401b02:	2014      	movs	r0, #20
  401b04:	4b10      	ldr	r3, [pc, #64]	; (401b48 <TC0_Handler+0x80>)
  401b06:	4798      	blx	r3
  401b08:	4b0d      	ldr	r3, [pc, #52]	; (401b40 <TC0_Handler+0x78>)
  401b0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}
	
	//quando tiver fumaa, aparece FS se no FN
	if (!ioport_get_pin_level(FUMACA)){
  401b0c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
		fumaca[1] = 'S';
  401b10:	bf0c      	ite	eq
  401b12:	2353      	moveq	r3, #83	; 0x53
		ili93xx_set_foreground_color(COLOR_BLACK);
		ili93xx_draw_string(20, 80, (uint8_t*) fumaca);
		}else{
		fumaca[1] = 'N';
  401b14:	234e      	movne	r3, #78	; 0x4e
  401b16:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_set_foreground_color(COLOR_BLACK);
  401b1a:	2000      	movs	r0, #0
  401b1c:	4b09      	ldr	r3, [pc, #36]	; (401b44 <TC0_Handler+0x7c>)
  401b1e:	4798      	blx	r3
		ili93xx_draw_string(20, 80, (uint8_t*) fumaca);
  401b20:	466a      	mov	r2, sp
  401b22:	2150      	movs	r1, #80	; 0x50
  401b24:	2014      	movs	r0, #20
  401b26:	4b08      	ldr	r3, [pc, #32]	; (401b48 <TC0_Handler+0x80>)
  401b28:	4798      	blx	r3
	}
}
  401b2a:	b003      	add	sp, #12
  401b2c:	f85d fb04 	ldr.w	pc, [sp], #4
  401b30:	40010000 	.word	0x40010000
  401b34:	0040041f 	.word	0x0040041f
  401b38:	40038000 	.word	0x40038000
  401b3c:	00400223 	.word	0x00400223
  401b40:	400e0e00 	.word	0x400e0e00
  401b44:	00400775 	.word	0x00400775
  401b48:	00400c85 	.word	0x00400c85

00401b4c <printAlgo>:

void printAlgo(char palavra[]){
  401b4c:	b570      	push	{r4, r5, r6, lr}
  401b4e:	4605      	mov	r5, r0
	ili93xx_set_foreground_color(COLOR_WHITE);
  401b50:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401b54:	4c07      	ldr	r4, [pc, #28]	; (401b74 <printAlgo+0x28>)
  401b56:	47a0      	blx	r4
	ili93xx_draw_filled_rectangle(0, 0, 200, 200);
  401b58:	23c8      	movs	r3, #200	; 0xc8
  401b5a:	461a      	mov	r2, r3
  401b5c:	2100      	movs	r1, #0
  401b5e:	4608      	mov	r0, r1
  401b60:	4e05      	ldr	r6, [pc, #20]	; (401b78 <printAlgo+0x2c>)
  401b62:	47b0      	blx	r6
	ili93xx_set_foreground_color(COLOR_BLACK);
  401b64:	2000      	movs	r0, #0
  401b66:	47a0      	blx	r4
	ili93xx_draw_string(20, 20, (uint8_t*) palavra);
  401b68:	462a      	mov	r2, r5
  401b6a:	2114      	movs	r1, #20
  401b6c:	4608      	mov	r0, r1
  401b6e:	4b03      	ldr	r3, [pc, #12]	; (401b7c <printAlgo+0x30>)
  401b70:	4798      	blx	r3
  401b72:	bd70      	pop	{r4, r5, r6, pc}
  401b74:	00400775 	.word	0x00400775
  401b78:	00400bbd 	.word	0x00400bbd
  401b7c:	00400c85 	.word	0x00400c85

00401b80 <ADC_Handler>:
}

void ADC_Handler(void)
{
  401b80:	b510      	push	{r4, lr}
  401b82:	b084      	sub	sp, #16
	uint16_t result;
	uint32_t adcResult = 0;
	if ((adc_get_status(ADC) & ADC_ISR_DRDY) == ADC_ISR_DRDY)
  401b84:	480d      	ldr	r0, [pc, #52]	; (401bbc <ADC_Handler+0x3c>)
  401b86:	4b0e      	ldr	r3, [pc, #56]	; (401bc0 <ADC_Handler+0x40>)
  401b88:	4798      	blx	r3
  401b8a:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
  401b8e:	d101      	bne.n	401b94 <ADC_Handler+0x14>
		//muda o valor do PWM
		result = (result * 1024) / 4096;
		pwm_channel_update_duty(PWM, &pwmChannel0, result);
		
	}
}
  401b90:	b004      	add	sp, #16
  401b92:	bd10      	pop	{r4, pc}
		result = adc_get_latest_value(ADC);
  401b94:	4809      	ldr	r0, [pc, #36]	; (401bbc <ADC_Handler+0x3c>)
  401b96:	4b0b      	ldr	r3, [pc, #44]	; (401bc4 <ADC_Handler+0x44>)
  401b98:	4798      	blx	r3
		sprintf (buffer, "%i", result);
  401b9a:	b284      	uxth	r4, r0
  401b9c:	4622      	mov	r2, r4
  401b9e:	490a      	ldr	r1, [pc, #40]	; (401bc8 <ADC_Handler+0x48>)
  401ba0:	a801      	add	r0, sp, #4
  401ba2:	4b0a      	ldr	r3, [pc, #40]	; (401bcc <ADC_Handler+0x4c>)
  401ba4:	4798      	blx	r3
		printAlgo(buffer);
  401ba6:	a801      	add	r0, sp, #4
  401ba8:	4b09      	ldr	r3, [pc, #36]	; (401bd0 <ADC_Handler+0x50>)
  401baa:	4798      	blx	r3
		result = (result * 1024) / 4096;
  401bac:	02a2      	lsls	r2, r4, #10
		pwm_channel_update_duty(PWM, &pwmChannel0, result);
  401bae:	f3c2 320f 	ubfx	r2, r2, #12, #16
  401bb2:	4908      	ldr	r1, [pc, #32]	; (401bd4 <ADC_Handler+0x54>)
  401bb4:	4808      	ldr	r0, [pc, #32]	; (401bd8 <ADC_Handler+0x58>)
  401bb6:	4b09      	ldr	r3, [pc, #36]	; (401bdc <ADC_Handler+0x5c>)
  401bb8:	4798      	blx	r3
}
  401bba:	e7e9      	b.n	401b90 <ADC_Handler+0x10>
  401bbc:	40038000 	.word	0x40038000
  401bc0:	0040023b 	.word	0x0040023b
  401bc4:	00400233 	.word	0x00400233
  401bc8:	0040749c 	.word	0x0040749c
  401bcc:	00401f99 	.word	0x00401f99
  401bd0:	00401b4d 	.word	0x00401b4d
  401bd4:	20000e64 	.word	0x20000e64
  401bd8:	40020000 	.word	0x40020000
  401bdc:	004003bf 	.word	0x004003bf

00401be0 <main>:

int main (void)
{
  401be0:	b570      	push	{r4, r5, r6, lr}
  401be2:	b084      	sub	sp, #16
	sysclk_init();
  401be4:	4b37      	ldr	r3, [pc, #220]	; (401cc4 <main+0xe4>)
  401be6:	4798      	blx	r3
	board_init();
  401be8:	4b37      	ldr	r3, [pc, #220]	; (401cc8 <main+0xe8>)
  401bea:	4798      	blx	r3
	configure_lcd();
  401bec:	4b37      	ldr	r3, [pc, #220]	; (401ccc <main+0xec>)
  401bee:	4798      	blx	r3
  401bf0:	200b      	movs	r0, #11
  401bf2:	4c37      	ldr	r4, [pc, #220]	; (401cd0 <main+0xf0>)
  401bf4:	47a0      	blx	r4
  401bf6:	200c      	movs	r0, #12
  401bf8:	47a0      	blx	r4
  401bfa:	200d      	movs	r0, #13
  401bfc:	47a0      	blx	r4
	ioport_init();
	inicializacao_UART();
  401bfe:	4b35      	ldr	r3, [pc, #212]	; (401cd4 <main+0xf4>)
  401c00:	4798      	blx	r3
	configure_adc();
  401c02:	4b35      	ldr	r3, [pc, #212]	; (401cd8 <main+0xf8>)
  401c04:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC);
  401c06:	2017      	movs	r0, #23
  401c08:	47a0      	blx	r4
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	BOARD_MCK);
  401c0a:	4c34      	ldr	r4, [pc, #208]	; (401cdc <main+0xfc>)
  401c0c:	9400      	str	r4, [sp, #0]
  401c0e:	ab03      	add	r3, sp, #12
  401c10:	aa02      	add	r2, sp, #8
  401c12:	4621      	mov	r1, r4
  401c14:	2032      	movs	r0, #50	; 0x32
  401c16:	4d32      	ldr	r5, [pc, #200]	; (401ce0 <main+0x100>)
  401c18:	47a8      	blx	r5
	tc_init(TC, CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401c1a:	4d32      	ldr	r5, [pc, #200]	; (401ce4 <main+0x104>)
  401c1c:	9a03      	ldr	r2, [sp, #12]
  401c1e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401c22:	2100      	movs	r1, #0
  401c24:	4628      	mov	r0, r5
  401c26:	4b30      	ldr	r3, [pc, #192]	; (401ce8 <main+0x108>)
  401c28:	4798      	blx	r3
	counts = (ul_sysclk/ul_div)/freq_desejada;
  401c2a:	9a02      	ldr	r2, [sp, #8]
  401c2c:	fbb4 f2f2 	udiv	r2, r4, r2
  401c30:	4b2e      	ldr	r3, [pc, #184]	; (401cec <main+0x10c>)
  401c32:	fba3 3202 	umull	r3, r2, r3, r2
	tc_write_rc(TC, CHANNEL, counts);
  401c36:	0912      	lsrs	r2, r2, #4
  401c38:	2100      	movs	r1, #0
  401c3a:	4628      	mov	r0, r5
  401c3c:	4b2c      	ldr	r3, [pc, #176]	; (401cf0 <main+0x110>)
  401c3e:	4798      	blx	r3
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401c40:	4b2c      	ldr	r3, [pc, #176]	; (401cf4 <main+0x114>)
  401c42:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401c46:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401c4a:	2140      	movs	r1, #64	; 0x40
  401c4c:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401c50:	601a      	str	r2, [r3, #0]
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
  401c52:	2210      	movs	r2, #16
  401c54:	2100      	movs	r1, #0
  401c56:	4628      	mov	r0, r5
  401c58:	4b27      	ldr	r3, [pc, #156]	; (401cf8 <main+0x118>)
  401c5a:	4798      	blx	r3
	tc_start(TC, CHANNEL);
  401c5c:	2100      	movs	r1, #0
  401c5e:	4628      	mov	r0, r5
  401c60:	4b26      	ldr	r3, [pc, #152]	; (401cfc <main+0x11c>)
  401c62:	4798      	blx	r3
	tc_config(50);
	configure_pwm();
  401c64:	4b26      	ldr	r3, [pc, #152]	; (401d00 <main+0x120>)
  401c66:	4798      	blx	r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401c68:	f104 5463 	add.w	r4, r4, #952107008	; 0x38c00000
  401c6c:	f504 141c 	add.w	r4, r4, #2555904	; 0x270000
  401c70:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401c74:	6123      	str	r3, [r4, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401c76:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401c7a:	6323      	str	r3, [r4, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401c7c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  401c80:	6123      	str	r3, [r4, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401c82:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401c86:	6323      	str	r3, [r4, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401c88:	4a1e      	ldr	r2, [pc, #120]	; (401d04 <main+0x124>)
  401c8a:	6113      	str	r3, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401c8c:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401c90:	6353      	str	r3, [r2, #52]	; 0x34
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401c92:	f44f 3580 	mov.w	r5, #65536	; 0x10000
  401c96:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401c98:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	ioport_set_pin_dir(LED_VERMEIO, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(LED_VERMEIO, 0);
	
	//seta o PA16 como entrada de dados com PULLUP
	ioport_set_pin_dir(UMIDADE, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(UMIDADE, IOPORT_MODE_PULLUP);
  401c9c:	2108      	movs	r1, #8
  401c9e:	2010      	movs	r0, #16
  401ca0:	4e19      	ldr	r6, [pc, #100]	; (401d08 <main+0x128>)
  401ca2:	47b0      	blx	r6
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401ca4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  401ca8:	6163      	str	r3, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401caa:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	ioport_set_pin_dir(FUMACA, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(FUMACA, IOPORT_MODE_PULLUP);
  401cae:	2108      	movs	r1, #8
  401cb0:	2012      	movs	r0, #18
  401cb2:	47b0      	blx	r6
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401cb4:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401cb6:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	ioport_set_pin_dir(UMIDADE, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(UMIDADE, IOPORT_MODE_PULLUP);
  401cba:	2108      	movs	r1, #8
  401cbc:	2010      	movs	r0, #16
  401cbe:	47b0      	blx	r6
  401cc0:	e7fe      	b.n	401cc0 <main+0xe0>
  401cc2:	bf00      	nop
  401cc4:	00400db5 	.word	0x00400db5
  401cc8:	00400e19 	.word	0x00400e19
  401ccc:	00401861 	.word	0x00401861
  401cd0:	004013ed 	.word	0x004013ed
  401cd4:	00401921 	.word	0x00401921
  401cd8:	004019b9 	.word	0x004019b9
  401cdc:	07270e00 	.word	0x07270e00
  401ce0:	00400427 	.word	0x00400427
  401ce4:	40010000 	.word	0x40010000
  401ce8:	004003ef 	.word	0x004003ef
  401cec:	51eb851f 	.word	0x51eb851f
  401cf0:	0040040f 	.word	0x0040040f
  401cf4:	e000e100 	.word	0xe000e100
  401cf8:	00400417 	.word	0x00400417
  401cfc:	00400407 	.word	0x00400407
  401d00:	00401a35 	.word	0x00401a35
  401d04:	400e1200 	.word	0x400e1200
  401d08:	004016e9 	.word	0x004016e9

00401d0c <__libc_init_array>:
  401d0c:	b570      	push	{r4, r5, r6, lr}
  401d0e:	4e0f      	ldr	r6, [pc, #60]	; (401d4c <__libc_init_array+0x40>)
  401d10:	4d0f      	ldr	r5, [pc, #60]	; (401d50 <__libc_init_array+0x44>)
  401d12:	1b76      	subs	r6, r6, r5
  401d14:	10b6      	asrs	r6, r6, #2
  401d16:	bf18      	it	ne
  401d18:	2400      	movne	r4, #0
  401d1a:	d005      	beq.n	401d28 <__libc_init_array+0x1c>
  401d1c:	3401      	adds	r4, #1
  401d1e:	f855 3b04 	ldr.w	r3, [r5], #4
  401d22:	4798      	blx	r3
  401d24:	42a6      	cmp	r6, r4
  401d26:	d1f9      	bne.n	401d1c <__libc_init_array+0x10>
  401d28:	4e0a      	ldr	r6, [pc, #40]	; (401d54 <__libc_init_array+0x48>)
  401d2a:	4d0b      	ldr	r5, [pc, #44]	; (401d58 <__libc_init_array+0x4c>)
  401d2c:	1b76      	subs	r6, r6, r5
  401d2e:	f005 fcfb 	bl	407728 <_init>
  401d32:	10b6      	asrs	r6, r6, #2
  401d34:	bf18      	it	ne
  401d36:	2400      	movne	r4, #0
  401d38:	d006      	beq.n	401d48 <__libc_init_array+0x3c>
  401d3a:	3401      	adds	r4, #1
  401d3c:	f855 3b04 	ldr.w	r3, [r5], #4
  401d40:	4798      	blx	r3
  401d42:	42a6      	cmp	r6, r4
  401d44:	d1f9      	bne.n	401d3a <__libc_init_array+0x2e>
  401d46:	bd70      	pop	{r4, r5, r6, pc}
  401d48:	bd70      	pop	{r4, r5, r6, pc}
  401d4a:	bf00      	nop
  401d4c:	00407734 	.word	0x00407734
  401d50:	00407734 	.word	0x00407734
  401d54:	0040773c 	.word	0x0040773c
  401d58:	00407734 	.word	0x00407734

00401d5c <memset>:
  401d5c:	b470      	push	{r4, r5, r6}
  401d5e:	0786      	lsls	r6, r0, #30
  401d60:	d046      	beq.n	401df0 <memset+0x94>
  401d62:	1e54      	subs	r4, r2, #1
  401d64:	2a00      	cmp	r2, #0
  401d66:	d041      	beq.n	401dec <memset+0x90>
  401d68:	b2ca      	uxtb	r2, r1
  401d6a:	4603      	mov	r3, r0
  401d6c:	e002      	b.n	401d74 <memset+0x18>
  401d6e:	f114 34ff 	adds.w	r4, r4, #4294967295
  401d72:	d33b      	bcc.n	401dec <memset+0x90>
  401d74:	f803 2b01 	strb.w	r2, [r3], #1
  401d78:	079d      	lsls	r5, r3, #30
  401d7a:	d1f8      	bne.n	401d6e <memset+0x12>
  401d7c:	2c03      	cmp	r4, #3
  401d7e:	d92e      	bls.n	401dde <memset+0x82>
  401d80:	b2cd      	uxtb	r5, r1
  401d82:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401d86:	2c0f      	cmp	r4, #15
  401d88:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401d8c:	d919      	bls.n	401dc2 <memset+0x66>
  401d8e:	f103 0210 	add.w	r2, r3, #16
  401d92:	4626      	mov	r6, r4
  401d94:	3e10      	subs	r6, #16
  401d96:	2e0f      	cmp	r6, #15
  401d98:	f842 5c10 	str.w	r5, [r2, #-16]
  401d9c:	f842 5c0c 	str.w	r5, [r2, #-12]
  401da0:	f842 5c08 	str.w	r5, [r2, #-8]
  401da4:	f842 5c04 	str.w	r5, [r2, #-4]
  401da8:	f102 0210 	add.w	r2, r2, #16
  401dac:	d8f2      	bhi.n	401d94 <memset+0x38>
  401dae:	f1a4 0210 	sub.w	r2, r4, #16
  401db2:	f022 020f 	bic.w	r2, r2, #15
  401db6:	f004 040f 	and.w	r4, r4, #15
  401dba:	3210      	adds	r2, #16
  401dbc:	2c03      	cmp	r4, #3
  401dbe:	4413      	add	r3, r2
  401dc0:	d90d      	bls.n	401dde <memset+0x82>
  401dc2:	461e      	mov	r6, r3
  401dc4:	4622      	mov	r2, r4
  401dc6:	3a04      	subs	r2, #4
  401dc8:	2a03      	cmp	r2, #3
  401dca:	f846 5b04 	str.w	r5, [r6], #4
  401dce:	d8fa      	bhi.n	401dc6 <memset+0x6a>
  401dd0:	1f22      	subs	r2, r4, #4
  401dd2:	f022 0203 	bic.w	r2, r2, #3
  401dd6:	3204      	adds	r2, #4
  401dd8:	4413      	add	r3, r2
  401dda:	f004 0403 	and.w	r4, r4, #3
  401dde:	b12c      	cbz	r4, 401dec <memset+0x90>
  401de0:	b2c9      	uxtb	r1, r1
  401de2:	441c      	add	r4, r3
  401de4:	f803 1b01 	strb.w	r1, [r3], #1
  401de8:	429c      	cmp	r4, r3
  401dea:	d1fb      	bne.n	401de4 <memset+0x88>
  401dec:	bc70      	pop	{r4, r5, r6}
  401dee:	4770      	bx	lr
  401df0:	4614      	mov	r4, r2
  401df2:	4603      	mov	r3, r0
  401df4:	e7c2      	b.n	401d7c <memset+0x20>
  401df6:	bf00      	nop

00401df8 <setbuf>:
  401df8:	2900      	cmp	r1, #0
  401dfa:	bf0c      	ite	eq
  401dfc:	2202      	moveq	r2, #2
  401dfe:	2200      	movne	r2, #0
  401e00:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401e04:	f000 b800 	b.w	401e08 <setvbuf>

00401e08 <setvbuf>:
  401e08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401e0c:	4c61      	ldr	r4, [pc, #388]	; (401f94 <setvbuf+0x18c>)
  401e0e:	6825      	ldr	r5, [r4, #0]
  401e10:	b083      	sub	sp, #12
  401e12:	4604      	mov	r4, r0
  401e14:	460f      	mov	r7, r1
  401e16:	4690      	mov	r8, r2
  401e18:	461e      	mov	r6, r3
  401e1a:	b115      	cbz	r5, 401e22 <setvbuf+0x1a>
  401e1c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401e1e:	2b00      	cmp	r3, #0
  401e20:	d064      	beq.n	401eec <setvbuf+0xe4>
  401e22:	f1b8 0f02 	cmp.w	r8, #2
  401e26:	d006      	beq.n	401e36 <setvbuf+0x2e>
  401e28:	f1b8 0f01 	cmp.w	r8, #1
  401e2c:	f200 809f 	bhi.w	401f6e <setvbuf+0x166>
  401e30:	2e00      	cmp	r6, #0
  401e32:	f2c0 809c 	blt.w	401f6e <setvbuf+0x166>
  401e36:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401e38:	07d8      	lsls	r0, r3, #31
  401e3a:	d534      	bpl.n	401ea6 <setvbuf+0x9e>
  401e3c:	4621      	mov	r1, r4
  401e3e:	4628      	mov	r0, r5
  401e40:	f002 fbe8 	bl	404614 <_fflush_r>
  401e44:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401e46:	b141      	cbz	r1, 401e5a <setvbuf+0x52>
  401e48:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401e4c:	4299      	cmp	r1, r3
  401e4e:	d002      	beq.n	401e56 <setvbuf+0x4e>
  401e50:	4628      	mov	r0, r5
  401e52:	f002 fcd9 	bl	404808 <_free_r>
  401e56:	2300      	movs	r3, #0
  401e58:	6323      	str	r3, [r4, #48]	; 0x30
  401e5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401e5e:	2200      	movs	r2, #0
  401e60:	61a2      	str	r2, [r4, #24]
  401e62:	6062      	str	r2, [r4, #4]
  401e64:	061a      	lsls	r2, r3, #24
  401e66:	d43a      	bmi.n	401ede <setvbuf+0xd6>
  401e68:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401e6c:	f023 0303 	bic.w	r3, r3, #3
  401e70:	f1b8 0f02 	cmp.w	r8, #2
  401e74:	81a3      	strh	r3, [r4, #12]
  401e76:	d01d      	beq.n	401eb4 <setvbuf+0xac>
  401e78:	ab01      	add	r3, sp, #4
  401e7a:	466a      	mov	r2, sp
  401e7c:	4621      	mov	r1, r4
  401e7e:	4628      	mov	r0, r5
  401e80:	f002 fde8 	bl	404a54 <__swhatbuf_r>
  401e84:	89a3      	ldrh	r3, [r4, #12]
  401e86:	4318      	orrs	r0, r3
  401e88:	81a0      	strh	r0, [r4, #12]
  401e8a:	2e00      	cmp	r6, #0
  401e8c:	d132      	bne.n	401ef4 <setvbuf+0xec>
  401e8e:	9e00      	ldr	r6, [sp, #0]
  401e90:	4630      	mov	r0, r6
  401e92:	f002 fe0d 	bl	404ab0 <malloc>
  401e96:	4607      	mov	r7, r0
  401e98:	2800      	cmp	r0, #0
  401e9a:	d06b      	beq.n	401f74 <setvbuf+0x16c>
  401e9c:	89a3      	ldrh	r3, [r4, #12]
  401e9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401ea2:	81a3      	strh	r3, [r4, #12]
  401ea4:	e028      	b.n	401ef8 <setvbuf+0xf0>
  401ea6:	89a3      	ldrh	r3, [r4, #12]
  401ea8:	0599      	lsls	r1, r3, #22
  401eaa:	d4c7      	bmi.n	401e3c <setvbuf+0x34>
  401eac:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401eae:	f002 fdcd 	bl	404a4c <__retarget_lock_acquire_recursive>
  401eb2:	e7c3      	b.n	401e3c <setvbuf+0x34>
  401eb4:	2500      	movs	r5, #0
  401eb6:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401eb8:	2600      	movs	r6, #0
  401eba:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401ebe:	f043 0302 	orr.w	r3, r3, #2
  401ec2:	2001      	movs	r0, #1
  401ec4:	60a6      	str	r6, [r4, #8]
  401ec6:	07ce      	lsls	r6, r1, #31
  401ec8:	81a3      	strh	r3, [r4, #12]
  401eca:	6022      	str	r2, [r4, #0]
  401ecc:	6122      	str	r2, [r4, #16]
  401ece:	6160      	str	r0, [r4, #20]
  401ed0:	d401      	bmi.n	401ed6 <setvbuf+0xce>
  401ed2:	0598      	lsls	r0, r3, #22
  401ed4:	d53e      	bpl.n	401f54 <setvbuf+0x14c>
  401ed6:	4628      	mov	r0, r5
  401ed8:	b003      	add	sp, #12
  401eda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401ede:	6921      	ldr	r1, [r4, #16]
  401ee0:	4628      	mov	r0, r5
  401ee2:	f002 fc91 	bl	404808 <_free_r>
  401ee6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401eea:	e7bd      	b.n	401e68 <setvbuf+0x60>
  401eec:	4628      	mov	r0, r5
  401eee:	f002 fbe9 	bl	4046c4 <__sinit>
  401ef2:	e796      	b.n	401e22 <setvbuf+0x1a>
  401ef4:	2f00      	cmp	r7, #0
  401ef6:	d0cb      	beq.n	401e90 <setvbuf+0x88>
  401ef8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401efa:	2b00      	cmp	r3, #0
  401efc:	d033      	beq.n	401f66 <setvbuf+0x15e>
  401efe:	9b00      	ldr	r3, [sp, #0]
  401f00:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401f04:	6027      	str	r7, [r4, #0]
  401f06:	429e      	cmp	r6, r3
  401f08:	bf1c      	itt	ne
  401f0a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  401f0e:	81a2      	strhne	r2, [r4, #12]
  401f10:	f1b8 0f01 	cmp.w	r8, #1
  401f14:	bf04      	itt	eq
  401f16:	f042 0201 	orreq.w	r2, r2, #1
  401f1a:	81a2      	strheq	r2, [r4, #12]
  401f1c:	b292      	uxth	r2, r2
  401f1e:	f012 0308 	ands.w	r3, r2, #8
  401f22:	6127      	str	r7, [r4, #16]
  401f24:	6166      	str	r6, [r4, #20]
  401f26:	d00e      	beq.n	401f46 <setvbuf+0x13e>
  401f28:	07d1      	lsls	r1, r2, #31
  401f2a:	d51a      	bpl.n	401f62 <setvbuf+0x15a>
  401f2c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401f2e:	4276      	negs	r6, r6
  401f30:	2300      	movs	r3, #0
  401f32:	f015 0501 	ands.w	r5, r5, #1
  401f36:	61a6      	str	r6, [r4, #24]
  401f38:	60a3      	str	r3, [r4, #8]
  401f3a:	d009      	beq.n	401f50 <setvbuf+0x148>
  401f3c:	2500      	movs	r5, #0
  401f3e:	4628      	mov	r0, r5
  401f40:	b003      	add	sp, #12
  401f42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401f46:	60a3      	str	r3, [r4, #8]
  401f48:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401f4a:	f015 0501 	ands.w	r5, r5, #1
  401f4e:	d1f5      	bne.n	401f3c <setvbuf+0x134>
  401f50:	0593      	lsls	r3, r2, #22
  401f52:	d4c0      	bmi.n	401ed6 <setvbuf+0xce>
  401f54:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401f56:	f002 fd7b 	bl	404a50 <__retarget_lock_release_recursive>
  401f5a:	4628      	mov	r0, r5
  401f5c:	b003      	add	sp, #12
  401f5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401f62:	60a6      	str	r6, [r4, #8]
  401f64:	e7f0      	b.n	401f48 <setvbuf+0x140>
  401f66:	4628      	mov	r0, r5
  401f68:	f002 fbac 	bl	4046c4 <__sinit>
  401f6c:	e7c7      	b.n	401efe <setvbuf+0xf6>
  401f6e:	f04f 35ff 	mov.w	r5, #4294967295
  401f72:	e7b0      	b.n	401ed6 <setvbuf+0xce>
  401f74:	f8dd 9000 	ldr.w	r9, [sp]
  401f78:	45b1      	cmp	r9, r6
  401f7a:	d004      	beq.n	401f86 <setvbuf+0x17e>
  401f7c:	4648      	mov	r0, r9
  401f7e:	f002 fd97 	bl	404ab0 <malloc>
  401f82:	4607      	mov	r7, r0
  401f84:	b920      	cbnz	r0, 401f90 <setvbuf+0x188>
  401f86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401f8a:	f04f 35ff 	mov.w	r5, #4294967295
  401f8e:	e792      	b.n	401eb6 <setvbuf+0xae>
  401f90:	464e      	mov	r6, r9
  401f92:	e783      	b.n	401e9c <setvbuf+0x94>
  401f94:	2000001c 	.word	0x2000001c

00401f98 <sprintf>:
  401f98:	b40e      	push	{r1, r2, r3}
  401f9a:	b5f0      	push	{r4, r5, r6, r7, lr}
  401f9c:	b09c      	sub	sp, #112	; 0x70
  401f9e:	ab21      	add	r3, sp, #132	; 0x84
  401fa0:	490f      	ldr	r1, [pc, #60]	; (401fe0 <sprintf+0x48>)
  401fa2:	f853 2b04 	ldr.w	r2, [r3], #4
  401fa6:	9301      	str	r3, [sp, #4]
  401fa8:	4605      	mov	r5, r0
  401faa:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401fae:	6808      	ldr	r0, [r1, #0]
  401fb0:	9502      	str	r5, [sp, #8]
  401fb2:	f44f 7702 	mov.w	r7, #520	; 0x208
  401fb6:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401fba:	a902      	add	r1, sp, #8
  401fbc:	9506      	str	r5, [sp, #24]
  401fbe:	f8ad 7014 	strh.w	r7, [sp, #20]
  401fc2:	9404      	str	r4, [sp, #16]
  401fc4:	9407      	str	r4, [sp, #28]
  401fc6:	f8ad 6016 	strh.w	r6, [sp, #22]
  401fca:	f000 f887 	bl	4020dc <_svfprintf_r>
  401fce:	9b02      	ldr	r3, [sp, #8]
  401fd0:	2200      	movs	r2, #0
  401fd2:	701a      	strb	r2, [r3, #0]
  401fd4:	b01c      	add	sp, #112	; 0x70
  401fd6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401fda:	b003      	add	sp, #12
  401fdc:	4770      	bx	lr
  401fde:	bf00      	nop
  401fe0:	2000001c 	.word	0x2000001c
	...

00402000 <strlen>:
  402000:	f890 f000 	pld	[r0]
  402004:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  402008:	f020 0107 	bic.w	r1, r0, #7
  40200c:	f06f 0c00 	mvn.w	ip, #0
  402010:	f010 0407 	ands.w	r4, r0, #7
  402014:	f891 f020 	pld	[r1, #32]
  402018:	f040 8049 	bne.w	4020ae <strlen+0xae>
  40201c:	f04f 0400 	mov.w	r4, #0
  402020:	f06f 0007 	mvn.w	r0, #7
  402024:	e9d1 2300 	ldrd	r2, r3, [r1]
  402028:	f891 f040 	pld	[r1, #64]	; 0x40
  40202c:	f100 0008 	add.w	r0, r0, #8
  402030:	fa82 f24c 	uadd8	r2, r2, ip
  402034:	faa4 f28c 	sel	r2, r4, ip
  402038:	fa83 f34c 	uadd8	r3, r3, ip
  40203c:	faa2 f38c 	sel	r3, r2, ip
  402040:	bb4b      	cbnz	r3, 402096 <strlen+0x96>
  402042:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  402046:	fa82 f24c 	uadd8	r2, r2, ip
  40204a:	f100 0008 	add.w	r0, r0, #8
  40204e:	faa4 f28c 	sel	r2, r4, ip
  402052:	fa83 f34c 	uadd8	r3, r3, ip
  402056:	faa2 f38c 	sel	r3, r2, ip
  40205a:	b9e3      	cbnz	r3, 402096 <strlen+0x96>
  40205c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  402060:	fa82 f24c 	uadd8	r2, r2, ip
  402064:	f100 0008 	add.w	r0, r0, #8
  402068:	faa4 f28c 	sel	r2, r4, ip
  40206c:	fa83 f34c 	uadd8	r3, r3, ip
  402070:	faa2 f38c 	sel	r3, r2, ip
  402074:	b97b      	cbnz	r3, 402096 <strlen+0x96>
  402076:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40207a:	f101 0120 	add.w	r1, r1, #32
  40207e:	fa82 f24c 	uadd8	r2, r2, ip
  402082:	f100 0008 	add.w	r0, r0, #8
  402086:	faa4 f28c 	sel	r2, r4, ip
  40208a:	fa83 f34c 	uadd8	r3, r3, ip
  40208e:	faa2 f38c 	sel	r3, r2, ip
  402092:	2b00      	cmp	r3, #0
  402094:	d0c6      	beq.n	402024 <strlen+0x24>
  402096:	2a00      	cmp	r2, #0
  402098:	bf04      	itt	eq
  40209a:	3004      	addeq	r0, #4
  40209c:	461a      	moveq	r2, r3
  40209e:	ba12      	rev	r2, r2
  4020a0:	fab2 f282 	clz	r2, r2
  4020a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4020a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4020ac:	4770      	bx	lr
  4020ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4020b2:	f004 0503 	and.w	r5, r4, #3
  4020b6:	f1c4 0000 	rsb	r0, r4, #0
  4020ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4020be:	f014 0f04 	tst.w	r4, #4
  4020c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4020c6:	fa0c f505 	lsl.w	r5, ip, r5
  4020ca:	ea62 0205 	orn	r2, r2, r5
  4020ce:	bf1c      	itt	ne
  4020d0:	ea63 0305 	ornne	r3, r3, r5
  4020d4:	4662      	movne	r2, ip
  4020d6:	f04f 0400 	mov.w	r4, #0
  4020da:	e7a9      	b.n	402030 <strlen+0x30>

004020dc <_svfprintf_r>:
  4020dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4020e0:	b0c3      	sub	sp, #268	; 0x10c
  4020e2:	460c      	mov	r4, r1
  4020e4:	910b      	str	r1, [sp, #44]	; 0x2c
  4020e6:	4692      	mov	sl, r2
  4020e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4020ea:	900c      	str	r0, [sp, #48]	; 0x30
  4020ec:	f002 fc9c 	bl	404a28 <_localeconv_r>
  4020f0:	6803      	ldr	r3, [r0, #0]
  4020f2:	931a      	str	r3, [sp, #104]	; 0x68
  4020f4:	4618      	mov	r0, r3
  4020f6:	f7ff ff83 	bl	402000 <strlen>
  4020fa:	89a3      	ldrh	r3, [r4, #12]
  4020fc:	9019      	str	r0, [sp, #100]	; 0x64
  4020fe:	0619      	lsls	r1, r3, #24
  402100:	d503      	bpl.n	40210a <_svfprintf_r+0x2e>
  402102:	6923      	ldr	r3, [r4, #16]
  402104:	2b00      	cmp	r3, #0
  402106:	f001 8003 	beq.w	403110 <_svfprintf_r+0x1034>
  40210a:	2300      	movs	r3, #0
  40210c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402110:	9313      	str	r3, [sp, #76]	; 0x4c
  402112:	9315      	str	r3, [sp, #84]	; 0x54
  402114:	9314      	str	r3, [sp, #80]	; 0x50
  402116:	9327      	str	r3, [sp, #156]	; 0x9c
  402118:	9326      	str	r3, [sp, #152]	; 0x98
  40211a:	9318      	str	r3, [sp, #96]	; 0x60
  40211c:	931b      	str	r3, [sp, #108]	; 0x6c
  40211e:	9309      	str	r3, [sp, #36]	; 0x24
  402120:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  402124:	46c8      	mov	r8, r9
  402126:	9316      	str	r3, [sp, #88]	; 0x58
  402128:	9317      	str	r3, [sp, #92]	; 0x5c
  40212a:	f89a 3000 	ldrb.w	r3, [sl]
  40212e:	4654      	mov	r4, sl
  402130:	b1e3      	cbz	r3, 40216c <_svfprintf_r+0x90>
  402132:	2b25      	cmp	r3, #37	; 0x25
  402134:	d102      	bne.n	40213c <_svfprintf_r+0x60>
  402136:	e019      	b.n	40216c <_svfprintf_r+0x90>
  402138:	2b25      	cmp	r3, #37	; 0x25
  40213a:	d003      	beq.n	402144 <_svfprintf_r+0x68>
  40213c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402140:	2b00      	cmp	r3, #0
  402142:	d1f9      	bne.n	402138 <_svfprintf_r+0x5c>
  402144:	eba4 050a 	sub.w	r5, r4, sl
  402148:	b185      	cbz	r5, 40216c <_svfprintf_r+0x90>
  40214a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40214c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40214e:	f8c8 a000 	str.w	sl, [r8]
  402152:	3301      	adds	r3, #1
  402154:	442a      	add	r2, r5
  402156:	2b07      	cmp	r3, #7
  402158:	f8c8 5004 	str.w	r5, [r8, #4]
  40215c:	9227      	str	r2, [sp, #156]	; 0x9c
  40215e:	9326      	str	r3, [sp, #152]	; 0x98
  402160:	dc7f      	bgt.n	402262 <_svfprintf_r+0x186>
  402162:	f108 0808 	add.w	r8, r8, #8
  402166:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402168:	442b      	add	r3, r5
  40216a:	9309      	str	r3, [sp, #36]	; 0x24
  40216c:	7823      	ldrb	r3, [r4, #0]
  40216e:	2b00      	cmp	r3, #0
  402170:	d07f      	beq.n	402272 <_svfprintf_r+0x196>
  402172:	2300      	movs	r3, #0
  402174:	461a      	mov	r2, r3
  402176:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40217a:	4619      	mov	r1, r3
  40217c:	930d      	str	r3, [sp, #52]	; 0x34
  40217e:	469b      	mov	fp, r3
  402180:	f04f 30ff 	mov.w	r0, #4294967295
  402184:	7863      	ldrb	r3, [r4, #1]
  402186:	900a      	str	r0, [sp, #40]	; 0x28
  402188:	f104 0a01 	add.w	sl, r4, #1
  40218c:	f10a 0a01 	add.w	sl, sl, #1
  402190:	f1a3 0020 	sub.w	r0, r3, #32
  402194:	2858      	cmp	r0, #88	; 0x58
  402196:	f200 83c1 	bhi.w	40291c <_svfprintf_r+0x840>
  40219a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40219e:	0238      	.short	0x0238
  4021a0:	03bf03bf 	.word	0x03bf03bf
  4021a4:	03bf0240 	.word	0x03bf0240
  4021a8:	03bf03bf 	.word	0x03bf03bf
  4021ac:	03bf03bf 	.word	0x03bf03bf
  4021b0:	024503bf 	.word	0x024503bf
  4021b4:	03bf0203 	.word	0x03bf0203
  4021b8:	026b005d 	.word	0x026b005d
  4021bc:	028603bf 	.word	0x028603bf
  4021c0:	039d039d 	.word	0x039d039d
  4021c4:	039d039d 	.word	0x039d039d
  4021c8:	039d039d 	.word	0x039d039d
  4021cc:	039d039d 	.word	0x039d039d
  4021d0:	03bf039d 	.word	0x03bf039d
  4021d4:	03bf03bf 	.word	0x03bf03bf
  4021d8:	03bf03bf 	.word	0x03bf03bf
  4021dc:	03bf03bf 	.word	0x03bf03bf
  4021e0:	03bf03bf 	.word	0x03bf03bf
  4021e4:	033703bf 	.word	0x033703bf
  4021e8:	03bf0357 	.word	0x03bf0357
  4021ec:	03bf0357 	.word	0x03bf0357
  4021f0:	03bf03bf 	.word	0x03bf03bf
  4021f4:	039803bf 	.word	0x039803bf
  4021f8:	03bf03bf 	.word	0x03bf03bf
  4021fc:	03bf03ad 	.word	0x03bf03ad
  402200:	03bf03bf 	.word	0x03bf03bf
  402204:	03bf03bf 	.word	0x03bf03bf
  402208:	03bf0259 	.word	0x03bf0259
  40220c:	031e03bf 	.word	0x031e03bf
  402210:	03bf03bf 	.word	0x03bf03bf
  402214:	03bf03bf 	.word	0x03bf03bf
  402218:	03bf03bf 	.word	0x03bf03bf
  40221c:	03bf03bf 	.word	0x03bf03bf
  402220:	03bf03bf 	.word	0x03bf03bf
  402224:	02db02c6 	.word	0x02db02c6
  402228:	03570357 	.word	0x03570357
  40222c:	028b0357 	.word	0x028b0357
  402230:	03bf02db 	.word	0x03bf02db
  402234:	029003bf 	.word	0x029003bf
  402238:	029d03bf 	.word	0x029d03bf
  40223c:	02b401cc 	.word	0x02b401cc
  402240:	03bf0208 	.word	0x03bf0208
  402244:	03bf01e1 	.word	0x03bf01e1
  402248:	03bf007e 	.word	0x03bf007e
  40224c:	020d03bf 	.word	0x020d03bf
  402250:	980d      	ldr	r0, [sp, #52]	; 0x34
  402252:	930f      	str	r3, [sp, #60]	; 0x3c
  402254:	4240      	negs	r0, r0
  402256:	900d      	str	r0, [sp, #52]	; 0x34
  402258:	f04b 0b04 	orr.w	fp, fp, #4
  40225c:	f89a 3000 	ldrb.w	r3, [sl]
  402260:	e794      	b.n	40218c <_svfprintf_r+0xb0>
  402262:	aa25      	add	r2, sp, #148	; 0x94
  402264:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402266:	980c      	ldr	r0, [sp, #48]	; 0x30
  402268:	f003 fd42 	bl	405cf0 <__ssprint_r>
  40226c:	b940      	cbnz	r0, 402280 <_svfprintf_r+0x1a4>
  40226e:	46c8      	mov	r8, r9
  402270:	e779      	b.n	402166 <_svfprintf_r+0x8a>
  402272:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402274:	b123      	cbz	r3, 402280 <_svfprintf_r+0x1a4>
  402276:	980c      	ldr	r0, [sp, #48]	; 0x30
  402278:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40227a:	aa25      	add	r2, sp, #148	; 0x94
  40227c:	f003 fd38 	bl	405cf0 <__ssprint_r>
  402280:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402282:	899b      	ldrh	r3, [r3, #12]
  402284:	f013 0f40 	tst.w	r3, #64	; 0x40
  402288:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40228a:	bf18      	it	ne
  40228c:	f04f 33ff 	movne.w	r3, #4294967295
  402290:	9309      	str	r3, [sp, #36]	; 0x24
  402292:	9809      	ldr	r0, [sp, #36]	; 0x24
  402294:	b043      	add	sp, #268	; 0x10c
  402296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40229a:	f01b 0f20 	tst.w	fp, #32
  40229e:	9311      	str	r3, [sp, #68]	; 0x44
  4022a0:	f040 81dd 	bne.w	40265e <_svfprintf_r+0x582>
  4022a4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4022a6:	f01b 0f10 	tst.w	fp, #16
  4022aa:	4613      	mov	r3, r2
  4022ac:	f040 856e 	bne.w	402d8c <_svfprintf_r+0xcb0>
  4022b0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4022b4:	f000 856a 	beq.w	402d8c <_svfprintf_r+0xcb0>
  4022b8:	8814      	ldrh	r4, [r2, #0]
  4022ba:	3204      	adds	r2, #4
  4022bc:	2500      	movs	r5, #0
  4022be:	2301      	movs	r3, #1
  4022c0:	920f      	str	r2, [sp, #60]	; 0x3c
  4022c2:	2700      	movs	r7, #0
  4022c4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4022c8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4022ca:	1c4a      	adds	r2, r1, #1
  4022cc:	f000 8265 	beq.w	40279a <_svfprintf_r+0x6be>
  4022d0:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4022d4:	9207      	str	r2, [sp, #28]
  4022d6:	ea54 0205 	orrs.w	r2, r4, r5
  4022da:	f040 8264 	bne.w	4027a6 <_svfprintf_r+0x6ca>
  4022de:	2900      	cmp	r1, #0
  4022e0:	f040 843c 	bne.w	402b5c <_svfprintf_r+0xa80>
  4022e4:	2b00      	cmp	r3, #0
  4022e6:	f040 84d7 	bne.w	402c98 <_svfprintf_r+0xbbc>
  4022ea:	f01b 0301 	ands.w	r3, fp, #1
  4022ee:	930e      	str	r3, [sp, #56]	; 0x38
  4022f0:	f000 8604 	beq.w	402efc <_svfprintf_r+0xe20>
  4022f4:	ae42      	add	r6, sp, #264	; 0x108
  4022f6:	2330      	movs	r3, #48	; 0x30
  4022f8:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4022fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4022fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402300:	4293      	cmp	r3, r2
  402302:	bfb8      	it	lt
  402304:	4613      	movlt	r3, r2
  402306:	9308      	str	r3, [sp, #32]
  402308:	2300      	movs	r3, #0
  40230a:	9312      	str	r3, [sp, #72]	; 0x48
  40230c:	b117      	cbz	r7, 402314 <_svfprintf_r+0x238>
  40230e:	9b08      	ldr	r3, [sp, #32]
  402310:	3301      	adds	r3, #1
  402312:	9308      	str	r3, [sp, #32]
  402314:	9b07      	ldr	r3, [sp, #28]
  402316:	f013 0302 	ands.w	r3, r3, #2
  40231a:	9310      	str	r3, [sp, #64]	; 0x40
  40231c:	d002      	beq.n	402324 <_svfprintf_r+0x248>
  40231e:	9b08      	ldr	r3, [sp, #32]
  402320:	3302      	adds	r3, #2
  402322:	9308      	str	r3, [sp, #32]
  402324:	9b07      	ldr	r3, [sp, #28]
  402326:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40232a:	f040 830e 	bne.w	40294a <_svfprintf_r+0x86e>
  40232e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402330:	9a08      	ldr	r2, [sp, #32]
  402332:	eba3 0b02 	sub.w	fp, r3, r2
  402336:	f1bb 0f00 	cmp.w	fp, #0
  40233a:	f340 8306 	ble.w	40294a <_svfprintf_r+0x86e>
  40233e:	f1bb 0f10 	cmp.w	fp, #16
  402342:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402344:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402346:	dd29      	ble.n	40239c <_svfprintf_r+0x2c0>
  402348:	4643      	mov	r3, r8
  40234a:	4621      	mov	r1, r4
  40234c:	46a8      	mov	r8, r5
  40234e:	2710      	movs	r7, #16
  402350:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402352:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402354:	e006      	b.n	402364 <_svfprintf_r+0x288>
  402356:	f1ab 0b10 	sub.w	fp, fp, #16
  40235a:	f1bb 0f10 	cmp.w	fp, #16
  40235e:	f103 0308 	add.w	r3, r3, #8
  402362:	dd18      	ble.n	402396 <_svfprintf_r+0x2ba>
  402364:	3201      	adds	r2, #1
  402366:	48b7      	ldr	r0, [pc, #732]	; (402644 <_svfprintf_r+0x568>)
  402368:	9226      	str	r2, [sp, #152]	; 0x98
  40236a:	3110      	adds	r1, #16
  40236c:	2a07      	cmp	r2, #7
  40236e:	9127      	str	r1, [sp, #156]	; 0x9c
  402370:	e883 0081 	stmia.w	r3, {r0, r7}
  402374:	ddef      	ble.n	402356 <_svfprintf_r+0x27a>
  402376:	aa25      	add	r2, sp, #148	; 0x94
  402378:	4629      	mov	r1, r5
  40237a:	4620      	mov	r0, r4
  40237c:	f003 fcb8 	bl	405cf0 <__ssprint_r>
  402380:	2800      	cmp	r0, #0
  402382:	f47f af7d 	bne.w	402280 <_svfprintf_r+0x1a4>
  402386:	f1ab 0b10 	sub.w	fp, fp, #16
  40238a:	f1bb 0f10 	cmp.w	fp, #16
  40238e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402390:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402392:	464b      	mov	r3, r9
  402394:	dce6      	bgt.n	402364 <_svfprintf_r+0x288>
  402396:	4645      	mov	r5, r8
  402398:	460c      	mov	r4, r1
  40239a:	4698      	mov	r8, r3
  40239c:	3201      	adds	r2, #1
  40239e:	4ba9      	ldr	r3, [pc, #676]	; (402644 <_svfprintf_r+0x568>)
  4023a0:	9226      	str	r2, [sp, #152]	; 0x98
  4023a2:	445c      	add	r4, fp
  4023a4:	2a07      	cmp	r2, #7
  4023a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4023a8:	e888 0808 	stmia.w	r8, {r3, fp}
  4023ac:	f300 8498 	bgt.w	402ce0 <_svfprintf_r+0xc04>
  4023b0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4023b4:	f108 0808 	add.w	r8, r8, #8
  4023b8:	b177      	cbz	r7, 4023d8 <_svfprintf_r+0x2fc>
  4023ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023bc:	3301      	adds	r3, #1
  4023be:	3401      	adds	r4, #1
  4023c0:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4023c4:	2201      	movs	r2, #1
  4023c6:	2b07      	cmp	r3, #7
  4023c8:	9427      	str	r4, [sp, #156]	; 0x9c
  4023ca:	9326      	str	r3, [sp, #152]	; 0x98
  4023cc:	e888 0006 	stmia.w	r8, {r1, r2}
  4023d0:	f300 83db 	bgt.w	402b8a <_svfprintf_r+0xaae>
  4023d4:	f108 0808 	add.w	r8, r8, #8
  4023d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4023da:	b16b      	cbz	r3, 4023f8 <_svfprintf_r+0x31c>
  4023dc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023de:	3301      	adds	r3, #1
  4023e0:	3402      	adds	r4, #2
  4023e2:	a91e      	add	r1, sp, #120	; 0x78
  4023e4:	2202      	movs	r2, #2
  4023e6:	2b07      	cmp	r3, #7
  4023e8:	9427      	str	r4, [sp, #156]	; 0x9c
  4023ea:	9326      	str	r3, [sp, #152]	; 0x98
  4023ec:	e888 0006 	stmia.w	r8, {r1, r2}
  4023f0:	f300 83d6 	bgt.w	402ba0 <_svfprintf_r+0xac4>
  4023f4:	f108 0808 	add.w	r8, r8, #8
  4023f8:	2d80      	cmp	r5, #128	; 0x80
  4023fa:	f000 8315 	beq.w	402a28 <_svfprintf_r+0x94c>
  4023fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402400:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402402:	1a9f      	subs	r7, r3, r2
  402404:	2f00      	cmp	r7, #0
  402406:	dd36      	ble.n	402476 <_svfprintf_r+0x39a>
  402408:	2f10      	cmp	r7, #16
  40240a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40240c:	4d8e      	ldr	r5, [pc, #568]	; (402648 <_svfprintf_r+0x56c>)
  40240e:	dd27      	ble.n	402460 <_svfprintf_r+0x384>
  402410:	4642      	mov	r2, r8
  402412:	4621      	mov	r1, r4
  402414:	46b0      	mov	r8, r6
  402416:	f04f 0b10 	mov.w	fp, #16
  40241a:	462e      	mov	r6, r5
  40241c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40241e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402420:	e004      	b.n	40242c <_svfprintf_r+0x350>
  402422:	3f10      	subs	r7, #16
  402424:	2f10      	cmp	r7, #16
  402426:	f102 0208 	add.w	r2, r2, #8
  40242a:	dd15      	ble.n	402458 <_svfprintf_r+0x37c>
  40242c:	3301      	adds	r3, #1
  40242e:	3110      	adds	r1, #16
  402430:	2b07      	cmp	r3, #7
  402432:	9127      	str	r1, [sp, #156]	; 0x9c
  402434:	9326      	str	r3, [sp, #152]	; 0x98
  402436:	e882 0840 	stmia.w	r2, {r6, fp}
  40243a:	ddf2      	ble.n	402422 <_svfprintf_r+0x346>
  40243c:	aa25      	add	r2, sp, #148	; 0x94
  40243e:	4629      	mov	r1, r5
  402440:	4620      	mov	r0, r4
  402442:	f003 fc55 	bl	405cf0 <__ssprint_r>
  402446:	2800      	cmp	r0, #0
  402448:	f47f af1a 	bne.w	402280 <_svfprintf_r+0x1a4>
  40244c:	3f10      	subs	r7, #16
  40244e:	2f10      	cmp	r7, #16
  402450:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402452:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402454:	464a      	mov	r2, r9
  402456:	dce9      	bgt.n	40242c <_svfprintf_r+0x350>
  402458:	4635      	mov	r5, r6
  40245a:	460c      	mov	r4, r1
  40245c:	4646      	mov	r6, r8
  40245e:	4690      	mov	r8, r2
  402460:	3301      	adds	r3, #1
  402462:	443c      	add	r4, r7
  402464:	2b07      	cmp	r3, #7
  402466:	9427      	str	r4, [sp, #156]	; 0x9c
  402468:	9326      	str	r3, [sp, #152]	; 0x98
  40246a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40246e:	f300 8381 	bgt.w	402b74 <_svfprintf_r+0xa98>
  402472:	f108 0808 	add.w	r8, r8, #8
  402476:	9b07      	ldr	r3, [sp, #28]
  402478:	05df      	lsls	r7, r3, #23
  40247a:	f100 8268 	bmi.w	40294e <_svfprintf_r+0x872>
  40247e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402480:	990e      	ldr	r1, [sp, #56]	; 0x38
  402482:	f8c8 6000 	str.w	r6, [r8]
  402486:	3301      	adds	r3, #1
  402488:	440c      	add	r4, r1
  40248a:	2b07      	cmp	r3, #7
  40248c:	9427      	str	r4, [sp, #156]	; 0x9c
  40248e:	f8c8 1004 	str.w	r1, [r8, #4]
  402492:	9326      	str	r3, [sp, #152]	; 0x98
  402494:	f300 834d 	bgt.w	402b32 <_svfprintf_r+0xa56>
  402498:	f108 0808 	add.w	r8, r8, #8
  40249c:	9b07      	ldr	r3, [sp, #28]
  40249e:	075b      	lsls	r3, r3, #29
  4024a0:	d53a      	bpl.n	402518 <_svfprintf_r+0x43c>
  4024a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4024a4:	9a08      	ldr	r2, [sp, #32]
  4024a6:	1a9d      	subs	r5, r3, r2
  4024a8:	2d00      	cmp	r5, #0
  4024aa:	dd35      	ble.n	402518 <_svfprintf_r+0x43c>
  4024ac:	2d10      	cmp	r5, #16
  4024ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024b0:	dd20      	ble.n	4024f4 <_svfprintf_r+0x418>
  4024b2:	2610      	movs	r6, #16
  4024b4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4024b6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4024ba:	e004      	b.n	4024c6 <_svfprintf_r+0x3ea>
  4024bc:	3d10      	subs	r5, #16
  4024be:	2d10      	cmp	r5, #16
  4024c0:	f108 0808 	add.w	r8, r8, #8
  4024c4:	dd16      	ble.n	4024f4 <_svfprintf_r+0x418>
  4024c6:	3301      	adds	r3, #1
  4024c8:	4a5e      	ldr	r2, [pc, #376]	; (402644 <_svfprintf_r+0x568>)
  4024ca:	9326      	str	r3, [sp, #152]	; 0x98
  4024cc:	3410      	adds	r4, #16
  4024ce:	2b07      	cmp	r3, #7
  4024d0:	9427      	str	r4, [sp, #156]	; 0x9c
  4024d2:	e888 0044 	stmia.w	r8, {r2, r6}
  4024d6:	ddf1      	ble.n	4024bc <_svfprintf_r+0x3e0>
  4024d8:	aa25      	add	r2, sp, #148	; 0x94
  4024da:	4659      	mov	r1, fp
  4024dc:	4638      	mov	r0, r7
  4024de:	f003 fc07 	bl	405cf0 <__ssprint_r>
  4024e2:	2800      	cmp	r0, #0
  4024e4:	f47f aecc 	bne.w	402280 <_svfprintf_r+0x1a4>
  4024e8:	3d10      	subs	r5, #16
  4024ea:	2d10      	cmp	r5, #16
  4024ec:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4024ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024f0:	46c8      	mov	r8, r9
  4024f2:	dce8      	bgt.n	4024c6 <_svfprintf_r+0x3ea>
  4024f4:	3301      	adds	r3, #1
  4024f6:	4a53      	ldr	r2, [pc, #332]	; (402644 <_svfprintf_r+0x568>)
  4024f8:	9326      	str	r3, [sp, #152]	; 0x98
  4024fa:	442c      	add	r4, r5
  4024fc:	2b07      	cmp	r3, #7
  4024fe:	9427      	str	r4, [sp, #156]	; 0x9c
  402500:	e888 0024 	stmia.w	r8, {r2, r5}
  402504:	dd08      	ble.n	402518 <_svfprintf_r+0x43c>
  402506:	aa25      	add	r2, sp, #148	; 0x94
  402508:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40250a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40250c:	f003 fbf0 	bl	405cf0 <__ssprint_r>
  402510:	2800      	cmp	r0, #0
  402512:	f47f aeb5 	bne.w	402280 <_svfprintf_r+0x1a4>
  402516:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402518:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40251a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40251c:	9908      	ldr	r1, [sp, #32]
  40251e:	428a      	cmp	r2, r1
  402520:	bfac      	ite	ge
  402522:	189b      	addge	r3, r3, r2
  402524:	185b      	addlt	r3, r3, r1
  402526:	9309      	str	r3, [sp, #36]	; 0x24
  402528:	2c00      	cmp	r4, #0
  40252a:	f040 830d 	bne.w	402b48 <_svfprintf_r+0xa6c>
  40252e:	2300      	movs	r3, #0
  402530:	9326      	str	r3, [sp, #152]	; 0x98
  402532:	46c8      	mov	r8, r9
  402534:	e5f9      	b.n	40212a <_svfprintf_r+0x4e>
  402536:	9311      	str	r3, [sp, #68]	; 0x44
  402538:	f01b 0320 	ands.w	r3, fp, #32
  40253c:	f040 81e3 	bne.w	402906 <_svfprintf_r+0x82a>
  402540:	f01b 0210 	ands.w	r2, fp, #16
  402544:	f040 842e 	bne.w	402da4 <_svfprintf_r+0xcc8>
  402548:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40254c:	f000 842a 	beq.w	402da4 <_svfprintf_r+0xcc8>
  402550:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402552:	4613      	mov	r3, r2
  402554:	460a      	mov	r2, r1
  402556:	3204      	adds	r2, #4
  402558:	880c      	ldrh	r4, [r1, #0]
  40255a:	920f      	str	r2, [sp, #60]	; 0x3c
  40255c:	2500      	movs	r5, #0
  40255e:	e6b0      	b.n	4022c2 <_svfprintf_r+0x1e6>
  402560:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402562:	9311      	str	r3, [sp, #68]	; 0x44
  402564:	6816      	ldr	r6, [r2, #0]
  402566:	2400      	movs	r4, #0
  402568:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  40256c:	1d15      	adds	r5, r2, #4
  40256e:	2e00      	cmp	r6, #0
  402570:	f000 86a7 	beq.w	4032c2 <_svfprintf_r+0x11e6>
  402574:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402576:	1c53      	adds	r3, r2, #1
  402578:	f000 8609 	beq.w	40318e <_svfprintf_r+0x10b2>
  40257c:	4621      	mov	r1, r4
  40257e:	4630      	mov	r0, r6
  402580:	f002 fd66 	bl	405050 <memchr>
  402584:	2800      	cmp	r0, #0
  402586:	f000 86e1 	beq.w	40334c <_svfprintf_r+0x1270>
  40258a:	1b83      	subs	r3, r0, r6
  40258c:	930e      	str	r3, [sp, #56]	; 0x38
  40258e:	940a      	str	r4, [sp, #40]	; 0x28
  402590:	950f      	str	r5, [sp, #60]	; 0x3c
  402592:	f8cd b01c 	str.w	fp, [sp, #28]
  402596:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40259a:	9308      	str	r3, [sp, #32]
  40259c:	9412      	str	r4, [sp, #72]	; 0x48
  40259e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4025a2:	e6b3      	b.n	40230c <_svfprintf_r+0x230>
  4025a4:	f89a 3000 	ldrb.w	r3, [sl]
  4025a8:	2201      	movs	r2, #1
  4025aa:	212b      	movs	r1, #43	; 0x2b
  4025ac:	e5ee      	b.n	40218c <_svfprintf_r+0xb0>
  4025ae:	f04b 0b20 	orr.w	fp, fp, #32
  4025b2:	f89a 3000 	ldrb.w	r3, [sl]
  4025b6:	e5e9      	b.n	40218c <_svfprintf_r+0xb0>
  4025b8:	9311      	str	r3, [sp, #68]	; 0x44
  4025ba:	2a00      	cmp	r2, #0
  4025bc:	f040 8795 	bne.w	4034ea <_svfprintf_r+0x140e>
  4025c0:	4b22      	ldr	r3, [pc, #136]	; (40264c <_svfprintf_r+0x570>)
  4025c2:	9318      	str	r3, [sp, #96]	; 0x60
  4025c4:	f01b 0f20 	tst.w	fp, #32
  4025c8:	f040 8111 	bne.w	4027ee <_svfprintf_r+0x712>
  4025cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4025ce:	f01b 0f10 	tst.w	fp, #16
  4025d2:	4613      	mov	r3, r2
  4025d4:	f040 83e1 	bne.w	402d9a <_svfprintf_r+0xcbe>
  4025d8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4025dc:	f000 83dd 	beq.w	402d9a <_svfprintf_r+0xcbe>
  4025e0:	3304      	adds	r3, #4
  4025e2:	8814      	ldrh	r4, [r2, #0]
  4025e4:	930f      	str	r3, [sp, #60]	; 0x3c
  4025e6:	2500      	movs	r5, #0
  4025e8:	f01b 0f01 	tst.w	fp, #1
  4025ec:	f000 810c 	beq.w	402808 <_svfprintf_r+0x72c>
  4025f0:	ea54 0305 	orrs.w	r3, r4, r5
  4025f4:	f000 8108 	beq.w	402808 <_svfprintf_r+0x72c>
  4025f8:	2330      	movs	r3, #48	; 0x30
  4025fa:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4025fe:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402602:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402606:	f04b 0b02 	orr.w	fp, fp, #2
  40260a:	2302      	movs	r3, #2
  40260c:	e659      	b.n	4022c2 <_svfprintf_r+0x1e6>
  40260e:	f89a 3000 	ldrb.w	r3, [sl]
  402612:	2900      	cmp	r1, #0
  402614:	f47f adba 	bne.w	40218c <_svfprintf_r+0xb0>
  402618:	2201      	movs	r2, #1
  40261a:	2120      	movs	r1, #32
  40261c:	e5b6      	b.n	40218c <_svfprintf_r+0xb0>
  40261e:	f04b 0b01 	orr.w	fp, fp, #1
  402622:	f89a 3000 	ldrb.w	r3, [sl]
  402626:	e5b1      	b.n	40218c <_svfprintf_r+0xb0>
  402628:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40262a:	6823      	ldr	r3, [r4, #0]
  40262c:	930d      	str	r3, [sp, #52]	; 0x34
  40262e:	4618      	mov	r0, r3
  402630:	2800      	cmp	r0, #0
  402632:	4623      	mov	r3, r4
  402634:	f103 0304 	add.w	r3, r3, #4
  402638:	f6ff ae0a 	blt.w	402250 <_svfprintf_r+0x174>
  40263c:	930f      	str	r3, [sp, #60]	; 0x3c
  40263e:	f89a 3000 	ldrb.w	r3, [sl]
  402642:	e5a3      	b.n	40218c <_svfprintf_r+0xb0>
  402644:	004074e8 	.word	0x004074e8
  402648:	004074f8 	.word	0x004074f8
  40264c:	004074c8 	.word	0x004074c8
  402650:	f04b 0b10 	orr.w	fp, fp, #16
  402654:	f01b 0f20 	tst.w	fp, #32
  402658:	9311      	str	r3, [sp, #68]	; 0x44
  40265a:	f43f ae23 	beq.w	4022a4 <_svfprintf_r+0x1c8>
  40265e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402660:	3507      	adds	r5, #7
  402662:	f025 0307 	bic.w	r3, r5, #7
  402666:	f103 0208 	add.w	r2, r3, #8
  40266a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40266e:	920f      	str	r2, [sp, #60]	; 0x3c
  402670:	2301      	movs	r3, #1
  402672:	e626      	b.n	4022c2 <_svfprintf_r+0x1e6>
  402674:	f89a 3000 	ldrb.w	r3, [sl]
  402678:	2b2a      	cmp	r3, #42	; 0x2a
  40267a:	f10a 0401 	add.w	r4, sl, #1
  40267e:	f000 8727 	beq.w	4034d0 <_svfprintf_r+0x13f4>
  402682:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402686:	2809      	cmp	r0, #9
  402688:	46a2      	mov	sl, r4
  40268a:	f200 86ad 	bhi.w	4033e8 <_svfprintf_r+0x130c>
  40268e:	2300      	movs	r3, #0
  402690:	461c      	mov	r4, r3
  402692:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402696:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40269a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40269e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4026a2:	2809      	cmp	r0, #9
  4026a4:	d9f5      	bls.n	402692 <_svfprintf_r+0x5b6>
  4026a6:	940a      	str	r4, [sp, #40]	; 0x28
  4026a8:	e572      	b.n	402190 <_svfprintf_r+0xb4>
  4026aa:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4026ae:	f89a 3000 	ldrb.w	r3, [sl]
  4026b2:	e56b      	b.n	40218c <_svfprintf_r+0xb0>
  4026b4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4026b8:	f89a 3000 	ldrb.w	r3, [sl]
  4026bc:	e566      	b.n	40218c <_svfprintf_r+0xb0>
  4026be:	f89a 3000 	ldrb.w	r3, [sl]
  4026c2:	2b6c      	cmp	r3, #108	; 0x6c
  4026c4:	bf03      	ittte	eq
  4026c6:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4026ca:	f04b 0b20 	orreq.w	fp, fp, #32
  4026ce:	f10a 0a01 	addeq.w	sl, sl, #1
  4026d2:	f04b 0b10 	orrne.w	fp, fp, #16
  4026d6:	e559      	b.n	40218c <_svfprintf_r+0xb0>
  4026d8:	2a00      	cmp	r2, #0
  4026da:	f040 8711 	bne.w	403500 <_svfprintf_r+0x1424>
  4026de:	f01b 0f20 	tst.w	fp, #32
  4026e2:	f040 84f9 	bne.w	4030d8 <_svfprintf_r+0xffc>
  4026e6:	f01b 0f10 	tst.w	fp, #16
  4026ea:	f040 84ac 	bne.w	403046 <_svfprintf_r+0xf6a>
  4026ee:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4026f2:	f000 84a8 	beq.w	403046 <_svfprintf_r+0xf6a>
  4026f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4026f8:	6813      	ldr	r3, [r2, #0]
  4026fa:	3204      	adds	r2, #4
  4026fc:	920f      	str	r2, [sp, #60]	; 0x3c
  4026fe:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402702:	801a      	strh	r2, [r3, #0]
  402704:	e511      	b.n	40212a <_svfprintf_r+0x4e>
  402706:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402708:	4bb3      	ldr	r3, [pc, #716]	; (4029d8 <_svfprintf_r+0x8fc>)
  40270a:	680c      	ldr	r4, [r1, #0]
  40270c:	9318      	str	r3, [sp, #96]	; 0x60
  40270e:	2230      	movs	r2, #48	; 0x30
  402710:	2378      	movs	r3, #120	; 0x78
  402712:	3104      	adds	r1, #4
  402714:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402718:	9311      	str	r3, [sp, #68]	; 0x44
  40271a:	f04b 0b02 	orr.w	fp, fp, #2
  40271e:	910f      	str	r1, [sp, #60]	; 0x3c
  402720:	2500      	movs	r5, #0
  402722:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402726:	2302      	movs	r3, #2
  402728:	e5cb      	b.n	4022c2 <_svfprintf_r+0x1e6>
  40272a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40272c:	9311      	str	r3, [sp, #68]	; 0x44
  40272e:	680a      	ldr	r2, [r1, #0]
  402730:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402734:	2300      	movs	r3, #0
  402736:	460a      	mov	r2, r1
  402738:	461f      	mov	r7, r3
  40273a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40273e:	3204      	adds	r2, #4
  402740:	2301      	movs	r3, #1
  402742:	9308      	str	r3, [sp, #32]
  402744:	f8cd b01c 	str.w	fp, [sp, #28]
  402748:	970a      	str	r7, [sp, #40]	; 0x28
  40274a:	9712      	str	r7, [sp, #72]	; 0x48
  40274c:	920f      	str	r2, [sp, #60]	; 0x3c
  40274e:	930e      	str	r3, [sp, #56]	; 0x38
  402750:	ae28      	add	r6, sp, #160	; 0xa0
  402752:	e5df      	b.n	402314 <_svfprintf_r+0x238>
  402754:	9311      	str	r3, [sp, #68]	; 0x44
  402756:	2a00      	cmp	r2, #0
  402758:	f040 86ea 	bne.w	403530 <_svfprintf_r+0x1454>
  40275c:	f01b 0f20 	tst.w	fp, #32
  402760:	d15d      	bne.n	40281e <_svfprintf_r+0x742>
  402762:	f01b 0f10 	tst.w	fp, #16
  402766:	f040 8308 	bne.w	402d7a <_svfprintf_r+0xc9e>
  40276a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40276e:	f000 8304 	beq.w	402d7a <_svfprintf_r+0xc9e>
  402772:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402774:	f9b1 4000 	ldrsh.w	r4, [r1]
  402778:	3104      	adds	r1, #4
  40277a:	17e5      	asrs	r5, r4, #31
  40277c:	4622      	mov	r2, r4
  40277e:	462b      	mov	r3, r5
  402780:	910f      	str	r1, [sp, #60]	; 0x3c
  402782:	2a00      	cmp	r2, #0
  402784:	f173 0300 	sbcs.w	r3, r3, #0
  402788:	db58      	blt.n	40283c <_svfprintf_r+0x760>
  40278a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40278c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402790:	1c4a      	adds	r2, r1, #1
  402792:	f04f 0301 	mov.w	r3, #1
  402796:	f47f ad9b 	bne.w	4022d0 <_svfprintf_r+0x1f4>
  40279a:	ea54 0205 	orrs.w	r2, r4, r5
  40279e:	f000 81df 	beq.w	402b60 <_svfprintf_r+0xa84>
  4027a2:	f8cd b01c 	str.w	fp, [sp, #28]
  4027a6:	2b01      	cmp	r3, #1
  4027a8:	f000 827b 	beq.w	402ca2 <_svfprintf_r+0xbc6>
  4027ac:	2b02      	cmp	r3, #2
  4027ae:	f040 8206 	bne.w	402bbe <_svfprintf_r+0xae2>
  4027b2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4027b4:	464e      	mov	r6, r9
  4027b6:	0923      	lsrs	r3, r4, #4
  4027b8:	f004 010f 	and.w	r1, r4, #15
  4027bc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4027c0:	092a      	lsrs	r2, r5, #4
  4027c2:	461c      	mov	r4, r3
  4027c4:	4615      	mov	r5, r2
  4027c6:	5c43      	ldrb	r3, [r0, r1]
  4027c8:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4027cc:	ea54 0305 	orrs.w	r3, r4, r5
  4027d0:	d1f1      	bne.n	4027b6 <_svfprintf_r+0x6da>
  4027d2:	eba9 0306 	sub.w	r3, r9, r6
  4027d6:	930e      	str	r3, [sp, #56]	; 0x38
  4027d8:	e590      	b.n	4022fc <_svfprintf_r+0x220>
  4027da:	9311      	str	r3, [sp, #68]	; 0x44
  4027dc:	2a00      	cmp	r2, #0
  4027de:	f040 86a3 	bne.w	403528 <_svfprintf_r+0x144c>
  4027e2:	4b7e      	ldr	r3, [pc, #504]	; (4029dc <_svfprintf_r+0x900>)
  4027e4:	9318      	str	r3, [sp, #96]	; 0x60
  4027e6:	f01b 0f20 	tst.w	fp, #32
  4027ea:	f43f aeef 	beq.w	4025cc <_svfprintf_r+0x4f0>
  4027ee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4027f0:	3507      	adds	r5, #7
  4027f2:	f025 0307 	bic.w	r3, r5, #7
  4027f6:	f103 0208 	add.w	r2, r3, #8
  4027fa:	f01b 0f01 	tst.w	fp, #1
  4027fe:	920f      	str	r2, [sp, #60]	; 0x3c
  402800:	e9d3 4500 	ldrd	r4, r5, [r3]
  402804:	f47f aef4 	bne.w	4025f0 <_svfprintf_r+0x514>
  402808:	2302      	movs	r3, #2
  40280a:	e55a      	b.n	4022c2 <_svfprintf_r+0x1e6>
  40280c:	9311      	str	r3, [sp, #68]	; 0x44
  40280e:	2a00      	cmp	r2, #0
  402810:	f040 8686 	bne.w	403520 <_svfprintf_r+0x1444>
  402814:	f04b 0b10 	orr.w	fp, fp, #16
  402818:	f01b 0f20 	tst.w	fp, #32
  40281c:	d0a1      	beq.n	402762 <_svfprintf_r+0x686>
  40281e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402820:	3507      	adds	r5, #7
  402822:	f025 0507 	bic.w	r5, r5, #7
  402826:	e9d5 2300 	ldrd	r2, r3, [r5]
  40282a:	2a00      	cmp	r2, #0
  40282c:	f105 0108 	add.w	r1, r5, #8
  402830:	461d      	mov	r5, r3
  402832:	f173 0300 	sbcs.w	r3, r3, #0
  402836:	910f      	str	r1, [sp, #60]	; 0x3c
  402838:	4614      	mov	r4, r2
  40283a:	daa6      	bge.n	40278a <_svfprintf_r+0x6ae>
  40283c:	272d      	movs	r7, #45	; 0x2d
  40283e:	4264      	negs	r4, r4
  402840:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402844:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402848:	2301      	movs	r3, #1
  40284a:	e53d      	b.n	4022c8 <_svfprintf_r+0x1ec>
  40284c:	9311      	str	r3, [sp, #68]	; 0x44
  40284e:	2a00      	cmp	r2, #0
  402850:	f040 8662 	bne.w	403518 <_svfprintf_r+0x143c>
  402854:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402856:	3507      	adds	r5, #7
  402858:	f025 0307 	bic.w	r3, r5, #7
  40285c:	f103 0208 	add.w	r2, r3, #8
  402860:	920f      	str	r2, [sp, #60]	; 0x3c
  402862:	681a      	ldr	r2, [r3, #0]
  402864:	9215      	str	r2, [sp, #84]	; 0x54
  402866:	685b      	ldr	r3, [r3, #4]
  402868:	9314      	str	r3, [sp, #80]	; 0x50
  40286a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40286c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40286e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402872:	4628      	mov	r0, r5
  402874:	4621      	mov	r1, r4
  402876:	f04f 32ff 	mov.w	r2, #4294967295
  40287a:	4b59      	ldr	r3, [pc, #356]	; (4029e0 <_svfprintf_r+0x904>)
  40287c:	f004 f872 	bl	406964 <__aeabi_dcmpun>
  402880:	2800      	cmp	r0, #0
  402882:	f040 834a 	bne.w	402f1a <_svfprintf_r+0xe3e>
  402886:	4628      	mov	r0, r5
  402888:	4621      	mov	r1, r4
  40288a:	f04f 32ff 	mov.w	r2, #4294967295
  40288e:	4b54      	ldr	r3, [pc, #336]	; (4029e0 <_svfprintf_r+0x904>)
  402890:	f004 f84a 	bl	406928 <__aeabi_dcmple>
  402894:	2800      	cmp	r0, #0
  402896:	f040 8340 	bne.w	402f1a <_svfprintf_r+0xe3e>
  40289a:	a815      	add	r0, sp, #84	; 0x54
  40289c:	c80d      	ldmia	r0, {r0, r2, r3}
  40289e:	9914      	ldr	r1, [sp, #80]	; 0x50
  4028a0:	f004 f838 	bl	406914 <__aeabi_dcmplt>
  4028a4:	2800      	cmp	r0, #0
  4028a6:	f040 8530 	bne.w	40330a <_svfprintf_r+0x122e>
  4028aa:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4028ae:	4e4d      	ldr	r6, [pc, #308]	; (4029e4 <_svfprintf_r+0x908>)
  4028b0:	4b4d      	ldr	r3, [pc, #308]	; (4029e8 <_svfprintf_r+0x90c>)
  4028b2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4028b6:	9007      	str	r0, [sp, #28]
  4028b8:	9811      	ldr	r0, [sp, #68]	; 0x44
  4028ba:	2203      	movs	r2, #3
  4028bc:	2100      	movs	r1, #0
  4028be:	9208      	str	r2, [sp, #32]
  4028c0:	910a      	str	r1, [sp, #40]	; 0x28
  4028c2:	2847      	cmp	r0, #71	; 0x47
  4028c4:	bfd8      	it	le
  4028c6:	461e      	movle	r6, r3
  4028c8:	920e      	str	r2, [sp, #56]	; 0x38
  4028ca:	9112      	str	r1, [sp, #72]	; 0x48
  4028cc:	e51e      	b.n	40230c <_svfprintf_r+0x230>
  4028ce:	f04b 0b08 	orr.w	fp, fp, #8
  4028d2:	f89a 3000 	ldrb.w	r3, [sl]
  4028d6:	e459      	b.n	40218c <_svfprintf_r+0xb0>
  4028d8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4028dc:	2300      	movs	r3, #0
  4028de:	461c      	mov	r4, r3
  4028e0:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4028e4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4028e8:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4028ec:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4028f0:	2809      	cmp	r0, #9
  4028f2:	d9f5      	bls.n	4028e0 <_svfprintf_r+0x804>
  4028f4:	940d      	str	r4, [sp, #52]	; 0x34
  4028f6:	e44b      	b.n	402190 <_svfprintf_r+0xb4>
  4028f8:	f04b 0b10 	orr.w	fp, fp, #16
  4028fc:	9311      	str	r3, [sp, #68]	; 0x44
  4028fe:	f01b 0320 	ands.w	r3, fp, #32
  402902:	f43f ae1d 	beq.w	402540 <_svfprintf_r+0x464>
  402906:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402908:	3507      	adds	r5, #7
  40290a:	f025 0307 	bic.w	r3, r5, #7
  40290e:	f103 0208 	add.w	r2, r3, #8
  402912:	e9d3 4500 	ldrd	r4, r5, [r3]
  402916:	920f      	str	r2, [sp, #60]	; 0x3c
  402918:	2300      	movs	r3, #0
  40291a:	e4d2      	b.n	4022c2 <_svfprintf_r+0x1e6>
  40291c:	9311      	str	r3, [sp, #68]	; 0x44
  40291e:	2a00      	cmp	r2, #0
  402920:	f040 85e7 	bne.w	4034f2 <_svfprintf_r+0x1416>
  402924:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402926:	2a00      	cmp	r2, #0
  402928:	f43f aca3 	beq.w	402272 <_svfprintf_r+0x196>
  40292c:	2300      	movs	r3, #0
  40292e:	2101      	movs	r1, #1
  402930:	461f      	mov	r7, r3
  402932:	9108      	str	r1, [sp, #32]
  402934:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402938:	f8cd b01c 	str.w	fp, [sp, #28]
  40293c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402940:	930a      	str	r3, [sp, #40]	; 0x28
  402942:	9312      	str	r3, [sp, #72]	; 0x48
  402944:	910e      	str	r1, [sp, #56]	; 0x38
  402946:	ae28      	add	r6, sp, #160	; 0xa0
  402948:	e4e4      	b.n	402314 <_svfprintf_r+0x238>
  40294a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40294c:	e534      	b.n	4023b8 <_svfprintf_r+0x2dc>
  40294e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402950:	2b65      	cmp	r3, #101	; 0x65
  402952:	f340 80a7 	ble.w	402aa4 <_svfprintf_r+0x9c8>
  402956:	a815      	add	r0, sp, #84	; 0x54
  402958:	c80d      	ldmia	r0, {r0, r2, r3}
  40295a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40295c:	f003 ffd0 	bl	406900 <__aeabi_dcmpeq>
  402960:	2800      	cmp	r0, #0
  402962:	f000 8150 	beq.w	402c06 <_svfprintf_r+0xb2a>
  402966:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402968:	4a20      	ldr	r2, [pc, #128]	; (4029ec <_svfprintf_r+0x910>)
  40296a:	f8c8 2000 	str.w	r2, [r8]
  40296e:	3301      	adds	r3, #1
  402970:	3401      	adds	r4, #1
  402972:	2201      	movs	r2, #1
  402974:	2b07      	cmp	r3, #7
  402976:	9427      	str	r4, [sp, #156]	; 0x9c
  402978:	9326      	str	r3, [sp, #152]	; 0x98
  40297a:	f8c8 2004 	str.w	r2, [r8, #4]
  40297e:	f300 836a 	bgt.w	403056 <_svfprintf_r+0xf7a>
  402982:	f108 0808 	add.w	r8, r8, #8
  402986:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402988:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40298a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40298c:	4293      	cmp	r3, r2
  40298e:	db03      	blt.n	402998 <_svfprintf_r+0x8bc>
  402990:	9b07      	ldr	r3, [sp, #28]
  402992:	07dd      	lsls	r5, r3, #31
  402994:	f57f ad82 	bpl.w	40249c <_svfprintf_r+0x3c0>
  402998:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40299a:	9919      	ldr	r1, [sp, #100]	; 0x64
  40299c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40299e:	f8c8 2000 	str.w	r2, [r8]
  4029a2:	3301      	adds	r3, #1
  4029a4:	440c      	add	r4, r1
  4029a6:	2b07      	cmp	r3, #7
  4029a8:	f8c8 1004 	str.w	r1, [r8, #4]
  4029ac:	9427      	str	r4, [sp, #156]	; 0x9c
  4029ae:	9326      	str	r3, [sp, #152]	; 0x98
  4029b0:	f300 839e 	bgt.w	4030f0 <_svfprintf_r+0x1014>
  4029b4:	f108 0808 	add.w	r8, r8, #8
  4029b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4029ba:	1e5e      	subs	r6, r3, #1
  4029bc:	2e00      	cmp	r6, #0
  4029be:	f77f ad6d 	ble.w	40249c <_svfprintf_r+0x3c0>
  4029c2:	2e10      	cmp	r6, #16
  4029c4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4029c6:	4d0a      	ldr	r5, [pc, #40]	; (4029f0 <_svfprintf_r+0x914>)
  4029c8:	f340 81f5 	ble.w	402db6 <_svfprintf_r+0xcda>
  4029cc:	4622      	mov	r2, r4
  4029ce:	2710      	movs	r7, #16
  4029d0:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4029d4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4029d6:	e013      	b.n	402a00 <_svfprintf_r+0x924>
  4029d8:	004074c8 	.word	0x004074c8
  4029dc:	004074b4 	.word	0x004074b4
  4029e0:	7fefffff 	.word	0x7fefffff
  4029e4:	004074a8 	.word	0x004074a8
  4029e8:	004074a4 	.word	0x004074a4
  4029ec:	004074e4 	.word	0x004074e4
  4029f0:	004074f8 	.word	0x004074f8
  4029f4:	f108 0808 	add.w	r8, r8, #8
  4029f8:	3e10      	subs	r6, #16
  4029fa:	2e10      	cmp	r6, #16
  4029fc:	f340 81da 	ble.w	402db4 <_svfprintf_r+0xcd8>
  402a00:	3301      	adds	r3, #1
  402a02:	3210      	adds	r2, #16
  402a04:	2b07      	cmp	r3, #7
  402a06:	9227      	str	r2, [sp, #156]	; 0x9c
  402a08:	9326      	str	r3, [sp, #152]	; 0x98
  402a0a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402a0e:	ddf1      	ble.n	4029f4 <_svfprintf_r+0x918>
  402a10:	aa25      	add	r2, sp, #148	; 0x94
  402a12:	4621      	mov	r1, r4
  402a14:	4658      	mov	r0, fp
  402a16:	f003 f96b 	bl	405cf0 <__ssprint_r>
  402a1a:	2800      	cmp	r0, #0
  402a1c:	f47f ac30 	bne.w	402280 <_svfprintf_r+0x1a4>
  402a20:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402a22:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a24:	46c8      	mov	r8, r9
  402a26:	e7e7      	b.n	4029f8 <_svfprintf_r+0x91c>
  402a28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402a2a:	9a08      	ldr	r2, [sp, #32]
  402a2c:	1a9f      	subs	r7, r3, r2
  402a2e:	2f00      	cmp	r7, #0
  402a30:	f77f ace5 	ble.w	4023fe <_svfprintf_r+0x322>
  402a34:	2f10      	cmp	r7, #16
  402a36:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a38:	4db6      	ldr	r5, [pc, #728]	; (402d14 <_svfprintf_r+0xc38>)
  402a3a:	dd27      	ble.n	402a8c <_svfprintf_r+0x9b0>
  402a3c:	4642      	mov	r2, r8
  402a3e:	4621      	mov	r1, r4
  402a40:	46b0      	mov	r8, r6
  402a42:	f04f 0b10 	mov.w	fp, #16
  402a46:	462e      	mov	r6, r5
  402a48:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402a4a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402a4c:	e004      	b.n	402a58 <_svfprintf_r+0x97c>
  402a4e:	3f10      	subs	r7, #16
  402a50:	2f10      	cmp	r7, #16
  402a52:	f102 0208 	add.w	r2, r2, #8
  402a56:	dd15      	ble.n	402a84 <_svfprintf_r+0x9a8>
  402a58:	3301      	adds	r3, #1
  402a5a:	3110      	adds	r1, #16
  402a5c:	2b07      	cmp	r3, #7
  402a5e:	9127      	str	r1, [sp, #156]	; 0x9c
  402a60:	9326      	str	r3, [sp, #152]	; 0x98
  402a62:	e882 0840 	stmia.w	r2, {r6, fp}
  402a66:	ddf2      	ble.n	402a4e <_svfprintf_r+0x972>
  402a68:	aa25      	add	r2, sp, #148	; 0x94
  402a6a:	4629      	mov	r1, r5
  402a6c:	4620      	mov	r0, r4
  402a6e:	f003 f93f 	bl	405cf0 <__ssprint_r>
  402a72:	2800      	cmp	r0, #0
  402a74:	f47f ac04 	bne.w	402280 <_svfprintf_r+0x1a4>
  402a78:	3f10      	subs	r7, #16
  402a7a:	2f10      	cmp	r7, #16
  402a7c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402a7e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a80:	464a      	mov	r2, r9
  402a82:	dce9      	bgt.n	402a58 <_svfprintf_r+0x97c>
  402a84:	4635      	mov	r5, r6
  402a86:	460c      	mov	r4, r1
  402a88:	4646      	mov	r6, r8
  402a8a:	4690      	mov	r8, r2
  402a8c:	3301      	adds	r3, #1
  402a8e:	443c      	add	r4, r7
  402a90:	2b07      	cmp	r3, #7
  402a92:	9427      	str	r4, [sp, #156]	; 0x9c
  402a94:	9326      	str	r3, [sp, #152]	; 0x98
  402a96:	e888 00a0 	stmia.w	r8, {r5, r7}
  402a9a:	f300 8232 	bgt.w	402f02 <_svfprintf_r+0xe26>
  402a9e:	f108 0808 	add.w	r8, r8, #8
  402aa2:	e4ac      	b.n	4023fe <_svfprintf_r+0x322>
  402aa4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402aa6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402aa8:	2b01      	cmp	r3, #1
  402aaa:	f340 81fe 	ble.w	402eaa <_svfprintf_r+0xdce>
  402aae:	3701      	adds	r7, #1
  402ab0:	3401      	adds	r4, #1
  402ab2:	2301      	movs	r3, #1
  402ab4:	2f07      	cmp	r7, #7
  402ab6:	9427      	str	r4, [sp, #156]	; 0x9c
  402ab8:	9726      	str	r7, [sp, #152]	; 0x98
  402aba:	f8c8 6000 	str.w	r6, [r8]
  402abe:	f8c8 3004 	str.w	r3, [r8, #4]
  402ac2:	f300 8203 	bgt.w	402ecc <_svfprintf_r+0xdf0>
  402ac6:	f108 0808 	add.w	r8, r8, #8
  402aca:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402acc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402ace:	f8c8 3000 	str.w	r3, [r8]
  402ad2:	3701      	adds	r7, #1
  402ad4:	4414      	add	r4, r2
  402ad6:	2f07      	cmp	r7, #7
  402ad8:	9427      	str	r4, [sp, #156]	; 0x9c
  402ada:	9726      	str	r7, [sp, #152]	; 0x98
  402adc:	f8c8 2004 	str.w	r2, [r8, #4]
  402ae0:	f300 8200 	bgt.w	402ee4 <_svfprintf_r+0xe08>
  402ae4:	f108 0808 	add.w	r8, r8, #8
  402ae8:	a815      	add	r0, sp, #84	; 0x54
  402aea:	c80d      	ldmia	r0, {r0, r2, r3}
  402aec:	9914      	ldr	r1, [sp, #80]	; 0x50
  402aee:	f003 ff07 	bl	406900 <__aeabi_dcmpeq>
  402af2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402af4:	2800      	cmp	r0, #0
  402af6:	f040 8101 	bne.w	402cfc <_svfprintf_r+0xc20>
  402afa:	3b01      	subs	r3, #1
  402afc:	3701      	adds	r7, #1
  402afe:	3601      	adds	r6, #1
  402b00:	441c      	add	r4, r3
  402b02:	2f07      	cmp	r7, #7
  402b04:	9726      	str	r7, [sp, #152]	; 0x98
  402b06:	9427      	str	r4, [sp, #156]	; 0x9c
  402b08:	f8c8 6000 	str.w	r6, [r8]
  402b0c:	f8c8 3004 	str.w	r3, [r8, #4]
  402b10:	f300 8127 	bgt.w	402d62 <_svfprintf_r+0xc86>
  402b14:	f108 0808 	add.w	r8, r8, #8
  402b18:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402b1a:	f8c8 2004 	str.w	r2, [r8, #4]
  402b1e:	3701      	adds	r7, #1
  402b20:	4414      	add	r4, r2
  402b22:	ab21      	add	r3, sp, #132	; 0x84
  402b24:	2f07      	cmp	r7, #7
  402b26:	9427      	str	r4, [sp, #156]	; 0x9c
  402b28:	9726      	str	r7, [sp, #152]	; 0x98
  402b2a:	f8c8 3000 	str.w	r3, [r8]
  402b2e:	f77f acb3 	ble.w	402498 <_svfprintf_r+0x3bc>
  402b32:	aa25      	add	r2, sp, #148	; 0x94
  402b34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b36:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b38:	f003 f8da 	bl	405cf0 <__ssprint_r>
  402b3c:	2800      	cmp	r0, #0
  402b3e:	f47f ab9f 	bne.w	402280 <_svfprintf_r+0x1a4>
  402b42:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b44:	46c8      	mov	r8, r9
  402b46:	e4a9      	b.n	40249c <_svfprintf_r+0x3c0>
  402b48:	aa25      	add	r2, sp, #148	; 0x94
  402b4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b4c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b4e:	f003 f8cf 	bl	405cf0 <__ssprint_r>
  402b52:	2800      	cmp	r0, #0
  402b54:	f43f aceb 	beq.w	40252e <_svfprintf_r+0x452>
  402b58:	f7ff bb92 	b.w	402280 <_svfprintf_r+0x1a4>
  402b5c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402b60:	2b01      	cmp	r3, #1
  402b62:	f000 8134 	beq.w	402dce <_svfprintf_r+0xcf2>
  402b66:	2b02      	cmp	r3, #2
  402b68:	d125      	bne.n	402bb6 <_svfprintf_r+0xada>
  402b6a:	f8cd b01c 	str.w	fp, [sp, #28]
  402b6e:	2400      	movs	r4, #0
  402b70:	2500      	movs	r5, #0
  402b72:	e61e      	b.n	4027b2 <_svfprintf_r+0x6d6>
  402b74:	aa25      	add	r2, sp, #148	; 0x94
  402b76:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b78:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b7a:	f003 f8b9 	bl	405cf0 <__ssprint_r>
  402b7e:	2800      	cmp	r0, #0
  402b80:	f47f ab7e 	bne.w	402280 <_svfprintf_r+0x1a4>
  402b84:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b86:	46c8      	mov	r8, r9
  402b88:	e475      	b.n	402476 <_svfprintf_r+0x39a>
  402b8a:	aa25      	add	r2, sp, #148	; 0x94
  402b8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b90:	f003 f8ae 	bl	405cf0 <__ssprint_r>
  402b94:	2800      	cmp	r0, #0
  402b96:	f47f ab73 	bne.w	402280 <_svfprintf_r+0x1a4>
  402b9a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b9c:	46c8      	mov	r8, r9
  402b9e:	e41b      	b.n	4023d8 <_svfprintf_r+0x2fc>
  402ba0:	aa25      	add	r2, sp, #148	; 0x94
  402ba2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ba4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ba6:	f003 f8a3 	bl	405cf0 <__ssprint_r>
  402baa:	2800      	cmp	r0, #0
  402bac:	f47f ab68 	bne.w	402280 <_svfprintf_r+0x1a4>
  402bb0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402bb2:	46c8      	mov	r8, r9
  402bb4:	e420      	b.n	4023f8 <_svfprintf_r+0x31c>
  402bb6:	f8cd b01c 	str.w	fp, [sp, #28]
  402bba:	2400      	movs	r4, #0
  402bbc:	2500      	movs	r5, #0
  402bbe:	4649      	mov	r1, r9
  402bc0:	e000      	b.n	402bc4 <_svfprintf_r+0xae8>
  402bc2:	4631      	mov	r1, r6
  402bc4:	08e2      	lsrs	r2, r4, #3
  402bc6:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402bca:	08e8      	lsrs	r0, r5, #3
  402bcc:	f004 0307 	and.w	r3, r4, #7
  402bd0:	4605      	mov	r5, r0
  402bd2:	4614      	mov	r4, r2
  402bd4:	3330      	adds	r3, #48	; 0x30
  402bd6:	ea54 0205 	orrs.w	r2, r4, r5
  402bda:	f801 3c01 	strb.w	r3, [r1, #-1]
  402bde:	f101 36ff 	add.w	r6, r1, #4294967295
  402be2:	d1ee      	bne.n	402bc2 <_svfprintf_r+0xae6>
  402be4:	9a07      	ldr	r2, [sp, #28]
  402be6:	07d2      	lsls	r2, r2, #31
  402be8:	f57f adf3 	bpl.w	4027d2 <_svfprintf_r+0x6f6>
  402bec:	2b30      	cmp	r3, #48	; 0x30
  402bee:	f43f adf0 	beq.w	4027d2 <_svfprintf_r+0x6f6>
  402bf2:	3902      	subs	r1, #2
  402bf4:	2330      	movs	r3, #48	; 0x30
  402bf6:	f806 3c01 	strb.w	r3, [r6, #-1]
  402bfa:	eba9 0301 	sub.w	r3, r9, r1
  402bfe:	930e      	str	r3, [sp, #56]	; 0x38
  402c00:	460e      	mov	r6, r1
  402c02:	f7ff bb7b 	b.w	4022fc <_svfprintf_r+0x220>
  402c06:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402c08:	2900      	cmp	r1, #0
  402c0a:	f340 822e 	ble.w	40306a <_svfprintf_r+0xf8e>
  402c0e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402c12:	4293      	cmp	r3, r2
  402c14:	bfa8      	it	ge
  402c16:	4613      	movge	r3, r2
  402c18:	2b00      	cmp	r3, #0
  402c1a:	461f      	mov	r7, r3
  402c1c:	dd0d      	ble.n	402c3a <_svfprintf_r+0xb5e>
  402c1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c20:	f8c8 6000 	str.w	r6, [r8]
  402c24:	3301      	adds	r3, #1
  402c26:	443c      	add	r4, r7
  402c28:	2b07      	cmp	r3, #7
  402c2a:	9427      	str	r4, [sp, #156]	; 0x9c
  402c2c:	f8c8 7004 	str.w	r7, [r8, #4]
  402c30:	9326      	str	r3, [sp, #152]	; 0x98
  402c32:	f300 831f 	bgt.w	403274 <_svfprintf_r+0x1198>
  402c36:	f108 0808 	add.w	r8, r8, #8
  402c3a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c3c:	2f00      	cmp	r7, #0
  402c3e:	bfa8      	it	ge
  402c40:	1bdb      	subge	r3, r3, r7
  402c42:	2b00      	cmp	r3, #0
  402c44:	461f      	mov	r7, r3
  402c46:	f340 80d6 	ble.w	402df6 <_svfprintf_r+0xd1a>
  402c4a:	2f10      	cmp	r7, #16
  402c4c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c4e:	4d31      	ldr	r5, [pc, #196]	; (402d14 <_svfprintf_r+0xc38>)
  402c50:	f340 81ed 	ble.w	40302e <_svfprintf_r+0xf52>
  402c54:	4642      	mov	r2, r8
  402c56:	4621      	mov	r1, r4
  402c58:	46b0      	mov	r8, r6
  402c5a:	f04f 0b10 	mov.w	fp, #16
  402c5e:	462e      	mov	r6, r5
  402c60:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402c62:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402c64:	e004      	b.n	402c70 <_svfprintf_r+0xb94>
  402c66:	3208      	adds	r2, #8
  402c68:	3f10      	subs	r7, #16
  402c6a:	2f10      	cmp	r7, #16
  402c6c:	f340 81db 	ble.w	403026 <_svfprintf_r+0xf4a>
  402c70:	3301      	adds	r3, #1
  402c72:	3110      	adds	r1, #16
  402c74:	2b07      	cmp	r3, #7
  402c76:	9127      	str	r1, [sp, #156]	; 0x9c
  402c78:	9326      	str	r3, [sp, #152]	; 0x98
  402c7a:	e882 0840 	stmia.w	r2, {r6, fp}
  402c7e:	ddf2      	ble.n	402c66 <_svfprintf_r+0xb8a>
  402c80:	aa25      	add	r2, sp, #148	; 0x94
  402c82:	4629      	mov	r1, r5
  402c84:	4620      	mov	r0, r4
  402c86:	f003 f833 	bl	405cf0 <__ssprint_r>
  402c8a:	2800      	cmp	r0, #0
  402c8c:	f47f aaf8 	bne.w	402280 <_svfprintf_r+0x1a4>
  402c90:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402c92:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c94:	464a      	mov	r2, r9
  402c96:	e7e7      	b.n	402c68 <_svfprintf_r+0xb8c>
  402c98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c9a:	930e      	str	r3, [sp, #56]	; 0x38
  402c9c:	464e      	mov	r6, r9
  402c9e:	f7ff bb2d 	b.w	4022fc <_svfprintf_r+0x220>
  402ca2:	2d00      	cmp	r5, #0
  402ca4:	bf08      	it	eq
  402ca6:	2c0a      	cmpeq	r4, #10
  402ca8:	f0c0 808f 	bcc.w	402dca <_svfprintf_r+0xcee>
  402cac:	464e      	mov	r6, r9
  402cae:	4620      	mov	r0, r4
  402cb0:	4629      	mov	r1, r5
  402cb2:	220a      	movs	r2, #10
  402cb4:	2300      	movs	r3, #0
  402cb6:	f003 fe93 	bl	4069e0 <__aeabi_uldivmod>
  402cba:	3230      	adds	r2, #48	; 0x30
  402cbc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402cc0:	4620      	mov	r0, r4
  402cc2:	4629      	mov	r1, r5
  402cc4:	2300      	movs	r3, #0
  402cc6:	220a      	movs	r2, #10
  402cc8:	f003 fe8a 	bl	4069e0 <__aeabi_uldivmod>
  402ccc:	4604      	mov	r4, r0
  402cce:	460d      	mov	r5, r1
  402cd0:	ea54 0305 	orrs.w	r3, r4, r5
  402cd4:	d1eb      	bne.n	402cae <_svfprintf_r+0xbd2>
  402cd6:	eba9 0306 	sub.w	r3, r9, r6
  402cda:	930e      	str	r3, [sp, #56]	; 0x38
  402cdc:	f7ff bb0e 	b.w	4022fc <_svfprintf_r+0x220>
  402ce0:	aa25      	add	r2, sp, #148	; 0x94
  402ce2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ce4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ce6:	f003 f803 	bl	405cf0 <__ssprint_r>
  402cea:	2800      	cmp	r0, #0
  402cec:	f47f aac8 	bne.w	402280 <_svfprintf_r+0x1a4>
  402cf0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402cf4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402cf6:	46c8      	mov	r8, r9
  402cf8:	f7ff bb5e 	b.w	4023b8 <_svfprintf_r+0x2dc>
  402cfc:	1e5e      	subs	r6, r3, #1
  402cfe:	2e00      	cmp	r6, #0
  402d00:	f77f af0a 	ble.w	402b18 <_svfprintf_r+0xa3c>
  402d04:	2e10      	cmp	r6, #16
  402d06:	4d03      	ldr	r5, [pc, #12]	; (402d14 <_svfprintf_r+0xc38>)
  402d08:	dd22      	ble.n	402d50 <_svfprintf_r+0xc74>
  402d0a:	4622      	mov	r2, r4
  402d0c:	f04f 0b10 	mov.w	fp, #16
  402d10:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402d12:	e006      	b.n	402d22 <_svfprintf_r+0xc46>
  402d14:	004074f8 	.word	0x004074f8
  402d18:	3e10      	subs	r6, #16
  402d1a:	2e10      	cmp	r6, #16
  402d1c:	f108 0808 	add.w	r8, r8, #8
  402d20:	dd15      	ble.n	402d4e <_svfprintf_r+0xc72>
  402d22:	3701      	adds	r7, #1
  402d24:	3210      	adds	r2, #16
  402d26:	2f07      	cmp	r7, #7
  402d28:	9227      	str	r2, [sp, #156]	; 0x9c
  402d2a:	9726      	str	r7, [sp, #152]	; 0x98
  402d2c:	e888 0820 	stmia.w	r8, {r5, fp}
  402d30:	ddf2      	ble.n	402d18 <_svfprintf_r+0xc3c>
  402d32:	aa25      	add	r2, sp, #148	; 0x94
  402d34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d36:	4620      	mov	r0, r4
  402d38:	f002 ffda 	bl	405cf0 <__ssprint_r>
  402d3c:	2800      	cmp	r0, #0
  402d3e:	f47f aa9f 	bne.w	402280 <_svfprintf_r+0x1a4>
  402d42:	3e10      	subs	r6, #16
  402d44:	2e10      	cmp	r6, #16
  402d46:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402d48:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d4a:	46c8      	mov	r8, r9
  402d4c:	dce9      	bgt.n	402d22 <_svfprintf_r+0xc46>
  402d4e:	4614      	mov	r4, r2
  402d50:	3701      	adds	r7, #1
  402d52:	4434      	add	r4, r6
  402d54:	2f07      	cmp	r7, #7
  402d56:	9427      	str	r4, [sp, #156]	; 0x9c
  402d58:	9726      	str	r7, [sp, #152]	; 0x98
  402d5a:	e888 0060 	stmia.w	r8, {r5, r6}
  402d5e:	f77f aed9 	ble.w	402b14 <_svfprintf_r+0xa38>
  402d62:	aa25      	add	r2, sp, #148	; 0x94
  402d64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d66:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d68:	f002 ffc2 	bl	405cf0 <__ssprint_r>
  402d6c:	2800      	cmp	r0, #0
  402d6e:	f47f aa87 	bne.w	402280 <_svfprintf_r+0x1a4>
  402d72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d74:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d76:	46c8      	mov	r8, r9
  402d78:	e6ce      	b.n	402b18 <_svfprintf_r+0xa3c>
  402d7a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d7c:	6814      	ldr	r4, [r2, #0]
  402d7e:	4613      	mov	r3, r2
  402d80:	3304      	adds	r3, #4
  402d82:	17e5      	asrs	r5, r4, #31
  402d84:	930f      	str	r3, [sp, #60]	; 0x3c
  402d86:	4622      	mov	r2, r4
  402d88:	462b      	mov	r3, r5
  402d8a:	e4fa      	b.n	402782 <_svfprintf_r+0x6a6>
  402d8c:	3204      	adds	r2, #4
  402d8e:	681c      	ldr	r4, [r3, #0]
  402d90:	920f      	str	r2, [sp, #60]	; 0x3c
  402d92:	2301      	movs	r3, #1
  402d94:	2500      	movs	r5, #0
  402d96:	f7ff ba94 	b.w	4022c2 <_svfprintf_r+0x1e6>
  402d9a:	681c      	ldr	r4, [r3, #0]
  402d9c:	3304      	adds	r3, #4
  402d9e:	930f      	str	r3, [sp, #60]	; 0x3c
  402da0:	2500      	movs	r5, #0
  402da2:	e421      	b.n	4025e8 <_svfprintf_r+0x50c>
  402da4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402da6:	460a      	mov	r2, r1
  402da8:	3204      	adds	r2, #4
  402daa:	680c      	ldr	r4, [r1, #0]
  402dac:	920f      	str	r2, [sp, #60]	; 0x3c
  402dae:	2500      	movs	r5, #0
  402db0:	f7ff ba87 	b.w	4022c2 <_svfprintf_r+0x1e6>
  402db4:	4614      	mov	r4, r2
  402db6:	3301      	adds	r3, #1
  402db8:	4434      	add	r4, r6
  402dba:	2b07      	cmp	r3, #7
  402dbc:	9427      	str	r4, [sp, #156]	; 0x9c
  402dbe:	9326      	str	r3, [sp, #152]	; 0x98
  402dc0:	e888 0060 	stmia.w	r8, {r5, r6}
  402dc4:	f77f ab68 	ble.w	402498 <_svfprintf_r+0x3bc>
  402dc8:	e6b3      	b.n	402b32 <_svfprintf_r+0xa56>
  402dca:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402dce:	f8cd b01c 	str.w	fp, [sp, #28]
  402dd2:	ae42      	add	r6, sp, #264	; 0x108
  402dd4:	3430      	adds	r4, #48	; 0x30
  402dd6:	2301      	movs	r3, #1
  402dd8:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402ddc:	930e      	str	r3, [sp, #56]	; 0x38
  402dde:	f7ff ba8d 	b.w	4022fc <_svfprintf_r+0x220>
  402de2:	aa25      	add	r2, sp, #148	; 0x94
  402de4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402de6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402de8:	f002 ff82 	bl	405cf0 <__ssprint_r>
  402dec:	2800      	cmp	r0, #0
  402dee:	f47f aa47 	bne.w	402280 <_svfprintf_r+0x1a4>
  402df2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402df4:	46c8      	mov	r8, r9
  402df6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402df8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402dfa:	429a      	cmp	r2, r3
  402dfc:	db44      	blt.n	402e88 <_svfprintf_r+0xdac>
  402dfe:	9b07      	ldr	r3, [sp, #28]
  402e00:	07d9      	lsls	r1, r3, #31
  402e02:	d441      	bmi.n	402e88 <_svfprintf_r+0xdac>
  402e04:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e06:	9812      	ldr	r0, [sp, #72]	; 0x48
  402e08:	1a9a      	subs	r2, r3, r2
  402e0a:	1a1d      	subs	r5, r3, r0
  402e0c:	4295      	cmp	r5, r2
  402e0e:	bfa8      	it	ge
  402e10:	4615      	movge	r5, r2
  402e12:	2d00      	cmp	r5, #0
  402e14:	dd0e      	ble.n	402e34 <_svfprintf_r+0xd58>
  402e16:	9926      	ldr	r1, [sp, #152]	; 0x98
  402e18:	f8c8 5004 	str.w	r5, [r8, #4]
  402e1c:	3101      	adds	r1, #1
  402e1e:	4406      	add	r6, r0
  402e20:	442c      	add	r4, r5
  402e22:	2907      	cmp	r1, #7
  402e24:	f8c8 6000 	str.w	r6, [r8]
  402e28:	9427      	str	r4, [sp, #156]	; 0x9c
  402e2a:	9126      	str	r1, [sp, #152]	; 0x98
  402e2c:	f300 823b 	bgt.w	4032a6 <_svfprintf_r+0x11ca>
  402e30:	f108 0808 	add.w	r8, r8, #8
  402e34:	2d00      	cmp	r5, #0
  402e36:	bfac      	ite	ge
  402e38:	1b56      	subge	r6, r2, r5
  402e3a:	4616      	movlt	r6, r2
  402e3c:	2e00      	cmp	r6, #0
  402e3e:	f77f ab2d 	ble.w	40249c <_svfprintf_r+0x3c0>
  402e42:	2e10      	cmp	r6, #16
  402e44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e46:	4db0      	ldr	r5, [pc, #704]	; (403108 <_svfprintf_r+0x102c>)
  402e48:	ddb5      	ble.n	402db6 <_svfprintf_r+0xcda>
  402e4a:	4622      	mov	r2, r4
  402e4c:	2710      	movs	r7, #16
  402e4e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402e52:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402e54:	e004      	b.n	402e60 <_svfprintf_r+0xd84>
  402e56:	f108 0808 	add.w	r8, r8, #8
  402e5a:	3e10      	subs	r6, #16
  402e5c:	2e10      	cmp	r6, #16
  402e5e:	dda9      	ble.n	402db4 <_svfprintf_r+0xcd8>
  402e60:	3301      	adds	r3, #1
  402e62:	3210      	adds	r2, #16
  402e64:	2b07      	cmp	r3, #7
  402e66:	9227      	str	r2, [sp, #156]	; 0x9c
  402e68:	9326      	str	r3, [sp, #152]	; 0x98
  402e6a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402e6e:	ddf2      	ble.n	402e56 <_svfprintf_r+0xd7a>
  402e70:	aa25      	add	r2, sp, #148	; 0x94
  402e72:	4621      	mov	r1, r4
  402e74:	4658      	mov	r0, fp
  402e76:	f002 ff3b 	bl	405cf0 <__ssprint_r>
  402e7a:	2800      	cmp	r0, #0
  402e7c:	f47f aa00 	bne.w	402280 <_svfprintf_r+0x1a4>
  402e80:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402e82:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e84:	46c8      	mov	r8, r9
  402e86:	e7e8      	b.n	402e5a <_svfprintf_r+0xd7e>
  402e88:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e8a:	9819      	ldr	r0, [sp, #100]	; 0x64
  402e8c:	991a      	ldr	r1, [sp, #104]	; 0x68
  402e8e:	f8c8 1000 	str.w	r1, [r8]
  402e92:	3301      	adds	r3, #1
  402e94:	4404      	add	r4, r0
  402e96:	2b07      	cmp	r3, #7
  402e98:	9427      	str	r4, [sp, #156]	; 0x9c
  402e9a:	f8c8 0004 	str.w	r0, [r8, #4]
  402e9e:	9326      	str	r3, [sp, #152]	; 0x98
  402ea0:	f300 81f5 	bgt.w	40328e <_svfprintf_r+0x11b2>
  402ea4:	f108 0808 	add.w	r8, r8, #8
  402ea8:	e7ac      	b.n	402e04 <_svfprintf_r+0xd28>
  402eaa:	9b07      	ldr	r3, [sp, #28]
  402eac:	07da      	lsls	r2, r3, #31
  402eae:	f53f adfe 	bmi.w	402aae <_svfprintf_r+0x9d2>
  402eb2:	3701      	adds	r7, #1
  402eb4:	3401      	adds	r4, #1
  402eb6:	2301      	movs	r3, #1
  402eb8:	2f07      	cmp	r7, #7
  402eba:	9427      	str	r4, [sp, #156]	; 0x9c
  402ebc:	9726      	str	r7, [sp, #152]	; 0x98
  402ebe:	f8c8 6000 	str.w	r6, [r8]
  402ec2:	f8c8 3004 	str.w	r3, [r8, #4]
  402ec6:	f77f ae25 	ble.w	402b14 <_svfprintf_r+0xa38>
  402eca:	e74a      	b.n	402d62 <_svfprintf_r+0xc86>
  402ecc:	aa25      	add	r2, sp, #148	; 0x94
  402ece:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ed0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ed2:	f002 ff0d 	bl	405cf0 <__ssprint_r>
  402ed6:	2800      	cmp	r0, #0
  402ed8:	f47f a9d2 	bne.w	402280 <_svfprintf_r+0x1a4>
  402edc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ede:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402ee0:	46c8      	mov	r8, r9
  402ee2:	e5f2      	b.n	402aca <_svfprintf_r+0x9ee>
  402ee4:	aa25      	add	r2, sp, #148	; 0x94
  402ee6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ee8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402eea:	f002 ff01 	bl	405cf0 <__ssprint_r>
  402eee:	2800      	cmp	r0, #0
  402ef0:	f47f a9c6 	bne.w	402280 <_svfprintf_r+0x1a4>
  402ef4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ef6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402ef8:	46c8      	mov	r8, r9
  402efa:	e5f5      	b.n	402ae8 <_svfprintf_r+0xa0c>
  402efc:	464e      	mov	r6, r9
  402efe:	f7ff b9fd 	b.w	4022fc <_svfprintf_r+0x220>
  402f02:	aa25      	add	r2, sp, #148	; 0x94
  402f04:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f06:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f08:	f002 fef2 	bl	405cf0 <__ssprint_r>
  402f0c:	2800      	cmp	r0, #0
  402f0e:	f47f a9b7 	bne.w	402280 <_svfprintf_r+0x1a4>
  402f12:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f14:	46c8      	mov	r8, r9
  402f16:	f7ff ba72 	b.w	4023fe <_svfprintf_r+0x322>
  402f1a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402f1c:	4622      	mov	r2, r4
  402f1e:	4620      	mov	r0, r4
  402f20:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402f22:	4623      	mov	r3, r4
  402f24:	4621      	mov	r1, r4
  402f26:	f003 fd1d 	bl	406964 <__aeabi_dcmpun>
  402f2a:	2800      	cmp	r0, #0
  402f2c:	f040 8286 	bne.w	40343c <_svfprintf_r+0x1360>
  402f30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f32:	3301      	adds	r3, #1
  402f34:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f36:	f023 0320 	bic.w	r3, r3, #32
  402f3a:	930e      	str	r3, [sp, #56]	; 0x38
  402f3c:	f000 81e2 	beq.w	403304 <_svfprintf_r+0x1228>
  402f40:	2b47      	cmp	r3, #71	; 0x47
  402f42:	f000 811e 	beq.w	403182 <_svfprintf_r+0x10a6>
  402f46:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402f4a:	9307      	str	r3, [sp, #28]
  402f4c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402f4e:	1e1f      	subs	r7, r3, #0
  402f50:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402f52:	9308      	str	r3, [sp, #32]
  402f54:	bfbb      	ittet	lt
  402f56:	463b      	movlt	r3, r7
  402f58:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402f5c:	2300      	movge	r3, #0
  402f5e:	232d      	movlt	r3, #45	; 0x2d
  402f60:	9310      	str	r3, [sp, #64]	; 0x40
  402f62:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f64:	2b66      	cmp	r3, #102	; 0x66
  402f66:	f000 81bb 	beq.w	4032e0 <_svfprintf_r+0x1204>
  402f6a:	2b46      	cmp	r3, #70	; 0x46
  402f6c:	f000 80df 	beq.w	40312e <_svfprintf_r+0x1052>
  402f70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402f72:	9a08      	ldr	r2, [sp, #32]
  402f74:	2b45      	cmp	r3, #69	; 0x45
  402f76:	bf0c      	ite	eq
  402f78:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402f7a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402f7c:	a823      	add	r0, sp, #140	; 0x8c
  402f7e:	a920      	add	r1, sp, #128	; 0x80
  402f80:	bf08      	it	eq
  402f82:	1c5d      	addeq	r5, r3, #1
  402f84:	9004      	str	r0, [sp, #16]
  402f86:	9103      	str	r1, [sp, #12]
  402f88:	a81f      	add	r0, sp, #124	; 0x7c
  402f8a:	2102      	movs	r1, #2
  402f8c:	463b      	mov	r3, r7
  402f8e:	9002      	str	r0, [sp, #8]
  402f90:	9501      	str	r5, [sp, #4]
  402f92:	9100      	str	r1, [sp, #0]
  402f94:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f96:	f000 fb73 	bl	403680 <_dtoa_r>
  402f9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f9c:	2b67      	cmp	r3, #103	; 0x67
  402f9e:	4606      	mov	r6, r0
  402fa0:	f040 81e0 	bne.w	403364 <_svfprintf_r+0x1288>
  402fa4:	f01b 0f01 	tst.w	fp, #1
  402fa8:	f000 8246 	beq.w	403438 <_svfprintf_r+0x135c>
  402fac:	1974      	adds	r4, r6, r5
  402fae:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402fb0:	9808      	ldr	r0, [sp, #32]
  402fb2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402fb4:	4639      	mov	r1, r7
  402fb6:	f003 fca3 	bl	406900 <__aeabi_dcmpeq>
  402fba:	2800      	cmp	r0, #0
  402fbc:	f040 8165 	bne.w	40328a <_svfprintf_r+0x11ae>
  402fc0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402fc2:	42a3      	cmp	r3, r4
  402fc4:	d206      	bcs.n	402fd4 <_svfprintf_r+0xef8>
  402fc6:	2130      	movs	r1, #48	; 0x30
  402fc8:	1c5a      	adds	r2, r3, #1
  402fca:	9223      	str	r2, [sp, #140]	; 0x8c
  402fcc:	7019      	strb	r1, [r3, #0]
  402fce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402fd0:	429c      	cmp	r4, r3
  402fd2:	d8f9      	bhi.n	402fc8 <_svfprintf_r+0xeec>
  402fd4:	1b9b      	subs	r3, r3, r6
  402fd6:	9313      	str	r3, [sp, #76]	; 0x4c
  402fd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402fda:	2b47      	cmp	r3, #71	; 0x47
  402fdc:	f000 80e9 	beq.w	4031b2 <_svfprintf_r+0x10d6>
  402fe0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fe2:	2b65      	cmp	r3, #101	; 0x65
  402fe4:	f340 81cd 	ble.w	403382 <_svfprintf_r+0x12a6>
  402fe8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fea:	2b66      	cmp	r3, #102	; 0x66
  402fec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402fee:	9312      	str	r3, [sp, #72]	; 0x48
  402ff0:	f000 819e 	beq.w	403330 <_svfprintf_r+0x1254>
  402ff4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402ff6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402ff8:	4619      	mov	r1, r3
  402ffa:	4291      	cmp	r1, r2
  402ffc:	f300 818a 	bgt.w	403314 <_svfprintf_r+0x1238>
  403000:	f01b 0f01 	tst.w	fp, #1
  403004:	f040 8213 	bne.w	40342e <_svfprintf_r+0x1352>
  403008:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40300c:	9308      	str	r3, [sp, #32]
  40300e:	2367      	movs	r3, #103	; 0x67
  403010:	920e      	str	r2, [sp, #56]	; 0x38
  403012:	9311      	str	r3, [sp, #68]	; 0x44
  403014:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403016:	2b00      	cmp	r3, #0
  403018:	f040 80c4 	bne.w	4031a4 <_svfprintf_r+0x10c8>
  40301c:	930a      	str	r3, [sp, #40]	; 0x28
  40301e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403022:	f7ff b973 	b.w	40230c <_svfprintf_r+0x230>
  403026:	4635      	mov	r5, r6
  403028:	460c      	mov	r4, r1
  40302a:	4646      	mov	r6, r8
  40302c:	4690      	mov	r8, r2
  40302e:	3301      	adds	r3, #1
  403030:	443c      	add	r4, r7
  403032:	2b07      	cmp	r3, #7
  403034:	9427      	str	r4, [sp, #156]	; 0x9c
  403036:	9326      	str	r3, [sp, #152]	; 0x98
  403038:	e888 00a0 	stmia.w	r8, {r5, r7}
  40303c:	f73f aed1 	bgt.w	402de2 <_svfprintf_r+0xd06>
  403040:	f108 0808 	add.w	r8, r8, #8
  403044:	e6d7      	b.n	402df6 <_svfprintf_r+0xd1a>
  403046:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403048:	6813      	ldr	r3, [r2, #0]
  40304a:	3204      	adds	r2, #4
  40304c:	920f      	str	r2, [sp, #60]	; 0x3c
  40304e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403050:	601a      	str	r2, [r3, #0]
  403052:	f7ff b86a 	b.w	40212a <_svfprintf_r+0x4e>
  403056:	aa25      	add	r2, sp, #148	; 0x94
  403058:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40305a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40305c:	f002 fe48 	bl	405cf0 <__ssprint_r>
  403060:	2800      	cmp	r0, #0
  403062:	f47f a90d 	bne.w	402280 <_svfprintf_r+0x1a4>
  403066:	46c8      	mov	r8, r9
  403068:	e48d      	b.n	402986 <_svfprintf_r+0x8aa>
  40306a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40306c:	4a27      	ldr	r2, [pc, #156]	; (40310c <_svfprintf_r+0x1030>)
  40306e:	f8c8 2000 	str.w	r2, [r8]
  403072:	3301      	adds	r3, #1
  403074:	3401      	adds	r4, #1
  403076:	2201      	movs	r2, #1
  403078:	2b07      	cmp	r3, #7
  40307a:	9427      	str	r4, [sp, #156]	; 0x9c
  40307c:	9326      	str	r3, [sp, #152]	; 0x98
  40307e:	f8c8 2004 	str.w	r2, [r8, #4]
  403082:	dc72      	bgt.n	40316a <_svfprintf_r+0x108e>
  403084:	f108 0808 	add.w	r8, r8, #8
  403088:	b929      	cbnz	r1, 403096 <_svfprintf_r+0xfba>
  40308a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40308c:	b91b      	cbnz	r3, 403096 <_svfprintf_r+0xfba>
  40308e:	9b07      	ldr	r3, [sp, #28]
  403090:	07d8      	lsls	r0, r3, #31
  403092:	f57f aa03 	bpl.w	40249c <_svfprintf_r+0x3c0>
  403096:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403098:	9819      	ldr	r0, [sp, #100]	; 0x64
  40309a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40309c:	f8c8 2000 	str.w	r2, [r8]
  4030a0:	3301      	adds	r3, #1
  4030a2:	4602      	mov	r2, r0
  4030a4:	4422      	add	r2, r4
  4030a6:	2b07      	cmp	r3, #7
  4030a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4030aa:	f8c8 0004 	str.w	r0, [r8, #4]
  4030ae:	9326      	str	r3, [sp, #152]	; 0x98
  4030b0:	f300 818d 	bgt.w	4033ce <_svfprintf_r+0x12f2>
  4030b4:	f108 0808 	add.w	r8, r8, #8
  4030b8:	2900      	cmp	r1, #0
  4030ba:	f2c0 8165 	blt.w	403388 <_svfprintf_r+0x12ac>
  4030be:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4030c0:	f8c8 6000 	str.w	r6, [r8]
  4030c4:	3301      	adds	r3, #1
  4030c6:	188c      	adds	r4, r1, r2
  4030c8:	2b07      	cmp	r3, #7
  4030ca:	9427      	str	r4, [sp, #156]	; 0x9c
  4030cc:	9326      	str	r3, [sp, #152]	; 0x98
  4030ce:	f8c8 1004 	str.w	r1, [r8, #4]
  4030d2:	f77f a9e1 	ble.w	402498 <_svfprintf_r+0x3bc>
  4030d6:	e52c      	b.n	402b32 <_svfprintf_r+0xa56>
  4030d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4030da:	9909      	ldr	r1, [sp, #36]	; 0x24
  4030dc:	6813      	ldr	r3, [r2, #0]
  4030de:	17cd      	asrs	r5, r1, #31
  4030e0:	4608      	mov	r0, r1
  4030e2:	3204      	adds	r2, #4
  4030e4:	4629      	mov	r1, r5
  4030e6:	920f      	str	r2, [sp, #60]	; 0x3c
  4030e8:	e9c3 0100 	strd	r0, r1, [r3]
  4030ec:	f7ff b81d 	b.w	40212a <_svfprintf_r+0x4e>
  4030f0:	aa25      	add	r2, sp, #148	; 0x94
  4030f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030f4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030f6:	f002 fdfb 	bl	405cf0 <__ssprint_r>
  4030fa:	2800      	cmp	r0, #0
  4030fc:	f47f a8c0 	bne.w	402280 <_svfprintf_r+0x1a4>
  403100:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403102:	46c8      	mov	r8, r9
  403104:	e458      	b.n	4029b8 <_svfprintf_r+0x8dc>
  403106:	bf00      	nop
  403108:	004074f8 	.word	0x004074f8
  40310c:	004074e4 	.word	0x004074e4
  403110:	2140      	movs	r1, #64	; 0x40
  403112:	980c      	ldr	r0, [sp, #48]	; 0x30
  403114:	f001 fcd4 	bl	404ac0 <_malloc_r>
  403118:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40311a:	6010      	str	r0, [r2, #0]
  40311c:	6110      	str	r0, [r2, #16]
  40311e:	2800      	cmp	r0, #0
  403120:	f000 81f2 	beq.w	403508 <_svfprintf_r+0x142c>
  403124:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403126:	2340      	movs	r3, #64	; 0x40
  403128:	6153      	str	r3, [r2, #20]
  40312a:	f7fe bfee 	b.w	40210a <_svfprintf_r+0x2e>
  40312e:	a823      	add	r0, sp, #140	; 0x8c
  403130:	a920      	add	r1, sp, #128	; 0x80
  403132:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403134:	9004      	str	r0, [sp, #16]
  403136:	9103      	str	r1, [sp, #12]
  403138:	a81f      	add	r0, sp, #124	; 0x7c
  40313a:	2103      	movs	r1, #3
  40313c:	9002      	str	r0, [sp, #8]
  40313e:	9a08      	ldr	r2, [sp, #32]
  403140:	9401      	str	r4, [sp, #4]
  403142:	463b      	mov	r3, r7
  403144:	9100      	str	r1, [sp, #0]
  403146:	980c      	ldr	r0, [sp, #48]	; 0x30
  403148:	f000 fa9a 	bl	403680 <_dtoa_r>
  40314c:	4625      	mov	r5, r4
  40314e:	4606      	mov	r6, r0
  403150:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403152:	2b46      	cmp	r3, #70	; 0x46
  403154:	eb06 0405 	add.w	r4, r6, r5
  403158:	f47f af29 	bne.w	402fae <_svfprintf_r+0xed2>
  40315c:	7833      	ldrb	r3, [r6, #0]
  40315e:	2b30      	cmp	r3, #48	; 0x30
  403160:	f000 8178 	beq.w	403454 <_svfprintf_r+0x1378>
  403164:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  403166:	442c      	add	r4, r5
  403168:	e721      	b.n	402fae <_svfprintf_r+0xed2>
  40316a:	aa25      	add	r2, sp, #148	; 0x94
  40316c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40316e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403170:	f002 fdbe 	bl	405cf0 <__ssprint_r>
  403174:	2800      	cmp	r0, #0
  403176:	f47f a883 	bne.w	402280 <_svfprintf_r+0x1a4>
  40317a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40317c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40317e:	46c8      	mov	r8, r9
  403180:	e782      	b.n	403088 <_svfprintf_r+0xfac>
  403182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403184:	2b00      	cmp	r3, #0
  403186:	bf08      	it	eq
  403188:	2301      	moveq	r3, #1
  40318a:	930a      	str	r3, [sp, #40]	; 0x28
  40318c:	e6db      	b.n	402f46 <_svfprintf_r+0xe6a>
  40318e:	4630      	mov	r0, r6
  403190:	940a      	str	r4, [sp, #40]	; 0x28
  403192:	f7fe ff35 	bl	402000 <strlen>
  403196:	950f      	str	r5, [sp, #60]	; 0x3c
  403198:	900e      	str	r0, [sp, #56]	; 0x38
  40319a:	f8cd b01c 	str.w	fp, [sp, #28]
  40319e:	4603      	mov	r3, r0
  4031a0:	f7ff b9f9 	b.w	402596 <_svfprintf_r+0x4ba>
  4031a4:	272d      	movs	r7, #45	; 0x2d
  4031a6:	2300      	movs	r3, #0
  4031a8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4031ac:	930a      	str	r3, [sp, #40]	; 0x28
  4031ae:	f7ff b8ae 	b.w	40230e <_svfprintf_r+0x232>
  4031b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4031b4:	9312      	str	r3, [sp, #72]	; 0x48
  4031b6:	461a      	mov	r2, r3
  4031b8:	3303      	adds	r3, #3
  4031ba:	db04      	blt.n	4031c6 <_svfprintf_r+0x10ea>
  4031bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031be:	4619      	mov	r1, r3
  4031c0:	4291      	cmp	r1, r2
  4031c2:	f6bf af17 	bge.w	402ff4 <_svfprintf_r+0xf18>
  4031c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031c8:	3b02      	subs	r3, #2
  4031ca:	9311      	str	r3, [sp, #68]	; 0x44
  4031cc:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  4031d0:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  4031d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4031d6:	3b01      	subs	r3, #1
  4031d8:	2b00      	cmp	r3, #0
  4031da:	931f      	str	r3, [sp, #124]	; 0x7c
  4031dc:	bfbd      	ittte	lt
  4031de:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4031e0:	f1c3 0301 	rsblt	r3, r3, #1
  4031e4:	222d      	movlt	r2, #45	; 0x2d
  4031e6:	222b      	movge	r2, #43	; 0x2b
  4031e8:	2b09      	cmp	r3, #9
  4031ea:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4031ee:	f340 8116 	ble.w	40341e <_svfprintf_r+0x1342>
  4031f2:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4031f6:	4620      	mov	r0, r4
  4031f8:	4dab      	ldr	r5, [pc, #684]	; (4034a8 <_svfprintf_r+0x13cc>)
  4031fa:	e000      	b.n	4031fe <_svfprintf_r+0x1122>
  4031fc:	4610      	mov	r0, r2
  4031fe:	fb85 1203 	smull	r1, r2, r5, r3
  403202:	17d9      	asrs	r1, r3, #31
  403204:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403208:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40320c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403210:	3230      	adds	r2, #48	; 0x30
  403212:	2909      	cmp	r1, #9
  403214:	f800 2c01 	strb.w	r2, [r0, #-1]
  403218:	460b      	mov	r3, r1
  40321a:	f100 32ff 	add.w	r2, r0, #4294967295
  40321e:	dced      	bgt.n	4031fc <_svfprintf_r+0x1120>
  403220:	3330      	adds	r3, #48	; 0x30
  403222:	3802      	subs	r0, #2
  403224:	b2d9      	uxtb	r1, r3
  403226:	4284      	cmp	r4, r0
  403228:	f802 1c01 	strb.w	r1, [r2, #-1]
  40322c:	f240 8165 	bls.w	4034fa <_svfprintf_r+0x141e>
  403230:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  403234:	4613      	mov	r3, r2
  403236:	e001      	b.n	40323c <_svfprintf_r+0x1160>
  403238:	f813 1b01 	ldrb.w	r1, [r3], #1
  40323c:	f800 1b01 	strb.w	r1, [r0], #1
  403240:	42a3      	cmp	r3, r4
  403242:	d1f9      	bne.n	403238 <_svfprintf_r+0x115c>
  403244:	3301      	adds	r3, #1
  403246:	1a9b      	subs	r3, r3, r2
  403248:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40324c:	4413      	add	r3, r2
  40324e:	aa21      	add	r2, sp, #132	; 0x84
  403250:	1a9b      	subs	r3, r3, r2
  403252:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403254:	931b      	str	r3, [sp, #108]	; 0x6c
  403256:	2a01      	cmp	r2, #1
  403258:	4413      	add	r3, r2
  40325a:	930e      	str	r3, [sp, #56]	; 0x38
  40325c:	f340 8119 	ble.w	403492 <_svfprintf_r+0x13b6>
  403260:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403262:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403264:	4413      	add	r3, r2
  403266:	930e      	str	r3, [sp, #56]	; 0x38
  403268:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40326c:	9308      	str	r3, [sp, #32]
  40326e:	2300      	movs	r3, #0
  403270:	9312      	str	r3, [sp, #72]	; 0x48
  403272:	e6cf      	b.n	403014 <_svfprintf_r+0xf38>
  403274:	aa25      	add	r2, sp, #148	; 0x94
  403276:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403278:	980c      	ldr	r0, [sp, #48]	; 0x30
  40327a:	f002 fd39 	bl	405cf0 <__ssprint_r>
  40327e:	2800      	cmp	r0, #0
  403280:	f47e affe 	bne.w	402280 <_svfprintf_r+0x1a4>
  403284:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403286:	46c8      	mov	r8, r9
  403288:	e4d7      	b.n	402c3a <_svfprintf_r+0xb5e>
  40328a:	4623      	mov	r3, r4
  40328c:	e6a2      	b.n	402fd4 <_svfprintf_r+0xef8>
  40328e:	aa25      	add	r2, sp, #148	; 0x94
  403290:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403292:	980c      	ldr	r0, [sp, #48]	; 0x30
  403294:	f002 fd2c 	bl	405cf0 <__ssprint_r>
  403298:	2800      	cmp	r0, #0
  40329a:	f47e aff1 	bne.w	402280 <_svfprintf_r+0x1a4>
  40329e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4032a0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4032a2:	46c8      	mov	r8, r9
  4032a4:	e5ae      	b.n	402e04 <_svfprintf_r+0xd28>
  4032a6:	aa25      	add	r2, sp, #148	; 0x94
  4032a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4032aa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032ac:	f002 fd20 	bl	405cf0 <__ssprint_r>
  4032b0:	2800      	cmp	r0, #0
  4032b2:	f47e afe5 	bne.w	402280 <_svfprintf_r+0x1a4>
  4032b6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4032b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4032ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4032bc:	1a9a      	subs	r2, r3, r2
  4032be:	46c8      	mov	r8, r9
  4032c0:	e5b8      	b.n	402e34 <_svfprintf_r+0xd58>
  4032c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032c4:	9612      	str	r6, [sp, #72]	; 0x48
  4032c6:	2b06      	cmp	r3, #6
  4032c8:	bf28      	it	cs
  4032ca:	2306      	movcs	r3, #6
  4032cc:	960a      	str	r6, [sp, #40]	; 0x28
  4032ce:	4637      	mov	r7, r6
  4032d0:	9308      	str	r3, [sp, #32]
  4032d2:	950f      	str	r5, [sp, #60]	; 0x3c
  4032d4:	f8cd b01c 	str.w	fp, [sp, #28]
  4032d8:	930e      	str	r3, [sp, #56]	; 0x38
  4032da:	4e74      	ldr	r6, [pc, #464]	; (4034ac <_svfprintf_r+0x13d0>)
  4032dc:	f7ff b816 	b.w	40230c <_svfprintf_r+0x230>
  4032e0:	a823      	add	r0, sp, #140	; 0x8c
  4032e2:	a920      	add	r1, sp, #128	; 0x80
  4032e4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4032e6:	9004      	str	r0, [sp, #16]
  4032e8:	9103      	str	r1, [sp, #12]
  4032ea:	a81f      	add	r0, sp, #124	; 0x7c
  4032ec:	2103      	movs	r1, #3
  4032ee:	9002      	str	r0, [sp, #8]
  4032f0:	9a08      	ldr	r2, [sp, #32]
  4032f2:	9501      	str	r5, [sp, #4]
  4032f4:	463b      	mov	r3, r7
  4032f6:	9100      	str	r1, [sp, #0]
  4032f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032fa:	f000 f9c1 	bl	403680 <_dtoa_r>
  4032fe:	4606      	mov	r6, r0
  403300:	1944      	adds	r4, r0, r5
  403302:	e72b      	b.n	40315c <_svfprintf_r+0x1080>
  403304:	2306      	movs	r3, #6
  403306:	930a      	str	r3, [sp, #40]	; 0x28
  403308:	e61d      	b.n	402f46 <_svfprintf_r+0xe6a>
  40330a:	272d      	movs	r7, #45	; 0x2d
  40330c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403310:	f7ff bacd 	b.w	4028ae <_svfprintf_r+0x7d2>
  403314:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403316:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403318:	4413      	add	r3, r2
  40331a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40331c:	930e      	str	r3, [sp, #56]	; 0x38
  40331e:	2a00      	cmp	r2, #0
  403320:	f340 80b0 	ble.w	403484 <_svfprintf_r+0x13a8>
  403324:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403328:	9308      	str	r3, [sp, #32]
  40332a:	2367      	movs	r3, #103	; 0x67
  40332c:	9311      	str	r3, [sp, #68]	; 0x44
  40332e:	e671      	b.n	403014 <_svfprintf_r+0xf38>
  403330:	2b00      	cmp	r3, #0
  403332:	f340 80c3 	ble.w	4034bc <_svfprintf_r+0x13e0>
  403336:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403338:	2a00      	cmp	r2, #0
  40333a:	f040 8099 	bne.w	403470 <_svfprintf_r+0x1394>
  40333e:	f01b 0f01 	tst.w	fp, #1
  403342:	f040 8095 	bne.w	403470 <_svfprintf_r+0x1394>
  403346:	9308      	str	r3, [sp, #32]
  403348:	930e      	str	r3, [sp, #56]	; 0x38
  40334a:	e663      	b.n	403014 <_svfprintf_r+0xf38>
  40334c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40334e:	9308      	str	r3, [sp, #32]
  403350:	930e      	str	r3, [sp, #56]	; 0x38
  403352:	900a      	str	r0, [sp, #40]	; 0x28
  403354:	950f      	str	r5, [sp, #60]	; 0x3c
  403356:	f8cd b01c 	str.w	fp, [sp, #28]
  40335a:	9012      	str	r0, [sp, #72]	; 0x48
  40335c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403360:	f7fe bfd4 	b.w	40230c <_svfprintf_r+0x230>
  403364:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403366:	2b47      	cmp	r3, #71	; 0x47
  403368:	f47f ae20 	bne.w	402fac <_svfprintf_r+0xed0>
  40336c:	f01b 0f01 	tst.w	fp, #1
  403370:	f47f aeee 	bne.w	403150 <_svfprintf_r+0x1074>
  403374:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403376:	1b9b      	subs	r3, r3, r6
  403378:	9313      	str	r3, [sp, #76]	; 0x4c
  40337a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40337c:	2b47      	cmp	r3, #71	; 0x47
  40337e:	f43f af18 	beq.w	4031b2 <_svfprintf_r+0x10d6>
  403382:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403384:	9312      	str	r3, [sp, #72]	; 0x48
  403386:	e721      	b.n	4031cc <_svfprintf_r+0x10f0>
  403388:	424f      	negs	r7, r1
  40338a:	3110      	adds	r1, #16
  40338c:	4d48      	ldr	r5, [pc, #288]	; (4034b0 <_svfprintf_r+0x13d4>)
  40338e:	da2f      	bge.n	4033f0 <_svfprintf_r+0x1314>
  403390:	2410      	movs	r4, #16
  403392:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403396:	e004      	b.n	4033a2 <_svfprintf_r+0x12c6>
  403398:	f108 0808 	add.w	r8, r8, #8
  40339c:	3f10      	subs	r7, #16
  40339e:	2f10      	cmp	r7, #16
  4033a0:	dd26      	ble.n	4033f0 <_svfprintf_r+0x1314>
  4033a2:	3301      	adds	r3, #1
  4033a4:	3210      	adds	r2, #16
  4033a6:	2b07      	cmp	r3, #7
  4033a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4033aa:	9326      	str	r3, [sp, #152]	; 0x98
  4033ac:	f8c8 5000 	str.w	r5, [r8]
  4033b0:	f8c8 4004 	str.w	r4, [r8, #4]
  4033b4:	ddf0      	ble.n	403398 <_svfprintf_r+0x12bc>
  4033b6:	aa25      	add	r2, sp, #148	; 0x94
  4033b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033ba:	4658      	mov	r0, fp
  4033bc:	f002 fc98 	bl	405cf0 <__ssprint_r>
  4033c0:	2800      	cmp	r0, #0
  4033c2:	f47e af5d 	bne.w	402280 <_svfprintf_r+0x1a4>
  4033c6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4033c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4033ca:	46c8      	mov	r8, r9
  4033cc:	e7e6      	b.n	40339c <_svfprintf_r+0x12c0>
  4033ce:	aa25      	add	r2, sp, #148	; 0x94
  4033d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033d4:	f002 fc8c 	bl	405cf0 <__ssprint_r>
  4033d8:	2800      	cmp	r0, #0
  4033da:	f47e af51 	bne.w	402280 <_svfprintf_r+0x1a4>
  4033de:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4033e0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4033e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4033e4:	46c8      	mov	r8, r9
  4033e6:	e667      	b.n	4030b8 <_svfprintf_r+0xfdc>
  4033e8:	2000      	movs	r0, #0
  4033ea:	900a      	str	r0, [sp, #40]	; 0x28
  4033ec:	f7fe bed0 	b.w	402190 <_svfprintf_r+0xb4>
  4033f0:	3301      	adds	r3, #1
  4033f2:	443a      	add	r2, r7
  4033f4:	2b07      	cmp	r3, #7
  4033f6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4033fa:	9227      	str	r2, [sp, #156]	; 0x9c
  4033fc:	9326      	str	r3, [sp, #152]	; 0x98
  4033fe:	f108 0808 	add.w	r8, r8, #8
  403402:	f77f ae5c 	ble.w	4030be <_svfprintf_r+0xfe2>
  403406:	aa25      	add	r2, sp, #148	; 0x94
  403408:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40340a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40340c:	f002 fc70 	bl	405cf0 <__ssprint_r>
  403410:	2800      	cmp	r0, #0
  403412:	f47e af35 	bne.w	402280 <_svfprintf_r+0x1a4>
  403416:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403418:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40341a:	46c8      	mov	r8, r9
  40341c:	e64f      	b.n	4030be <_svfprintf_r+0xfe2>
  40341e:	3330      	adds	r3, #48	; 0x30
  403420:	2230      	movs	r2, #48	; 0x30
  403422:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403426:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40342a:	ab22      	add	r3, sp, #136	; 0x88
  40342c:	e70f      	b.n	40324e <_svfprintf_r+0x1172>
  40342e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403430:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403432:	4413      	add	r3, r2
  403434:	930e      	str	r3, [sp, #56]	; 0x38
  403436:	e775      	b.n	403324 <_svfprintf_r+0x1248>
  403438:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40343a:	e5cb      	b.n	402fd4 <_svfprintf_r+0xef8>
  40343c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40343e:	4e1d      	ldr	r6, [pc, #116]	; (4034b4 <_svfprintf_r+0x13d8>)
  403440:	2b00      	cmp	r3, #0
  403442:	bfb6      	itet	lt
  403444:	272d      	movlt	r7, #45	; 0x2d
  403446:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40344a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40344e:	4b1a      	ldr	r3, [pc, #104]	; (4034b8 <_svfprintf_r+0x13dc>)
  403450:	f7ff ba2f 	b.w	4028b2 <_svfprintf_r+0x7d6>
  403454:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403456:	9808      	ldr	r0, [sp, #32]
  403458:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40345a:	4639      	mov	r1, r7
  40345c:	f003 fa50 	bl	406900 <__aeabi_dcmpeq>
  403460:	2800      	cmp	r0, #0
  403462:	f47f ae7f 	bne.w	403164 <_svfprintf_r+0x1088>
  403466:	f1c5 0501 	rsb	r5, r5, #1
  40346a:	951f      	str	r5, [sp, #124]	; 0x7c
  40346c:	442c      	add	r4, r5
  40346e:	e59e      	b.n	402fae <_svfprintf_r+0xed2>
  403470:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403472:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403474:	4413      	add	r3, r2
  403476:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403478:	441a      	add	r2, r3
  40347a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40347e:	920e      	str	r2, [sp, #56]	; 0x38
  403480:	9308      	str	r3, [sp, #32]
  403482:	e5c7      	b.n	403014 <_svfprintf_r+0xf38>
  403484:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403486:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403488:	f1c3 0301 	rsb	r3, r3, #1
  40348c:	441a      	add	r2, r3
  40348e:	4613      	mov	r3, r2
  403490:	e7d0      	b.n	403434 <_svfprintf_r+0x1358>
  403492:	f01b 0301 	ands.w	r3, fp, #1
  403496:	9312      	str	r3, [sp, #72]	; 0x48
  403498:	f47f aee2 	bne.w	403260 <_svfprintf_r+0x1184>
  40349c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40349e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4034a2:	9308      	str	r3, [sp, #32]
  4034a4:	e5b6      	b.n	403014 <_svfprintf_r+0xf38>
  4034a6:	bf00      	nop
  4034a8:	66666667 	.word	0x66666667
  4034ac:	004074dc 	.word	0x004074dc
  4034b0:	004074f8 	.word	0x004074f8
  4034b4:	004074b0 	.word	0x004074b0
  4034b8:	004074ac 	.word	0x004074ac
  4034bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4034be:	b913      	cbnz	r3, 4034c6 <_svfprintf_r+0x13ea>
  4034c0:	f01b 0f01 	tst.w	fp, #1
  4034c4:	d002      	beq.n	4034cc <_svfprintf_r+0x13f0>
  4034c6:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4034c8:	3301      	adds	r3, #1
  4034ca:	e7d4      	b.n	403476 <_svfprintf_r+0x139a>
  4034cc:	2301      	movs	r3, #1
  4034ce:	e73a      	b.n	403346 <_svfprintf_r+0x126a>
  4034d0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4034d2:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4034d6:	6828      	ldr	r0, [r5, #0]
  4034d8:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  4034dc:	900a      	str	r0, [sp, #40]	; 0x28
  4034de:	4628      	mov	r0, r5
  4034e0:	3004      	adds	r0, #4
  4034e2:	46a2      	mov	sl, r4
  4034e4:	900f      	str	r0, [sp, #60]	; 0x3c
  4034e6:	f7fe be51 	b.w	40218c <_svfprintf_r+0xb0>
  4034ea:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4034ee:	f7ff b867 	b.w	4025c0 <_svfprintf_r+0x4e4>
  4034f2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4034f6:	f7ff ba15 	b.w	402924 <_svfprintf_r+0x848>
  4034fa:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4034fe:	e6a6      	b.n	40324e <_svfprintf_r+0x1172>
  403500:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403504:	f7ff b8eb 	b.w	4026de <_svfprintf_r+0x602>
  403508:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40350a:	230c      	movs	r3, #12
  40350c:	6013      	str	r3, [r2, #0]
  40350e:	f04f 33ff 	mov.w	r3, #4294967295
  403512:	9309      	str	r3, [sp, #36]	; 0x24
  403514:	f7fe bebd 	b.w	402292 <_svfprintf_r+0x1b6>
  403518:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40351c:	f7ff b99a 	b.w	402854 <_svfprintf_r+0x778>
  403520:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403524:	f7ff b976 	b.w	402814 <_svfprintf_r+0x738>
  403528:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40352c:	f7ff b959 	b.w	4027e2 <_svfprintf_r+0x706>
  403530:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403534:	f7ff b912 	b.w	40275c <_svfprintf_r+0x680>

00403538 <register_fini>:
  403538:	4b02      	ldr	r3, [pc, #8]	; (403544 <register_fini+0xc>)
  40353a:	b113      	cbz	r3, 403542 <register_fini+0xa>
  40353c:	4802      	ldr	r0, [pc, #8]	; (403548 <register_fini+0x10>)
  40353e:	f000 b805 	b.w	40354c <atexit>
  403542:	4770      	bx	lr
  403544:	00000000 	.word	0x00000000
  403548:	00404735 	.word	0x00404735

0040354c <atexit>:
  40354c:	2300      	movs	r3, #0
  40354e:	4601      	mov	r1, r0
  403550:	461a      	mov	r2, r3
  403552:	4618      	mov	r0, r3
  403554:	f002 bc6e 	b.w	405e34 <__register_exitproc>

00403558 <quorem>:
  403558:	6902      	ldr	r2, [r0, #16]
  40355a:	690b      	ldr	r3, [r1, #16]
  40355c:	4293      	cmp	r3, r2
  40355e:	f300 808d 	bgt.w	40367c <quorem+0x124>
  403562:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403566:	f103 38ff 	add.w	r8, r3, #4294967295
  40356a:	f101 0714 	add.w	r7, r1, #20
  40356e:	f100 0b14 	add.w	fp, r0, #20
  403572:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403576:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40357a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40357e:	b083      	sub	sp, #12
  403580:	3201      	adds	r2, #1
  403582:	fbb3 f9f2 	udiv	r9, r3, r2
  403586:	eb0b 0304 	add.w	r3, fp, r4
  40358a:	9400      	str	r4, [sp, #0]
  40358c:	eb07 0a04 	add.w	sl, r7, r4
  403590:	9301      	str	r3, [sp, #4]
  403592:	f1b9 0f00 	cmp.w	r9, #0
  403596:	d039      	beq.n	40360c <quorem+0xb4>
  403598:	2500      	movs	r5, #0
  40359a:	462e      	mov	r6, r5
  40359c:	46bc      	mov	ip, r7
  40359e:	46de      	mov	lr, fp
  4035a0:	f85c 4b04 	ldr.w	r4, [ip], #4
  4035a4:	f8de 3000 	ldr.w	r3, [lr]
  4035a8:	b2a2      	uxth	r2, r4
  4035aa:	fb09 5502 	mla	r5, r9, r2, r5
  4035ae:	0c22      	lsrs	r2, r4, #16
  4035b0:	0c2c      	lsrs	r4, r5, #16
  4035b2:	fb09 4202 	mla	r2, r9, r2, r4
  4035b6:	b2ad      	uxth	r5, r5
  4035b8:	1b75      	subs	r5, r6, r5
  4035ba:	b296      	uxth	r6, r2
  4035bc:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4035c0:	fa15 f383 	uxtah	r3, r5, r3
  4035c4:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4035c8:	b29b      	uxth	r3, r3
  4035ca:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4035ce:	45e2      	cmp	sl, ip
  4035d0:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4035d4:	f84e 3b04 	str.w	r3, [lr], #4
  4035d8:	ea4f 4626 	mov.w	r6, r6, asr #16
  4035dc:	d2e0      	bcs.n	4035a0 <quorem+0x48>
  4035de:	9b00      	ldr	r3, [sp, #0]
  4035e0:	f85b 3003 	ldr.w	r3, [fp, r3]
  4035e4:	b993      	cbnz	r3, 40360c <quorem+0xb4>
  4035e6:	9c01      	ldr	r4, [sp, #4]
  4035e8:	1f23      	subs	r3, r4, #4
  4035ea:	459b      	cmp	fp, r3
  4035ec:	d20c      	bcs.n	403608 <quorem+0xb0>
  4035ee:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4035f2:	b94b      	cbnz	r3, 403608 <quorem+0xb0>
  4035f4:	f1a4 0308 	sub.w	r3, r4, #8
  4035f8:	e002      	b.n	403600 <quorem+0xa8>
  4035fa:	681a      	ldr	r2, [r3, #0]
  4035fc:	3b04      	subs	r3, #4
  4035fe:	b91a      	cbnz	r2, 403608 <quorem+0xb0>
  403600:	459b      	cmp	fp, r3
  403602:	f108 38ff 	add.w	r8, r8, #4294967295
  403606:	d3f8      	bcc.n	4035fa <quorem+0xa2>
  403608:	f8c0 8010 	str.w	r8, [r0, #16]
  40360c:	4604      	mov	r4, r0
  40360e:	f002 f877 	bl	405700 <__mcmp>
  403612:	2800      	cmp	r0, #0
  403614:	db2e      	blt.n	403674 <quorem+0x11c>
  403616:	f109 0901 	add.w	r9, r9, #1
  40361a:	465d      	mov	r5, fp
  40361c:	2300      	movs	r3, #0
  40361e:	f857 1b04 	ldr.w	r1, [r7], #4
  403622:	6828      	ldr	r0, [r5, #0]
  403624:	b28a      	uxth	r2, r1
  403626:	1a9a      	subs	r2, r3, r2
  403628:	0c0b      	lsrs	r3, r1, #16
  40362a:	fa12 f280 	uxtah	r2, r2, r0
  40362e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403632:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403636:	b292      	uxth	r2, r2
  403638:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40363c:	45ba      	cmp	sl, r7
  40363e:	f845 2b04 	str.w	r2, [r5], #4
  403642:	ea4f 4323 	mov.w	r3, r3, asr #16
  403646:	d2ea      	bcs.n	40361e <quorem+0xc6>
  403648:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40364c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403650:	b982      	cbnz	r2, 403674 <quorem+0x11c>
  403652:	1f1a      	subs	r2, r3, #4
  403654:	4593      	cmp	fp, r2
  403656:	d20b      	bcs.n	403670 <quorem+0x118>
  403658:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40365c:	b942      	cbnz	r2, 403670 <quorem+0x118>
  40365e:	3b08      	subs	r3, #8
  403660:	e002      	b.n	403668 <quorem+0x110>
  403662:	681a      	ldr	r2, [r3, #0]
  403664:	3b04      	subs	r3, #4
  403666:	b91a      	cbnz	r2, 403670 <quorem+0x118>
  403668:	459b      	cmp	fp, r3
  40366a:	f108 38ff 	add.w	r8, r8, #4294967295
  40366e:	d3f8      	bcc.n	403662 <quorem+0x10a>
  403670:	f8c4 8010 	str.w	r8, [r4, #16]
  403674:	4648      	mov	r0, r9
  403676:	b003      	add	sp, #12
  403678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40367c:	2000      	movs	r0, #0
  40367e:	4770      	bx	lr

00403680 <_dtoa_r>:
  403680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403684:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403686:	b09b      	sub	sp, #108	; 0x6c
  403688:	4604      	mov	r4, r0
  40368a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40368c:	4692      	mov	sl, r2
  40368e:	469b      	mov	fp, r3
  403690:	b141      	cbz	r1, 4036a4 <_dtoa_r+0x24>
  403692:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403694:	604a      	str	r2, [r1, #4]
  403696:	2301      	movs	r3, #1
  403698:	4093      	lsls	r3, r2
  40369a:	608b      	str	r3, [r1, #8]
  40369c:	f001 fe58 	bl	405350 <_Bfree>
  4036a0:	2300      	movs	r3, #0
  4036a2:	6423      	str	r3, [r4, #64]	; 0x40
  4036a4:	f1bb 0f00 	cmp.w	fp, #0
  4036a8:	465d      	mov	r5, fp
  4036aa:	db35      	blt.n	403718 <_dtoa_r+0x98>
  4036ac:	2300      	movs	r3, #0
  4036ae:	6033      	str	r3, [r6, #0]
  4036b0:	4b9d      	ldr	r3, [pc, #628]	; (403928 <_dtoa_r+0x2a8>)
  4036b2:	43ab      	bics	r3, r5
  4036b4:	d015      	beq.n	4036e2 <_dtoa_r+0x62>
  4036b6:	4650      	mov	r0, sl
  4036b8:	4659      	mov	r1, fp
  4036ba:	2200      	movs	r2, #0
  4036bc:	2300      	movs	r3, #0
  4036be:	f003 f91f 	bl	406900 <__aeabi_dcmpeq>
  4036c2:	4680      	mov	r8, r0
  4036c4:	2800      	cmp	r0, #0
  4036c6:	d02d      	beq.n	403724 <_dtoa_r+0xa4>
  4036c8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4036ca:	2301      	movs	r3, #1
  4036cc:	6013      	str	r3, [r2, #0]
  4036ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4036d0:	2b00      	cmp	r3, #0
  4036d2:	f000 80bd 	beq.w	403850 <_dtoa_r+0x1d0>
  4036d6:	4895      	ldr	r0, [pc, #596]	; (40392c <_dtoa_r+0x2ac>)
  4036d8:	6018      	str	r0, [r3, #0]
  4036da:	3801      	subs	r0, #1
  4036dc:	b01b      	add	sp, #108	; 0x6c
  4036de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036e2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4036e4:	f242 730f 	movw	r3, #9999	; 0x270f
  4036e8:	6013      	str	r3, [r2, #0]
  4036ea:	f1ba 0f00 	cmp.w	sl, #0
  4036ee:	d10d      	bne.n	40370c <_dtoa_r+0x8c>
  4036f0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4036f4:	b955      	cbnz	r5, 40370c <_dtoa_r+0x8c>
  4036f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4036f8:	488d      	ldr	r0, [pc, #564]	; (403930 <_dtoa_r+0x2b0>)
  4036fa:	2b00      	cmp	r3, #0
  4036fc:	d0ee      	beq.n	4036dc <_dtoa_r+0x5c>
  4036fe:	f100 0308 	add.w	r3, r0, #8
  403702:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403704:	6013      	str	r3, [r2, #0]
  403706:	b01b      	add	sp, #108	; 0x6c
  403708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40370c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40370e:	4889      	ldr	r0, [pc, #548]	; (403934 <_dtoa_r+0x2b4>)
  403710:	2b00      	cmp	r3, #0
  403712:	d0e3      	beq.n	4036dc <_dtoa_r+0x5c>
  403714:	1cc3      	adds	r3, r0, #3
  403716:	e7f4      	b.n	403702 <_dtoa_r+0x82>
  403718:	2301      	movs	r3, #1
  40371a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40371e:	6033      	str	r3, [r6, #0]
  403720:	46ab      	mov	fp, r5
  403722:	e7c5      	b.n	4036b0 <_dtoa_r+0x30>
  403724:	aa18      	add	r2, sp, #96	; 0x60
  403726:	ab19      	add	r3, sp, #100	; 0x64
  403728:	9201      	str	r2, [sp, #4]
  40372a:	9300      	str	r3, [sp, #0]
  40372c:	4652      	mov	r2, sl
  40372e:	465b      	mov	r3, fp
  403730:	4620      	mov	r0, r4
  403732:	f002 f885 	bl	405840 <__d2b>
  403736:	0d2b      	lsrs	r3, r5, #20
  403738:	4681      	mov	r9, r0
  40373a:	d071      	beq.n	403820 <_dtoa_r+0x1a0>
  40373c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403740:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403744:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403746:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40374a:	4650      	mov	r0, sl
  40374c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403750:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403754:	2200      	movs	r2, #0
  403756:	4b78      	ldr	r3, [pc, #480]	; (403938 <_dtoa_r+0x2b8>)
  403758:	f002 fcb6 	bl	4060c8 <__aeabi_dsub>
  40375c:	a36c      	add	r3, pc, #432	; (adr r3, 403910 <_dtoa_r+0x290>)
  40375e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403762:	f002 fe65 	bl	406430 <__aeabi_dmul>
  403766:	a36c      	add	r3, pc, #432	; (adr r3, 403918 <_dtoa_r+0x298>)
  403768:	e9d3 2300 	ldrd	r2, r3, [r3]
  40376c:	f002 fcae 	bl	4060cc <__adddf3>
  403770:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403774:	4630      	mov	r0, r6
  403776:	f002 fdf5 	bl	406364 <__aeabi_i2d>
  40377a:	a369      	add	r3, pc, #420	; (adr r3, 403920 <_dtoa_r+0x2a0>)
  40377c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403780:	f002 fe56 	bl	406430 <__aeabi_dmul>
  403784:	4602      	mov	r2, r0
  403786:	460b      	mov	r3, r1
  403788:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40378c:	f002 fc9e 	bl	4060cc <__adddf3>
  403790:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403794:	f003 f8fc 	bl	406990 <__aeabi_d2iz>
  403798:	2200      	movs	r2, #0
  40379a:	9002      	str	r0, [sp, #8]
  40379c:	2300      	movs	r3, #0
  40379e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4037a2:	f003 f8b7 	bl	406914 <__aeabi_dcmplt>
  4037a6:	2800      	cmp	r0, #0
  4037a8:	f040 8173 	bne.w	403a92 <_dtoa_r+0x412>
  4037ac:	9d02      	ldr	r5, [sp, #8]
  4037ae:	2d16      	cmp	r5, #22
  4037b0:	f200 815d 	bhi.w	403a6e <_dtoa_r+0x3ee>
  4037b4:	4b61      	ldr	r3, [pc, #388]	; (40393c <_dtoa_r+0x2bc>)
  4037b6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4037ba:	e9d3 0100 	ldrd	r0, r1, [r3]
  4037be:	4652      	mov	r2, sl
  4037c0:	465b      	mov	r3, fp
  4037c2:	f003 f8c5 	bl	406950 <__aeabi_dcmpgt>
  4037c6:	2800      	cmp	r0, #0
  4037c8:	f000 81c5 	beq.w	403b56 <_dtoa_r+0x4d6>
  4037cc:	1e6b      	subs	r3, r5, #1
  4037ce:	9302      	str	r3, [sp, #8]
  4037d0:	2300      	movs	r3, #0
  4037d2:	930e      	str	r3, [sp, #56]	; 0x38
  4037d4:	1bbf      	subs	r7, r7, r6
  4037d6:	1e7b      	subs	r3, r7, #1
  4037d8:	9306      	str	r3, [sp, #24]
  4037da:	f100 8154 	bmi.w	403a86 <_dtoa_r+0x406>
  4037de:	2300      	movs	r3, #0
  4037e0:	9308      	str	r3, [sp, #32]
  4037e2:	9b02      	ldr	r3, [sp, #8]
  4037e4:	2b00      	cmp	r3, #0
  4037e6:	f2c0 8145 	blt.w	403a74 <_dtoa_r+0x3f4>
  4037ea:	9a06      	ldr	r2, [sp, #24]
  4037ec:	930d      	str	r3, [sp, #52]	; 0x34
  4037ee:	4611      	mov	r1, r2
  4037f0:	4419      	add	r1, r3
  4037f2:	2300      	movs	r3, #0
  4037f4:	9106      	str	r1, [sp, #24]
  4037f6:	930c      	str	r3, [sp, #48]	; 0x30
  4037f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4037fa:	2b09      	cmp	r3, #9
  4037fc:	d82a      	bhi.n	403854 <_dtoa_r+0x1d4>
  4037fe:	2b05      	cmp	r3, #5
  403800:	f340 865b 	ble.w	4044ba <_dtoa_r+0xe3a>
  403804:	3b04      	subs	r3, #4
  403806:	9324      	str	r3, [sp, #144]	; 0x90
  403808:	2500      	movs	r5, #0
  40380a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40380c:	3b02      	subs	r3, #2
  40380e:	2b03      	cmp	r3, #3
  403810:	f200 8642 	bhi.w	404498 <_dtoa_r+0xe18>
  403814:	e8df f013 	tbh	[pc, r3, lsl #1]
  403818:	02c903d4 	.word	0x02c903d4
  40381c:	046103df 	.word	0x046103df
  403820:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403822:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403824:	443e      	add	r6, r7
  403826:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40382a:	2b20      	cmp	r3, #32
  40382c:	f340 818e 	ble.w	403b4c <_dtoa_r+0x4cc>
  403830:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403834:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403838:	409d      	lsls	r5, r3
  40383a:	fa2a f000 	lsr.w	r0, sl, r0
  40383e:	4328      	orrs	r0, r5
  403840:	f002 fd80 	bl	406344 <__aeabi_ui2d>
  403844:	2301      	movs	r3, #1
  403846:	3e01      	subs	r6, #1
  403848:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40384c:	9314      	str	r3, [sp, #80]	; 0x50
  40384e:	e781      	b.n	403754 <_dtoa_r+0xd4>
  403850:	483b      	ldr	r0, [pc, #236]	; (403940 <_dtoa_r+0x2c0>)
  403852:	e743      	b.n	4036dc <_dtoa_r+0x5c>
  403854:	2100      	movs	r1, #0
  403856:	6461      	str	r1, [r4, #68]	; 0x44
  403858:	4620      	mov	r0, r4
  40385a:	9125      	str	r1, [sp, #148]	; 0x94
  40385c:	f001 fd52 	bl	405304 <_Balloc>
  403860:	f04f 33ff 	mov.w	r3, #4294967295
  403864:	930a      	str	r3, [sp, #40]	; 0x28
  403866:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403868:	930f      	str	r3, [sp, #60]	; 0x3c
  40386a:	2301      	movs	r3, #1
  40386c:	9004      	str	r0, [sp, #16]
  40386e:	6420      	str	r0, [r4, #64]	; 0x40
  403870:	9224      	str	r2, [sp, #144]	; 0x90
  403872:	930b      	str	r3, [sp, #44]	; 0x2c
  403874:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403876:	2b00      	cmp	r3, #0
  403878:	f2c0 80d9 	blt.w	403a2e <_dtoa_r+0x3ae>
  40387c:	9a02      	ldr	r2, [sp, #8]
  40387e:	2a0e      	cmp	r2, #14
  403880:	f300 80d5 	bgt.w	403a2e <_dtoa_r+0x3ae>
  403884:	4b2d      	ldr	r3, [pc, #180]	; (40393c <_dtoa_r+0x2bc>)
  403886:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40388a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40388e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403892:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403894:	2b00      	cmp	r3, #0
  403896:	f2c0 83ba 	blt.w	40400e <_dtoa_r+0x98e>
  40389a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40389e:	4650      	mov	r0, sl
  4038a0:	462a      	mov	r2, r5
  4038a2:	4633      	mov	r3, r6
  4038a4:	4659      	mov	r1, fp
  4038a6:	f002 feed 	bl	406684 <__aeabi_ddiv>
  4038aa:	f003 f871 	bl	406990 <__aeabi_d2iz>
  4038ae:	4680      	mov	r8, r0
  4038b0:	f002 fd58 	bl	406364 <__aeabi_i2d>
  4038b4:	462a      	mov	r2, r5
  4038b6:	4633      	mov	r3, r6
  4038b8:	f002 fdba 	bl	406430 <__aeabi_dmul>
  4038bc:	460b      	mov	r3, r1
  4038be:	4602      	mov	r2, r0
  4038c0:	4659      	mov	r1, fp
  4038c2:	4650      	mov	r0, sl
  4038c4:	f002 fc00 	bl	4060c8 <__aeabi_dsub>
  4038c8:	9d04      	ldr	r5, [sp, #16]
  4038ca:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4038ce:	702b      	strb	r3, [r5, #0]
  4038d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038d2:	2b01      	cmp	r3, #1
  4038d4:	4606      	mov	r6, r0
  4038d6:	460f      	mov	r7, r1
  4038d8:	f105 0501 	add.w	r5, r5, #1
  4038dc:	d068      	beq.n	4039b0 <_dtoa_r+0x330>
  4038de:	2200      	movs	r2, #0
  4038e0:	4b18      	ldr	r3, [pc, #96]	; (403944 <_dtoa_r+0x2c4>)
  4038e2:	f002 fda5 	bl	406430 <__aeabi_dmul>
  4038e6:	2200      	movs	r2, #0
  4038e8:	2300      	movs	r3, #0
  4038ea:	4606      	mov	r6, r0
  4038ec:	460f      	mov	r7, r1
  4038ee:	f003 f807 	bl	406900 <__aeabi_dcmpeq>
  4038f2:	2800      	cmp	r0, #0
  4038f4:	f040 8088 	bne.w	403a08 <_dtoa_r+0x388>
  4038f8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4038fc:	f04f 0a00 	mov.w	sl, #0
  403900:	f8df b040 	ldr.w	fp, [pc, #64]	; 403944 <_dtoa_r+0x2c4>
  403904:	940c      	str	r4, [sp, #48]	; 0x30
  403906:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40390a:	e028      	b.n	40395e <_dtoa_r+0x2de>
  40390c:	f3af 8000 	nop.w
  403910:	636f4361 	.word	0x636f4361
  403914:	3fd287a7 	.word	0x3fd287a7
  403918:	8b60c8b3 	.word	0x8b60c8b3
  40391c:	3fc68a28 	.word	0x3fc68a28
  403920:	509f79fb 	.word	0x509f79fb
  403924:	3fd34413 	.word	0x3fd34413
  403928:	7ff00000 	.word	0x7ff00000
  40392c:	004074e5 	.word	0x004074e5
  403930:	00407508 	.word	0x00407508
  403934:	00407514 	.word	0x00407514
  403938:	3ff80000 	.word	0x3ff80000
  40393c:	00407550 	.word	0x00407550
  403940:	004074e4 	.word	0x004074e4
  403944:	40240000 	.word	0x40240000
  403948:	f002 fd72 	bl	406430 <__aeabi_dmul>
  40394c:	2200      	movs	r2, #0
  40394e:	2300      	movs	r3, #0
  403950:	4606      	mov	r6, r0
  403952:	460f      	mov	r7, r1
  403954:	f002 ffd4 	bl	406900 <__aeabi_dcmpeq>
  403958:	2800      	cmp	r0, #0
  40395a:	f040 83c1 	bne.w	4040e0 <_dtoa_r+0xa60>
  40395e:	4642      	mov	r2, r8
  403960:	464b      	mov	r3, r9
  403962:	4630      	mov	r0, r6
  403964:	4639      	mov	r1, r7
  403966:	f002 fe8d 	bl	406684 <__aeabi_ddiv>
  40396a:	f003 f811 	bl	406990 <__aeabi_d2iz>
  40396e:	4604      	mov	r4, r0
  403970:	f002 fcf8 	bl	406364 <__aeabi_i2d>
  403974:	4642      	mov	r2, r8
  403976:	464b      	mov	r3, r9
  403978:	f002 fd5a 	bl	406430 <__aeabi_dmul>
  40397c:	4602      	mov	r2, r0
  40397e:	460b      	mov	r3, r1
  403980:	4630      	mov	r0, r6
  403982:	4639      	mov	r1, r7
  403984:	f002 fba0 	bl	4060c8 <__aeabi_dsub>
  403988:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40398c:	9e04      	ldr	r6, [sp, #16]
  40398e:	f805 eb01 	strb.w	lr, [r5], #1
  403992:	eba5 0e06 	sub.w	lr, r5, r6
  403996:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403998:	45b6      	cmp	lr, r6
  40399a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40399e:	4652      	mov	r2, sl
  4039a0:	465b      	mov	r3, fp
  4039a2:	d1d1      	bne.n	403948 <_dtoa_r+0x2c8>
  4039a4:	46a0      	mov	r8, r4
  4039a6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4039aa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4039ac:	4606      	mov	r6, r0
  4039ae:	460f      	mov	r7, r1
  4039b0:	4632      	mov	r2, r6
  4039b2:	463b      	mov	r3, r7
  4039b4:	4630      	mov	r0, r6
  4039b6:	4639      	mov	r1, r7
  4039b8:	f002 fb88 	bl	4060cc <__adddf3>
  4039bc:	4606      	mov	r6, r0
  4039be:	460f      	mov	r7, r1
  4039c0:	4602      	mov	r2, r0
  4039c2:	460b      	mov	r3, r1
  4039c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4039c8:	f002 ffa4 	bl	406914 <__aeabi_dcmplt>
  4039cc:	b948      	cbnz	r0, 4039e2 <_dtoa_r+0x362>
  4039ce:	4632      	mov	r2, r6
  4039d0:	463b      	mov	r3, r7
  4039d2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4039d6:	f002 ff93 	bl	406900 <__aeabi_dcmpeq>
  4039da:	b1a8      	cbz	r0, 403a08 <_dtoa_r+0x388>
  4039dc:	f018 0f01 	tst.w	r8, #1
  4039e0:	d012      	beq.n	403a08 <_dtoa_r+0x388>
  4039e2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4039e6:	9a04      	ldr	r2, [sp, #16]
  4039e8:	1e6b      	subs	r3, r5, #1
  4039ea:	e004      	b.n	4039f6 <_dtoa_r+0x376>
  4039ec:	429a      	cmp	r2, r3
  4039ee:	f000 8401 	beq.w	4041f4 <_dtoa_r+0xb74>
  4039f2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4039f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4039fa:	f103 0501 	add.w	r5, r3, #1
  4039fe:	d0f5      	beq.n	4039ec <_dtoa_r+0x36c>
  403a00:	f108 0801 	add.w	r8, r8, #1
  403a04:	f883 8000 	strb.w	r8, [r3]
  403a08:	4649      	mov	r1, r9
  403a0a:	4620      	mov	r0, r4
  403a0c:	f001 fca0 	bl	405350 <_Bfree>
  403a10:	2200      	movs	r2, #0
  403a12:	9b02      	ldr	r3, [sp, #8]
  403a14:	702a      	strb	r2, [r5, #0]
  403a16:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403a18:	3301      	adds	r3, #1
  403a1a:	6013      	str	r3, [r2, #0]
  403a1c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403a1e:	2b00      	cmp	r3, #0
  403a20:	f000 839e 	beq.w	404160 <_dtoa_r+0xae0>
  403a24:	9804      	ldr	r0, [sp, #16]
  403a26:	601d      	str	r5, [r3, #0]
  403a28:	b01b      	add	sp, #108	; 0x6c
  403a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a2e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403a30:	2a00      	cmp	r2, #0
  403a32:	d03e      	beq.n	403ab2 <_dtoa_r+0x432>
  403a34:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403a36:	2a01      	cmp	r2, #1
  403a38:	f340 8311 	ble.w	40405e <_dtoa_r+0x9de>
  403a3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403a40:	1e5f      	subs	r7, r3, #1
  403a42:	42ba      	cmp	r2, r7
  403a44:	f2c0 838f 	blt.w	404166 <_dtoa_r+0xae6>
  403a48:	1bd7      	subs	r7, r2, r7
  403a4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a4c:	2b00      	cmp	r3, #0
  403a4e:	f2c0 848b 	blt.w	404368 <_dtoa_r+0xce8>
  403a52:	9d08      	ldr	r5, [sp, #32]
  403a54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a56:	9a08      	ldr	r2, [sp, #32]
  403a58:	441a      	add	r2, r3
  403a5a:	9208      	str	r2, [sp, #32]
  403a5c:	9a06      	ldr	r2, [sp, #24]
  403a5e:	2101      	movs	r1, #1
  403a60:	441a      	add	r2, r3
  403a62:	4620      	mov	r0, r4
  403a64:	9206      	str	r2, [sp, #24]
  403a66:	f001 fd0d 	bl	405484 <__i2b>
  403a6a:	4606      	mov	r6, r0
  403a6c:	e024      	b.n	403ab8 <_dtoa_r+0x438>
  403a6e:	2301      	movs	r3, #1
  403a70:	930e      	str	r3, [sp, #56]	; 0x38
  403a72:	e6af      	b.n	4037d4 <_dtoa_r+0x154>
  403a74:	9a08      	ldr	r2, [sp, #32]
  403a76:	9b02      	ldr	r3, [sp, #8]
  403a78:	1ad2      	subs	r2, r2, r3
  403a7a:	425b      	negs	r3, r3
  403a7c:	930c      	str	r3, [sp, #48]	; 0x30
  403a7e:	2300      	movs	r3, #0
  403a80:	9208      	str	r2, [sp, #32]
  403a82:	930d      	str	r3, [sp, #52]	; 0x34
  403a84:	e6b8      	b.n	4037f8 <_dtoa_r+0x178>
  403a86:	f1c7 0301 	rsb	r3, r7, #1
  403a8a:	9308      	str	r3, [sp, #32]
  403a8c:	2300      	movs	r3, #0
  403a8e:	9306      	str	r3, [sp, #24]
  403a90:	e6a7      	b.n	4037e2 <_dtoa_r+0x162>
  403a92:	9d02      	ldr	r5, [sp, #8]
  403a94:	4628      	mov	r0, r5
  403a96:	f002 fc65 	bl	406364 <__aeabi_i2d>
  403a9a:	4602      	mov	r2, r0
  403a9c:	460b      	mov	r3, r1
  403a9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403aa2:	f002 ff2d 	bl	406900 <__aeabi_dcmpeq>
  403aa6:	2800      	cmp	r0, #0
  403aa8:	f47f ae80 	bne.w	4037ac <_dtoa_r+0x12c>
  403aac:	1e6b      	subs	r3, r5, #1
  403aae:	9302      	str	r3, [sp, #8]
  403ab0:	e67c      	b.n	4037ac <_dtoa_r+0x12c>
  403ab2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403ab4:	9d08      	ldr	r5, [sp, #32]
  403ab6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403ab8:	2d00      	cmp	r5, #0
  403aba:	dd0c      	ble.n	403ad6 <_dtoa_r+0x456>
  403abc:	9906      	ldr	r1, [sp, #24]
  403abe:	2900      	cmp	r1, #0
  403ac0:	460b      	mov	r3, r1
  403ac2:	dd08      	ble.n	403ad6 <_dtoa_r+0x456>
  403ac4:	42a9      	cmp	r1, r5
  403ac6:	9a08      	ldr	r2, [sp, #32]
  403ac8:	bfa8      	it	ge
  403aca:	462b      	movge	r3, r5
  403acc:	1ad2      	subs	r2, r2, r3
  403ace:	1aed      	subs	r5, r5, r3
  403ad0:	1acb      	subs	r3, r1, r3
  403ad2:	9208      	str	r2, [sp, #32]
  403ad4:	9306      	str	r3, [sp, #24]
  403ad6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403ad8:	b1d3      	cbz	r3, 403b10 <_dtoa_r+0x490>
  403ada:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403adc:	2b00      	cmp	r3, #0
  403ade:	f000 82b7 	beq.w	404050 <_dtoa_r+0x9d0>
  403ae2:	2f00      	cmp	r7, #0
  403ae4:	dd10      	ble.n	403b08 <_dtoa_r+0x488>
  403ae6:	4631      	mov	r1, r6
  403ae8:	463a      	mov	r2, r7
  403aea:	4620      	mov	r0, r4
  403aec:	f001 fd66 	bl	4055bc <__pow5mult>
  403af0:	464a      	mov	r2, r9
  403af2:	4601      	mov	r1, r0
  403af4:	4606      	mov	r6, r0
  403af6:	4620      	mov	r0, r4
  403af8:	f001 fcce 	bl	405498 <__multiply>
  403afc:	4649      	mov	r1, r9
  403afe:	4680      	mov	r8, r0
  403b00:	4620      	mov	r0, r4
  403b02:	f001 fc25 	bl	405350 <_Bfree>
  403b06:	46c1      	mov	r9, r8
  403b08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403b0a:	1bda      	subs	r2, r3, r7
  403b0c:	f040 82a1 	bne.w	404052 <_dtoa_r+0x9d2>
  403b10:	2101      	movs	r1, #1
  403b12:	4620      	mov	r0, r4
  403b14:	f001 fcb6 	bl	405484 <__i2b>
  403b18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403b1a:	2b00      	cmp	r3, #0
  403b1c:	4680      	mov	r8, r0
  403b1e:	dd1c      	ble.n	403b5a <_dtoa_r+0x4da>
  403b20:	4601      	mov	r1, r0
  403b22:	461a      	mov	r2, r3
  403b24:	4620      	mov	r0, r4
  403b26:	f001 fd49 	bl	4055bc <__pow5mult>
  403b2a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b2c:	2b01      	cmp	r3, #1
  403b2e:	4680      	mov	r8, r0
  403b30:	f340 8254 	ble.w	403fdc <_dtoa_r+0x95c>
  403b34:	2300      	movs	r3, #0
  403b36:	930c      	str	r3, [sp, #48]	; 0x30
  403b38:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403b3c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403b40:	6918      	ldr	r0, [r3, #16]
  403b42:	f001 fc4f 	bl	4053e4 <__hi0bits>
  403b46:	f1c0 0020 	rsb	r0, r0, #32
  403b4a:	e010      	b.n	403b6e <_dtoa_r+0x4ee>
  403b4c:	f1c3 0520 	rsb	r5, r3, #32
  403b50:	fa0a f005 	lsl.w	r0, sl, r5
  403b54:	e674      	b.n	403840 <_dtoa_r+0x1c0>
  403b56:	900e      	str	r0, [sp, #56]	; 0x38
  403b58:	e63c      	b.n	4037d4 <_dtoa_r+0x154>
  403b5a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b5c:	2b01      	cmp	r3, #1
  403b5e:	f340 8287 	ble.w	404070 <_dtoa_r+0x9f0>
  403b62:	2300      	movs	r3, #0
  403b64:	930c      	str	r3, [sp, #48]	; 0x30
  403b66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403b68:	2001      	movs	r0, #1
  403b6a:	2b00      	cmp	r3, #0
  403b6c:	d1e4      	bne.n	403b38 <_dtoa_r+0x4b8>
  403b6e:	9a06      	ldr	r2, [sp, #24]
  403b70:	4410      	add	r0, r2
  403b72:	f010 001f 	ands.w	r0, r0, #31
  403b76:	f000 80a1 	beq.w	403cbc <_dtoa_r+0x63c>
  403b7a:	f1c0 0320 	rsb	r3, r0, #32
  403b7e:	2b04      	cmp	r3, #4
  403b80:	f340 849e 	ble.w	4044c0 <_dtoa_r+0xe40>
  403b84:	9b08      	ldr	r3, [sp, #32]
  403b86:	f1c0 001c 	rsb	r0, r0, #28
  403b8a:	4403      	add	r3, r0
  403b8c:	9308      	str	r3, [sp, #32]
  403b8e:	4613      	mov	r3, r2
  403b90:	4403      	add	r3, r0
  403b92:	4405      	add	r5, r0
  403b94:	9306      	str	r3, [sp, #24]
  403b96:	9b08      	ldr	r3, [sp, #32]
  403b98:	2b00      	cmp	r3, #0
  403b9a:	dd05      	ble.n	403ba8 <_dtoa_r+0x528>
  403b9c:	4649      	mov	r1, r9
  403b9e:	461a      	mov	r2, r3
  403ba0:	4620      	mov	r0, r4
  403ba2:	f001 fd5b 	bl	40565c <__lshift>
  403ba6:	4681      	mov	r9, r0
  403ba8:	9b06      	ldr	r3, [sp, #24]
  403baa:	2b00      	cmp	r3, #0
  403bac:	dd05      	ble.n	403bba <_dtoa_r+0x53a>
  403bae:	4641      	mov	r1, r8
  403bb0:	461a      	mov	r2, r3
  403bb2:	4620      	mov	r0, r4
  403bb4:	f001 fd52 	bl	40565c <__lshift>
  403bb8:	4680      	mov	r8, r0
  403bba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403bbc:	2b00      	cmp	r3, #0
  403bbe:	f040 8086 	bne.w	403cce <_dtoa_r+0x64e>
  403bc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403bc4:	2b00      	cmp	r3, #0
  403bc6:	f340 8266 	ble.w	404096 <_dtoa_r+0xa16>
  403bca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403bcc:	2b00      	cmp	r3, #0
  403bce:	f000 8098 	beq.w	403d02 <_dtoa_r+0x682>
  403bd2:	2d00      	cmp	r5, #0
  403bd4:	dd05      	ble.n	403be2 <_dtoa_r+0x562>
  403bd6:	4631      	mov	r1, r6
  403bd8:	462a      	mov	r2, r5
  403bda:	4620      	mov	r0, r4
  403bdc:	f001 fd3e 	bl	40565c <__lshift>
  403be0:	4606      	mov	r6, r0
  403be2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403be4:	2b00      	cmp	r3, #0
  403be6:	f040 8337 	bne.w	404258 <_dtoa_r+0xbd8>
  403bea:	9606      	str	r6, [sp, #24]
  403bec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403bee:	9a04      	ldr	r2, [sp, #16]
  403bf0:	f8dd b018 	ldr.w	fp, [sp, #24]
  403bf4:	3b01      	subs	r3, #1
  403bf6:	18d3      	adds	r3, r2, r3
  403bf8:	930b      	str	r3, [sp, #44]	; 0x2c
  403bfa:	f00a 0301 	and.w	r3, sl, #1
  403bfe:	930c      	str	r3, [sp, #48]	; 0x30
  403c00:	4617      	mov	r7, r2
  403c02:	46c2      	mov	sl, r8
  403c04:	4651      	mov	r1, sl
  403c06:	4648      	mov	r0, r9
  403c08:	f7ff fca6 	bl	403558 <quorem>
  403c0c:	4631      	mov	r1, r6
  403c0e:	4605      	mov	r5, r0
  403c10:	4648      	mov	r0, r9
  403c12:	f001 fd75 	bl	405700 <__mcmp>
  403c16:	465a      	mov	r2, fp
  403c18:	900a      	str	r0, [sp, #40]	; 0x28
  403c1a:	4651      	mov	r1, sl
  403c1c:	4620      	mov	r0, r4
  403c1e:	f001 fd8b 	bl	405738 <__mdiff>
  403c22:	68c2      	ldr	r2, [r0, #12]
  403c24:	4680      	mov	r8, r0
  403c26:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403c2a:	2a00      	cmp	r2, #0
  403c2c:	f040 822b 	bne.w	404086 <_dtoa_r+0xa06>
  403c30:	4601      	mov	r1, r0
  403c32:	4648      	mov	r0, r9
  403c34:	9308      	str	r3, [sp, #32]
  403c36:	f001 fd63 	bl	405700 <__mcmp>
  403c3a:	4641      	mov	r1, r8
  403c3c:	9006      	str	r0, [sp, #24]
  403c3e:	4620      	mov	r0, r4
  403c40:	f001 fb86 	bl	405350 <_Bfree>
  403c44:	9a06      	ldr	r2, [sp, #24]
  403c46:	9b08      	ldr	r3, [sp, #32]
  403c48:	b932      	cbnz	r2, 403c58 <_dtoa_r+0x5d8>
  403c4a:	9924      	ldr	r1, [sp, #144]	; 0x90
  403c4c:	b921      	cbnz	r1, 403c58 <_dtoa_r+0x5d8>
  403c4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403c50:	2a00      	cmp	r2, #0
  403c52:	f000 83ef 	beq.w	404434 <_dtoa_r+0xdb4>
  403c56:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403c58:	990a      	ldr	r1, [sp, #40]	; 0x28
  403c5a:	2900      	cmp	r1, #0
  403c5c:	f2c0 829f 	blt.w	40419e <_dtoa_r+0xb1e>
  403c60:	d105      	bne.n	403c6e <_dtoa_r+0x5ee>
  403c62:	9924      	ldr	r1, [sp, #144]	; 0x90
  403c64:	b919      	cbnz	r1, 403c6e <_dtoa_r+0x5ee>
  403c66:	990c      	ldr	r1, [sp, #48]	; 0x30
  403c68:	2900      	cmp	r1, #0
  403c6a:	f000 8298 	beq.w	40419e <_dtoa_r+0xb1e>
  403c6e:	2a00      	cmp	r2, #0
  403c70:	f300 8306 	bgt.w	404280 <_dtoa_r+0xc00>
  403c74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403c76:	703b      	strb	r3, [r7, #0]
  403c78:	f107 0801 	add.w	r8, r7, #1
  403c7c:	4297      	cmp	r7, r2
  403c7e:	4645      	mov	r5, r8
  403c80:	f000 830c 	beq.w	40429c <_dtoa_r+0xc1c>
  403c84:	4649      	mov	r1, r9
  403c86:	2300      	movs	r3, #0
  403c88:	220a      	movs	r2, #10
  403c8a:	4620      	mov	r0, r4
  403c8c:	f001 fb6a 	bl	405364 <__multadd>
  403c90:	455e      	cmp	r6, fp
  403c92:	4681      	mov	r9, r0
  403c94:	4631      	mov	r1, r6
  403c96:	f04f 0300 	mov.w	r3, #0
  403c9a:	f04f 020a 	mov.w	r2, #10
  403c9e:	4620      	mov	r0, r4
  403ca0:	f000 81eb 	beq.w	40407a <_dtoa_r+0x9fa>
  403ca4:	f001 fb5e 	bl	405364 <__multadd>
  403ca8:	4659      	mov	r1, fp
  403caa:	4606      	mov	r6, r0
  403cac:	2300      	movs	r3, #0
  403cae:	220a      	movs	r2, #10
  403cb0:	4620      	mov	r0, r4
  403cb2:	f001 fb57 	bl	405364 <__multadd>
  403cb6:	4647      	mov	r7, r8
  403cb8:	4683      	mov	fp, r0
  403cba:	e7a3      	b.n	403c04 <_dtoa_r+0x584>
  403cbc:	201c      	movs	r0, #28
  403cbe:	9b08      	ldr	r3, [sp, #32]
  403cc0:	4403      	add	r3, r0
  403cc2:	9308      	str	r3, [sp, #32]
  403cc4:	9b06      	ldr	r3, [sp, #24]
  403cc6:	4403      	add	r3, r0
  403cc8:	4405      	add	r5, r0
  403cca:	9306      	str	r3, [sp, #24]
  403ccc:	e763      	b.n	403b96 <_dtoa_r+0x516>
  403cce:	4641      	mov	r1, r8
  403cd0:	4648      	mov	r0, r9
  403cd2:	f001 fd15 	bl	405700 <__mcmp>
  403cd6:	2800      	cmp	r0, #0
  403cd8:	f6bf af73 	bge.w	403bc2 <_dtoa_r+0x542>
  403cdc:	9f02      	ldr	r7, [sp, #8]
  403cde:	4649      	mov	r1, r9
  403ce0:	2300      	movs	r3, #0
  403ce2:	220a      	movs	r2, #10
  403ce4:	4620      	mov	r0, r4
  403ce6:	3f01      	subs	r7, #1
  403ce8:	9702      	str	r7, [sp, #8]
  403cea:	f001 fb3b 	bl	405364 <__multadd>
  403cee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403cf0:	4681      	mov	r9, r0
  403cf2:	2b00      	cmp	r3, #0
  403cf4:	f040 83b6 	bne.w	404464 <_dtoa_r+0xde4>
  403cf8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403cfa:	2b00      	cmp	r3, #0
  403cfc:	f340 83bf 	ble.w	40447e <_dtoa_r+0xdfe>
  403d00:	930a      	str	r3, [sp, #40]	; 0x28
  403d02:	f8dd b010 	ldr.w	fp, [sp, #16]
  403d06:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403d08:	465d      	mov	r5, fp
  403d0a:	e002      	b.n	403d12 <_dtoa_r+0x692>
  403d0c:	f001 fb2a 	bl	405364 <__multadd>
  403d10:	4681      	mov	r9, r0
  403d12:	4641      	mov	r1, r8
  403d14:	4648      	mov	r0, r9
  403d16:	f7ff fc1f 	bl	403558 <quorem>
  403d1a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403d1e:	f805 ab01 	strb.w	sl, [r5], #1
  403d22:	eba5 030b 	sub.w	r3, r5, fp
  403d26:	42bb      	cmp	r3, r7
  403d28:	f04f 020a 	mov.w	r2, #10
  403d2c:	f04f 0300 	mov.w	r3, #0
  403d30:	4649      	mov	r1, r9
  403d32:	4620      	mov	r0, r4
  403d34:	dbea      	blt.n	403d0c <_dtoa_r+0x68c>
  403d36:	9b04      	ldr	r3, [sp, #16]
  403d38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403d3a:	2a01      	cmp	r2, #1
  403d3c:	bfac      	ite	ge
  403d3e:	189b      	addge	r3, r3, r2
  403d40:	3301      	addlt	r3, #1
  403d42:	461d      	mov	r5, r3
  403d44:	f04f 0b00 	mov.w	fp, #0
  403d48:	4649      	mov	r1, r9
  403d4a:	2201      	movs	r2, #1
  403d4c:	4620      	mov	r0, r4
  403d4e:	f001 fc85 	bl	40565c <__lshift>
  403d52:	4641      	mov	r1, r8
  403d54:	4681      	mov	r9, r0
  403d56:	f001 fcd3 	bl	405700 <__mcmp>
  403d5a:	2800      	cmp	r0, #0
  403d5c:	f340 823d 	ble.w	4041da <_dtoa_r+0xb5a>
  403d60:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403d64:	9904      	ldr	r1, [sp, #16]
  403d66:	1e6b      	subs	r3, r5, #1
  403d68:	e004      	b.n	403d74 <_dtoa_r+0x6f4>
  403d6a:	428b      	cmp	r3, r1
  403d6c:	f000 81ae 	beq.w	4040cc <_dtoa_r+0xa4c>
  403d70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403d74:	2a39      	cmp	r2, #57	; 0x39
  403d76:	f103 0501 	add.w	r5, r3, #1
  403d7a:	d0f6      	beq.n	403d6a <_dtoa_r+0x6ea>
  403d7c:	3201      	adds	r2, #1
  403d7e:	701a      	strb	r2, [r3, #0]
  403d80:	4641      	mov	r1, r8
  403d82:	4620      	mov	r0, r4
  403d84:	f001 fae4 	bl	405350 <_Bfree>
  403d88:	2e00      	cmp	r6, #0
  403d8a:	f43f ae3d 	beq.w	403a08 <_dtoa_r+0x388>
  403d8e:	f1bb 0f00 	cmp.w	fp, #0
  403d92:	d005      	beq.n	403da0 <_dtoa_r+0x720>
  403d94:	45b3      	cmp	fp, r6
  403d96:	d003      	beq.n	403da0 <_dtoa_r+0x720>
  403d98:	4659      	mov	r1, fp
  403d9a:	4620      	mov	r0, r4
  403d9c:	f001 fad8 	bl	405350 <_Bfree>
  403da0:	4631      	mov	r1, r6
  403da2:	4620      	mov	r0, r4
  403da4:	f001 fad4 	bl	405350 <_Bfree>
  403da8:	e62e      	b.n	403a08 <_dtoa_r+0x388>
  403daa:	2300      	movs	r3, #0
  403dac:	930b      	str	r3, [sp, #44]	; 0x2c
  403dae:	9b02      	ldr	r3, [sp, #8]
  403db0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403db2:	4413      	add	r3, r2
  403db4:	930f      	str	r3, [sp, #60]	; 0x3c
  403db6:	3301      	adds	r3, #1
  403db8:	2b01      	cmp	r3, #1
  403dba:	461f      	mov	r7, r3
  403dbc:	461e      	mov	r6, r3
  403dbe:	930a      	str	r3, [sp, #40]	; 0x28
  403dc0:	bfb8      	it	lt
  403dc2:	2701      	movlt	r7, #1
  403dc4:	2100      	movs	r1, #0
  403dc6:	2f17      	cmp	r7, #23
  403dc8:	6461      	str	r1, [r4, #68]	; 0x44
  403dca:	d90a      	bls.n	403de2 <_dtoa_r+0x762>
  403dcc:	2201      	movs	r2, #1
  403dce:	2304      	movs	r3, #4
  403dd0:	005b      	lsls	r3, r3, #1
  403dd2:	f103 0014 	add.w	r0, r3, #20
  403dd6:	4287      	cmp	r7, r0
  403dd8:	4611      	mov	r1, r2
  403dda:	f102 0201 	add.w	r2, r2, #1
  403dde:	d2f7      	bcs.n	403dd0 <_dtoa_r+0x750>
  403de0:	6461      	str	r1, [r4, #68]	; 0x44
  403de2:	4620      	mov	r0, r4
  403de4:	f001 fa8e 	bl	405304 <_Balloc>
  403de8:	2e0e      	cmp	r6, #14
  403dea:	9004      	str	r0, [sp, #16]
  403dec:	6420      	str	r0, [r4, #64]	; 0x40
  403dee:	f63f ad41 	bhi.w	403874 <_dtoa_r+0x1f4>
  403df2:	2d00      	cmp	r5, #0
  403df4:	f43f ad3e 	beq.w	403874 <_dtoa_r+0x1f4>
  403df8:	9902      	ldr	r1, [sp, #8]
  403dfa:	2900      	cmp	r1, #0
  403dfc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403e00:	f340 8202 	ble.w	404208 <_dtoa_r+0xb88>
  403e04:	4bb8      	ldr	r3, [pc, #736]	; (4040e8 <_dtoa_r+0xa68>)
  403e06:	f001 020f 	and.w	r2, r1, #15
  403e0a:	110d      	asrs	r5, r1, #4
  403e0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403e10:	06e9      	lsls	r1, r5, #27
  403e12:	e9d3 6700 	ldrd	r6, r7, [r3]
  403e16:	f140 81ae 	bpl.w	404176 <_dtoa_r+0xaf6>
  403e1a:	4bb4      	ldr	r3, [pc, #720]	; (4040ec <_dtoa_r+0xa6c>)
  403e1c:	4650      	mov	r0, sl
  403e1e:	4659      	mov	r1, fp
  403e20:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403e24:	f002 fc2e 	bl	406684 <__aeabi_ddiv>
  403e28:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403e2c:	f005 050f 	and.w	r5, r5, #15
  403e30:	f04f 0a03 	mov.w	sl, #3
  403e34:	b18d      	cbz	r5, 403e5a <_dtoa_r+0x7da>
  403e36:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4040ec <_dtoa_r+0xa6c>
  403e3a:	07ea      	lsls	r2, r5, #31
  403e3c:	d509      	bpl.n	403e52 <_dtoa_r+0x7d2>
  403e3e:	4630      	mov	r0, r6
  403e40:	4639      	mov	r1, r7
  403e42:	e9d8 2300 	ldrd	r2, r3, [r8]
  403e46:	f002 faf3 	bl	406430 <__aeabi_dmul>
  403e4a:	f10a 0a01 	add.w	sl, sl, #1
  403e4e:	4606      	mov	r6, r0
  403e50:	460f      	mov	r7, r1
  403e52:	106d      	asrs	r5, r5, #1
  403e54:	f108 0808 	add.w	r8, r8, #8
  403e58:	d1ef      	bne.n	403e3a <_dtoa_r+0x7ba>
  403e5a:	463b      	mov	r3, r7
  403e5c:	4632      	mov	r2, r6
  403e5e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403e62:	f002 fc0f 	bl	406684 <__aeabi_ddiv>
  403e66:	4607      	mov	r7, r0
  403e68:	4688      	mov	r8, r1
  403e6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403e6c:	b143      	cbz	r3, 403e80 <_dtoa_r+0x800>
  403e6e:	2200      	movs	r2, #0
  403e70:	4b9f      	ldr	r3, [pc, #636]	; (4040f0 <_dtoa_r+0xa70>)
  403e72:	4638      	mov	r0, r7
  403e74:	4641      	mov	r1, r8
  403e76:	f002 fd4d 	bl	406914 <__aeabi_dcmplt>
  403e7a:	2800      	cmp	r0, #0
  403e7c:	f040 8286 	bne.w	40438c <_dtoa_r+0xd0c>
  403e80:	4650      	mov	r0, sl
  403e82:	f002 fa6f 	bl	406364 <__aeabi_i2d>
  403e86:	463a      	mov	r2, r7
  403e88:	4643      	mov	r3, r8
  403e8a:	f002 fad1 	bl	406430 <__aeabi_dmul>
  403e8e:	4b99      	ldr	r3, [pc, #612]	; (4040f4 <_dtoa_r+0xa74>)
  403e90:	2200      	movs	r2, #0
  403e92:	f002 f91b 	bl	4060cc <__adddf3>
  403e96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e98:	4605      	mov	r5, r0
  403e9a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403e9e:	2b00      	cmp	r3, #0
  403ea0:	f000 813e 	beq.w	404120 <_dtoa_r+0xaa0>
  403ea4:	9b02      	ldr	r3, [sp, #8]
  403ea6:	9315      	str	r3, [sp, #84]	; 0x54
  403ea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403eaa:	9312      	str	r3, [sp, #72]	; 0x48
  403eac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403eae:	2b00      	cmp	r3, #0
  403eb0:	f000 81fa 	beq.w	4042a8 <_dtoa_r+0xc28>
  403eb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403eb6:	4b8c      	ldr	r3, [pc, #560]	; (4040e8 <_dtoa_r+0xa68>)
  403eb8:	498f      	ldr	r1, [pc, #572]	; (4040f8 <_dtoa_r+0xa78>)
  403eba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403ebe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403ec2:	2000      	movs	r0, #0
  403ec4:	f002 fbde 	bl	406684 <__aeabi_ddiv>
  403ec8:	462a      	mov	r2, r5
  403eca:	4633      	mov	r3, r6
  403ecc:	f002 f8fc 	bl	4060c8 <__aeabi_dsub>
  403ed0:	4682      	mov	sl, r0
  403ed2:	468b      	mov	fp, r1
  403ed4:	4638      	mov	r0, r7
  403ed6:	4641      	mov	r1, r8
  403ed8:	f002 fd5a 	bl	406990 <__aeabi_d2iz>
  403edc:	4605      	mov	r5, r0
  403ede:	f002 fa41 	bl	406364 <__aeabi_i2d>
  403ee2:	4602      	mov	r2, r0
  403ee4:	460b      	mov	r3, r1
  403ee6:	4638      	mov	r0, r7
  403ee8:	4641      	mov	r1, r8
  403eea:	f002 f8ed 	bl	4060c8 <__aeabi_dsub>
  403eee:	3530      	adds	r5, #48	; 0x30
  403ef0:	fa5f f885 	uxtb.w	r8, r5
  403ef4:	9d04      	ldr	r5, [sp, #16]
  403ef6:	4606      	mov	r6, r0
  403ef8:	460f      	mov	r7, r1
  403efa:	f885 8000 	strb.w	r8, [r5]
  403efe:	4602      	mov	r2, r0
  403f00:	460b      	mov	r3, r1
  403f02:	4650      	mov	r0, sl
  403f04:	4659      	mov	r1, fp
  403f06:	3501      	adds	r5, #1
  403f08:	f002 fd22 	bl	406950 <__aeabi_dcmpgt>
  403f0c:	2800      	cmp	r0, #0
  403f0e:	d154      	bne.n	403fba <_dtoa_r+0x93a>
  403f10:	4632      	mov	r2, r6
  403f12:	463b      	mov	r3, r7
  403f14:	2000      	movs	r0, #0
  403f16:	4976      	ldr	r1, [pc, #472]	; (4040f0 <_dtoa_r+0xa70>)
  403f18:	f002 f8d6 	bl	4060c8 <__aeabi_dsub>
  403f1c:	4602      	mov	r2, r0
  403f1e:	460b      	mov	r3, r1
  403f20:	4650      	mov	r0, sl
  403f22:	4659      	mov	r1, fp
  403f24:	f002 fd14 	bl	406950 <__aeabi_dcmpgt>
  403f28:	2800      	cmp	r0, #0
  403f2a:	f040 8270 	bne.w	40440e <_dtoa_r+0xd8e>
  403f2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403f30:	2a01      	cmp	r2, #1
  403f32:	f000 8111 	beq.w	404158 <_dtoa_r+0xad8>
  403f36:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f38:	9a04      	ldr	r2, [sp, #16]
  403f3a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403f3e:	4413      	add	r3, r2
  403f40:	4699      	mov	r9, r3
  403f42:	e00d      	b.n	403f60 <_dtoa_r+0x8e0>
  403f44:	2000      	movs	r0, #0
  403f46:	496a      	ldr	r1, [pc, #424]	; (4040f0 <_dtoa_r+0xa70>)
  403f48:	f002 f8be 	bl	4060c8 <__aeabi_dsub>
  403f4c:	4652      	mov	r2, sl
  403f4e:	465b      	mov	r3, fp
  403f50:	f002 fce0 	bl	406914 <__aeabi_dcmplt>
  403f54:	2800      	cmp	r0, #0
  403f56:	f040 8258 	bne.w	40440a <_dtoa_r+0xd8a>
  403f5a:	454d      	cmp	r5, r9
  403f5c:	f000 80fa 	beq.w	404154 <_dtoa_r+0xad4>
  403f60:	4650      	mov	r0, sl
  403f62:	4659      	mov	r1, fp
  403f64:	2200      	movs	r2, #0
  403f66:	4b65      	ldr	r3, [pc, #404]	; (4040fc <_dtoa_r+0xa7c>)
  403f68:	f002 fa62 	bl	406430 <__aeabi_dmul>
  403f6c:	2200      	movs	r2, #0
  403f6e:	4b63      	ldr	r3, [pc, #396]	; (4040fc <_dtoa_r+0xa7c>)
  403f70:	4682      	mov	sl, r0
  403f72:	468b      	mov	fp, r1
  403f74:	4630      	mov	r0, r6
  403f76:	4639      	mov	r1, r7
  403f78:	f002 fa5a 	bl	406430 <__aeabi_dmul>
  403f7c:	460f      	mov	r7, r1
  403f7e:	4606      	mov	r6, r0
  403f80:	f002 fd06 	bl	406990 <__aeabi_d2iz>
  403f84:	4680      	mov	r8, r0
  403f86:	f002 f9ed 	bl	406364 <__aeabi_i2d>
  403f8a:	4602      	mov	r2, r0
  403f8c:	460b      	mov	r3, r1
  403f8e:	4630      	mov	r0, r6
  403f90:	4639      	mov	r1, r7
  403f92:	f002 f899 	bl	4060c8 <__aeabi_dsub>
  403f96:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403f9a:	fa5f f888 	uxtb.w	r8, r8
  403f9e:	4652      	mov	r2, sl
  403fa0:	465b      	mov	r3, fp
  403fa2:	f805 8b01 	strb.w	r8, [r5], #1
  403fa6:	4606      	mov	r6, r0
  403fa8:	460f      	mov	r7, r1
  403faa:	f002 fcb3 	bl	406914 <__aeabi_dcmplt>
  403fae:	4632      	mov	r2, r6
  403fb0:	463b      	mov	r3, r7
  403fb2:	2800      	cmp	r0, #0
  403fb4:	d0c6      	beq.n	403f44 <_dtoa_r+0x8c4>
  403fb6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403fba:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403fbc:	9302      	str	r3, [sp, #8]
  403fbe:	e523      	b.n	403a08 <_dtoa_r+0x388>
  403fc0:	2300      	movs	r3, #0
  403fc2:	930b      	str	r3, [sp, #44]	; 0x2c
  403fc4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403fc6:	2b00      	cmp	r3, #0
  403fc8:	f340 80dc 	ble.w	404184 <_dtoa_r+0xb04>
  403fcc:	461f      	mov	r7, r3
  403fce:	461e      	mov	r6, r3
  403fd0:	930f      	str	r3, [sp, #60]	; 0x3c
  403fd2:	930a      	str	r3, [sp, #40]	; 0x28
  403fd4:	e6f6      	b.n	403dc4 <_dtoa_r+0x744>
  403fd6:	2301      	movs	r3, #1
  403fd8:	930b      	str	r3, [sp, #44]	; 0x2c
  403fda:	e7f3      	b.n	403fc4 <_dtoa_r+0x944>
  403fdc:	f1ba 0f00 	cmp.w	sl, #0
  403fe0:	f47f ada8 	bne.w	403b34 <_dtoa_r+0x4b4>
  403fe4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403fe8:	2b00      	cmp	r3, #0
  403fea:	f47f adba 	bne.w	403b62 <_dtoa_r+0x4e2>
  403fee:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403ff2:	0d3f      	lsrs	r7, r7, #20
  403ff4:	053f      	lsls	r7, r7, #20
  403ff6:	2f00      	cmp	r7, #0
  403ff8:	f000 820d 	beq.w	404416 <_dtoa_r+0xd96>
  403ffc:	9b08      	ldr	r3, [sp, #32]
  403ffe:	3301      	adds	r3, #1
  404000:	9308      	str	r3, [sp, #32]
  404002:	9b06      	ldr	r3, [sp, #24]
  404004:	3301      	adds	r3, #1
  404006:	9306      	str	r3, [sp, #24]
  404008:	2301      	movs	r3, #1
  40400a:	930c      	str	r3, [sp, #48]	; 0x30
  40400c:	e5ab      	b.n	403b66 <_dtoa_r+0x4e6>
  40400e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404010:	2b00      	cmp	r3, #0
  404012:	f73f ac42 	bgt.w	40389a <_dtoa_r+0x21a>
  404016:	f040 8221 	bne.w	40445c <_dtoa_r+0xddc>
  40401a:	2200      	movs	r2, #0
  40401c:	4b38      	ldr	r3, [pc, #224]	; (404100 <_dtoa_r+0xa80>)
  40401e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404022:	f002 fa05 	bl	406430 <__aeabi_dmul>
  404026:	4652      	mov	r2, sl
  404028:	465b      	mov	r3, fp
  40402a:	f002 fc87 	bl	40693c <__aeabi_dcmpge>
  40402e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  404032:	4646      	mov	r6, r8
  404034:	2800      	cmp	r0, #0
  404036:	d041      	beq.n	4040bc <_dtoa_r+0xa3c>
  404038:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40403a:	9d04      	ldr	r5, [sp, #16]
  40403c:	43db      	mvns	r3, r3
  40403e:	9302      	str	r3, [sp, #8]
  404040:	4641      	mov	r1, r8
  404042:	4620      	mov	r0, r4
  404044:	f001 f984 	bl	405350 <_Bfree>
  404048:	2e00      	cmp	r6, #0
  40404a:	f43f acdd 	beq.w	403a08 <_dtoa_r+0x388>
  40404e:	e6a7      	b.n	403da0 <_dtoa_r+0x720>
  404050:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404052:	4649      	mov	r1, r9
  404054:	4620      	mov	r0, r4
  404056:	f001 fab1 	bl	4055bc <__pow5mult>
  40405a:	4681      	mov	r9, r0
  40405c:	e558      	b.n	403b10 <_dtoa_r+0x490>
  40405e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404060:	2a00      	cmp	r2, #0
  404062:	f000 8187 	beq.w	404374 <_dtoa_r+0xcf4>
  404066:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40406a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40406c:	9d08      	ldr	r5, [sp, #32]
  40406e:	e4f2      	b.n	403a56 <_dtoa_r+0x3d6>
  404070:	f1ba 0f00 	cmp.w	sl, #0
  404074:	f47f ad75 	bne.w	403b62 <_dtoa_r+0x4e2>
  404078:	e7b4      	b.n	403fe4 <_dtoa_r+0x964>
  40407a:	f001 f973 	bl	405364 <__multadd>
  40407e:	4647      	mov	r7, r8
  404080:	4606      	mov	r6, r0
  404082:	4683      	mov	fp, r0
  404084:	e5be      	b.n	403c04 <_dtoa_r+0x584>
  404086:	4601      	mov	r1, r0
  404088:	4620      	mov	r0, r4
  40408a:	9306      	str	r3, [sp, #24]
  40408c:	f001 f960 	bl	405350 <_Bfree>
  404090:	2201      	movs	r2, #1
  404092:	9b06      	ldr	r3, [sp, #24]
  404094:	e5e0      	b.n	403c58 <_dtoa_r+0x5d8>
  404096:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404098:	2b02      	cmp	r3, #2
  40409a:	f77f ad96 	ble.w	403bca <_dtoa_r+0x54a>
  40409e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4040a0:	2b00      	cmp	r3, #0
  4040a2:	d1c9      	bne.n	404038 <_dtoa_r+0x9b8>
  4040a4:	4641      	mov	r1, r8
  4040a6:	2205      	movs	r2, #5
  4040a8:	4620      	mov	r0, r4
  4040aa:	f001 f95b 	bl	405364 <__multadd>
  4040ae:	4601      	mov	r1, r0
  4040b0:	4680      	mov	r8, r0
  4040b2:	4648      	mov	r0, r9
  4040b4:	f001 fb24 	bl	405700 <__mcmp>
  4040b8:	2800      	cmp	r0, #0
  4040ba:	ddbd      	ble.n	404038 <_dtoa_r+0x9b8>
  4040bc:	9a02      	ldr	r2, [sp, #8]
  4040be:	9904      	ldr	r1, [sp, #16]
  4040c0:	2331      	movs	r3, #49	; 0x31
  4040c2:	3201      	adds	r2, #1
  4040c4:	9202      	str	r2, [sp, #8]
  4040c6:	700b      	strb	r3, [r1, #0]
  4040c8:	1c4d      	adds	r5, r1, #1
  4040ca:	e7b9      	b.n	404040 <_dtoa_r+0x9c0>
  4040cc:	9a02      	ldr	r2, [sp, #8]
  4040ce:	3201      	adds	r2, #1
  4040d0:	9202      	str	r2, [sp, #8]
  4040d2:	9a04      	ldr	r2, [sp, #16]
  4040d4:	2331      	movs	r3, #49	; 0x31
  4040d6:	7013      	strb	r3, [r2, #0]
  4040d8:	e652      	b.n	403d80 <_dtoa_r+0x700>
  4040da:	2301      	movs	r3, #1
  4040dc:	930b      	str	r3, [sp, #44]	; 0x2c
  4040de:	e666      	b.n	403dae <_dtoa_r+0x72e>
  4040e0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4040e4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4040e6:	e48f      	b.n	403a08 <_dtoa_r+0x388>
  4040e8:	00407550 	.word	0x00407550
  4040ec:	00407528 	.word	0x00407528
  4040f0:	3ff00000 	.word	0x3ff00000
  4040f4:	401c0000 	.word	0x401c0000
  4040f8:	3fe00000 	.word	0x3fe00000
  4040fc:	40240000 	.word	0x40240000
  404100:	40140000 	.word	0x40140000
  404104:	4650      	mov	r0, sl
  404106:	f002 f92d 	bl	406364 <__aeabi_i2d>
  40410a:	463a      	mov	r2, r7
  40410c:	4643      	mov	r3, r8
  40410e:	f002 f98f 	bl	406430 <__aeabi_dmul>
  404112:	2200      	movs	r2, #0
  404114:	4bc1      	ldr	r3, [pc, #772]	; (40441c <_dtoa_r+0xd9c>)
  404116:	f001 ffd9 	bl	4060cc <__adddf3>
  40411a:	4605      	mov	r5, r0
  40411c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404120:	4641      	mov	r1, r8
  404122:	2200      	movs	r2, #0
  404124:	4bbe      	ldr	r3, [pc, #760]	; (404420 <_dtoa_r+0xda0>)
  404126:	4638      	mov	r0, r7
  404128:	f001 ffce 	bl	4060c8 <__aeabi_dsub>
  40412c:	462a      	mov	r2, r5
  40412e:	4633      	mov	r3, r6
  404130:	4682      	mov	sl, r0
  404132:	468b      	mov	fp, r1
  404134:	f002 fc0c 	bl	406950 <__aeabi_dcmpgt>
  404138:	4680      	mov	r8, r0
  40413a:	2800      	cmp	r0, #0
  40413c:	f040 8110 	bne.w	404360 <_dtoa_r+0xce0>
  404140:	462a      	mov	r2, r5
  404142:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  404146:	4650      	mov	r0, sl
  404148:	4659      	mov	r1, fp
  40414a:	f002 fbe3 	bl	406914 <__aeabi_dcmplt>
  40414e:	b118      	cbz	r0, 404158 <_dtoa_r+0xad8>
  404150:	4646      	mov	r6, r8
  404152:	e771      	b.n	404038 <_dtoa_r+0x9b8>
  404154:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404158:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40415c:	f7ff bb8a 	b.w	403874 <_dtoa_r+0x1f4>
  404160:	9804      	ldr	r0, [sp, #16]
  404162:	f7ff babb 	b.w	4036dc <_dtoa_r+0x5c>
  404166:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404168:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40416a:	970c      	str	r7, [sp, #48]	; 0x30
  40416c:	1afb      	subs	r3, r7, r3
  40416e:	441a      	add	r2, r3
  404170:	920d      	str	r2, [sp, #52]	; 0x34
  404172:	2700      	movs	r7, #0
  404174:	e469      	b.n	403a4a <_dtoa_r+0x3ca>
  404176:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40417a:	f04f 0a02 	mov.w	sl, #2
  40417e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  404182:	e657      	b.n	403e34 <_dtoa_r+0x7b4>
  404184:	2100      	movs	r1, #0
  404186:	2301      	movs	r3, #1
  404188:	6461      	str	r1, [r4, #68]	; 0x44
  40418a:	4620      	mov	r0, r4
  40418c:	9325      	str	r3, [sp, #148]	; 0x94
  40418e:	f001 f8b9 	bl	405304 <_Balloc>
  404192:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404194:	9004      	str	r0, [sp, #16]
  404196:	6420      	str	r0, [r4, #64]	; 0x40
  404198:	930a      	str	r3, [sp, #40]	; 0x28
  40419a:	930f      	str	r3, [sp, #60]	; 0x3c
  40419c:	e629      	b.n	403df2 <_dtoa_r+0x772>
  40419e:	2a00      	cmp	r2, #0
  4041a0:	46d0      	mov	r8, sl
  4041a2:	f8cd b018 	str.w	fp, [sp, #24]
  4041a6:	469a      	mov	sl, r3
  4041a8:	dd11      	ble.n	4041ce <_dtoa_r+0xb4e>
  4041aa:	4649      	mov	r1, r9
  4041ac:	2201      	movs	r2, #1
  4041ae:	4620      	mov	r0, r4
  4041b0:	f001 fa54 	bl	40565c <__lshift>
  4041b4:	4641      	mov	r1, r8
  4041b6:	4681      	mov	r9, r0
  4041b8:	f001 faa2 	bl	405700 <__mcmp>
  4041bc:	2800      	cmp	r0, #0
  4041be:	f340 8146 	ble.w	40444e <_dtoa_r+0xdce>
  4041c2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4041c6:	f000 8106 	beq.w	4043d6 <_dtoa_r+0xd56>
  4041ca:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4041ce:	46b3      	mov	fp, r6
  4041d0:	f887 a000 	strb.w	sl, [r7]
  4041d4:	1c7d      	adds	r5, r7, #1
  4041d6:	9e06      	ldr	r6, [sp, #24]
  4041d8:	e5d2      	b.n	403d80 <_dtoa_r+0x700>
  4041da:	d104      	bne.n	4041e6 <_dtoa_r+0xb66>
  4041dc:	f01a 0f01 	tst.w	sl, #1
  4041e0:	d001      	beq.n	4041e6 <_dtoa_r+0xb66>
  4041e2:	e5bd      	b.n	403d60 <_dtoa_r+0x6e0>
  4041e4:	4615      	mov	r5, r2
  4041e6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4041ea:	2b30      	cmp	r3, #48	; 0x30
  4041ec:	f105 32ff 	add.w	r2, r5, #4294967295
  4041f0:	d0f8      	beq.n	4041e4 <_dtoa_r+0xb64>
  4041f2:	e5c5      	b.n	403d80 <_dtoa_r+0x700>
  4041f4:	9904      	ldr	r1, [sp, #16]
  4041f6:	2230      	movs	r2, #48	; 0x30
  4041f8:	700a      	strb	r2, [r1, #0]
  4041fa:	9a02      	ldr	r2, [sp, #8]
  4041fc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404200:	3201      	adds	r2, #1
  404202:	9202      	str	r2, [sp, #8]
  404204:	f7ff bbfc 	b.w	403a00 <_dtoa_r+0x380>
  404208:	f000 80bb 	beq.w	404382 <_dtoa_r+0xd02>
  40420c:	9b02      	ldr	r3, [sp, #8]
  40420e:	425d      	negs	r5, r3
  404210:	4b84      	ldr	r3, [pc, #528]	; (404424 <_dtoa_r+0xda4>)
  404212:	f005 020f 	and.w	r2, r5, #15
  404216:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40421a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40421e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404222:	f002 f905 	bl	406430 <__aeabi_dmul>
  404226:	112d      	asrs	r5, r5, #4
  404228:	4607      	mov	r7, r0
  40422a:	4688      	mov	r8, r1
  40422c:	f000 812c 	beq.w	404488 <_dtoa_r+0xe08>
  404230:	4e7d      	ldr	r6, [pc, #500]	; (404428 <_dtoa_r+0xda8>)
  404232:	f04f 0a02 	mov.w	sl, #2
  404236:	07eb      	lsls	r3, r5, #31
  404238:	d509      	bpl.n	40424e <_dtoa_r+0xbce>
  40423a:	4638      	mov	r0, r7
  40423c:	4641      	mov	r1, r8
  40423e:	e9d6 2300 	ldrd	r2, r3, [r6]
  404242:	f002 f8f5 	bl	406430 <__aeabi_dmul>
  404246:	f10a 0a01 	add.w	sl, sl, #1
  40424a:	4607      	mov	r7, r0
  40424c:	4688      	mov	r8, r1
  40424e:	106d      	asrs	r5, r5, #1
  404250:	f106 0608 	add.w	r6, r6, #8
  404254:	d1ef      	bne.n	404236 <_dtoa_r+0xbb6>
  404256:	e608      	b.n	403e6a <_dtoa_r+0x7ea>
  404258:	6871      	ldr	r1, [r6, #4]
  40425a:	4620      	mov	r0, r4
  40425c:	f001 f852 	bl	405304 <_Balloc>
  404260:	6933      	ldr	r3, [r6, #16]
  404262:	3302      	adds	r3, #2
  404264:	009a      	lsls	r2, r3, #2
  404266:	4605      	mov	r5, r0
  404268:	f106 010c 	add.w	r1, r6, #12
  40426c:	300c      	adds	r0, #12
  40426e:	f000 ff3f 	bl	4050f0 <memcpy>
  404272:	4629      	mov	r1, r5
  404274:	2201      	movs	r2, #1
  404276:	4620      	mov	r0, r4
  404278:	f001 f9f0 	bl	40565c <__lshift>
  40427c:	9006      	str	r0, [sp, #24]
  40427e:	e4b5      	b.n	403bec <_dtoa_r+0x56c>
  404280:	2b39      	cmp	r3, #57	; 0x39
  404282:	f8cd b018 	str.w	fp, [sp, #24]
  404286:	46d0      	mov	r8, sl
  404288:	f000 80a5 	beq.w	4043d6 <_dtoa_r+0xd56>
  40428c:	f103 0a01 	add.w	sl, r3, #1
  404290:	46b3      	mov	fp, r6
  404292:	f887 a000 	strb.w	sl, [r7]
  404296:	1c7d      	adds	r5, r7, #1
  404298:	9e06      	ldr	r6, [sp, #24]
  40429a:	e571      	b.n	403d80 <_dtoa_r+0x700>
  40429c:	465a      	mov	r2, fp
  40429e:	46d0      	mov	r8, sl
  4042a0:	46b3      	mov	fp, r6
  4042a2:	469a      	mov	sl, r3
  4042a4:	4616      	mov	r6, r2
  4042a6:	e54f      	b.n	403d48 <_dtoa_r+0x6c8>
  4042a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4042aa:	495e      	ldr	r1, [pc, #376]	; (404424 <_dtoa_r+0xda4>)
  4042ac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4042b0:	462a      	mov	r2, r5
  4042b2:	4633      	mov	r3, r6
  4042b4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4042b8:	f002 f8ba 	bl	406430 <__aeabi_dmul>
  4042bc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4042c0:	4638      	mov	r0, r7
  4042c2:	4641      	mov	r1, r8
  4042c4:	f002 fb64 	bl	406990 <__aeabi_d2iz>
  4042c8:	4605      	mov	r5, r0
  4042ca:	f002 f84b 	bl	406364 <__aeabi_i2d>
  4042ce:	460b      	mov	r3, r1
  4042d0:	4602      	mov	r2, r0
  4042d2:	4641      	mov	r1, r8
  4042d4:	4638      	mov	r0, r7
  4042d6:	f001 fef7 	bl	4060c8 <__aeabi_dsub>
  4042da:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4042dc:	460f      	mov	r7, r1
  4042de:	9904      	ldr	r1, [sp, #16]
  4042e0:	3530      	adds	r5, #48	; 0x30
  4042e2:	2b01      	cmp	r3, #1
  4042e4:	700d      	strb	r5, [r1, #0]
  4042e6:	4606      	mov	r6, r0
  4042e8:	f101 0501 	add.w	r5, r1, #1
  4042ec:	d026      	beq.n	40433c <_dtoa_r+0xcbc>
  4042ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4042f0:	9a04      	ldr	r2, [sp, #16]
  4042f2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404430 <_dtoa_r+0xdb0>
  4042f6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4042fa:	4413      	add	r3, r2
  4042fc:	f04f 0a00 	mov.w	sl, #0
  404300:	4699      	mov	r9, r3
  404302:	4652      	mov	r2, sl
  404304:	465b      	mov	r3, fp
  404306:	4630      	mov	r0, r6
  404308:	4639      	mov	r1, r7
  40430a:	f002 f891 	bl	406430 <__aeabi_dmul>
  40430e:	460f      	mov	r7, r1
  404310:	4606      	mov	r6, r0
  404312:	f002 fb3d 	bl	406990 <__aeabi_d2iz>
  404316:	4680      	mov	r8, r0
  404318:	f002 f824 	bl	406364 <__aeabi_i2d>
  40431c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404320:	4602      	mov	r2, r0
  404322:	460b      	mov	r3, r1
  404324:	4630      	mov	r0, r6
  404326:	4639      	mov	r1, r7
  404328:	f001 fece 	bl	4060c8 <__aeabi_dsub>
  40432c:	f805 8b01 	strb.w	r8, [r5], #1
  404330:	454d      	cmp	r5, r9
  404332:	4606      	mov	r6, r0
  404334:	460f      	mov	r7, r1
  404336:	d1e4      	bne.n	404302 <_dtoa_r+0xc82>
  404338:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40433c:	4b3b      	ldr	r3, [pc, #236]	; (40442c <_dtoa_r+0xdac>)
  40433e:	2200      	movs	r2, #0
  404340:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404344:	f001 fec2 	bl	4060cc <__adddf3>
  404348:	4632      	mov	r2, r6
  40434a:	463b      	mov	r3, r7
  40434c:	f002 fae2 	bl	406914 <__aeabi_dcmplt>
  404350:	2800      	cmp	r0, #0
  404352:	d046      	beq.n	4043e2 <_dtoa_r+0xd62>
  404354:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404356:	9302      	str	r3, [sp, #8]
  404358:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40435c:	f7ff bb43 	b.w	4039e6 <_dtoa_r+0x366>
  404360:	f04f 0800 	mov.w	r8, #0
  404364:	4646      	mov	r6, r8
  404366:	e6a9      	b.n	4040bc <_dtoa_r+0xa3c>
  404368:	9b08      	ldr	r3, [sp, #32]
  40436a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40436c:	1a9d      	subs	r5, r3, r2
  40436e:	2300      	movs	r3, #0
  404370:	f7ff bb71 	b.w	403a56 <_dtoa_r+0x3d6>
  404374:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404376:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404378:	9d08      	ldr	r5, [sp, #32]
  40437a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40437e:	f7ff bb6a 	b.w	403a56 <_dtoa_r+0x3d6>
  404382:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404386:	f04f 0a02 	mov.w	sl, #2
  40438a:	e56e      	b.n	403e6a <_dtoa_r+0x7ea>
  40438c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40438e:	2b00      	cmp	r3, #0
  404390:	f43f aeb8 	beq.w	404104 <_dtoa_r+0xa84>
  404394:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404396:	2b00      	cmp	r3, #0
  404398:	f77f aede 	ble.w	404158 <_dtoa_r+0xad8>
  40439c:	2200      	movs	r2, #0
  40439e:	4b24      	ldr	r3, [pc, #144]	; (404430 <_dtoa_r+0xdb0>)
  4043a0:	4638      	mov	r0, r7
  4043a2:	4641      	mov	r1, r8
  4043a4:	f002 f844 	bl	406430 <__aeabi_dmul>
  4043a8:	4607      	mov	r7, r0
  4043aa:	4688      	mov	r8, r1
  4043ac:	f10a 0001 	add.w	r0, sl, #1
  4043b0:	f001 ffd8 	bl	406364 <__aeabi_i2d>
  4043b4:	463a      	mov	r2, r7
  4043b6:	4643      	mov	r3, r8
  4043b8:	f002 f83a 	bl	406430 <__aeabi_dmul>
  4043bc:	2200      	movs	r2, #0
  4043be:	4b17      	ldr	r3, [pc, #92]	; (40441c <_dtoa_r+0xd9c>)
  4043c0:	f001 fe84 	bl	4060cc <__adddf3>
  4043c4:	9a02      	ldr	r2, [sp, #8]
  4043c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4043c8:	9312      	str	r3, [sp, #72]	; 0x48
  4043ca:	3a01      	subs	r2, #1
  4043cc:	4605      	mov	r5, r0
  4043ce:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4043d2:	9215      	str	r2, [sp, #84]	; 0x54
  4043d4:	e56a      	b.n	403eac <_dtoa_r+0x82c>
  4043d6:	2239      	movs	r2, #57	; 0x39
  4043d8:	46b3      	mov	fp, r6
  4043da:	703a      	strb	r2, [r7, #0]
  4043dc:	9e06      	ldr	r6, [sp, #24]
  4043de:	1c7d      	adds	r5, r7, #1
  4043e0:	e4c0      	b.n	403d64 <_dtoa_r+0x6e4>
  4043e2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4043e6:	2000      	movs	r0, #0
  4043e8:	4910      	ldr	r1, [pc, #64]	; (40442c <_dtoa_r+0xdac>)
  4043ea:	f001 fe6d 	bl	4060c8 <__aeabi_dsub>
  4043ee:	4632      	mov	r2, r6
  4043f0:	463b      	mov	r3, r7
  4043f2:	f002 faad 	bl	406950 <__aeabi_dcmpgt>
  4043f6:	b908      	cbnz	r0, 4043fc <_dtoa_r+0xd7c>
  4043f8:	e6ae      	b.n	404158 <_dtoa_r+0xad8>
  4043fa:	4615      	mov	r5, r2
  4043fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404400:	2b30      	cmp	r3, #48	; 0x30
  404402:	f105 32ff 	add.w	r2, r5, #4294967295
  404406:	d0f8      	beq.n	4043fa <_dtoa_r+0xd7a>
  404408:	e5d7      	b.n	403fba <_dtoa_r+0x93a>
  40440a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40440e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404410:	9302      	str	r3, [sp, #8]
  404412:	f7ff bae8 	b.w	4039e6 <_dtoa_r+0x366>
  404416:	970c      	str	r7, [sp, #48]	; 0x30
  404418:	f7ff bba5 	b.w	403b66 <_dtoa_r+0x4e6>
  40441c:	401c0000 	.word	0x401c0000
  404420:	40140000 	.word	0x40140000
  404424:	00407550 	.word	0x00407550
  404428:	00407528 	.word	0x00407528
  40442c:	3fe00000 	.word	0x3fe00000
  404430:	40240000 	.word	0x40240000
  404434:	2b39      	cmp	r3, #57	; 0x39
  404436:	f8cd b018 	str.w	fp, [sp, #24]
  40443a:	46d0      	mov	r8, sl
  40443c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404440:	469a      	mov	sl, r3
  404442:	d0c8      	beq.n	4043d6 <_dtoa_r+0xd56>
  404444:	f1bb 0f00 	cmp.w	fp, #0
  404448:	f73f aebf 	bgt.w	4041ca <_dtoa_r+0xb4a>
  40444c:	e6bf      	b.n	4041ce <_dtoa_r+0xb4e>
  40444e:	f47f aebe 	bne.w	4041ce <_dtoa_r+0xb4e>
  404452:	f01a 0f01 	tst.w	sl, #1
  404456:	f43f aeba 	beq.w	4041ce <_dtoa_r+0xb4e>
  40445a:	e6b2      	b.n	4041c2 <_dtoa_r+0xb42>
  40445c:	f04f 0800 	mov.w	r8, #0
  404460:	4646      	mov	r6, r8
  404462:	e5e9      	b.n	404038 <_dtoa_r+0x9b8>
  404464:	4631      	mov	r1, r6
  404466:	2300      	movs	r3, #0
  404468:	220a      	movs	r2, #10
  40446a:	4620      	mov	r0, r4
  40446c:	f000 ff7a 	bl	405364 <__multadd>
  404470:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404472:	2b00      	cmp	r3, #0
  404474:	4606      	mov	r6, r0
  404476:	dd0a      	ble.n	40448e <_dtoa_r+0xe0e>
  404478:	930a      	str	r3, [sp, #40]	; 0x28
  40447a:	f7ff bbaa 	b.w	403bd2 <_dtoa_r+0x552>
  40447e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404480:	2b02      	cmp	r3, #2
  404482:	dc23      	bgt.n	4044cc <_dtoa_r+0xe4c>
  404484:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404486:	e43b      	b.n	403d00 <_dtoa_r+0x680>
  404488:	f04f 0a02 	mov.w	sl, #2
  40448c:	e4ed      	b.n	403e6a <_dtoa_r+0x7ea>
  40448e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404490:	2b02      	cmp	r3, #2
  404492:	dc1b      	bgt.n	4044cc <_dtoa_r+0xe4c>
  404494:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404496:	e7ef      	b.n	404478 <_dtoa_r+0xdf8>
  404498:	2500      	movs	r5, #0
  40449a:	6465      	str	r5, [r4, #68]	; 0x44
  40449c:	4629      	mov	r1, r5
  40449e:	4620      	mov	r0, r4
  4044a0:	f000 ff30 	bl	405304 <_Balloc>
  4044a4:	f04f 33ff 	mov.w	r3, #4294967295
  4044a8:	930a      	str	r3, [sp, #40]	; 0x28
  4044aa:	930f      	str	r3, [sp, #60]	; 0x3c
  4044ac:	2301      	movs	r3, #1
  4044ae:	9004      	str	r0, [sp, #16]
  4044b0:	9525      	str	r5, [sp, #148]	; 0x94
  4044b2:	6420      	str	r0, [r4, #64]	; 0x40
  4044b4:	930b      	str	r3, [sp, #44]	; 0x2c
  4044b6:	f7ff b9dd 	b.w	403874 <_dtoa_r+0x1f4>
  4044ba:	2501      	movs	r5, #1
  4044bc:	f7ff b9a5 	b.w	40380a <_dtoa_r+0x18a>
  4044c0:	f43f ab69 	beq.w	403b96 <_dtoa_r+0x516>
  4044c4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4044c8:	f7ff bbf9 	b.w	403cbe <_dtoa_r+0x63e>
  4044cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4044ce:	930a      	str	r3, [sp, #40]	; 0x28
  4044d0:	e5e5      	b.n	40409e <_dtoa_r+0xa1e>
  4044d2:	bf00      	nop

004044d4 <__sflush_r>:
  4044d4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4044d8:	b29a      	uxth	r2, r3
  4044da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4044de:	460d      	mov	r5, r1
  4044e0:	0711      	lsls	r1, r2, #28
  4044e2:	4680      	mov	r8, r0
  4044e4:	d43a      	bmi.n	40455c <__sflush_r+0x88>
  4044e6:	686a      	ldr	r2, [r5, #4]
  4044e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4044ec:	2a00      	cmp	r2, #0
  4044ee:	81ab      	strh	r3, [r5, #12]
  4044f0:	dd6f      	ble.n	4045d2 <__sflush_r+0xfe>
  4044f2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4044f4:	2c00      	cmp	r4, #0
  4044f6:	d049      	beq.n	40458c <__sflush_r+0xb8>
  4044f8:	2200      	movs	r2, #0
  4044fa:	b29b      	uxth	r3, r3
  4044fc:	f8d8 6000 	ldr.w	r6, [r8]
  404500:	f8c8 2000 	str.w	r2, [r8]
  404504:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  404508:	d067      	beq.n	4045da <__sflush_r+0x106>
  40450a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40450c:	075f      	lsls	r7, r3, #29
  40450e:	d505      	bpl.n	40451c <__sflush_r+0x48>
  404510:	6869      	ldr	r1, [r5, #4]
  404512:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  404514:	1a52      	subs	r2, r2, r1
  404516:	b10b      	cbz	r3, 40451c <__sflush_r+0x48>
  404518:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40451a:	1ad2      	subs	r2, r2, r3
  40451c:	2300      	movs	r3, #0
  40451e:	69e9      	ldr	r1, [r5, #28]
  404520:	4640      	mov	r0, r8
  404522:	47a0      	blx	r4
  404524:	1c44      	adds	r4, r0, #1
  404526:	d03c      	beq.n	4045a2 <__sflush_r+0xce>
  404528:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40452c:	692a      	ldr	r2, [r5, #16]
  40452e:	602a      	str	r2, [r5, #0]
  404530:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404534:	2200      	movs	r2, #0
  404536:	81ab      	strh	r3, [r5, #12]
  404538:	04db      	lsls	r3, r3, #19
  40453a:	606a      	str	r2, [r5, #4]
  40453c:	d447      	bmi.n	4045ce <__sflush_r+0xfa>
  40453e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404540:	f8c8 6000 	str.w	r6, [r8]
  404544:	b311      	cbz	r1, 40458c <__sflush_r+0xb8>
  404546:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40454a:	4299      	cmp	r1, r3
  40454c:	d002      	beq.n	404554 <__sflush_r+0x80>
  40454e:	4640      	mov	r0, r8
  404550:	f000 f95a 	bl	404808 <_free_r>
  404554:	2000      	movs	r0, #0
  404556:	6328      	str	r0, [r5, #48]	; 0x30
  404558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40455c:	692e      	ldr	r6, [r5, #16]
  40455e:	b1ae      	cbz	r6, 40458c <__sflush_r+0xb8>
  404560:	682c      	ldr	r4, [r5, #0]
  404562:	602e      	str	r6, [r5, #0]
  404564:	0791      	lsls	r1, r2, #30
  404566:	bf0c      	ite	eq
  404568:	696b      	ldreq	r3, [r5, #20]
  40456a:	2300      	movne	r3, #0
  40456c:	1ba4      	subs	r4, r4, r6
  40456e:	60ab      	str	r3, [r5, #8]
  404570:	e00a      	b.n	404588 <__sflush_r+0xb4>
  404572:	4623      	mov	r3, r4
  404574:	4632      	mov	r2, r6
  404576:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404578:	69e9      	ldr	r1, [r5, #28]
  40457a:	4640      	mov	r0, r8
  40457c:	47b8      	blx	r7
  40457e:	2800      	cmp	r0, #0
  404580:	eba4 0400 	sub.w	r4, r4, r0
  404584:	4406      	add	r6, r0
  404586:	dd04      	ble.n	404592 <__sflush_r+0xbe>
  404588:	2c00      	cmp	r4, #0
  40458a:	dcf2      	bgt.n	404572 <__sflush_r+0x9e>
  40458c:	2000      	movs	r0, #0
  40458e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404592:	89ab      	ldrh	r3, [r5, #12]
  404594:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404598:	81ab      	strh	r3, [r5, #12]
  40459a:	f04f 30ff 	mov.w	r0, #4294967295
  40459e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4045a2:	f8d8 4000 	ldr.w	r4, [r8]
  4045a6:	2c1d      	cmp	r4, #29
  4045a8:	d8f3      	bhi.n	404592 <__sflush_r+0xbe>
  4045aa:	4b19      	ldr	r3, [pc, #100]	; (404610 <__sflush_r+0x13c>)
  4045ac:	40e3      	lsrs	r3, r4
  4045ae:	43db      	mvns	r3, r3
  4045b0:	f013 0301 	ands.w	r3, r3, #1
  4045b4:	d1ed      	bne.n	404592 <__sflush_r+0xbe>
  4045b6:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4045ba:	606b      	str	r3, [r5, #4]
  4045bc:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4045c0:	6929      	ldr	r1, [r5, #16]
  4045c2:	81ab      	strh	r3, [r5, #12]
  4045c4:	04da      	lsls	r2, r3, #19
  4045c6:	6029      	str	r1, [r5, #0]
  4045c8:	d5b9      	bpl.n	40453e <__sflush_r+0x6a>
  4045ca:	2c00      	cmp	r4, #0
  4045cc:	d1b7      	bne.n	40453e <__sflush_r+0x6a>
  4045ce:	6528      	str	r0, [r5, #80]	; 0x50
  4045d0:	e7b5      	b.n	40453e <__sflush_r+0x6a>
  4045d2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4045d4:	2a00      	cmp	r2, #0
  4045d6:	dc8c      	bgt.n	4044f2 <__sflush_r+0x1e>
  4045d8:	e7d8      	b.n	40458c <__sflush_r+0xb8>
  4045da:	2301      	movs	r3, #1
  4045dc:	69e9      	ldr	r1, [r5, #28]
  4045de:	4640      	mov	r0, r8
  4045e0:	47a0      	blx	r4
  4045e2:	1c43      	adds	r3, r0, #1
  4045e4:	4602      	mov	r2, r0
  4045e6:	d002      	beq.n	4045ee <__sflush_r+0x11a>
  4045e8:	89ab      	ldrh	r3, [r5, #12]
  4045ea:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4045ec:	e78e      	b.n	40450c <__sflush_r+0x38>
  4045ee:	f8d8 3000 	ldr.w	r3, [r8]
  4045f2:	2b00      	cmp	r3, #0
  4045f4:	d0f8      	beq.n	4045e8 <__sflush_r+0x114>
  4045f6:	2b1d      	cmp	r3, #29
  4045f8:	d001      	beq.n	4045fe <__sflush_r+0x12a>
  4045fa:	2b16      	cmp	r3, #22
  4045fc:	d102      	bne.n	404604 <__sflush_r+0x130>
  4045fe:	f8c8 6000 	str.w	r6, [r8]
  404602:	e7c3      	b.n	40458c <__sflush_r+0xb8>
  404604:	89ab      	ldrh	r3, [r5, #12]
  404606:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40460a:	81ab      	strh	r3, [r5, #12]
  40460c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404610:	20400001 	.word	0x20400001

00404614 <_fflush_r>:
  404614:	b538      	push	{r3, r4, r5, lr}
  404616:	460d      	mov	r5, r1
  404618:	4604      	mov	r4, r0
  40461a:	b108      	cbz	r0, 404620 <_fflush_r+0xc>
  40461c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40461e:	b1bb      	cbz	r3, 404650 <_fflush_r+0x3c>
  404620:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  404624:	b188      	cbz	r0, 40464a <_fflush_r+0x36>
  404626:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404628:	07db      	lsls	r3, r3, #31
  40462a:	d401      	bmi.n	404630 <_fflush_r+0x1c>
  40462c:	0581      	lsls	r1, r0, #22
  40462e:	d517      	bpl.n	404660 <_fflush_r+0x4c>
  404630:	4620      	mov	r0, r4
  404632:	4629      	mov	r1, r5
  404634:	f7ff ff4e 	bl	4044d4 <__sflush_r>
  404638:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40463a:	07da      	lsls	r2, r3, #31
  40463c:	4604      	mov	r4, r0
  40463e:	d402      	bmi.n	404646 <_fflush_r+0x32>
  404640:	89ab      	ldrh	r3, [r5, #12]
  404642:	059b      	lsls	r3, r3, #22
  404644:	d507      	bpl.n	404656 <_fflush_r+0x42>
  404646:	4620      	mov	r0, r4
  404648:	bd38      	pop	{r3, r4, r5, pc}
  40464a:	4604      	mov	r4, r0
  40464c:	4620      	mov	r0, r4
  40464e:	bd38      	pop	{r3, r4, r5, pc}
  404650:	f000 f838 	bl	4046c4 <__sinit>
  404654:	e7e4      	b.n	404620 <_fflush_r+0xc>
  404656:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404658:	f000 f9fa 	bl	404a50 <__retarget_lock_release_recursive>
  40465c:	4620      	mov	r0, r4
  40465e:	bd38      	pop	{r3, r4, r5, pc}
  404660:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404662:	f000 f9f3 	bl	404a4c <__retarget_lock_acquire_recursive>
  404666:	e7e3      	b.n	404630 <_fflush_r+0x1c>

00404668 <_cleanup_r>:
  404668:	4901      	ldr	r1, [pc, #4]	; (404670 <_cleanup_r+0x8>)
  40466a:	f000 b9b3 	b.w	4049d4 <_fwalk_reent>
  40466e:	bf00      	nop
  404670:	00405f7d 	.word	0x00405f7d

00404674 <std.isra.0>:
  404674:	b510      	push	{r4, lr}
  404676:	2300      	movs	r3, #0
  404678:	4604      	mov	r4, r0
  40467a:	8181      	strh	r1, [r0, #12]
  40467c:	81c2      	strh	r2, [r0, #14]
  40467e:	6003      	str	r3, [r0, #0]
  404680:	6043      	str	r3, [r0, #4]
  404682:	6083      	str	r3, [r0, #8]
  404684:	6643      	str	r3, [r0, #100]	; 0x64
  404686:	6103      	str	r3, [r0, #16]
  404688:	6143      	str	r3, [r0, #20]
  40468a:	6183      	str	r3, [r0, #24]
  40468c:	4619      	mov	r1, r3
  40468e:	2208      	movs	r2, #8
  404690:	305c      	adds	r0, #92	; 0x5c
  404692:	f7fd fb63 	bl	401d5c <memset>
  404696:	4807      	ldr	r0, [pc, #28]	; (4046b4 <std.isra.0+0x40>)
  404698:	4907      	ldr	r1, [pc, #28]	; (4046b8 <std.isra.0+0x44>)
  40469a:	4a08      	ldr	r2, [pc, #32]	; (4046bc <std.isra.0+0x48>)
  40469c:	4b08      	ldr	r3, [pc, #32]	; (4046c0 <std.isra.0+0x4c>)
  40469e:	6220      	str	r0, [r4, #32]
  4046a0:	61e4      	str	r4, [r4, #28]
  4046a2:	6261      	str	r1, [r4, #36]	; 0x24
  4046a4:	62a2      	str	r2, [r4, #40]	; 0x28
  4046a6:	62e3      	str	r3, [r4, #44]	; 0x2c
  4046a8:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4046ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4046b0:	f000 b9c8 	b.w	404a44 <__retarget_lock_init_recursive>
  4046b4:	00405c69 	.word	0x00405c69
  4046b8:	00405c8d 	.word	0x00405c8d
  4046bc:	00405cc9 	.word	0x00405cc9
  4046c0:	00405ce9 	.word	0x00405ce9

004046c4 <__sinit>:
  4046c4:	b510      	push	{r4, lr}
  4046c6:	4604      	mov	r4, r0
  4046c8:	4812      	ldr	r0, [pc, #72]	; (404714 <__sinit+0x50>)
  4046ca:	f000 f9bf 	bl	404a4c <__retarget_lock_acquire_recursive>
  4046ce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4046d0:	b9d2      	cbnz	r2, 404708 <__sinit+0x44>
  4046d2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4046d6:	4810      	ldr	r0, [pc, #64]	; (404718 <__sinit+0x54>)
  4046d8:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4046dc:	2103      	movs	r1, #3
  4046de:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4046e2:	63e0      	str	r0, [r4, #60]	; 0x3c
  4046e4:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4046e8:	6860      	ldr	r0, [r4, #4]
  4046ea:	2104      	movs	r1, #4
  4046ec:	f7ff ffc2 	bl	404674 <std.isra.0>
  4046f0:	2201      	movs	r2, #1
  4046f2:	2109      	movs	r1, #9
  4046f4:	68a0      	ldr	r0, [r4, #8]
  4046f6:	f7ff ffbd 	bl	404674 <std.isra.0>
  4046fa:	2202      	movs	r2, #2
  4046fc:	2112      	movs	r1, #18
  4046fe:	68e0      	ldr	r0, [r4, #12]
  404700:	f7ff ffb8 	bl	404674 <std.isra.0>
  404704:	2301      	movs	r3, #1
  404706:	63a3      	str	r3, [r4, #56]	; 0x38
  404708:	4802      	ldr	r0, [pc, #8]	; (404714 <__sinit+0x50>)
  40470a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40470e:	f000 b99f 	b.w	404a50 <__retarget_lock_release_recursive>
  404712:	bf00      	nop
  404714:	20000ea8 	.word	0x20000ea8
  404718:	00404669 	.word	0x00404669

0040471c <__sfp_lock_acquire>:
  40471c:	4801      	ldr	r0, [pc, #4]	; (404724 <__sfp_lock_acquire+0x8>)
  40471e:	f000 b995 	b.w	404a4c <__retarget_lock_acquire_recursive>
  404722:	bf00      	nop
  404724:	20000ebc 	.word	0x20000ebc

00404728 <__sfp_lock_release>:
  404728:	4801      	ldr	r0, [pc, #4]	; (404730 <__sfp_lock_release+0x8>)
  40472a:	f000 b991 	b.w	404a50 <__retarget_lock_release_recursive>
  40472e:	bf00      	nop
  404730:	20000ebc 	.word	0x20000ebc

00404734 <__libc_fini_array>:
  404734:	b538      	push	{r3, r4, r5, lr}
  404736:	4c0a      	ldr	r4, [pc, #40]	; (404760 <__libc_fini_array+0x2c>)
  404738:	4d0a      	ldr	r5, [pc, #40]	; (404764 <__libc_fini_array+0x30>)
  40473a:	1b64      	subs	r4, r4, r5
  40473c:	10a4      	asrs	r4, r4, #2
  40473e:	d00a      	beq.n	404756 <__libc_fini_array+0x22>
  404740:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404744:	3b01      	subs	r3, #1
  404746:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40474a:	3c01      	subs	r4, #1
  40474c:	f855 3904 	ldr.w	r3, [r5], #-4
  404750:	4798      	blx	r3
  404752:	2c00      	cmp	r4, #0
  404754:	d1f9      	bne.n	40474a <__libc_fini_array+0x16>
  404756:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40475a:	f002 bfef 	b.w	40773c <_fini>
  40475e:	bf00      	nop
  404760:	0040774c 	.word	0x0040774c
  404764:	00407748 	.word	0x00407748

00404768 <_malloc_trim_r>:
  404768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40476a:	4f24      	ldr	r7, [pc, #144]	; (4047fc <_malloc_trim_r+0x94>)
  40476c:	460c      	mov	r4, r1
  40476e:	4606      	mov	r6, r0
  404770:	f000 fdbc 	bl	4052ec <__malloc_lock>
  404774:	68bb      	ldr	r3, [r7, #8]
  404776:	685d      	ldr	r5, [r3, #4]
  404778:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40477c:	310f      	adds	r1, #15
  40477e:	f025 0503 	bic.w	r5, r5, #3
  404782:	4429      	add	r1, r5
  404784:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404788:	f021 010f 	bic.w	r1, r1, #15
  40478c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404790:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404794:	db07      	blt.n	4047a6 <_malloc_trim_r+0x3e>
  404796:	2100      	movs	r1, #0
  404798:	4630      	mov	r0, r6
  40479a:	f001 fa53 	bl	405c44 <_sbrk_r>
  40479e:	68bb      	ldr	r3, [r7, #8]
  4047a0:	442b      	add	r3, r5
  4047a2:	4298      	cmp	r0, r3
  4047a4:	d004      	beq.n	4047b0 <_malloc_trim_r+0x48>
  4047a6:	4630      	mov	r0, r6
  4047a8:	f000 fda6 	bl	4052f8 <__malloc_unlock>
  4047ac:	2000      	movs	r0, #0
  4047ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4047b0:	4261      	negs	r1, r4
  4047b2:	4630      	mov	r0, r6
  4047b4:	f001 fa46 	bl	405c44 <_sbrk_r>
  4047b8:	3001      	adds	r0, #1
  4047ba:	d00d      	beq.n	4047d8 <_malloc_trim_r+0x70>
  4047bc:	4b10      	ldr	r3, [pc, #64]	; (404800 <_malloc_trim_r+0x98>)
  4047be:	68ba      	ldr	r2, [r7, #8]
  4047c0:	6819      	ldr	r1, [r3, #0]
  4047c2:	1b2d      	subs	r5, r5, r4
  4047c4:	f045 0501 	orr.w	r5, r5, #1
  4047c8:	4630      	mov	r0, r6
  4047ca:	1b09      	subs	r1, r1, r4
  4047cc:	6055      	str	r5, [r2, #4]
  4047ce:	6019      	str	r1, [r3, #0]
  4047d0:	f000 fd92 	bl	4052f8 <__malloc_unlock>
  4047d4:	2001      	movs	r0, #1
  4047d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4047d8:	2100      	movs	r1, #0
  4047da:	4630      	mov	r0, r6
  4047dc:	f001 fa32 	bl	405c44 <_sbrk_r>
  4047e0:	68ba      	ldr	r2, [r7, #8]
  4047e2:	1a83      	subs	r3, r0, r2
  4047e4:	2b0f      	cmp	r3, #15
  4047e6:	ddde      	ble.n	4047a6 <_malloc_trim_r+0x3e>
  4047e8:	4c06      	ldr	r4, [pc, #24]	; (404804 <_malloc_trim_r+0x9c>)
  4047ea:	4905      	ldr	r1, [pc, #20]	; (404800 <_malloc_trim_r+0x98>)
  4047ec:	6824      	ldr	r4, [r4, #0]
  4047ee:	f043 0301 	orr.w	r3, r3, #1
  4047f2:	1b00      	subs	r0, r0, r4
  4047f4:	6053      	str	r3, [r2, #4]
  4047f6:	6008      	str	r0, [r1, #0]
  4047f8:	e7d5      	b.n	4047a6 <_malloc_trim_r+0x3e>
  4047fa:	bf00      	nop
  4047fc:	200005b8 	.word	0x200005b8
  404800:	20000e20 	.word	0x20000e20
  404804:	200009c0 	.word	0x200009c0

00404808 <_free_r>:
  404808:	2900      	cmp	r1, #0
  40480a:	d044      	beq.n	404896 <_free_r+0x8e>
  40480c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404810:	460d      	mov	r5, r1
  404812:	4680      	mov	r8, r0
  404814:	f000 fd6a 	bl	4052ec <__malloc_lock>
  404818:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40481c:	4969      	ldr	r1, [pc, #420]	; (4049c4 <_free_r+0x1bc>)
  40481e:	f027 0301 	bic.w	r3, r7, #1
  404822:	f1a5 0408 	sub.w	r4, r5, #8
  404826:	18e2      	adds	r2, r4, r3
  404828:	688e      	ldr	r6, [r1, #8]
  40482a:	6850      	ldr	r0, [r2, #4]
  40482c:	42b2      	cmp	r2, r6
  40482e:	f020 0003 	bic.w	r0, r0, #3
  404832:	d05e      	beq.n	4048f2 <_free_r+0xea>
  404834:	07fe      	lsls	r6, r7, #31
  404836:	6050      	str	r0, [r2, #4]
  404838:	d40b      	bmi.n	404852 <_free_r+0x4a>
  40483a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40483e:	1be4      	subs	r4, r4, r7
  404840:	f101 0e08 	add.w	lr, r1, #8
  404844:	68a5      	ldr	r5, [r4, #8]
  404846:	4575      	cmp	r5, lr
  404848:	443b      	add	r3, r7
  40484a:	d06d      	beq.n	404928 <_free_r+0x120>
  40484c:	68e7      	ldr	r7, [r4, #12]
  40484e:	60ef      	str	r7, [r5, #12]
  404850:	60bd      	str	r5, [r7, #8]
  404852:	1815      	adds	r5, r2, r0
  404854:	686d      	ldr	r5, [r5, #4]
  404856:	07ed      	lsls	r5, r5, #31
  404858:	d53e      	bpl.n	4048d8 <_free_r+0xd0>
  40485a:	f043 0201 	orr.w	r2, r3, #1
  40485e:	6062      	str	r2, [r4, #4]
  404860:	50e3      	str	r3, [r4, r3]
  404862:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404866:	d217      	bcs.n	404898 <_free_r+0x90>
  404868:	08db      	lsrs	r3, r3, #3
  40486a:	1c58      	adds	r0, r3, #1
  40486c:	109a      	asrs	r2, r3, #2
  40486e:	684d      	ldr	r5, [r1, #4]
  404870:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404874:	60a7      	str	r7, [r4, #8]
  404876:	2301      	movs	r3, #1
  404878:	4093      	lsls	r3, r2
  40487a:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40487e:	432b      	orrs	r3, r5
  404880:	3a08      	subs	r2, #8
  404882:	60e2      	str	r2, [r4, #12]
  404884:	604b      	str	r3, [r1, #4]
  404886:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40488a:	60fc      	str	r4, [r7, #12]
  40488c:	4640      	mov	r0, r8
  40488e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404892:	f000 bd31 	b.w	4052f8 <__malloc_unlock>
  404896:	4770      	bx	lr
  404898:	0a5a      	lsrs	r2, r3, #9
  40489a:	2a04      	cmp	r2, #4
  40489c:	d852      	bhi.n	404944 <_free_r+0x13c>
  40489e:	099a      	lsrs	r2, r3, #6
  4048a0:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4048a4:	00ff      	lsls	r7, r7, #3
  4048a6:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4048aa:	19c8      	adds	r0, r1, r7
  4048ac:	59ca      	ldr	r2, [r1, r7]
  4048ae:	3808      	subs	r0, #8
  4048b0:	4290      	cmp	r0, r2
  4048b2:	d04f      	beq.n	404954 <_free_r+0x14c>
  4048b4:	6851      	ldr	r1, [r2, #4]
  4048b6:	f021 0103 	bic.w	r1, r1, #3
  4048ba:	428b      	cmp	r3, r1
  4048bc:	d232      	bcs.n	404924 <_free_r+0x11c>
  4048be:	6892      	ldr	r2, [r2, #8]
  4048c0:	4290      	cmp	r0, r2
  4048c2:	d1f7      	bne.n	4048b4 <_free_r+0xac>
  4048c4:	68c3      	ldr	r3, [r0, #12]
  4048c6:	60a0      	str	r0, [r4, #8]
  4048c8:	60e3      	str	r3, [r4, #12]
  4048ca:	609c      	str	r4, [r3, #8]
  4048cc:	60c4      	str	r4, [r0, #12]
  4048ce:	4640      	mov	r0, r8
  4048d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4048d4:	f000 bd10 	b.w	4052f8 <__malloc_unlock>
  4048d8:	6895      	ldr	r5, [r2, #8]
  4048da:	4f3b      	ldr	r7, [pc, #236]	; (4049c8 <_free_r+0x1c0>)
  4048dc:	42bd      	cmp	r5, r7
  4048de:	4403      	add	r3, r0
  4048e0:	d040      	beq.n	404964 <_free_r+0x15c>
  4048e2:	68d0      	ldr	r0, [r2, #12]
  4048e4:	60e8      	str	r0, [r5, #12]
  4048e6:	f043 0201 	orr.w	r2, r3, #1
  4048ea:	6085      	str	r5, [r0, #8]
  4048ec:	6062      	str	r2, [r4, #4]
  4048ee:	50e3      	str	r3, [r4, r3]
  4048f0:	e7b7      	b.n	404862 <_free_r+0x5a>
  4048f2:	07ff      	lsls	r7, r7, #31
  4048f4:	4403      	add	r3, r0
  4048f6:	d407      	bmi.n	404908 <_free_r+0x100>
  4048f8:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4048fc:	1aa4      	subs	r4, r4, r2
  4048fe:	4413      	add	r3, r2
  404900:	68a0      	ldr	r0, [r4, #8]
  404902:	68e2      	ldr	r2, [r4, #12]
  404904:	60c2      	str	r2, [r0, #12]
  404906:	6090      	str	r0, [r2, #8]
  404908:	4a30      	ldr	r2, [pc, #192]	; (4049cc <_free_r+0x1c4>)
  40490a:	6812      	ldr	r2, [r2, #0]
  40490c:	f043 0001 	orr.w	r0, r3, #1
  404910:	4293      	cmp	r3, r2
  404912:	6060      	str	r0, [r4, #4]
  404914:	608c      	str	r4, [r1, #8]
  404916:	d3b9      	bcc.n	40488c <_free_r+0x84>
  404918:	4b2d      	ldr	r3, [pc, #180]	; (4049d0 <_free_r+0x1c8>)
  40491a:	4640      	mov	r0, r8
  40491c:	6819      	ldr	r1, [r3, #0]
  40491e:	f7ff ff23 	bl	404768 <_malloc_trim_r>
  404922:	e7b3      	b.n	40488c <_free_r+0x84>
  404924:	4610      	mov	r0, r2
  404926:	e7cd      	b.n	4048c4 <_free_r+0xbc>
  404928:	1811      	adds	r1, r2, r0
  40492a:	6849      	ldr	r1, [r1, #4]
  40492c:	07c9      	lsls	r1, r1, #31
  40492e:	d444      	bmi.n	4049ba <_free_r+0x1b2>
  404930:	6891      	ldr	r1, [r2, #8]
  404932:	68d2      	ldr	r2, [r2, #12]
  404934:	60ca      	str	r2, [r1, #12]
  404936:	4403      	add	r3, r0
  404938:	f043 0001 	orr.w	r0, r3, #1
  40493c:	6091      	str	r1, [r2, #8]
  40493e:	6060      	str	r0, [r4, #4]
  404940:	50e3      	str	r3, [r4, r3]
  404942:	e7a3      	b.n	40488c <_free_r+0x84>
  404944:	2a14      	cmp	r2, #20
  404946:	d816      	bhi.n	404976 <_free_r+0x16e>
  404948:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40494c:	00ff      	lsls	r7, r7, #3
  40494e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  404952:	e7aa      	b.n	4048aa <_free_r+0xa2>
  404954:	10aa      	asrs	r2, r5, #2
  404956:	2301      	movs	r3, #1
  404958:	684d      	ldr	r5, [r1, #4]
  40495a:	4093      	lsls	r3, r2
  40495c:	432b      	orrs	r3, r5
  40495e:	604b      	str	r3, [r1, #4]
  404960:	4603      	mov	r3, r0
  404962:	e7b0      	b.n	4048c6 <_free_r+0xbe>
  404964:	f043 0201 	orr.w	r2, r3, #1
  404968:	614c      	str	r4, [r1, #20]
  40496a:	610c      	str	r4, [r1, #16]
  40496c:	60e5      	str	r5, [r4, #12]
  40496e:	60a5      	str	r5, [r4, #8]
  404970:	6062      	str	r2, [r4, #4]
  404972:	50e3      	str	r3, [r4, r3]
  404974:	e78a      	b.n	40488c <_free_r+0x84>
  404976:	2a54      	cmp	r2, #84	; 0x54
  404978:	d806      	bhi.n	404988 <_free_r+0x180>
  40497a:	0b1a      	lsrs	r2, r3, #12
  40497c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404980:	00ff      	lsls	r7, r7, #3
  404982:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404986:	e790      	b.n	4048aa <_free_r+0xa2>
  404988:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40498c:	d806      	bhi.n	40499c <_free_r+0x194>
  40498e:	0bda      	lsrs	r2, r3, #15
  404990:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404994:	00ff      	lsls	r7, r7, #3
  404996:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40499a:	e786      	b.n	4048aa <_free_r+0xa2>
  40499c:	f240 5054 	movw	r0, #1364	; 0x554
  4049a0:	4282      	cmp	r2, r0
  4049a2:	d806      	bhi.n	4049b2 <_free_r+0x1aa>
  4049a4:	0c9a      	lsrs	r2, r3, #18
  4049a6:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4049aa:	00ff      	lsls	r7, r7, #3
  4049ac:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4049b0:	e77b      	b.n	4048aa <_free_r+0xa2>
  4049b2:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4049b6:	257e      	movs	r5, #126	; 0x7e
  4049b8:	e777      	b.n	4048aa <_free_r+0xa2>
  4049ba:	f043 0101 	orr.w	r1, r3, #1
  4049be:	6061      	str	r1, [r4, #4]
  4049c0:	6013      	str	r3, [r2, #0]
  4049c2:	e763      	b.n	40488c <_free_r+0x84>
  4049c4:	200005b8 	.word	0x200005b8
  4049c8:	200005c0 	.word	0x200005c0
  4049cc:	200009c4 	.word	0x200009c4
  4049d0:	20000e50 	.word	0x20000e50

004049d4 <_fwalk_reent>:
  4049d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4049d8:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4049dc:	d01f      	beq.n	404a1e <_fwalk_reent+0x4a>
  4049de:	4688      	mov	r8, r1
  4049e0:	4606      	mov	r6, r0
  4049e2:	f04f 0900 	mov.w	r9, #0
  4049e6:	687d      	ldr	r5, [r7, #4]
  4049e8:	68bc      	ldr	r4, [r7, #8]
  4049ea:	3d01      	subs	r5, #1
  4049ec:	d411      	bmi.n	404a12 <_fwalk_reent+0x3e>
  4049ee:	89a3      	ldrh	r3, [r4, #12]
  4049f0:	2b01      	cmp	r3, #1
  4049f2:	f105 35ff 	add.w	r5, r5, #4294967295
  4049f6:	d908      	bls.n	404a0a <_fwalk_reent+0x36>
  4049f8:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4049fc:	3301      	adds	r3, #1
  4049fe:	4621      	mov	r1, r4
  404a00:	4630      	mov	r0, r6
  404a02:	d002      	beq.n	404a0a <_fwalk_reent+0x36>
  404a04:	47c0      	blx	r8
  404a06:	ea49 0900 	orr.w	r9, r9, r0
  404a0a:	1c6b      	adds	r3, r5, #1
  404a0c:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404a10:	d1ed      	bne.n	4049ee <_fwalk_reent+0x1a>
  404a12:	683f      	ldr	r7, [r7, #0]
  404a14:	2f00      	cmp	r7, #0
  404a16:	d1e6      	bne.n	4049e6 <_fwalk_reent+0x12>
  404a18:	4648      	mov	r0, r9
  404a1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404a1e:	46b9      	mov	r9, r7
  404a20:	4648      	mov	r0, r9
  404a22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404a26:	bf00      	nop

00404a28 <_localeconv_r>:
  404a28:	4a04      	ldr	r2, [pc, #16]	; (404a3c <_localeconv_r+0x14>)
  404a2a:	4b05      	ldr	r3, [pc, #20]	; (404a40 <_localeconv_r+0x18>)
  404a2c:	6812      	ldr	r2, [r2, #0]
  404a2e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404a30:	2800      	cmp	r0, #0
  404a32:	bf08      	it	eq
  404a34:	4618      	moveq	r0, r3
  404a36:	30f0      	adds	r0, #240	; 0xf0
  404a38:	4770      	bx	lr
  404a3a:	bf00      	nop
  404a3c:	2000001c 	.word	0x2000001c
  404a40:	2000044c 	.word	0x2000044c

00404a44 <__retarget_lock_init_recursive>:
  404a44:	4770      	bx	lr
  404a46:	bf00      	nop

00404a48 <__retarget_lock_close_recursive>:
  404a48:	4770      	bx	lr
  404a4a:	bf00      	nop

00404a4c <__retarget_lock_acquire_recursive>:
  404a4c:	4770      	bx	lr
  404a4e:	bf00      	nop

00404a50 <__retarget_lock_release_recursive>:
  404a50:	4770      	bx	lr
  404a52:	bf00      	nop

00404a54 <__swhatbuf_r>:
  404a54:	b570      	push	{r4, r5, r6, lr}
  404a56:	460c      	mov	r4, r1
  404a58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404a5c:	2900      	cmp	r1, #0
  404a5e:	b090      	sub	sp, #64	; 0x40
  404a60:	4615      	mov	r5, r2
  404a62:	461e      	mov	r6, r3
  404a64:	db14      	blt.n	404a90 <__swhatbuf_r+0x3c>
  404a66:	aa01      	add	r2, sp, #4
  404a68:	f001 faea 	bl	406040 <_fstat_r>
  404a6c:	2800      	cmp	r0, #0
  404a6e:	db0f      	blt.n	404a90 <__swhatbuf_r+0x3c>
  404a70:	9a02      	ldr	r2, [sp, #8]
  404a72:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  404a76:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  404a7a:	fab2 f282 	clz	r2, r2
  404a7e:	0952      	lsrs	r2, r2, #5
  404a80:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404a84:	f44f 6000 	mov.w	r0, #2048	; 0x800
  404a88:	6032      	str	r2, [r6, #0]
  404a8a:	602b      	str	r3, [r5, #0]
  404a8c:	b010      	add	sp, #64	; 0x40
  404a8e:	bd70      	pop	{r4, r5, r6, pc}
  404a90:	89a2      	ldrh	r2, [r4, #12]
  404a92:	2300      	movs	r3, #0
  404a94:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  404a98:	6033      	str	r3, [r6, #0]
  404a9a:	d004      	beq.n	404aa6 <__swhatbuf_r+0x52>
  404a9c:	2240      	movs	r2, #64	; 0x40
  404a9e:	4618      	mov	r0, r3
  404aa0:	602a      	str	r2, [r5, #0]
  404aa2:	b010      	add	sp, #64	; 0x40
  404aa4:	bd70      	pop	{r4, r5, r6, pc}
  404aa6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404aaa:	602b      	str	r3, [r5, #0]
  404aac:	b010      	add	sp, #64	; 0x40
  404aae:	bd70      	pop	{r4, r5, r6, pc}

00404ab0 <malloc>:
  404ab0:	4b02      	ldr	r3, [pc, #8]	; (404abc <malloc+0xc>)
  404ab2:	4601      	mov	r1, r0
  404ab4:	6818      	ldr	r0, [r3, #0]
  404ab6:	f000 b803 	b.w	404ac0 <_malloc_r>
  404aba:	bf00      	nop
  404abc:	2000001c 	.word	0x2000001c

00404ac0 <_malloc_r>:
  404ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404ac4:	f101 060b 	add.w	r6, r1, #11
  404ac8:	2e16      	cmp	r6, #22
  404aca:	b083      	sub	sp, #12
  404acc:	4605      	mov	r5, r0
  404ace:	f240 809e 	bls.w	404c0e <_malloc_r+0x14e>
  404ad2:	f036 0607 	bics.w	r6, r6, #7
  404ad6:	f100 80bd 	bmi.w	404c54 <_malloc_r+0x194>
  404ada:	42b1      	cmp	r1, r6
  404adc:	f200 80ba 	bhi.w	404c54 <_malloc_r+0x194>
  404ae0:	f000 fc04 	bl	4052ec <__malloc_lock>
  404ae4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404ae8:	f0c0 8293 	bcc.w	405012 <_malloc_r+0x552>
  404aec:	0a73      	lsrs	r3, r6, #9
  404aee:	f000 80b8 	beq.w	404c62 <_malloc_r+0x1a2>
  404af2:	2b04      	cmp	r3, #4
  404af4:	f200 8179 	bhi.w	404dea <_malloc_r+0x32a>
  404af8:	09b3      	lsrs	r3, r6, #6
  404afa:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404afe:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404b02:	00c3      	lsls	r3, r0, #3
  404b04:	4fbf      	ldr	r7, [pc, #764]	; (404e04 <_malloc_r+0x344>)
  404b06:	443b      	add	r3, r7
  404b08:	f1a3 0108 	sub.w	r1, r3, #8
  404b0c:	685c      	ldr	r4, [r3, #4]
  404b0e:	42a1      	cmp	r1, r4
  404b10:	d106      	bne.n	404b20 <_malloc_r+0x60>
  404b12:	e00c      	b.n	404b2e <_malloc_r+0x6e>
  404b14:	2a00      	cmp	r2, #0
  404b16:	f280 80aa 	bge.w	404c6e <_malloc_r+0x1ae>
  404b1a:	68e4      	ldr	r4, [r4, #12]
  404b1c:	42a1      	cmp	r1, r4
  404b1e:	d006      	beq.n	404b2e <_malloc_r+0x6e>
  404b20:	6863      	ldr	r3, [r4, #4]
  404b22:	f023 0303 	bic.w	r3, r3, #3
  404b26:	1b9a      	subs	r2, r3, r6
  404b28:	2a0f      	cmp	r2, #15
  404b2a:	ddf3      	ble.n	404b14 <_malloc_r+0x54>
  404b2c:	4670      	mov	r0, lr
  404b2e:	693c      	ldr	r4, [r7, #16]
  404b30:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404e18 <_malloc_r+0x358>
  404b34:	4574      	cmp	r4, lr
  404b36:	f000 81ab 	beq.w	404e90 <_malloc_r+0x3d0>
  404b3a:	6863      	ldr	r3, [r4, #4]
  404b3c:	f023 0303 	bic.w	r3, r3, #3
  404b40:	1b9a      	subs	r2, r3, r6
  404b42:	2a0f      	cmp	r2, #15
  404b44:	f300 8190 	bgt.w	404e68 <_malloc_r+0x3a8>
  404b48:	2a00      	cmp	r2, #0
  404b4a:	f8c7 e014 	str.w	lr, [r7, #20]
  404b4e:	f8c7 e010 	str.w	lr, [r7, #16]
  404b52:	f280 809d 	bge.w	404c90 <_malloc_r+0x1d0>
  404b56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404b5a:	f080 8161 	bcs.w	404e20 <_malloc_r+0x360>
  404b5e:	08db      	lsrs	r3, r3, #3
  404b60:	f103 0c01 	add.w	ip, r3, #1
  404b64:	1099      	asrs	r1, r3, #2
  404b66:	687a      	ldr	r2, [r7, #4]
  404b68:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404b6c:	f8c4 8008 	str.w	r8, [r4, #8]
  404b70:	2301      	movs	r3, #1
  404b72:	408b      	lsls	r3, r1
  404b74:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404b78:	4313      	orrs	r3, r2
  404b7a:	3908      	subs	r1, #8
  404b7c:	60e1      	str	r1, [r4, #12]
  404b7e:	607b      	str	r3, [r7, #4]
  404b80:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404b84:	f8c8 400c 	str.w	r4, [r8, #12]
  404b88:	1082      	asrs	r2, r0, #2
  404b8a:	2401      	movs	r4, #1
  404b8c:	4094      	lsls	r4, r2
  404b8e:	429c      	cmp	r4, r3
  404b90:	f200 808b 	bhi.w	404caa <_malloc_r+0x1ea>
  404b94:	421c      	tst	r4, r3
  404b96:	d106      	bne.n	404ba6 <_malloc_r+0xe6>
  404b98:	f020 0003 	bic.w	r0, r0, #3
  404b9c:	0064      	lsls	r4, r4, #1
  404b9e:	421c      	tst	r4, r3
  404ba0:	f100 0004 	add.w	r0, r0, #4
  404ba4:	d0fa      	beq.n	404b9c <_malloc_r+0xdc>
  404ba6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404baa:	46cc      	mov	ip, r9
  404bac:	4680      	mov	r8, r0
  404bae:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404bb2:	459c      	cmp	ip, r3
  404bb4:	d107      	bne.n	404bc6 <_malloc_r+0x106>
  404bb6:	e16d      	b.n	404e94 <_malloc_r+0x3d4>
  404bb8:	2a00      	cmp	r2, #0
  404bba:	f280 817b 	bge.w	404eb4 <_malloc_r+0x3f4>
  404bbe:	68db      	ldr	r3, [r3, #12]
  404bc0:	459c      	cmp	ip, r3
  404bc2:	f000 8167 	beq.w	404e94 <_malloc_r+0x3d4>
  404bc6:	6859      	ldr	r1, [r3, #4]
  404bc8:	f021 0103 	bic.w	r1, r1, #3
  404bcc:	1b8a      	subs	r2, r1, r6
  404bce:	2a0f      	cmp	r2, #15
  404bd0:	ddf2      	ble.n	404bb8 <_malloc_r+0xf8>
  404bd2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404bd6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404bda:	9300      	str	r3, [sp, #0]
  404bdc:	199c      	adds	r4, r3, r6
  404bde:	4628      	mov	r0, r5
  404be0:	f046 0601 	orr.w	r6, r6, #1
  404be4:	f042 0501 	orr.w	r5, r2, #1
  404be8:	605e      	str	r6, [r3, #4]
  404bea:	f8c8 c00c 	str.w	ip, [r8, #12]
  404bee:	f8cc 8008 	str.w	r8, [ip, #8]
  404bf2:	617c      	str	r4, [r7, #20]
  404bf4:	613c      	str	r4, [r7, #16]
  404bf6:	f8c4 e00c 	str.w	lr, [r4, #12]
  404bfa:	f8c4 e008 	str.w	lr, [r4, #8]
  404bfe:	6065      	str	r5, [r4, #4]
  404c00:	505a      	str	r2, [r3, r1]
  404c02:	f000 fb79 	bl	4052f8 <__malloc_unlock>
  404c06:	9b00      	ldr	r3, [sp, #0]
  404c08:	f103 0408 	add.w	r4, r3, #8
  404c0c:	e01e      	b.n	404c4c <_malloc_r+0x18c>
  404c0e:	2910      	cmp	r1, #16
  404c10:	d820      	bhi.n	404c54 <_malloc_r+0x194>
  404c12:	f000 fb6b 	bl	4052ec <__malloc_lock>
  404c16:	2610      	movs	r6, #16
  404c18:	2318      	movs	r3, #24
  404c1a:	2002      	movs	r0, #2
  404c1c:	4f79      	ldr	r7, [pc, #484]	; (404e04 <_malloc_r+0x344>)
  404c1e:	443b      	add	r3, r7
  404c20:	f1a3 0208 	sub.w	r2, r3, #8
  404c24:	685c      	ldr	r4, [r3, #4]
  404c26:	4294      	cmp	r4, r2
  404c28:	f000 813d 	beq.w	404ea6 <_malloc_r+0x3e6>
  404c2c:	6863      	ldr	r3, [r4, #4]
  404c2e:	68e1      	ldr	r1, [r4, #12]
  404c30:	68a6      	ldr	r6, [r4, #8]
  404c32:	f023 0303 	bic.w	r3, r3, #3
  404c36:	4423      	add	r3, r4
  404c38:	4628      	mov	r0, r5
  404c3a:	685a      	ldr	r2, [r3, #4]
  404c3c:	60f1      	str	r1, [r6, #12]
  404c3e:	f042 0201 	orr.w	r2, r2, #1
  404c42:	608e      	str	r6, [r1, #8]
  404c44:	605a      	str	r2, [r3, #4]
  404c46:	f000 fb57 	bl	4052f8 <__malloc_unlock>
  404c4a:	3408      	adds	r4, #8
  404c4c:	4620      	mov	r0, r4
  404c4e:	b003      	add	sp, #12
  404c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c54:	2400      	movs	r4, #0
  404c56:	230c      	movs	r3, #12
  404c58:	4620      	mov	r0, r4
  404c5a:	602b      	str	r3, [r5, #0]
  404c5c:	b003      	add	sp, #12
  404c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c62:	2040      	movs	r0, #64	; 0x40
  404c64:	f44f 7300 	mov.w	r3, #512	; 0x200
  404c68:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404c6c:	e74a      	b.n	404b04 <_malloc_r+0x44>
  404c6e:	4423      	add	r3, r4
  404c70:	68e1      	ldr	r1, [r4, #12]
  404c72:	685a      	ldr	r2, [r3, #4]
  404c74:	68a6      	ldr	r6, [r4, #8]
  404c76:	f042 0201 	orr.w	r2, r2, #1
  404c7a:	60f1      	str	r1, [r6, #12]
  404c7c:	4628      	mov	r0, r5
  404c7e:	608e      	str	r6, [r1, #8]
  404c80:	605a      	str	r2, [r3, #4]
  404c82:	f000 fb39 	bl	4052f8 <__malloc_unlock>
  404c86:	3408      	adds	r4, #8
  404c88:	4620      	mov	r0, r4
  404c8a:	b003      	add	sp, #12
  404c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c90:	4423      	add	r3, r4
  404c92:	4628      	mov	r0, r5
  404c94:	685a      	ldr	r2, [r3, #4]
  404c96:	f042 0201 	orr.w	r2, r2, #1
  404c9a:	605a      	str	r2, [r3, #4]
  404c9c:	f000 fb2c 	bl	4052f8 <__malloc_unlock>
  404ca0:	3408      	adds	r4, #8
  404ca2:	4620      	mov	r0, r4
  404ca4:	b003      	add	sp, #12
  404ca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404caa:	68bc      	ldr	r4, [r7, #8]
  404cac:	6863      	ldr	r3, [r4, #4]
  404cae:	f023 0803 	bic.w	r8, r3, #3
  404cb2:	45b0      	cmp	r8, r6
  404cb4:	d304      	bcc.n	404cc0 <_malloc_r+0x200>
  404cb6:	eba8 0306 	sub.w	r3, r8, r6
  404cba:	2b0f      	cmp	r3, #15
  404cbc:	f300 8085 	bgt.w	404dca <_malloc_r+0x30a>
  404cc0:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404e1c <_malloc_r+0x35c>
  404cc4:	4b50      	ldr	r3, [pc, #320]	; (404e08 <_malloc_r+0x348>)
  404cc6:	f8d9 2000 	ldr.w	r2, [r9]
  404cca:	681b      	ldr	r3, [r3, #0]
  404ccc:	3201      	adds	r2, #1
  404cce:	4433      	add	r3, r6
  404cd0:	eb04 0a08 	add.w	sl, r4, r8
  404cd4:	f000 8155 	beq.w	404f82 <_malloc_r+0x4c2>
  404cd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404cdc:	330f      	adds	r3, #15
  404cde:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404ce2:	f02b 0b0f 	bic.w	fp, fp, #15
  404ce6:	4659      	mov	r1, fp
  404ce8:	4628      	mov	r0, r5
  404cea:	f000 ffab 	bl	405c44 <_sbrk_r>
  404cee:	1c41      	adds	r1, r0, #1
  404cf0:	4602      	mov	r2, r0
  404cf2:	f000 80fc 	beq.w	404eee <_malloc_r+0x42e>
  404cf6:	4582      	cmp	sl, r0
  404cf8:	f200 80f7 	bhi.w	404eea <_malloc_r+0x42a>
  404cfc:	4b43      	ldr	r3, [pc, #268]	; (404e0c <_malloc_r+0x34c>)
  404cfe:	6819      	ldr	r1, [r3, #0]
  404d00:	4459      	add	r1, fp
  404d02:	6019      	str	r1, [r3, #0]
  404d04:	f000 814d 	beq.w	404fa2 <_malloc_r+0x4e2>
  404d08:	f8d9 0000 	ldr.w	r0, [r9]
  404d0c:	3001      	adds	r0, #1
  404d0e:	bf1b      	ittet	ne
  404d10:	eba2 0a0a 	subne.w	sl, r2, sl
  404d14:	4451      	addne	r1, sl
  404d16:	f8c9 2000 	streq.w	r2, [r9]
  404d1a:	6019      	strne	r1, [r3, #0]
  404d1c:	f012 0107 	ands.w	r1, r2, #7
  404d20:	f000 8115 	beq.w	404f4e <_malloc_r+0x48e>
  404d24:	f1c1 0008 	rsb	r0, r1, #8
  404d28:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404d2c:	4402      	add	r2, r0
  404d2e:	3108      	adds	r1, #8
  404d30:	eb02 090b 	add.w	r9, r2, fp
  404d34:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404d38:	eba1 0909 	sub.w	r9, r1, r9
  404d3c:	4649      	mov	r1, r9
  404d3e:	4628      	mov	r0, r5
  404d40:	9301      	str	r3, [sp, #4]
  404d42:	9200      	str	r2, [sp, #0]
  404d44:	f000 ff7e 	bl	405c44 <_sbrk_r>
  404d48:	1c43      	adds	r3, r0, #1
  404d4a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404d4e:	f000 8143 	beq.w	404fd8 <_malloc_r+0x518>
  404d52:	1a80      	subs	r0, r0, r2
  404d54:	4448      	add	r0, r9
  404d56:	f040 0001 	orr.w	r0, r0, #1
  404d5a:	6819      	ldr	r1, [r3, #0]
  404d5c:	60ba      	str	r2, [r7, #8]
  404d5e:	4449      	add	r1, r9
  404d60:	42bc      	cmp	r4, r7
  404d62:	6050      	str	r0, [r2, #4]
  404d64:	6019      	str	r1, [r3, #0]
  404d66:	d017      	beq.n	404d98 <_malloc_r+0x2d8>
  404d68:	f1b8 0f0f 	cmp.w	r8, #15
  404d6c:	f240 80fb 	bls.w	404f66 <_malloc_r+0x4a6>
  404d70:	6860      	ldr	r0, [r4, #4]
  404d72:	f1a8 020c 	sub.w	r2, r8, #12
  404d76:	f022 0207 	bic.w	r2, r2, #7
  404d7a:	eb04 0e02 	add.w	lr, r4, r2
  404d7e:	f000 0001 	and.w	r0, r0, #1
  404d82:	f04f 0c05 	mov.w	ip, #5
  404d86:	4310      	orrs	r0, r2
  404d88:	2a0f      	cmp	r2, #15
  404d8a:	6060      	str	r0, [r4, #4]
  404d8c:	f8ce c004 	str.w	ip, [lr, #4]
  404d90:	f8ce c008 	str.w	ip, [lr, #8]
  404d94:	f200 8117 	bhi.w	404fc6 <_malloc_r+0x506>
  404d98:	4b1d      	ldr	r3, [pc, #116]	; (404e10 <_malloc_r+0x350>)
  404d9a:	68bc      	ldr	r4, [r7, #8]
  404d9c:	681a      	ldr	r2, [r3, #0]
  404d9e:	4291      	cmp	r1, r2
  404da0:	bf88      	it	hi
  404da2:	6019      	strhi	r1, [r3, #0]
  404da4:	4b1b      	ldr	r3, [pc, #108]	; (404e14 <_malloc_r+0x354>)
  404da6:	681a      	ldr	r2, [r3, #0]
  404da8:	4291      	cmp	r1, r2
  404daa:	6862      	ldr	r2, [r4, #4]
  404dac:	bf88      	it	hi
  404dae:	6019      	strhi	r1, [r3, #0]
  404db0:	f022 0203 	bic.w	r2, r2, #3
  404db4:	4296      	cmp	r6, r2
  404db6:	eba2 0306 	sub.w	r3, r2, r6
  404dba:	d801      	bhi.n	404dc0 <_malloc_r+0x300>
  404dbc:	2b0f      	cmp	r3, #15
  404dbe:	dc04      	bgt.n	404dca <_malloc_r+0x30a>
  404dc0:	4628      	mov	r0, r5
  404dc2:	f000 fa99 	bl	4052f8 <__malloc_unlock>
  404dc6:	2400      	movs	r4, #0
  404dc8:	e740      	b.n	404c4c <_malloc_r+0x18c>
  404dca:	19a2      	adds	r2, r4, r6
  404dcc:	f043 0301 	orr.w	r3, r3, #1
  404dd0:	f046 0601 	orr.w	r6, r6, #1
  404dd4:	6066      	str	r6, [r4, #4]
  404dd6:	4628      	mov	r0, r5
  404dd8:	60ba      	str	r2, [r7, #8]
  404dda:	6053      	str	r3, [r2, #4]
  404ddc:	f000 fa8c 	bl	4052f8 <__malloc_unlock>
  404de0:	3408      	adds	r4, #8
  404de2:	4620      	mov	r0, r4
  404de4:	b003      	add	sp, #12
  404de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404dea:	2b14      	cmp	r3, #20
  404dec:	d971      	bls.n	404ed2 <_malloc_r+0x412>
  404dee:	2b54      	cmp	r3, #84	; 0x54
  404df0:	f200 80a3 	bhi.w	404f3a <_malloc_r+0x47a>
  404df4:	0b33      	lsrs	r3, r6, #12
  404df6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404dfa:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404dfe:	00c3      	lsls	r3, r0, #3
  404e00:	e680      	b.n	404b04 <_malloc_r+0x44>
  404e02:	bf00      	nop
  404e04:	200005b8 	.word	0x200005b8
  404e08:	20000e50 	.word	0x20000e50
  404e0c:	20000e20 	.word	0x20000e20
  404e10:	20000e48 	.word	0x20000e48
  404e14:	20000e4c 	.word	0x20000e4c
  404e18:	200005c0 	.word	0x200005c0
  404e1c:	200009c0 	.word	0x200009c0
  404e20:	0a5a      	lsrs	r2, r3, #9
  404e22:	2a04      	cmp	r2, #4
  404e24:	d95b      	bls.n	404ede <_malloc_r+0x41e>
  404e26:	2a14      	cmp	r2, #20
  404e28:	f200 80ae 	bhi.w	404f88 <_malloc_r+0x4c8>
  404e2c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404e30:	00c9      	lsls	r1, r1, #3
  404e32:	325b      	adds	r2, #91	; 0x5b
  404e34:	eb07 0c01 	add.w	ip, r7, r1
  404e38:	5879      	ldr	r1, [r7, r1]
  404e3a:	f1ac 0c08 	sub.w	ip, ip, #8
  404e3e:	458c      	cmp	ip, r1
  404e40:	f000 8088 	beq.w	404f54 <_malloc_r+0x494>
  404e44:	684a      	ldr	r2, [r1, #4]
  404e46:	f022 0203 	bic.w	r2, r2, #3
  404e4a:	4293      	cmp	r3, r2
  404e4c:	d273      	bcs.n	404f36 <_malloc_r+0x476>
  404e4e:	6889      	ldr	r1, [r1, #8]
  404e50:	458c      	cmp	ip, r1
  404e52:	d1f7      	bne.n	404e44 <_malloc_r+0x384>
  404e54:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404e58:	687b      	ldr	r3, [r7, #4]
  404e5a:	60e2      	str	r2, [r4, #12]
  404e5c:	f8c4 c008 	str.w	ip, [r4, #8]
  404e60:	6094      	str	r4, [r2, #8]
  404e62:	f8cc 400c 	str.w	r4, [ip, #12]
  404e66:	e68f      	b.n	404b88 <_malloc_r+0xc8>
  404e68:	19a1      	adds	r1, r4, r6
  404e6a:	f046 0c01 	orr.w	ip, r6, #1
  404e6e:	f042 0601 	orr.w	r6, r2, #1
  404e72:	f8c4 c004 	str.w	ip, [r4, #4]
  404e76:	4628      	mov	r0, r5
  404e78:	6179      	str	r1, [r7, #20]
  404e7a:	6139      	str	r1, [r7, #16]
  404e7c:	f8c1 e00c 	str.w	lr, [r1, #12]
  404e80:	f8c1 e008 	str.w	lr, [r1, #8]
  404e84:	604e      	str	r6, [r1, #4]
  404e86:	50e2      	str	r2, [r4, r3]
  404e88:	f000 fa36 	bl	4052f8 <__malloc_unlock>
  404e8c:	3408      	adds	r4, #8
  404e8e:	e6dd      	b.n	404c4c <_malloc_r+0x18c>
  404e90:	687b      	ldr	r3, [r7, #4]
  404e92:	e679      	b.n	404b88 <_malloc_r+0xc8>
  404e94:	f108 0801 	add.w	r8, r8, #1
  404e98:	f018 0f03 	tst.w	r8, #3
  404e9c:	f10c 0c08 	add.w	ip, ip, #8
  404ea0:	f47f ae85 	bne.w	404bae <_malloc_r+0xee>
  404ea4:	e02d      	b.n	404f02 <_malloc_r+0x442>
  404ea6:	68dc      	ldr	r4, [r3, #12]
  404ea8:	42a3      	cmp	r3, r4
  404eaa:	bf08      	it	eq
  404eac:	3002      	addeq	r0, #2
  404eae:	f43f ae3e 	beq.w	404b2e <_malloc_r+0x6e>
  404eb2:	e6bb      	b.n	404c2c <_malloc_r+0x16c>
  404eb4:	4419      	add	r1, r3
  404eb6:	461c      	mov	r4, r3
  404eb8:	684a      	ldr	r2, [r1, #4]
  404eba:	68db      	ldr	r3, [r3, #12]
  404ebc:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404ec0:	f042 0201 	orr.w	r2, r2, #1
  404ec4:	604a      	str	r2, [r1, #4]
  404ec6:	4628      	mov	r0, r5
  404ec8:	60f3      	str	r3, [r6, #12]
  404eca:	609e      	str	r6, [r3, #8]
  404ecc:	f000 fa14 	bl	4052f8 <__malloc_unlock>
  404ed0:	e6bc      	b.n	404c4c <_malloc_r+0x18c>
  404ed2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404ed6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404eda:	00c3      	lsls	r3, r0, #3
  404edc:	e612      	b.n	404b04 <_malloc_r+0x44>
  404ede:	099a      	lsrs	r2, r3, #6
  404ee0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404ee4:	00c9      	lsls	r1, r1, #3
  404ee6:	3238      	adds	r2, #56	; 0x38
  404ee8:	e7a4      	b.n	404e34 <_malloc_r+0x374>
  404eea:	42bc      	cmp	r4, r7
  404eec:	d054      	beq.n	404f98 <_malloc_r+0x4d8>
  404eee:	68bc      	ldr	r4, [r7, #8]
  404ef0:	6862      	ldr	r2, [r4, #4]
  404ef2:	f022 0203 	bic.w	r2, r2, #3
  404ef6:	e75d      	b.n	404db4 <_malloc_r+0x2f4>
  404ef8:	f859 3908 	ldr.w	r3, [r9], #-8
  404efc:	4599      	cmp	r9, r3
  404efe:	f040 8086 	bne.w	40500e <_malloc_r+0x54e>
  404f02:	f010 0f03 	tst.w	r0, #3
  404f06:	f100 30ff 	add.w	r0, r0, #4294967295
  404f0a:	d1f5      	bne.n	404ef8 <_malloc_r+0x438>
  404f0c:	687b      	ldr	r3, [r7, #4]
  404f0e:	ea23 0304 	bic.w	r3, r3, r4
  404f12:	607b      	str	r3, [r7, #4]
  404f14:	0064      	lsls	r4, r4, #1
  404f16:	429c      	cmp	r4, r3
  404f18:	f63f aec7 	bhi.w	404caa <_malloc_r+0x1ea>
  404f1c:	2c00      	cmp	r4, #0
  404f1e:	f43f aec4 	beq.w	404caa <_malloc_r+0x1ea>
  404f22:	421c      	tst	r4, r3
  404f24:	4640      	mov	r0, r8
  404f26:	f47f ae3e 	bne.w	404ba6 <_malloc_r+0xe6>
  404f2a:	0064      	lsls	r4, r4, #1
  404f2c:	421c      	tst	r4, r3
  404f2e:	f100 0004 	add.w	r0, r0, #4
  404f32:	d0fa      	beq.n	404f2a <_malloc_r+0x46a>
  404f34:	e637      	b.n	404ba6 <_malloc_r+0xe6>
  404f36:	468c      	mov	ip, r1
  404f38:	e78c      	b.n	404e54 <_malloc_r+0x394>
  404f3a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404f3e:	d815      	bhi.n	404f6c <_malloc_r+0x4ac>
  404f40:	0bf3      	lsrs	r3, r6, #15
  404f42:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404f46:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404f4a:	00c3      	lsls	r3, r0, #3
  404f4c:	e5da      	b.n	404b04 <_malloc_r+0x44>
  404f4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404f52:	e6ed      	b.n	404d30 <_malloc_r+0x270>
  404f54:	687b      	ldr	r3, [r7, #4]
  404f56:	1092      	asrs	r2, r2, #2
  404f58:	2101      	movs	r1, #1
  404f5a:	fa01 f202 	lsl.w	r2, r1, r2
  404f5e:	4313      	orrs	r3, r2
  404f60:	607b      	str	r3, [r7, #4]
  404f62:	4662      	mov	r2, ip
  404f64:	e779      	b.n	404e5a <_malloc_r+0x39a>
  404f66:	2301      	movs	r3, #1
  404f68:	6053      	str	r3, [r2, #4]
  404f6a:	e729      	b.n	404dc0 <_malloc_r+0x300>
  404f6c:	f240 5254 	movw	r2, #1364	; 0x554
  404f70:	4293      	cmp	r3, r2
  404f72:	d822      	bhi.n	404fba <_malloc_r+0x4fa>
  404f74:	0cb3      	lsrs	r3, r6, #18
  404f76:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404f7a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404f7e:	00c3      	lsls	r3, r0, #3
  404f80:	e5c0      	b.n	404b04 <_malloc_r+0x44>
  404f82:	f103 0b10 	add.w	fp, r3, #16
  404f86:	e6ae      	b.n	404ce6 <_malloc_r+0x226>
  404f88:	2a54      	cmp	r2, #84	; 0x54
  404f8a:	d829      	bhi.n	404fe0 <_malloc_r+0x520>
  404f8c:	0b1a      	lsrs	r2, r3, #12
  404f8e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404f92:	00c9      	lsls	r1, r1, #3
  404f94:	326e      	adds	r2, #110	; 0x6e
  404f96:	e74d      	b.n	404e34 <_malloc_r+0x374>
  404f98:	4b20      	ldr	r3, [pc, #128]	; (40501c <_malloc_r+0x55c>)
  404f9a:	6819      	ldr	r1, [r3, #0]
  404f9c:	4459      	add	r1, fp
  404f9e:	6019      	str	r1, [r3, #0]
  404fa0:	e6b2      	b.n	404d08 <_malloc_r+0x248>
  404fa2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404fa6:	2800      	cmp	r0, #0
  404fa8:	f47f aeae 	bne.w	404d08 <_malloc_r+0x248>
  404fac:	eb08 030b 	add.w	r3, r8, fp
  404fb0:	68ba      	ldr	r2, [r7, #8]
  404fb2:	f043 0301 	orr.w	r3, r3, #1
  404fb6:	6053      	str	r3, [r2, #4]
  404fb8:	e6ee      	b.n	404d98 <_malloc_r+0x2d8>
  404fba:	207f      	movs	r0, #127	; 0x7f
  404fbc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404fc0:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404fc4:	e59e      	b.n	404b04 <_malloc_r+0x44>
  404fc6:	f104 0108 	add.w	r1, r4, #8
  404fca:	4628      	mov	r0, r5
  404fcc:	9300      	str	r3, [sp, #0]
  404fce:	f7ff fc1b 	bl	404808 <_free_r>
  404fd2:	9b00      	ldr	r3, [sp, #0]
  404fd4:	6819      	ldr	r1, [r3, #0]
  404fd6:	e6df      	b.n	404d98 <_malloc_r+0x2d8>
  404fd8:	2001      	movs	r0, #1
  404fda:	f04f 0900 	mov.w	r9, #0
  404fde:	e6bc      	b.n	404d5a <_malloc_r+0x29a>
  404fe0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404fe4:	d805      	bhi.n	404ff2 <_malloc_r+0x532>
  404fe6:	0bda      	lsrs	r2, r3, #15
  404fe8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404fec:	00c9      	lsls	r1, r1, #3
  404fee:	3277      	adds	r2, #119	; 0x77
  404ff0:	e720      	b.n	404e34 <_malloc_r+0x374>
  404ff2:	f240 5154 	movw	r1, #1364	; 0x554
  404ff6:	428a      	cmp	r2, r1
  404ff8:	d805      	bhi.n	405006 <_malloc_r+0x546>
  404ffa:	0c9a      	lsrs	r2, r3, #18
  404ffc:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  405000:	00c9      	lsls	r1, r1, #3
  405002:	327c      	adds	r2, #124	; 0x7c
  405004:	e716      	b.n	404e34 <_malloc_r+0x374>
  405006:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40500a:	227e      	movs	r2, #126	; 0x7e
  40500c:	e712      	b.n	404e34 <_malloc_r+0x374>
  40500e:	687b      	ldr	r3, [r7, #4]
  405010:	e780      	b.n	404f14 <_malloc_r+0x454>
  405012:	08f0      	lsrs	r0, r6, #3
  405014:	f106 0308 	add.w	r3, r6, #8
  405018:	e600      	b.n	404c1c <_malloc_r+0x15c>
  40501a:	bf00      	nop
  40501c:	20000e20 	.word	0x20000e20

00405020 <__ascii_mbtowc>:
  405020:	b082      	sub	sp, #8
  405022:	b149      	cbz	r1, 405038 <__ascii_mbtowc+0x18>
  405024:	b15a      	cbz	r2, 40503e <__ascii_mbtowc+0x1e>
  405026:	b16b      	cbz	r3, 405044 <__ascii_mbtowc+0x24>
  405028:	7813      	ldrb	r3, [r2, #0]
  40502a:	600b      	str	r3, [r1, #0]
  40502c:	7812      	ldrb	r2, [r2, #0]
  40502e:	1c10      	adds	r0, r2, #0
  405030:	bf18      	it	ne
  405032:	2001      	movne	r0, #1
  405034:	b002      	add	sp, #8
  405036:	4770      	bx	lr
  405038:	a901      	add	r1, sp, #4
  40503a:	2a00      	cmp	r2, #0
  40503c:	d1f3      	bne.n	405026 <__ascii_mbtowc+0x6>
  40503e:	4610      	mov	r0, r2
  405040:	b002      	add	sp, #8
  405042:	4770      	bx	lr
  405044:	f06f 0001 	mvn.w	r0, #1
  405048:	e7f4      	b.n	405034 <__ascii_mbtowc+0x14>
  40504a:	bf00      	nop
  40504c:	0000      	movs	r0, r0
	...

00405050 <memchr>:
  405050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405054:	2a10      	cmp	r2, #16
  405056:	db2b      	blt.n	4050b0 <memchr+0x60>
  405058:	f010 0f07 	tst.w	r0, #7
  40505c:	d008      	beq.n	405070 <memchr+0x20>
  40505e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405062:	3a01      	subs	r2, #1
  405064:	428b      	cmp	r3, r1
  405066:	d02d      	beq.n	4050c4 <memchr+0x74>
  405068:	f010 0f07 	tst.w	r0, #7
  40506c:	b342      	cbz	r2, 4050c0 <memchr+0x70>
  40506e:	d1f6      	bne.n	40505e <memchr+0xe>
  405070:	b4f0      	push	{r4, r5, r6, r7}
  405072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40507a:	f022 0407 	bic.w	r4, r2, #7
  40507e:	f07f 0700 	mvns.w	r7, #0
  405082:	2300      	movs	r3, #0
  405084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405088:	3c08      	subs	r4, #8
  40508a:	ea85 0501 	eor.w	r5, r5, r1
  40508e:	ea86 0601 	eor.w	r6, r6, r1
  405092:	fa85 f547 	uadd8	r5, r5, r7
  405096:	faa3 f587 	sel	r5, r3, r7
  40509a:	fa86 f647 	uadd8	r6, r6, r7
  40509e:	faa5 f687 	sel	r6, r5, r7
  4050a2:	b98e      	cbnz	r6, 4050c8 <memchr+0x78>
  4050a4:	d1ee      	bne.n	405084 <memchr+0x34>
  4050a6:	bcf0      	pop	{r4, r5, r6, r7}
  4050a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4050ac:	f002 0207 	and.w	r2, r2, #7
  4050b0:	b132      	cbz	r2, 4050c0 <memchr+0x70>
  4050b2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4050b6:	3a01      	subs	r2, #1
  4050b8:	ea83 0301 	eor.w	r3, r3, r1
  4050bc:	b113      	cbz	r3, 4050c4 <memchr+0x74>
  4050be:	d1f8      	bne.n	4050b2 <memchr+0x62>
  4050c0:	2000      	movs	r0, #0
  4050c2:	4770      	bx	lr
  4050c4:	3801      	subs	r0, #1
  4050c6:	4770      	bx	lr
  4050c8:	2d00      	cmp	r5, #0
  4050ca:	bf06      	itte	eq
  4050cc:	4635      	moveq	r5, r6
  4050ce:	3803      	subeq	r0, #3
  4050d0:	3807      	subne	r0, #7
  4050d2:	f015 0f01 	tst.w	r5, #1
  4050d6:	d107      	bne.n	4050e8 <memchr+0x98>
  4050d8:	3001      	adds	r0, #1
  4050da:	f415 7f80 	tst.w	r5, #256	; 0x100
  4050de:	bf02      	ittt	eq
  4050e0:	3001      	addeq	r0, #1
  4050e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4050e6:	3001      	addeq	r0, #1
  4050e8:	bcf0      	pop	{r4, r5, r6, r7}
  4050ea:	3801      	subs	r0, #1
  4050ec:	4770      	bx	lr
  4050ee:	bf00      	nop

004050f0 <memcpy>:
  4050f0:	4684      	mov	ip, r0
  4050f2:	ea41 0300 	orr.w	r3, r1, r0
  4050f6:	f013 0303 	ands.w	r3, r3, #3
  4050fa:	d16d      	bne.n	4051d8 <memcpy+0xe8>
  4050fc:	3a40      	subs	r2, #64	; 0x40
  4050fe:	d341      	bcc.n	405184 <memcpy+0x94>
  405100:	f851 3b04 	ldr.w	r3, [r1], #4
  405104:	f840 3b04 	str.w	r3, [r0], #4
  405108:	f851 3b04 	ldr.w	r3, [r1], #4
  40510c:	f840 3b04 	str.w	r3, [r0], #4
  405110:	f851 3b04 	ldr.w	r3, [r1], #4
  405114:	f840 3b04 	str.w	r3, [r0], #4
  405118:	f851 3b04 	ldr.w	r3, [r1], #4
  40511c:	f840 3b04 	str.w	r3, [r0], #4
  405120:	f851 3b04 	ldr.w	r3, [r1], #4
  405124:	f840 3b04 	str.w	r3, [r0], #4
  405128:	f851 3b04 	ldr.w	r3, [r1], #4
  40512c:	f840 3b04 	str.w	r3, [r0], #4
  405130:	f851 3b04 	ldr.w	r3, [r1], #4
  405134:	f840 3b04 	str.w	r3, [r0], #4
  405138:	f851 3b04 	ldr.w	r3, [r1], #4
  40513c:	f840 3b04 	str.w	r3, [r0], #4
  405140:	f851 3b04 	ldr.w	r3, [r1], #4
  405144:	f840 3b04 	str.w	r3, [r0], #4
  405148:	f851 3b04 	ldr.w	r3, [r1], #4
  40514c:	f840 3b04 	str.w	r3, [r0], #4
  405150:	f851 3b04 	ldr.w	r3, [r1], #4
  405154:	f840 3b04 	str.w	r3, [r0], #4
  405158:	f851 3b04 	ldr.w	r3, [r1], #4
  40515c:	f840 3b04 	str.w	r3, [r0], #4
  405160:	f851 3b04 	ldr.w	r3, [r1], #4
  405164:	f840 3b04 	str.w	r3, [r0], #4
  405168:	f851 3b04 	ldr.w	r3, [r1], #4
  40516c:	f840 3b04 	str.w	r3, [r0], #4
  405170:	f851 3b04 	ldr.w	r3, [r1], #4
  405174:	f840 3b04 	str.w	r3, [r0], #4
  405178:	f851 3b04 	ldr.w	r3, [r1], #4
  40517c:	f840 3b04 	str.w	r3, [r0], #4
  405180:	3a40      	subs	r2, #64	; 0x40
  405182:	d2bd      	bcs.n	405100 <memcpy+0x10>
  405184:	3230      	adds	r2, #48	; 0x30
  405186:	d311      	bcc.n	4051ac <memcpy+0xbc>
  405188:	f851 3b04 	ldr.w	r3, [r1], #4
  40518c:	f840 3b04 	str.w	r3, [r0], #4
  405190:	f851 3b04 	ldr.w	r3, [r1], #4
  405194:	f840 3b04 	str.w	r3, [r0], #4
  405198:	f851 3b04 	ldr.w	r3, [r1], #4
  40519c:	f840 3b04 	str.w	r3, [r0], #4
  4051a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4051a4:	f840 3b04 	str.w	r3, [r0], #4
  4051a8:	3a10      	subs	r2, #16
  4051aa:	d2ed      	bcs.n	405188 <memcpy+0x98>
  4051ac:	320c      	adds	r2, #12
  4051ae:	d305      	bcc.n	4051bc <memcpy+0xcc>
  4051b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4051b4:	f840 3b04 	str.w	r3, [r0], #4
  4051b8:	3a04      	subs	r2, #4
  4051ba:	d2f9      	bcs.n	4051b0 <memcpy+0xc0>
  4051bc:	3204      	adds	r2, #4
  4051be:	d008      	beq.n	4051d2 <memcpy+0xe2>
  4051c0:	07d2      	lsls	r2, r2, #31
  4051c2:	bf1c      	itt	ne
  4051c4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4051c8:	f800 3b01 	strbne.w	r3, [r0], #1
  4051cc:	d301      	bcc.n	4051d2 <memcpy+0xe2>
  4051ce:	880b      	ldrh	r3, [r1, #0]
  4051d0:	8003      	strh	r3, [r0, #0]
  4051d2:	4660      	mov	r0, ip
  4051d4:	4770      	bx	lr
  4051d6:	bf00      	nop
  4051d8:	2a08      	cmp	r2, #8
  4051da:	d313      	bcc.n	405204 <memcpy+0x114>
  4051dc:	078b      	lsls	r3, r1, #30
  4051de:	d08d      	beq.n	4050fc <memcpy+0xc>
  4051e0:	f010 0303 	ands.w	r3, r0, #3
  4051e4:	d08a      	beq.n	4050fc <memcpy+0xc>
  4051e6:	f1c3 0304 	rsb	r3, r3, #4
  4051ea:	1ad2      	subs	r2, r2, r3
  4051ec:	07db      	lsls	r3, r3, #31
  4051ee:	bf1c      	itt	ne
  4051f0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4051f4:	f800 3b01 	strbne.w	r3, [r0], #1
  4051f8:	d380      	bcc.n	4050fc <memcpy+0xc>
  4051fa:	f831 3b02 	ldrh.w	r3, [r1], #2
  4051fe:	f820 3b02 	strh.w	r3, [r0], #2
  405202:	e77b      	b.n	4050fc <memcpy+0xc>
  405204:	3a04      	subs	r2, #4
  405206:	d3d9      	bcc.n	4051bc <memcpy+0xcc>
  405208:	3a01      	subs	r2, #1
  40520a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40520e:	f800 3b01 	strb.w	r3, [r0], #1
  405212:	d2f9      	bcs.n	405208 <memcpy+0x118>
  405214:	780b      	ldrb	r3, [r1, #0]
  405216:	7003      	strb	r3, [r0, #0]
  405218:	784b      	ldrb	r3, [r1, #1]
  40521a:	7043      	strb	r3, [r0, #1]
  40521c:	788b      	ldrb	r3, [r1, #2]
  40521e:	7083      	strb	r3, [r0, #2]
  405220:	4660      	mov	r0, ip
  405222:	4770      	bx	lr

00405224 <memmove>:
  405224:	4288      	cmp	r0, r1
  405226:	b5f0      	push	{r4, r5, r6, r7, lr}
  405228:	d90d      	bls.n	405246 <memmove+0x22>
  40522a:	188b      	adds	r3, r1, r2
  40522c:	4298      	cmp	r0, r3
  40522e:	d20a      	bcs.n	405246 <memmove+0x22>
  405230:	1884      	adds	r4, r0, r2
  405232:	2a00      	cmp	r2, #0
  405234:	d051      	beq.n	4052da <memmove+0xb6>
  405236:	4622      	mov	r2, r4
  405238:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40523c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405240:	4299      	cmp	r1, r3
  405242:	d1f9      	bne.n	405238 <memmove+0x14>
  405244:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405246:	2a0f      	cmp	r2, #15
  405248:	d948      	bls.n	4052dc <memmove+0xb8>
  40524a:	ea41 0300 	orr.w	r3, r1, r0
  40524e:	079b      	lsls	r3, r3, #30
  405250:	d146      	bne.n	4052e0 <memmove+0xbc>
  405252:	f100 0410 	add.w	r4, r0, #16
  405256:	f101 0310 	add.w	r3, r1, #16
  40525a:	4615      	mov	r5, r2
  40525c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405260:	f844 6c10 	str.w	r6, [r4, #-16]
  405264:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405268:	f844 6c0c 	str.w	r6, [r4, #-12]
  40526c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405270:	f844 6c08 	str.w	r6, [r4, #-8]
  405274:	3d10      	subs	r5, #16
  405276:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40527a:	f844 6c04 	str.w	r6, [r4, #-4]
  40527e:	2d0f      	cmp	r5, #15
  405280:	f103 0310 	add.w	r3, r3, #16
  405284:	f104 0410 	add.w	r4, r4, #16
  405288:	d8e8      	bhi.n	40525c <memmove+0x38>
  40528a:	f1a2 0310 	sub.w	r3, r2, #16
  40528e:	f023 030f 	bic.w	r3, r3, #15
  405292:	f002 0e0f 	and.w	lr, r2, #15
  405296:	3310      	adds	r3, #16
  405298:	f1be 0f03 	cmp.w	lr, #3
  40529c:	4419      	add	r1, r3
  40529e:	4403      	add	r3, r0
  4052a0:	d921      	bls.n	4052e6 <memmove+0xc2>
  4052a2:	1f1e      	subs	r6, r3, #4
  4052a4:	460d      	mov	r5, r1
  4052a6:	4674      	mov	r4, lr
  4052a8:	3c04      	subs	r4, #4
  4052aa:	f855 7b04 	ldr.w	r7, [r5], #4
  4052ae:	f846 7f04 	str.w	r7, [r6, #4]!
  4052b2:	2c03      	cmp	r4, #3
  4052b4:	d8f8      	bhi.n	4052a8 <memmove+0x84>
  4052b6:	f1ae 0404 	sub.w	r4, lr, #4
  4052ba:	f024 0403 	bic.w	r4, r4, #3
  4052be:	3404      	adds	r4, #4
  4052c0:	4421      	add	r1, r4
  4052c2:	4423      	add	r3, r4
  4052c4:	f002 0203 	and.w	r2, r2, #3
  4052c8:	b162      	cbz	r2, 4052e4 <memmove+0xc0>
  4052ca:	3b01      	subs	r3, #1
  4052cc:	440a      	add	r2, r1
  4052ce:	f811 4b01 	ldrb.w	r4, [r1], #1
  4052d2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4052d6:	428a      	cmp	r2, r1
  4052d8:	d1f9      	bne.n	4052ce <memmove+0xaa>
  4052da:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4052dc:	4603      	mov	r3, r0
  4052de:	e7f3      	b.n	4052c8 <memmove+0xa4>
  4052e0:	4603      	mov	r3, r0
  4052e2:	e7f2      	b.n	4052ca <memmove+0xa6>
  4052e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4052e6:	4672      	mov	r2, lr
  4052e8:	e7ee      	b.n	4052c8 <memmove+0xa4>
  4052ea:	bf00      	nop

004052ec <__malloc_lock>:
  4052ec:	4801      	ldr	r0, [pc, #4]	; (4052f4 <__malloc_lock+0x8>)
  4052ee:	f7ff bbad 	b.w	404a4c <__retarget_lock_acquire_recursive>
  4052f2:	bf00      	nop
  4052f4:	20000eac 	.word	0x20000eac

004052f8 <__malloc_unlock>:
  4052f8:	4801      	ldr	r0, [pc, #4]	; (405300 <__malloc_unlock+0x8>)
  4052fa:	f7ff bba9 	b.w	404a50 <__retarget_lock_release_recursive>
  4052fe:	bf00      	nop
  405300:	20000eac 	.word	0x20000eac

00405304 <_Balloc>:
  405304:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405306:	b570      	push	{r4, r5, r6, lr}
  405308:	4605      	mov	r5, r0
  40530a:	460c      	mov	r4, r1
  40530c:	b14b      	cbz	r3, 405322 <_Balloc+0x1e>
  40530e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  405312:	b180      	cbz	r0, 405336 <_Balloc+0x32>
  405314:	6802      	ldr	r2, [r0, #0]
  405316:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40531a:	2300      	movs	r3, #0
  40531c:	6103      	str	r3, [r0, #16]
  40531e:	60c3      	str	r3, [r0, #12]
  405320:	bd70      	pop	{r4, r5, r6, pc}
  405322:	2221      	movs	r2, #33	; 0x21
  405324:	2104      	movs	r1, #4
  405326:	f000 fde7 	bl	405ef8 <_calloc_r>
  40532a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40532c:	4603      	mov	r3, r0
  40532e:	2800      	cmp	r0, #0
  405330:	d1ed      	bne.n	40530e <_Balloc+0xa>
  405332:	2000      	movs	r0, #0
  405334:	bd70      	pop	{r4, r5, r6, pc}
  405336:	2101      	movs	r1, #1
  405338:	fa01 f604 	lsl.w	r6, r1, r4
  40533c:	1d72      	adds	r2, r6, #5
  40533e:	4628      	mov	r0, r5
  405340:	0092      	lsls	r2, r2, #2
  405342:	f000 fdd9 	bl	405ef8 <_calloc_r>
  405346:	2800      	cmp	r0, #0
  405348:	d0f3      	beq.n	405332 <_Balloc+0x2e>
  40534a:	6044      	str	r4, [r0, #4]
  40534c:	6086      	str	r6, [r0, #8]
  40534e:	e7e4      	b.n	40531a <_Balloc+0x16>

00405350 <_Bfree>:
  405350:	b131      	cbz	r1, 405360 <_Bfree+0x10>
  405352:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405354:	684a      	ldr	r2, [r1, #4]
  405356:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40535a:	6008      	str	r0, [r1, #0]
  40535c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405360:	4770      	bx	lr
  405362:	bf00      	nop

00405364 <__multadd>:
  405364:	b5f0      	push	{r4, r5, r6, r7, lr}
  405366:	690c      	ldr	r4, [r1, #16]
  405368:	b083      	sub	sp, #12
  40536a:	460d      	mov	r5, r1
  40536c:	4606      	mov	r6, r0
  40536e:	f101 0e14 	add.w	lr, r1, #20
  405372:	2700      	movs	r7, #0
  405374:	f8de 0000 	ldr.w	r0, [lr]
  405378:	b281      	uxth	r1, r0
  40537a:	fb02 3301 	mla	r3, r2, r1, r3
  40537e:	0c01      	lsrs	r1, r0, #16
  405380:	0c18      	lsrs	r0, r3, #16
  405382:	fb02 0101 	mla	r1, r2, r1, r0
  405386:	b29b      	uxth	r3, r3
  405388:	3701      	adds	r7, #1
  40538a:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40538e:	42bc      	cmp	r4, r7
  405390:	f84e 3b04 	str.w	r3, [lr], #4
  405394:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405398:	dcec      	bgt.n	405374 <__multadd+0x10>
  40539a:	b13b      	cbz	r3, 4053ac <__multadd+0x48>
  40539c:	68aa      	ldr	r2, [r5, #8]
  40539e:	4294      	cmp	r4, r2
  4053a0:	da07      	bge.n	4053b2 <__multadd+0x4e>
  4053a2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4053a6:	3401      	adds	r4, #1
  4053a8:	6153      	str	r3, [r2, #20]
  4053aa:	612c      	str	r4, [r5, #16]
  4053ac:	4628      	mov	r0, r5
  4053ae:	b003      	add	sp, #12
  4053b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4053b2:	6869      	ldr	r1, [r5, #4]
  4053b4:	9301      	str	r3, [sp, #4]
  4053b6:	3101      	adds	r1, #1
  4053b8:	4630      	mov	r0, r6
  4053ba:	f7ff ffa3 	bl	405304 <_Balloc>
  4053be:	692a      	ldr	r2, [r5, #16]
  4053c0:	3202      	adds	r2, #2
  4053c2:	f105 010c 	add.w	r1, r5, #12
  4053c6:	4607      	mov	r7, r0
  4053c8:	0092      	lsls	r2, r2, #2
  4053ca:	300c      	adds	r0, #12
  4053cc:	f7ff fe90 	bl	4050f0 <memcpy>
  4053d0:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4053d2:	6869      	ldr	r1, [r5, #4]
  4053d4:	9b01      	ldr	r3, [sp, #4]
  4053d6:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4053da:	6028      	str	r0, [r5, #0]
  4053dc:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4053e0:	463d      	mov	r5, r7
  4053e2:	e7de      	b.n	4053a2 <__multadd+0x3e>

004053e4 <__hi0bits>:
  4053e4:	0c02      	lsrs	r2, r0, #16
  4053e6:	0412      	lsls	r2, r2, #16
  4053e8:	4603      	mov	r3, r0
  4053ea:	b9b2      	cbnz	r2, 40541a <__hi0bits+0x36>
  4053ec:	0403      	lsls	r3, r0, #16
  4053ee:	2010      	movs	r0, #16
  4053f0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4053f4:	bf04      	itt	eq
  4053f6:	021b      	lsleq	r3, r3, #8
  4053f8:	3008      	addeq	r0, #8
  4053fa:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4053fe:	bf04      	itt	eq
  405400:	011b      	lsleq	r3, r3, #4
  405402:	3004      	addeq	r0, #4
  405404:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  405408:	bf04      	itt	eq
  40540a:	009b      	lsleq	r3, r3, #2
  40540c:	3002      	addeq	r0, #2
  40540e:	2b00      	cmp	r3, #0
  405410:	db02      	blt.n	405418 <__hi0bits+0x34>
  405412:	005b      	lsls	r3, r3, #1
  405414:	d403      	bmi.n	40541e <__hi0bits+0x3a>
  405416:	2020      	movs	r0, #32
  405418:	4770      	bx	lr
  40541a:	2000      	movs	r0, #0
  40541c:	e7e8      	b.n	4053f0 <__hi0bits+0xc>
  40541e:	3001      	adds	r0, #1
  405420:	4770      	bx	lr
  405422:	bf00      	nop

00405424 <__lo0bits>:
  405424:	6803      	ldr	r3, [r0, #0]
  405426:	f013 0207 	ands.w	r2, r3, #7
  40542a:	4601      	mov	r1, r0
  40542c:	d007      	beq.n	40543e <__lo0bits+0x1a>
  40542e:	07da      	lsls	r2, r3, #31
  405430:	d421      	bmi.n	405476 <__lo0bits+0x52>
  405432:	0798      	lsls	r0, r3, #30
  405434:	d421      	bmi.n	40547a <__lo0bits+0x56>
  405436:	089b      	lsrs	r3, r3, #2
  405438:	600b      	str	r3, [r1, #0]
  40543a:	2002      	movs	r0, #2
  40543c:	4770      	bx	lr
  40543e:	b298      	uxth	r0, r3
  405440:	b198      	cbz	r0, 40546a <__lo0bits+0x46>
  405442:	4610      	mov	r0, r2
  405444:	f013 0fff 	tst.w	r3, #255	; 0xff
  405448:	bf04      	itt	eq
  40544a:	0a1b      	lsreq	r3, r3, #8
  40544c:	3008      	addeq	r0, #8
  40544e:	071a      	lsls	r2, r3, #28
  405450:	bf04      	itt	eq
  405452:	091b      	lsreq	r3, r3, #4
  405454:	3004      	addeq	r0, #4
  405456:	079a      	lsls	r2, r3, #30
  405458:	bf04      	itt	eq
  40545a:	089b      	lsreq	r3, r3, #2
  40545c:	3002      	addeq	r0, #2
  40545e:	07da      	lsls	r2, r3, #31
  405460:	d407      	bmi.n	405472 <__lo0bits+0x4e>
  405462:	085b      	lsrs	r3, r3, #1
  405464:	d104      	bne.n	405470 <__lo0bits+0x4c>
  405466:	2020      	movs	r0, #32
  405468:	4770      	bx	lr
  40546a:	0c1b      	lsrs	r3, r3, #16
  40546c:	2010      	movs	r0, #16
  40546e:	e7e9      	b.n	405444 <__lo0bits+0x20>
  405470:	3001      	adds	r0, #1
  405472:	600b      	str	r3, [r1, #0]
  405474:	4770      	bx	lr
  405476:	2000      	movs	r0, #0
  405478:	4770      	bx	lr
  40547a:	085b      	lsrs	r3, r3, #1
  40547c:	600b      	str	r3, [r1, #0]
  40547e:	2001      	movs	r0, #1
  405480:	4770      	bx	lr
  405482:	bf00      	nop

00405484 <__i2b>:
  405484:	b510      	push	{r4, lr}
  405486:	460c      	mov	r4, r1
  405488:	2101      	movs	r1, #1
  40548a:	f7ff ff3b 	bl	405304 <_Balloc>
  40548e:	2201      	movs	r2, #1
  405490:	6144      	str	r4, [r0, #20]
  405492:	6102      	str	r2, [r0, #16]
  405494:	bd10      	pop	{r4, pc}
  405496:	bf00      	nop

00405498 <__multiply>:
  405498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40549c:	690c      	ldr	r4, [r1, #16]
  40549e:	6915      	ldr	r5, [r2, #16]
  4054a0:	42ac      	cmp	r4, r5
  4054a2:	b083      	sub	sp, #12
  4054a4:	468b      	mov	fp, r1
  4054a6:	4616      	mov	r6, r2
  4054a8:	da04      	bge.n	4054b4 <__multiply+0x1c>
  4054aa:	4622      	mov	r2, r4
  4054ac:	46b3      	mov	fp, r6
  4054ae:	462c      	mov	r4, r5
  4054b0:	460e      	mov	r6, r1
  4054b2:	4615      	mov	r5, r2
  4054b4:	f8db 3008 	ldr.w	r3, [fp, #8]
  4054b8:	f8db 1004 	ldr.w	r1, [fp, #4]
  4054bc:	eb04 0805 	add.w	r8, r4, r5
  4054c0:	4598      	cmp	r8, r3
  4054c2:	bfc8      	it	gt
  4054c4:	3101      	addgt	r1, #1
  4054c6:	f7ff ff1d 	bl	405304 <_Balloc>
  4054ca:	f100 0914 	add.w	r9, r0, #20
  4054ce:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4054d2:	45d1      	cmp	r9, sl
  4054d4:	9000      	str	r0, [sp, #0]
  4054d6:	d205      	bcs.n	4054e4 <__multiply+0x4c>
  4054d8:	464b      	mov	r3, r9
  4054da:	2100      	movs	r1, #0
  4054dc:	f843 1b04 	str.w	r1, [r3], #4
  4054e0:	459a      	cmp	sl, r3
  4054e2:	d8fb      	bhi.n	4054dc <__multiply+0x44>
  4054e4:	f106 0c14 	add.w	ip, r6, #20
  4054e8:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4054ec:	f10b 0b14 	add.w	fp, fp, #20
  4054f0:	459c      	cmp	ip, r3
  4054f2:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4054f6:	d24c      	bcs.n	405592 <__multiply+0xfa>
  4054f8:	f8cd a004 	str.w	sl, [sp, #4]
  4054fc:	469a      	mov	sl, r3
  4054fe:	f8dc 5000 	ldr.w	r5, [ip]
  405502:	b2af      	uxth	r7, r5
  405504:	b1ef      	cbz	r7, 405542 <__multiply+0xaa>
  405506:	2100      	movs	r1, #0
  405508:	464d      	mov	r5, r9
  40550a:	465e      	mov	r6, fp
  40550c:	460c      	mov	r4, r1
  40550e:	f856 2b04 	ldr.w	r2, [r6], #4
  405512:	6828      	ldr	r0, [r5, #0]
  405514:	b293      	uxth	r3, r2
  405516:	b281      	uxth	r1, r0
  405518:	fb07 1303 	mla	r3, r7, r3, r1
  40551c:	0c12      	lsrs	r2, r2, #16
  40551e:	0c01      	lsrs	r1, r0, #16
  405520:	4423      	add	r3, r4
  405522:	fb07 1102 	mla	r1, r7, r2, r1
  405526:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40552a:	b29b      	uxth	r3, r3
  40552c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405530:	45b6      	cmp	lr, r6
  405532:	f845 3b04 	str.w	r3, [r5], #4
  405536:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40553a:	d8e8      	bhi.n	40550e <__multiply+0x76>
  40553c:	602c      	str	r4, [r5, #0]
  40553e:	f8dc 5000 	ldr.w	r5, [ip]
  405542:	0c2d      	lsrs	r5, r5, #16
  405544:	d01d      	beq.n	405582 <__multiply+0xea>
  405546:	f8d9 3000 	ldr.w	r3, [r9]
  40554a:	4648      	mov	r0, r9
  40554c:	461c      	mov	r4, r3
  40554e:	4659      	mov	r1, fp
  405550:	2200      	movs	r2, #0
  405552:	880e      	ldrh	r6, [r1, #0]
  405554:	0c24      	lsrs	r4, r4, #16
  405556:	fb05 4406 	mla	r4, r5, r6, r4
  40555a:	4422      	add	r2, r4
  40555c:	b29b      	uxth	r3, r3
  40555e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405562:	f840 3b04 	str.w	r3, [r0], #4
  405566:	f851 3b04 	ldr.w	r3, [r1], #4
  40556a:	6804      	ldr	r4, [r0, #0]
  40556c:	0c1b      	lsrs	r3, r3, #16
  40556e:	b2a6      	uxth	r6, r4
  405570:	fb05 6303 	mla	r3, r5, r3, r6
  405574:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405578:	458e      	cmp	lr, r1
  40557a:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40557e:	d8e8      	bhi.n	405552 <__multiply+0xba>
  405580:	6003      	str	r3, [r0, #0]
  405582:	f10c 0c04 	add.w	ip, ip, #4
  405586:	45e2      	cmp	sl, ip
  405588:	f109 0904 	add.w	r9, r9, #4
  40558c:	d8b7      	bhi.n	4054fe <__multiply+0x66>
  40558e:	f8dd a004 	ldr.w	sl, [sp, #4]
  405592:	f1b8 0f00 	cmp.w	r8, #0
  405596:	dd0b      	ble.n	4055b0 <__multiply+0x118>
  405598:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40559c:	f1aa 0a04 	sub.w	sl, sl, #4
  4055a0:	b11b      	cbz	r3, 4055aa <__multiply+0x112>
  4055a2:	e005      	b.n	4055b0 <__multiply+0x118>
  4055a4:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4055a8:	b913      	cbnz	r3, 4055b0 <__multiply+0x118>
  4055aa:	f1b8 0801 	subs.w	r8, r8, #1
  4055ae:	d1f9      	bne.n	4055a4 <__multiply+0x10c>
  4055b0:	9800      	ldr	r0, [sp, #0]
  4055b2:	f8c0 8010 	str.w	r8, [r0, #16]
  4055b6:	b003      	add	sp, #12
  4055b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004055bc <__pow5mult>:
  4055bc:	f012 0303 	ands.w	r3, r2, #3
  4055c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4055c4:	4614      	mov	r4, r2
  4055c6:	4607      	mov	r7, r0
  4055c8:	d12e      	bne.n	405628 <__pow5mult+0x6c>
  4055ca:	460d      	mov	r5, r1
  4055cc:	10a4      	asrs	r4, r4, #2
  4055ce:	d01c      	beq.n	40560a <__pow5mult+0x4e>
  4055d0:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4055d2:	b396      	cbz	r6, 40563a <__pow5mult+0x7e>
  4055d4:	07e3      	lsls	r3, r4, #31
  4055d6:	f04f 0800 	mov.w	r8, #0
  4055da:	d406      	bmi.n	4055ea <__pow5mult+0x2e>
  4055dc:	1064      	asrs	r4, r4, #1
  4055de:	d014      	beq.n	40560a <__pow5mult+0x4e>
  4055e0:	6830      	ldr	r0, [r6, #0]
  4055e2:	b1a8      	cbz	r0, 405610 <__pow5mult+0x54>
  4055e4:	4606      	mov	r6, r0
  4055e6:	07e3      	lsls	r3, r4, #31
  4055e8:	d5f8      	bpl.n	4055dc <__pow5mult+0x20>
  4055ea:	4632      	mov	r2, r6
  4055ec:	4629      	mov	r1, r5
  4055ee:	4638      	mov	r0, r7
  4055f0:	f7ff ff52 	bl	405498 <__multiply>
  4055f4:	b1b5      	cbz	r5, 405624 <__pow5mult+0x68>
  4055f6:	686a      	ldr	r2, [r5, #4]
  4055f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4055fa:	1064      	asrs	r4, r4, #1
  4055fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405600:	6029      	str	r1, [r5, #0]
  405602:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  405606:	4605      	mov	r5, r0
  405608:	d1ea      	bne.n	4055e0 <__pow5mult+0x24>
  40560a:	4628      	mov	r0, r5
  40560c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405610:	4632      	mov	r2, r6
  405612:	4631      	mov	r1, r6
  405614:	4638      	mov	r0, r7
  405616:	f7ff ff3f 	bl	405498 <__multiply>
  40561a:	6030      	str	r0, [r6, #0]
  40561c:	f8c0 8000 	str.w	r8, [r0]
  405620:	4606      	mov	r6, r0
  405622:	e7e0      	b.n	4055e6 <__pow5mult+0x2a>
  405624:	4605      	mov	r5, r0
  405626:	e7d9      	b.n	4055dc <__pow5mult+0x20>
  405628:	1e5a      	subs	r2, r3, #1
  40562a:	4d0b      	ldr	r5, [pc, #44]	; (405658 <__pow5mult+0x9c>)
  40562c:	2300      	movs	r3, #0
  40562e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405632:	f7ff fe97 	bl	405364 <__multadd>
  405636:	4605      	mov	r5, r0
  405638:	e7c8      	b.n	4055cc <__pow5mult+0x10>
  40563a:	2101      	movs	r1, #1
  40563c:	4638      	mov	r0, r7
  40563e:	f7ff fe61 	bl	405304 <_Balloc>
  405642:	f240 2171 	movw	r1, #625	; 0x271
  405646:	2201      	movs	r2, #1
  405648:	2300      	movs	r3, #0
  40564a:	6141      	str	r1, [r0, #20]
  40564c:	6102      	str	r2, [r0, #16]
  40564e:	4606      	mov	r6, r0
  405650:	64b8      	str	r0, [r7, #72]	; 0x48
  405652:	6003      	str	r3, [r0, #0]
  405654:	e7be      	b.n	4055d4 <__pow5mult+0x18>
  405656:	bf00      	nop
  405658:	00407618 	.word	0x00407618

0040565c <__lshift>:
  40565c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405660:	4691      	mov	r9, r2
  405662:	690a      	ldr	r2, [r1, #16]
  405664:	688b      	ldr	r3, [r1, #8]
  405666:	ea4f 1469 	mov.w	r4, r9, asr #5
  40566a:	eb04 0802 	add.w	r8, r4, r2
  40566e:	f108 0501 	add.w	r5, r8, #1
  405672:	429d      	cmp	r5, r3
  405674:	460e      	mov	r6, r1
  405676:	4607      	mov	r7, r0
  405678:	6849      	ldr	r1, [r1, #4]
  40567a:	dd04      	ble.n	405686 <__lshift+0x2a>
  40567c:	005b      	lsls	r3, r3, #1
  40567e:	429d      	cmp	r5, r3
  405680:	f101 0101 	add.w	r1, r1, #1
  405684:	dcfa      	bgt.n	40567c <__lshift+0x20>
  405686:	4638      	mov	r0, r7
  405688:	f7ff fe3c 	bl	405304 <_Balloc>
  40568c:	2c00      	cmp	r4, #0
  40568e:	f100 0314 	add.w	r3, r0, #20
  405692:	dd06      	ble.n	4056a2 <__lshift+0x46>
  405694:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405698:	2100      	movs	r1, #0
  40569a:	f843 1b04 	str.w	r1, [r3], #4
  40569e:	429a      	cmp	r2, r3
  4056a0:	d1fb      	bne.n	40569a <__lshift+0x3e>
  4056a2:	6934      	ldr	r4, [r6, #16]
  4056a4:	f106 0114 	add.w	r1, r6, #20
  4056a8:	f019 091f 	ands.w	r9, r9, #31
  4056ac:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4056b0:	d01d      	beq.n	4056ee <__lshift+0x92>
  4056b2:	f1c9 0c20 	rsb	ip, r9, #32
  4056b6:	2200      	movs	r2, #0
  4056b8:	680c      	ldr	r4, [r1, #0]
  4056ba:	fa04 f409 	lsl.w	r4, r4, r9
  4056be:	4314      	orrs	r4, r2
  4056c0:	f843 4b04 	str.w	r4, [r3], #4
  4056c4:	f851 2b04 	ldr.w	r2, [r1], #4
  4056c8:	458e      	cmp	lr, r1
  4056ca:	fa22 f20c 	lsr.w	r2, r2, ip
  4056ce:	d8f3      	bhi.n	4056b8 <__lshift+0x5c>
  4056d0:	601a      	str	r2, [r3, #0]
  4056d2:	b10a      	cbz	r2, 4056d8 <__lshift+0x7c>
  4056d4:	f108 0502 	add.w	r5, r8, #2
  4056d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4056da:	6872      	ldr	r2, [r6, #4]
  4056dc:	3d01      	subs	r5, #1
  4056de:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4056e2:	6105      	str	r5, [r0, #16]
  4056e4:	6031      	str	r1, [r6, #0]
  4056e6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4056ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4056ee:	3b04      	subs	r3, #4
  4056f0:	f851 2b04 	ldr.w	r2, [r1], #4
  4056f4:	f843 2f04 	str.w	r2, [r3, #4]!
  4056f8:	458e      	cmp	lr, r1
  4056fa:	d8f9      	bhi.n	4056f0 <__lshift+0x94>
  4056fc:	e7ec      	b.n	4056d8 <__lshift+0x7c>
  4056fe:	bf00      	nop

00405700 <__mcmp>:
  405700:	b430      	push	{r4, r5}
  405702:	690b      	ldr	r3, [r1, #16]
  405704:	4605      	mov	r5, r0
  405706:	6900      	ldr	r0, [r0, #16]
  405708:	1ac0      	subs	r0, r0, r3
  40570a:	d10f      	bne.n	40572c <__mcmp+0x2c>
  40570c:	009b      	lsls	r3, r3, #2
  40570e:	3514      	adds	r5, #20
  405710:	3114      	adds	r1, #20
  405712:	4419      	add	r1, r3
  405714:	442b      	add	r3, r5
  405716:	e001      	b.n	40571c <__mcmp+0x1c>
  405718:	429d      	cmp	r5, r3
  40571a:	d207      	bcs.n	40572c <__mcmp+0x2c>
  40571c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405720:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405724:	4294      	cmp	r4, r2
  405726:	d0f7      	beq.n	405718 <__mcmp+0x18>
  405728:	d302      	bcc.n	405730 <__mcmp+0x30>
  40572a:	2001      	movs	r0, #1
  40572c:	bc30      	pop	{r4, r5}
  40572e:	4770      	bx	lr
  405730:	f04f 30ff 	mov.w	r0, #4294967295
  405734:	e7fa      	b.n	40572c <__mcmp+0x2c>
  405736:	bf00      	nop

00405738 <__mdiff>:
  405738:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40573c:	690f      	ldr	r7, [r1, #16]
  40573e:	460e      	mov	r6, r1
  405740:	6911      	ldr	r1, [r2, #16]
  405742:	1a7f      	subs	r7, r7, r1
  405744:	2f00      	cmp	r7, #0
  405746:	4690      	mov	r8, r2
  405748:	d117      	bne.n	40577a <__mdiff+0x42>
  40574a:	0089      	lsls	r1, r1, #2
  40574c:	f106 0514 	add.w	r5, r6, #20
  405750:	f102 0e14 	add.w	lr, r2, #20
  405754:	186b      	adds	r3, r5, r1
  405756:	4471      	add	r1, lr
  405758:	e001      	b.n	40575e <__mdiff+0x26>
  40575a:	429d      	cmp	r5, r3
  40575c:	d25c      	bcs.n	405818 <__mdiff+0xe0>
  40575e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  405762:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  405766:	42a2      	cmp	r2, r4
  405768:	d0f7      	beq.n	40575a <__mdiff+0x22>
  40576a:	d25e      	bcs.n	40582a <__mdiff+0xf2>
  40576c:	4633      	mov	r3, r6
  40576e:	462c      	mov	r4, r5
  405770:	4646      	mov	r6, r8
  405772:	4675      	mov	r5, lr
  405774:	4698      	mov	r8, r3
  405776:	2701      	movs	r7, #1
  405778:	e005      	b.n	405786 <__mdiff+0x4e>
  40577a:	db58      	blt.n	40582e <__mdiff+0xf6>
  40577c:	f106 0514 	add.w	r5, r6, #20
  405780:	f108 0414 	add.w	r4, r8, #20
  405784:	2700      	movs	r7, #0
  405786:	6871      	ldr	r1, [r6, #4]
  405788:	f7ff fdbc 	bl	405304 <_Balloc>
  40578c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405790:	6936      	ldr	r6, [r6, #16]
  405792:	60c7      	str	r7, [r0, #12]
  405794:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405798:	46a6      	mov	lr, r4
  40579a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40579e:	f100 0414 	add.w	r4, r0, #20
  4057a2:	2300      	movs	r3, #0
  4057a4:	f85e 1b04 	ldr.w	r1, [lr], #4
  4057a8:	f855 8b04 	ldr.w	r8, [r5], #4
  4057ac:	b28a      	uxth	r2, r1
  4057ae:	fa13 f388 	uxtah	r3, r3, r8
  4057b2:	0c09      	lsrs	r1, r1, #16
  4057b4:	1a9a      	subs	r2, r3, r2
  4057b6:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4057ba:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4057be:	b292      	uxth	r2, r2
  4057c0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4057c4:	45f4      	cmp	ip, lr
  4057c6:	f844 2b04 	str.w	r2, [r4], #4
  4057ca:	ea4f 4323 	mov.w	r3, r3, asr #16
  4057ce:	d8e9      	bhi.n	4057a4 <__mdiff+0x6c>
  4057d0:	42af      	cmp	r7, r5
  4057d2:	d917      	bls.n	405804 <__mdiff+0xcc>
  4057d4:	46a4      	mov	ip, r4
  4057d6:	46ae      	mov	lr, r5
  4057d8:	f85e 2b04 	ldr.w	r2, [lr], #4
  4057dc:	fa13 f382 	uxtah	r3, r3, r2
  4057e0:	1419      	asrs	r1, r3, #16
  4057e2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4057e6:	b29b      	uxth	r3, r3
  4057e8:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4057ec:	4577      	cmp	r7, lr
  4057ee:	f84c 2b04 	str.w	r2, [ip], #4
  4057f2:	ea4f 4321 	mov.w	r3, r1, asr #16
  4057f6:	d8ef      	bhi.n	4057d8 <__mdiff+0xa0>
  4057f8:	43ed      	mvns	r5, r5
  4057fa:	442f      	add	r7, r5
  4057fc:	f027 0703 	bic.w	r7, r7, #3
  405800:	3704      	adds	r7, #4
  405802:	443c      	add	r4, r7
  405804:	3c04      	subs	r4, #4
  405806:	b922      	cbnz	r2, 405812 <__mdiff+0xda>
  405808:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40580c:	3e01      	subs	r6, #1
  40580e:	2b00      	cmp	r3, #0
  405810:	d0fa      	beq.n	405808 <__mdiff+0xd0>
  405812:	6106      	str	r6, [r0, #16]
  405814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405818:	2100      	movs	r1, #0
  40581a:	f7ff fd73 	bl	405304 <_Balloc>
  40581e:	2201      	movs	r2, #1
  405820:	2300      	movs	r3, #0
  405822:	6102      	str	r2, [r0, #16]
  405824:	6143      	str	r3, [r0, #20]
  405826:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40582a:	4674      	mov	r4, lr
  40582c:	e7ab      	b.n	405786 <__mdiff+0x4e>
  40582e:	4633      	mov	r3, r6
  405830:	f106 0414 	add.w	r4, r6, #20
  405834:	f102 0514 	add.w	r5, r2, #20
  405838:	4616      	mov	r6, r2
  40583a:	2701      	movs	r7, #1
  40583c:	4698      	mov	r8, r3
  40583e:	e7a2      	b.n	405786 <__mdiff+0x4e>

00405840 <__d2b>:
  405840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405844:	b082      	sub	sp, #8
  405846:	2101      	movs	r1, #1
  405848:	461c      	mov	r4, r3
  40584a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40584e:	4615      	mov	r5, r2
  405850:	9e08      	ldr	r6, [sp, #32]
  405852:	f7ff fd57 	bl	405304 <_Balloc>
  405856:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40585a:	4680      	mov	r8, r0
  40585c:	b10f      	cbz	r7, 405862 <__d2b+0x22>
  40585e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405862:	9401      	str	r4, [sp, #4]
  405864:	b31d      	cbz	r5, 4058ae <__d2b+0x6e>
  405866:	a802      	add	r0, sp, #8
  405868:	f840 5d08 	str.w	r5, [r0, #-8]!
  40586c:	f7ff fdda 	bl	405424 <__lo0bits>
  405870:	2800      	cmp	r0, #0
  405872:	d134      	bne.n	4058de <__d2b+0x9e>
  405874:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405878:	f8c8 2014 	str.w	r2, [r8, #20]
  40587c:	2b00      	cmp	r3, #0
  40587e:	bf0c      	ite	eq
  405880:	2101      	moveq	r1, #1
  405882:	2102      	movne	r1, #2
  405884:	f8c8 3018 	str.w	r3, [r8, #24]
  405888:	f8c8 1010 	str.w	r1, [r8, #16]
  40588c:	b9df      	cbnz	r7, 4058c6 <__d2b+0x86>
  40588e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  405892:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405896:	6030      	str	r0, [r6, #0]
  405898:	6918      	ldr	r0, [r3, #16]
  40589a:	f7ff fda3 	bl	4053e4 <__hi0bits>
  40589e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4058a0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4058a4:	6018      	str	r0, [r3, #0]
  4058a6:	4640      	mov	r0, r8
  4058a8:	b002      	add	sp, #8
  4058aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4058ae:	a801      	add	r0, sp, #4
  4058b0:	f7ff fdb8 	bl	405424 <__lo0bits>
  4058b4:	9b01      	ldr	r3, [sp, #4]
  4058b6:	f8c8 3014 	str.w	r3, [r8, #20]
  4058ba:	2101      	movs	r1, #1
  4058bc:	3020      	adds	r0, #32
  4058be:	f8c8 1010 	str.w	r1, [r8, #16]
  4058c2:	2f00      	cmp	r7, #0
  4058c4:	d0e3      	beq.n	40588e <__d2b+0x4e>
  4058c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4058c8:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4058cc:	4407      	add	r7, r0
  4058ce:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4058d2:	6037      	str	r7, [r6, #0]
  4058d4:	6018      	str	r0, [r3, #0]
  4058d6:	4640      	mov	r0, r8
  4058d8:	b002      	add	sp, #8
  4058da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4058de:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4058e2:	f1c0 0220 	rsb	r2, r0, #32
  4058e6:	fa03 f202 	lsl.w	r2, r3, r2
  4058ea:	430a      	orrs	r2, r1
  4058ec:	40c3      	lsrs	r3, r0
  4058ee:	9301      	str	r3, [sp, #4]
  4058f0:	f8c8 2014 	str.w	r2, [r8, #20]
  4058f4:	e7c2      	b.n	40587c <__d2b+0x3c>
  4058f6:	bf00      	nop

004058f8 <_realloc_r>:
  4058f8:	2900      	cmp	r1, #0
  4058fa:	f000 8095 	beq.w	405a28 <_realloc_r+0x130>
  4058fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405902:	460d      	mov	r5, r1
  405904:	4616      	mov	r6, r2
  405906:	b083      	sub	sp, #12
  405908:	4680      	mov	r8, r0
  40590a:	f106 070b 	add.w	r7, r6, #11
  40590e:	f7ff fced 	bl	4052ec <__malloc_lock>
  405912:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405916:	2f16      	cmp	r7, #22
  405918:	f02e 0403 	bic.w	r4, lr, #3
  40591c:	f1a5 0908 	sub.w	r9, r5, #8
  405920:	d83c      	bhi.n	40599c <_realloc_r+0xa4>
  405922:	2210      	movs	r2, #16
  405924:	4617      	mov	r7, r2
  405926:	42be      	cmp	r6, r7
  405928:	d83d      	bhi.n	4059a6 <_realloc_r+0xae>
  40592a:	4294      	cmp	r4, r2
  40592c:	da43      	bge.n	4059b6 <_realloc_r+0xbe>
  40592e:	4bc4      	ldr	r3, [pc, #784]	; (405c40 <_realloc_r+0x348>)
  405930:	6899      	ldr	r1, [r3, #8]
  405932:	eb09 0004 	add.w	r0, r9, r4
  405936:	4288      	cmp	r0, r1
  405938:	f000 80b4 	beq.w	405aa4 <_realloc_r+0x1ac>
  40593c:	6843      	ldr	r3, [r0, #4]
  40593e:	f023 0101 	bic.w	r1, r3, #1
  405942:	4401      	add	r1, r0
  405944:	6849      	ldr	r1, [r1, #4]
  405946:	07c9      	lsls	r1, r1, #31
  405948:	d54c      	bpl.n	4059e4 <_realloc_r+0xec>
  40594a:	f01e 0f01 	tst.w	lr, #1
  40594e:	f000 809b 	beq.w	405a88 <_realloc_r+0x190>
  405952:	4631      	mov	r1, r6
  405954:	4640      	mov	r0, r8
  405956:	f7ff f8b3 	bl	404ac0 <_malloc_r>
  40595a:	4606      	mov	r6, r0
  40595c:	2800      	cmp	r0, #0
  40595e:	d03a      	beq.n	4059d6 <_realloc_r+0xde>
  405960:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405964:	f023 0301 	bic.w	r3, r3, #1
  405968:	444b      	add	r3, r9
  40596a:	f1a0 0208 	sub.w	r2, r0, #8
  40596e:	429a      	cmp	r2, r3
  405970:	f000 8121 	beq.w	405bb6 <_realloc_r+0x2be>
  405974:	1f22      	subs	r2, r4, #4
  405976:	2a24      	cmp	r2, #36	; 0x24
  405978:	f200 8107 	bhi.w	405b8a <_realloc_r+0x292>
  40597c:	2a13      	cmp	r2, #19
  40597e:	f200 80db 	bhi.w	405b38 <_realloc_r+0x240>
  405982:	4603      	mov	r3, r0
  405984:	462a      	mov	r2, r5
  405986:	6811      	ldr	r1, [r2, #0]
  405988:	6019      	str	r1, [r3, #0]
  40598a:	6851      	ldr	r1, [r2, #4]
  40598c:	6059      	str	r1, [r3, #4]
  40598e:	6892      	ldr	r2, [r2, #8]
  405990:	609a      	str	r2, [r3, #8]
  405992:	4629      	mov	r1, r5
  405994:	4640      	mov	r0, r8
  405996:	f7fe ff37 	bl	404808 <_free_r>
  40599a:	e01c      	b.n	4059d6 <_realloc_r+0xde>
  40599c:	f027 0707 	bic.w	r7, r7, #7
  4059a0:	2f00      	cmp	r7, #0
  4059a2:	463a      	mov	r2, r7
  4059a4:	dabf      	bge.n	405926 <_realloc_r+0x2e>
  4059a6:	2600      	movs	r6, #0
  4059a8:	230c      	movs	r3, #12
  4059aa:	4630      	mov	r0, r6
  4059ac:	f8c8 3000 	str.w	r3, [r8]
  4059b0:	b003      	add	sp, #12
  4059b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059b6:	462e      	mov	r6, r5
  4059b8:	1be3      	subs	r3, r4, r7
  4059ba:	2b0f      	cmp	r3, #15
  4059bc:	d81e      	bhi.n	4059fc <_realloc_r+0x104>
  4059be:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4059c2:	f003 0301 	and.w	r3, r3, #1
  4059c6:	4323      	orrs	r3, r4
  4059c8:	444c      	add	r4, r9
  4059ca:	f8c9 3004 	str.w	r3, [r9, #4]
  4059ce:	6863      	ldr	r3, [r4, #4]
  4059d0:	f043 0301 	orr.w	r3, r3, #1
  4059d4:	6063      	str	r3, [r4, #4]
  4059d6:	4640      	mov	r0, r8
  4059d8:	f7ff fc8e 	bl	4052f8 <__malloc_unlock>
  4059dc:	4630      	mov	r0, r6
  4059de:	b003      	add	sp, #12
  4059e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059e4:	f023 0303 	bic.w	r3, r3, #3
  4059e8:	18e1      	adds	r1, r4, r3
  4059ea:	4291      	cmp	r1, r2
  4059ec:	db1f      	blt.n	405a2e <_realloc_r+0x136>
  4059ee:	68c3      	ldr	r3, [r0, #12]
  4059f0:	6882      	ldr	r2, [r0, #8]
  4059f2:	462e      	mov	r6, r5
  4059f4:	60d3      	str	r3, [r2, #12]
  4059f6:	460c      	mov	r4, r1
  4059f8:	609a      	str	r2, [r3, #8]
  4059fa:	e7dd      	b.n	4059b8 <_realloc_r+0xc0>
  4059fc:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405a00:	eb09 0107 	add.w	r1, r9, r7
  405a04:	f002 0201 	and.w	r2, r2, #1
  405a08:	444c      	add	r4, r9
  405a0a:	f043 0301 	orr.w	r3, r3, #1
  405a0e:	4317      	orrs	r7, r2
  405a10:	f8c9 7004 	str.w	r7, [r9, #4]
  405a14:	604b      	str	r3, [r1, #4]
  405a16:	6863      	ldr	r3, [r4, #4]
  405a18:	f043 0301 	orr.w	r3, r3, #1
  405a1c:	3108      	adds	r1, #8
  405a1e:	6063      	str	r3, [r4, #4]
  405a20:	4640      	mov	r0, r8
  405a22:	f7fe fef1 	bl	404808 <_free_r>
  405a26:	e7d6      	b.n	4059d6 <_realloc_r+0xde>
  405a28:	4611      	mov	r1, r2
  405a2a:	f7ff b849 	b.w	404ac0 <_malloc_r>
  405a2e:	f01e 0f01 	tst.w	lr, #1
  405a32:	d18e      	bne.n	405952 <_realloc_r+0x5a>
  405a34:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405a38:	eba9 0a01 	sub.w	sl, r9, r1
  405a3c:	f8da 1004 	ldr.w	r1, [sl, #4]
  405a40:	f021 0103 	bic.w	r1, r1, #3
  405a44:	440b      	add	r3, r1
  405a46:	4423      	add	r3, r4
  405a48:	4293      	cmp	r3, r2
  405a4a:	db25      	blt.n	405a98 <_realloc_r+0x1a0>
  405a4c:	68c2      	ldr	r2, [r0, #12]
  405a4e:	6881      	ldr	r1, [r0, #8]
  405a50:	4656      	mov	r6, sl
  405a52:	60ca      	str	r2, [r1, #12]
  405a54:	6091      	str	r1, [r2, #8]
  405a56:	f8da 100c 	ldr.w	r1, [sl, #12]
  405a5a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405a5e:	1f22      	subs	r2, r4, #4
  405a60:	2a24      	cmp	r2, #36	; 0x24
  405a62:	60c1      	str	r1, [r0, #12]
  405a64:	6088      	str	r0, [r1, #8]
  405a66:	f200 8094 	bhi.w	405b92 <_realloc_r+0x29a>
  405a6a:	2a13      	cmp	r2, #19
  405a6c:	d96f      	bls.n	405b4e <_realloc_r+0x256>
  405a6e:	6829      	ldr	r1, [r5, #0]
  405a70:	f8ca 1008 	str.w	r1, [sl, #8]
  405a74:	6869      	ldr	r1, [r5, #4]
  405a76:	f8ca 100c 	str.w	r1, [sl, #12]
  405a7a:	2a1b      	cmp	r2, #27
  405a7c:	f200 80a2 	bhi.w	405bc4 <_realloc_r+0x2cc>
  405a80:	3508      	adds	r5, #8
  405a82:	f10a 0210 	add.w	r2, sl, #16
  405a86:	e063      	b.n	405b50 <_realloc_r+0x258>
  405a88:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405a8c:	eba9 0a03 	sub.w	sl, r9, r3
  405a90:	f8da 1004 	ldr.w	r1, [sl, #4]
  405a94:	f021 0103 	bic.w	r1, r1, #3
  405a98:	1863      	adds	r3, r4, r1
  405a9a:	4293      	cmp	r3, r2
  405a9c:	f6ff af59 	blt.w	405952 <_realloc_r+0x5a>
  405aa0:	4656      	mov	r6, sl
  405aa2:	e7d8      	b.n	405a56 <_realloc_r+0x15e>
  405aa4:	6841      	ldr	r1, [r0, #4]
  405aa6:	f021 0b03 	bic.w	fp, r1, #3
  405aaa:	44a3      	add	fp, r4
  405aac:	f107 0010 	add.w	r0, r7, #16
  405ab0:	4583      	cmp	fp, r0
  405ab2:	da56      	bge.n	405b62 <_realloc_r+0x26a>
  405ab4:	f01e 0f01 	tst.w	lr, #1
  405ab8:	f47f af4b 	bne.w	405952 <_realloc_r+0x5a>
  405abc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405ac0:	eba9 0a01 	sub.w	sl, r9, r1
  405ac4:	f8da 1004 	ldr.w	r1, [sl, #4]
  405ac8:	f021 0103 	bic.w	r1, r1, #3
  405acc:	448b      	add	fp, r1
  405ace:	4558      	cmp	r0, fp
  405ad0:	dce2      	bgt.n	405a98 <_realloc_r+0x1a0>
  405ad2:	4656      	mov	r6, sl
  405ad4:	f8da 100c 	ldr.w	r1, [sl, #12]
  405ad8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405adc:	1f22      	subs	r2, r4, #4
  405ade:	2a24      	cmp	r2, #36	; 0x24
  405ae0:	60c1      	str	r1, [r0, #12]
  405ae2:	6088      	str	r0, [r1, #8]
  405ae4:	f200 808f 	bhi.w	405c06 <_realloc_r+0x30e>
  405ae8:	2a13      	cmp	r2, #19
  405aea:	f240 808a 	bls.w	405c02 <_realloc_r+0x30a>
  405aee:	6829      	ldr	r1, [r5, #0]
  405af0:	f8ca 1008 	str.w	r1, [sl, #8]
  405af4:	6869      	ldr	r1, [r5, #4]
  405af6:	f8ca 100c 	str.w	r1, [sl, #12]
  405afa:	2a1b      	cmp	r2, #27
  405afc:	f200 808a 	bhi.w	405c14 <_realloc_r+0x31c>
  405b00:	3508      	adds	r5, #8
  405b02:	f10a 0210 	add.w	r2, sl, #16
  405b06:	6829      	ldr	r1, [r5, #0]
  405b08:	6011      	str	r1, [r2, #0]
  405b0a:	6869      	ldr	r1, [r5, #4]
  405b0c:	6051      	str	r1, [r2, #4]
  405b0e:	68a9      	ldr	r1, [r5, #8]
  405b10:	6091      	str	r1, [r2, #8]
  405b12:	eb0a 0107 	add.w	r1, sl, r7
  405b16:	ebab 0207 	sub.w	r2, fp, r7
  405b1a:	f042 0201 	orr.w	r2, r2, #1
  405b1e:	6099      	str	r1, [r3, #8]
  405b20:	604a      	str	r2, [r1, #4]
  405b22:	f8da 3004 	ldr.w	r3, [sl, #4]
  405b26:	f003 0301 	and.w	r3, r3, #1
  405b2a:	431f      	orrs	r7, r3
  405b2c:	4640      	mov	r0, r8
  405b2e:	f8ca 7004 	str.w	r7, [sl, #4]
  405b32:	f7ff fbe1 	bl	4052f8 <__malloc_unlock>
  405b36:	e751      	b.n	4059dc <_realloc_r+0xe4>
  405b38:	682b      	ldr	r3, [r5, #0]
  405b3a:	6003      	str	r3, [r0, #0]
  405b3c:	686b      	ldr	r3, [r5, #4]
  405b3e:	6043      	str	r3, [r0, #4]
  405b40:	2a1b      	cmp	r2, #27
  405b42:	d82d      	bhi.n	405ba0 <_realloc_r+0x2a8>
  405b44:	f100 0308 	add.w	r3, r0, #8
  405b48:	f105 0208 	add.w	r2, r5, #8
  405b4c:	e71b      	b.n	405986 <_realloc_r+0x8e>
  405b4e:	4632      	mov	r2, r6
  405b50:	6829      	ldr	r1, [r5, #0]
  405b52:	6011      	str	r1, [r2, #0]
  405b54:	6869      	ldr	r1, [r5, #4]
  405b56:	6051      	str	r1, [r2, #4]
  405b58:	68a9      	ldr	r1, [r5, #8]
  405b5a:	6091      	str	r1, [r2, #8]
  405b5c:	461c      	mov	r4, r3
  405b5e:	46d1      	mov	r9, sl
  405b60:	e72a      	b.n	4059b8 <_realloc_r+0xc0>
  405b62:	eb09 0107 	add.w	r1, r9, r7
  405b66:	ebab 0b07 	sub.w	fp, fp, r7
  405b6a:	f04b 0201 	orr.w	r2, fp, #1
  405b6e:	6099      	str	r1, [r3, #8]
  405b70:	604a      	str	r2, [r1, #4]
  405b72:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405b76:	f003 0301 	and.w	r3, r3, #1
  405b7a:	431f      	orrs	r7, r3
  405b7c:	4640      	mov	r0, r8
  405b7e:	f845 7c04 	str.w	r7, [r5, #-4]
  405b82:	f7ff fbb9 	bl	4052f8 <__malloc_unlock>
  405b86:	462e      	mov	r6, r5
  405b88:	e728      	b.n	4059dc <_realloc_r+0xe4>
  405b8a:	4629      	mov	r1, r5
  405b8c:	f7ff fb4a 	bl	405224 <memmove>
  405b90:	e6ff      	b.n	405992 <_realloc_r+0x9a>
  405b92:	4629      	mov	r1, r5
  405b94:	4630      	mov	r0, r6
  405b96:	461c      	mov	r4, r3
  405b98:	46d1      	mov	r9, sl
  405b9a:	f7ff fb43 	bl	405224 <memmove>
  405b9e:	e70b      	b.n	4059b8 <_realloc_r+0xc0>
  405ba0:	68ab      	ldr	r3, [r5, #8]
  405ba2:	6083      	str	r3, [r0, #8]
  405ba4:	68eb      	ldr	r3, [r5, #12]
  405ba6:	60c3      	str	r3, [r0, #12]
  405ba8:	2a24      	cmp	r2, #36	; 0x24
  405baa:	d017      	beq.n	405bdc <_realloc_r+0x2e4>
  405bac:	f100 0310 	add.w	r3, r0, #16
  405bb0:	f105 0210 	add.w	r2, r5, #16
  405bb4:	e6e7      	b.n	405986 <_realloc_r+0x8e>
  405bb6:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405bba:	f023 0303 	bic.w	r3, r3, #3
  405bbe:	441c      	add	r4, r3
  405bc0:	462e      	mov	r6, r5
  405bc2:	e6f9      	b.n	4059b8 <_realloc_r+0xc0>
  405bc4:	68a9      	ldr	r1, [r5, #8]
  405bc6:	f8ca 1010 	str.w	r1, [sl, #16]
  405bca:	68e9      	ldr	r1, [r5, #12]
  405bcc:	f8ca 1014 	str.w	r1, [sl, #20]
  405bd0:	2a24      	cmp	r2, #36	; 0x24
  405bd2:	d00c      	beq.n	405bee <_realloc_r+0x2f6>
  405bd4:	3510      	adds	r5, #16
  405bd6:	f10a 0218 	add.w	r2, sl, #24
  405bda:	e7b9      	b.n	405b50 <_realloc_r+0x258>
  405bdc:	692b      	ldr	r3, [r5, #16]
  405bde:	6103      	str	r3, [r0, #16]
  405be0:	696b      	ldr	r3, [r5, #20]
  405be2:	6143      	str	r3, [r0, #20]
  405be4:	f105 0218 	add.w	r2, r5, #24
  405be8:	f100 0318 	add.w	r3, r0, #24
  405bec:	e6cb      	b.n	405986 <_realloc_r+0x8e>
  405bee:	692a      	ldr	r2, [r5, #16]
  405bf0:	f8ca 2018 	str.w	r2, [sl, #24]
  405bf4:	696a      	ldr	r2, [r5, #20]
  405bf6:	f8ca 201c 	str.w	r2, [sl, #28]
  405bfa:	3518      	adds	r5, #24
  405bfc:	f10a 0220 	add.w	r2, sl, #32
  405c00:	e7a6      	b.n	405b50 <_realloc_r+0x258>
  405c02:	4632      	mov	r2, r6
  405c04:	e77f      	b.n	405b06 <_realloc_r+0x20e>
  405c06:	4629      	mov	r1, r5
  405c08:	4630      	mov	r0, r6
  405c0a:	9301      	str	r3, [sp, #4]
  405c0c:	f7ff fb0a 	bl	405224 <memmove>
  405c10:	9b01      	ldr	r3, [sp, #4]
  405c12:	e77e      	b.n	405b12 <_realloc_r+0x21a>
  405c14:	68a9      	ldr	r1, [r5, #8]
  405c16:	f8ca 1010 	str.w	r1, [sl, #16]
  405c1a:	68e9      	ldr	r1, [r5, #12]
  405c1c:	f8ca 1014 	str.w	r1, [sl, #20]
  405c20:	2a24      	cmp	r2, #36	; 0x24
  405c22:	d003      	beq.n	405c2c <_realloc_r+0x334>
  405c24:	3510      	adds	r5, #16
  405c26:	f10a 0218 	add.w	r2, sl, #24
  405c2a:	e76c      	b.n	405b06 <_realloc_r+0x20e>
  405c2c:	692a      	ldr	r2, [r5, #16]
  405c2e:	f8ca 2018 	str.w	r2, [sl, #24]
  405c32:	696a      	ldr	r2, [r5, #20]
  405c34:	f8ca 201c 	str.w	r2, [sl, #28]
  405c38:	3518      	adds	r5, #24
  405c3a:	f10a 0220 	add.w	r2, sl, #32
  405c3e:	e762      	b.n	405b06 <_realloc_r+0x20e>
  405c40:	200005b8 	.word	0x200005b8

00405c44 <_sbrk_r>:
  405c44:	b538      	push	{r3, r4, r5, lr}
  405c46:	4c07      	ldr	r4, [pc, #28]	; (405c64 <_sbrk_r+0x20>)
  405c48:	2300      	movs	r3, #0
  405c4a:	4605      	mov	r5, r0
  405c4c:	4608      	mov	r0, r1
  405c4e:	6023      	str	r3, [r4, #0]
  405c50:	f7fb fd24 	bl	40169c <_sbrk>
  405c54:	1c43      	adds	r3, r0, #1
  405c56:	d000      	beq.n	405c5a <_sbrk_r+0x16>
  405c58:	bd38      	pop	{r3, r4, r5, pc}
  405c5a:	6823      	ldr	r3, [r4, #0]
  405c5c:	2b00      	cmp	r3, #0
  405c5e:	d0fb      	beq.n	405c58 <_sbrk_r+0x14>
  405c60:	602b      	str	r3, [r5, #0]
  405c62:	bd38      	pop	{r3, r4, r5, pc}
  405c64:	20000ec0 	.word	0x20000ec0

00405c68 <__sread>:
  405c68:	b510      	push	{r4, lr}
  405c6a:	460c      	mov	r4, r1
  405c6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405c70:	f000 fa10 	bl	406094 <_read_r>
  405c74:	2800      	cmp	r0, #0
  405c76:	db03      	blt.n	405c80 <__sread+0x18>
  405c78:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405c7a:	4403      	add	r3, r0
  405c7c:	6523      	str	r3, [r4, #80]	; 0x50
  405c7e:	bd10      	pop	{r4, pc}
  405c80:	89a3      	ldrh	r3, [r4, #12]
  405c82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405c86:	81a3      	strh	r3, [r4, #12]
  405c88:	bd10      	pop	{r4, pc}
  405c8a:	bf00      	nop

00405c8c <__swrite>:
  405c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405c90:	4616      	mov	r6, r2
  405c92:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  405c96:	461f      	mov	r7, r3
  405c98:	05d3      	lsls	r3, r2, #23
  405c9a:	460c      	mov	r4, r1
  405c9c:	4605      	mov	r5, r0
  405c9e:	d507      	bpl.n	405cb0 <__swrite+0x24>
  405ca0:	2200      	movs	r2, #0
  405ca2:	2302      	movs	r3, #2
  405ca4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405ca8:	f000 f9de 	bl	406068 <_lseek_r>
  405cac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405cb0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405cb4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  405cb8:	81a2      	strh	r2, [r4, #12]
  405cba:	463b      	mov	r3, r7
  405cbc:	4632      	mov	r2, r6
  405cbe:	4628      	mov	r0, r5
  405cc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405cc4:	f000 b8a0 	b.w	405e08 <_write_r>

00405cc8 <__sseek>:
  405cc8:	b510      	push	{r4, lr}
  405cca:	460c      	mov	r4, r1
  405ccc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405cd0:	f000 f9ca 	bl	406068 <_lseek_r>
  405cd4:	89a3      	ldrh	r3, [r4, #12]
  405cd6:	1c42      	adds	r2, r0, #1
  405cd8:	bf0e      	itee	eq
  405cda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  405cde:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  405ce2:	6520      	strne	r0, [r4, #80]	; 0x50
  405ce4:	81a3      	strh	r3, [r4, #12]
  405ce6:	bd10      	pop	{r4, pc}

00405ce8 <__sclose>:
  405ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405cec:	f000 b934 	b.w	405f58 <_close_r>

00405cf0 <__ssprint_r>:
  405cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405cf4:	6893      	ldr	r3, [r2, #8]
  405cf6:	b083      	sub	sp, #12
  405cf8:	4690      	mov	r8, r2
  405cfa:	2b00      	cmp	r3, #0
  405cfc:	d070      	beq.n	405de0 <__ssprint_r+0xf0>
  405cfe:	4682      	mov	sl, r0
  405d00:	460c      	mov	r4, r1
  405d02:	6817      	ldr	r7, [r2, #0]
  405d04:	688d      	ldr	r5, [r1, #8]
  405d06:	6808      	ldr	r0, [r1, #0]
  405d08:	e042      	b.n	405d90 <__ssprint_r+0xa0>
  405d0a:	89a3      	ldrh	r3, [r4, #12]
  405d0c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405d10:	d02e      	beq.n	405d70 <__ssprint_r+0x80>
  405d12:	6965      	ldr	r5, [r4, #20]
  405d14:	6921      	ldr	r1, [r4, #16]
  405d16:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405d1a:	eba0 0b01 	sub.w	fp, r0, r1
  405d1e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  405d22:	f10b 0001 	add.w	r0, fp, #1
  405d26:	106d      	asrs	r5, r5, #1
  405d28:	4430      	add	r0, r6
  405d2a:	42a8      	cmp	r0, r5
  405d2c:	462a      	mov	r2, r5
  405d2e:	bf84      	itt	hi
  405d30:	4605      	movhi	r5, r0
  405d32:	462a      	movhi	r2, r5
  405d34:	055b      	lsls	r3, r3, #21
  405d36:	d538      	bpl.n	405daa <__ssprint_r+0xba>
  405d38:	4611      	mov	r1, r2
  405d3a:	4650      	mov	r0, sl
  405d3c:	f7fe fec0 	bl	404ac0 <_malloc_r>
  405d40:	2800      	cmp	r0, #0
  405d42:	d03c      	beq.n	405dbe <__ssprint_r+0xce>
  405d44:	465a      	mov	r2, fp
  405d46:	6921      	ldr	r1, [r4, #16]
  405d48:	9001      	str	r0, [sp, #4]
  405d4a:	f7ff f9d1 	bl	4050f0 <memcpy>
  405d4e:	89a2      	ldrh	r2, [r4, #12]
  405d50:	9b01      	ldr	r3, [sp, #4]
  405d52:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405d56:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405d5a:	81a2      	strh	r2, [r4, #12]
  405d5c:	eba5 020b 	sub.w	r2, r5, fp
  405d60:	eb03 000b 	add.w	r0, r3, fp
  405d64:	6165      	str	r5, [r4, #20]
  405d66:	6123      	str	r3, [r4, #16]
  405d68:	6020      	str	r0, [r4, #0]
  405d6a:	60a2      	str	r2, [r4, #8]
  405d6c:	4635      	mov	r5, r6
  405d6e:	46b3      	mov	fp, r6
  405d70:	465a      	mov	r2, fp
  405d72:	4649      	mov	r1, r9
  405d74:	f7ff fa56 	bl	405224 <memmove>
  405d78:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405d7c:	68a2      	ldr	r2, [r4, #8]
  405d7e:	6820      	ldr	r0, [r4, #0]
  405d80:	1b55      	subs	r5, r2, r5
  405d82:	4458      	add	r0, fp
  405d84:	1b9e      	subs	r6, r3, r6
  405d86:	60a5      	str	r5, [r4, #8]
  405d88:	6020      	str	r0, [r4, #0]
  405d8a:	f8c8 6008 	str.w	r6, [r8, #8]
  405d8e:	b33e      	cbz	r6, 405de0 <__ssprint_r+0xf0>
  405d90:	687e      	ldr	r6, [r7, #4]
  405d92:	463b      	mov	r3, r7
  405d94:	3708      	adds	r7, #8
  405d96:	2e00      	cmp	r6, #0
  405d98:	d0fa      	beq.n	405d90 <__ssprint_r+0xa0>
  405d9a:	42ae      	cmp	r6, r5
  405d9c:	f8d3 9000 	ldr.w	r9, [r3]
  405da0:	46ab      	mov	fp, r5
  405da2:	d2b2      	bcs.n	405d0a <__ssprint_r+0x1a>
  405da4:	4635      	mov	r5, r6
  405da6:	46b3      	mov	fp, r6
  405da8:	e7e2      	b.n	405d70 <__ssprint_r+0x80>
  405daa:	4650      	mov	r0, sl
  405dac:	f7ff fda4 	bl	4058f8 <_realloc_r>
  405db0:	4603      	mov	r3, r0
  405db2:	2800      	cmp	r0, #0
  405db4:	d1d2      	bne.n	405d5c <__ssprint_r+0x6c>
  405db6:	6921      	ldr	r1, [r4, #16]
  405db8:	4650      	mov	r0, sl
  405dba:	f7fe fd25 	bl	404808 <_free_r>
  405dbe:	230c      	movs	r3, #12
  405dc0:	f8ca 3000 	str.w	r3, [sl]
  405dc4:	89a3      	ldrh	r3, [r4, #12]
  405dc6:	2200      	movs	r2, #0
  405dc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405dcc:	f04f 30ff 	mov.w	r0, #4294967295
  405dd0:	81a3      	strh	r3, [r4, #12]
  405dd2:	f8c8 2008 	str.w	r2, [r8, #8]
  405dd6:	f8c8 2004 	str.w	r2, [r8, #4]
  405dda:	b003      	add	sp, #12
  405ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405de0:	2000      	movs	r0, #0
  405de2:	f8c8 0004 	str.w	r0, [r8, #4]
  405de6:	b003      	add	sp, #12
  405de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405dec <__ascii_wctomb>:
  405dec:	b121      	cbz	r1, 405df8 <__ascii_wctomb+0xc>
  405dee:	2aff      	cmp	r2, #255	; 0xff
  405df0:	d804      	bhi.n	405dfc <__ascii_wctomb+0x10>
  405df2:	700a      	strb	r2, [r1, #0]
  405df4:	2001      	movs	r0, #1
  405df6:	4770      	bx	lr
  405df8:	4608      	mov	r0, r1
  405dfa:	4770      	bx	lr
  405dfc:	238a      	movs	r3, #138	; 0x8a
  405dfe:	6003      	str	r3, [r0, #0]
  405e00:	f04f 30ff 	mov.w	r0, #4294967295
  405e04:	4770      	bx	lr
  405e06:	bf00      	nop

00405e08 <_write_r>:
  405e08:	b570      	push	{r4, r5, r6, lr}
  405e0a:	460d      	mov	r5, r1
  405e0c:	4c08      	ldr	r4, [pc, #32]	; (405e30 <_write_r+0x28>)
  405e0e:	4611      	mov	r1, r2
  405e10:	4606      	mov	r6, r0
  405e12:	461a      	mov	r2, r3
  405e14:	4628      	mov	r0, r5
  405e16:	2300      	movs	r3, #0
  405e18:	6023      	str	r3, [r4, #0]
  405e1a:	f7fa f9ab 	bl	400174 <_write>
  405e1e:	1c43      	adds	r3, r0, #1
  405e20:	d000      	beq.n	405e24 <_write_r+0x1c>
  405e22:	bd70      	pop	{r4, r5, r6, pc}
  405e24:	6823      	ldr	r3, [r4, #0]
  405e26:	2b00      	cmp	r3, #0
  405e28:	d0fb      	beq.n	405e22 <_write_r+0x1a>
  405e2a:	6033      	str	r3, [r6, #0]
  405e2c:	bd70      	pop	{r4, r5, r6, pc}
  405e2e:	bf00      	nop
  405e30:	20000ec0 	.word	0x20000ec0

00405e34 <__register_exitproc>:
  405e34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405e38:	4d2c      	ldr	r5, [pc, #176]	; (405eec <__register_exitproc+0xb8>)
  405e3a:	4606      	mov	r6, r0
  405e3c:	6828      	ldr	r0, [r5, #0]
  405e3e:	4698      	mov	r8, r3
  405e40:	460f      	mov	r7, r1
  405e42:	4691      	mov	r9, r2
  405e44:	f7fe fe02 	bl	404a4c <__retarget_lock_acquire_recursive>
  405e48:	4b29      	ldr	r3, [pc, #164]	; (405ef0 <__register_exitproc+0xbc>)
  405e4a:	681c      	ldr	r4, [r3, #0]
  405e4c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405e50:	2b00      	cmp	r3, #0
  405e52:	d03e      	beq.n	405ed2 <__register_exitproc+0x9e>
  405e54:	685a      	ldr	r2, [r3, #4]
  405e56:	2a1f      	cmp	r2, #31
  405e58:	dc1c      	bgt.n	405e94 <__register_exitproc+0x60>
  405e5a:	f102 0e01 	add.w	lr, r2, #1
  405e5e:	b176      	cbz	r6, 405e7e <__register_exitproc+0x4a>
  405e60:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405e64:	2401      	movs	r4, #1
  405e66:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  405e6a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405e6e:	4094      	lsls	r4, r2
  405e70:	4320      	orrs	r0, r4
  405e72:	2e02      	cmp	r6, #2
  405e74:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  405e78:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405e7c:	d023      	beq.n	405ec6 <__register_exitproc+0x92>
  405e7e:	3202      	adds	r2, #2
  405e80:	f8c3 e004 	str.w	lr, [r3, #4]
  405e84:	6828      	ldr	r0, [r5, #0]
  405e86:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  405e8a:	f7fe fde1 	bl	404a50 <__retarget_lock_release_recursive>
  405e8e:	2000      	movs	r0, #0
  405e90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405e94:	4b17      	ldr	r3, [pc, #92]	; (405ef4 <__register_exitproc+0xc0>)
  405e96:	b30b      	cbz	r3, 405edc <__register_exitproc+0xa8>
  405e98:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405e9c:	f7fe fe08 	bl	404ab0 <malloc>
  405ea0:	4603      	mov	r3, r0
  405ea2:	b1d8      	cbz	r0, 405edc <__register_exitproc+0xa8>
  405ea4:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  405ea8:	6002      	str	r2, [r0, #0]
  405eaa:	2100      	movs	r1, #0
  405eac:	6041      	str	r1, [r0, #4]
  405eae:	460a      	mov	r2, r1
  405eb0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405eb4:	f04f 0e01 	mov.w	lr, #1
  405eb8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405ebc:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405ec0:	2e00      	cmp	r6, #0
  405ec2:	d0dc      	beq.n	405e7e <__register_exitproc+0x4a>
  405ec4:	e7cc      	b.n	405e60 <__register_exitproc+0x2c>
  405ec6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  405eca:	430c      	orrs	r4, r1
  405ecc:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405ed0:	e7d5      	b.n	405e7e <__register_exitproc+0x4a>
  405ed2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  405ed6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  405eda:	e7bb      	b.n	405e54 <__register_exitproc+0x20>
  405edc:	6828      	ldr	r0, [r5, #0]
  405ede:	f7fe fdb7 	bl	404a50 <__retarget_lock_release_recursive>
  405ee2:	f04f 30ff 	mov.w	r0, #4294967295
  405ee6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405eea:	bf00      	nop
  405eec:	20000448 	.word	0x20000448
  405ef0:	004074a0 	.word	0x004074a0
  405ef4:	00404ab1 	.word	0x00404ab1

00405ef8 <_calloc_r>:
  405ef8:	b510      	push	{r4, lr}
  405efa:	fb02 f101 	mul.w	r1, r2, r1
  405efe:	f7fe fddf 	bl	404ac0 <_malloc_r>
  405f02:	4604      	mov	r4, r0
  405f04:	b1d8      	cbz	r0, 405f3e <_calloc_r+0x46>
  405f06:	f850 2c04 	ldr.w	r2, [r0, #-4]
  405f0a:	f022 0203 	bic.w	r2, r2, #3
  405f0e:	3a04      	subs	r2, #4
  405f10:	2a24      	cmp	r2, #36	; 0x24
  405f12:	d818      	bhi.n	405f46 <_calloc_r+0x4e>
  405f14:	2a13      	cmp	r2, #19
  405f16:	d914      	bls.n	405f42 <_calloc_r+0x4a>
  405f18:	2300      	movs	r3, #0
  405f1a:	2a1b      	cmp	r2, #27
  405f1c:	6003      	str	r3, [r0, #0]
  405f1e:	6043      	str	r3, [r0, #4]
  405f20:	d916      	bls.n	405f50 <_calloc_r+0x58>
  405f22:	2a24      	cmp	r2, #36	; 0x24
  405f24:	6083      	str	r3, [r0, #8]
  405f26:	60c3      	str	r3, [r0, #12]
  405f28:	bf11      	iteee	ne
  405f2a:	f100 0210 	addne.w	r2, r0, #16
  405f2e:	6103      	streq	r3, [r0, #16]
  405f30:	6143      	streq	r3, [r0, #20]
  405f32:	f100 0218 	addeq.w	r2, r0, #24
  405f36:	2300      	movs	r3, #0
  405f38:	6013      	str	r3, [r2, #0]
  405f3a:	6053      	str	r3, [r2, #4]
  405f3c:	6093      	str	r3, [r2, #8]
  405f3e:	4620      	mov	r0, r4
  405f40:	bd10      	pop	{r4, pc}
  405f42:	4602      	mov	r2, r0
  405f44:	e7f7      	b.n	405f36 <_calloc_r+0x3e>
  405f46:	2100      	movs	r1, #0
  405f48:	f7fb ff08 	bl	401d5c <memset>
  405f4c:	4620      	mov	r0, r4
  405f4e:	bd10      	pop	{r4, pc}
  405f50:	f100 0208 	add.w	r2, r0, #8
  405f54:	e7ef      	b.n	405f36 <_calloc_r+0x3e>
  405f56:	bf00      	nop

00405f58 <_close_r>:
  405f58:	b538      	push	{r3, r4, r5, lr}
  405f5a:	4c07      	ldr	r4, [pc, #28]	; (405f78 <_close_r+0x20>)
  405f5c:	2300      	movs	r3, #0
  405f5e:	4605      	mov	r5, r0
  405f60:	4608      	mov	r0, r1
  405f62:	6023      	str	r3, [r4, #0]
  405f64:	f7fb fbb6 	bl	4016d4 <_close>
  405f68:	1c43      	adds	r3, r0, #1
  405f6a:	d000      	beq.n	405f6e <_close_r+0x16>
  405f6c:	bd38      	pop	{r3, r4, r5, pc}
  405f6e:	6823      	ldr	r3, [r4, #0]
  405f70:	2b00      	cmp	r3, #0
  405f72:	d0fb      	beq.n	405f6c <_close_r+0x14>
  405f74:	602b      	str	r3, [r5, #0]
  405f76:	bd38      	pop	{r3, r4, r5, pc}
  405f78:	20000ec0 	.word	0x20000ec0

00405f7c <_fclose_r>:
  405f7c:	b570      	push	{r4, r5, r6, lr}
  405f7e:	b159      	cbz	r1, 405f98 <_fclose_r+0x1c>
  405f80:	4605      	mov	r5, r0
  405f82:	460c      	mov	r4, r1
  405f84:	b110      	cbz	r0, 405f8c <_fclose_r+0x10>
  405f86:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405f88:	2b00      	cmp	r3, #0
  405f8a:	d03c      	beq.n	406006 <_fclose_r+0x8a>
  405f8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405f8e:	07d8      	lsls	r0, r3, #31
  405f90:	d505      	bpl.n	405f9e <_fclose_r+0x22>
  405f92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405f96:	b92b      	cbnz	r3, 405fa4 <_fclose_r+0x28>
  405f98:	2600      	movs	r6, #0
  405f9a:	4630      	mov	r0, r6
  405f9c:	bd70      	pop	{r4, r5, r6, pc}
  405f9e:	89a3      	ldrh	r3, [r4, #12]
  405fa0:	0599      	lsls	r1, r3, #22
  405fa2:	d53c      	bpl.n	40601e <_fclose_r+0xa2>
  405fa4:	4621      	mov	r1, r4
  405fa6:	4628      	mov	r0, r5
  405fa8:	f7fe fa94 	bl	4044d4 <__sflush_r>
  405fac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405fae:	4606      	mov	r6, r0
  405fb0:	b133      	cbz	r3, 405fc0 <_fclose_r+0x44>
  405fb2:	69e1      	ldr	r1, [r4, #28]
  405fb4:	4628      	mov	r0, r5
  405fb6:	4798      	blx	r3
  405fb8:	2800      	cmp	r0, #0
  405fba:	bfb8      	it	lt
  405fbc:	f04f 36ff 	movlt.w	r6, #4294967295
  405fc0:	89a3      	ldrh	r3, [r4, #12]
  405fc2:	061a      	lsls	r2, r3, #24
  405fc4:	d422      	bmi.n	40600c <_fclose_r+0x90>
  405fc6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405fc8:	b141      	cbz	r1, 405fdc <_fclose_r+0x60>
  405fca:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405fce:	4299      	cmp	r1, r3
  405fd0:	d002      	beq.n	405fd8 <_fclose_r+0x5c>
  405fd2:	4628      	mov	r0, r5
  405fd4:	f7fe fc18 	bl	404808 <_free_r>
  405fd8:	2300      	movs	r3, #0
  405fda:	6323      	str	r3, [r4, #48]	; 0x30
  405fdc:	6c61      	ldr	r1, [r4, #68]	; 0x44
  405fde:	b121      	cbz	r1, 405fea <_fclose_r+0x6e>
  405fe0:	4628      	mov	r0, r5
  405fe2:	f7fe fc11 	bl	404808 <_free_r>
  405fe6:	2300      	movs	r3, #0
  405fe8:	6463      	str	r3, [r4, #68]	; 0x44
  405fea:	f7fe fb97 	bl	40471c <__sfp_lock_acquire>
  405fee:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405ff0:	2200      	movs	r2, #0
  405ff2:	07db      	lsls	r3, r3, #31
  405ff4:	81a2      	strh	r2, [r4, #12]
  405ff6:	d50e      	bpl.n	406016 <_fclose_r+0x9a>
  405ff8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405ffa:	f7fe fd25 	bl	404a48 <__retarget_lock_close_recursive>
  405ffe:	f7fe fb93 	bl	404728 <__sfp_lock_release>
  406002:	4630      	mov	r0, r6
  406004:	bd70      	pop	{r4, r5, r6, pc}
  406006:	f7fe fb5d 	bl	4046c4 <__sinit>
  40600a:	e7bf      	b.n	405f8c <_fclose_r+0x10>
  40600c:	6921      	ldr	r1, [r4, #16]
  40600e:	4628      	mov	r0, r5
  406010:	f7fe fbfa 	bl	404808 <_free_r>
  406014:	e7d7      	b.n	405fc6 <_fclose_r+0x4a>
  406016:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406018:	f7fe fd1a 	bl	404a50 <__retarget_lock_release_recursive>
  40601c:	e7ec      	b.n	405ff8 <_fclose_r+0x7c>
  40601e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406020:	f7fe fd14 	bl	404a4c <__retarget_lock_acquire_recursive>
  406024:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406028:	2b00      	cmp	r3, #0
  40602a:	d1bb      	bne.n	405fa4 <_fclose_r+0x28>
  40602c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40602e:	f016 0601 	ands.w	r6, r6, #1
  406032:	d1b1      	bne.n	405f98 <_fclose_r+0x1c>
  406034:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406036:	f7fe fd0b 	bl	404a50 <__retarget_lock_release_recursive>
  40603a:	4630      	mov	r0, r6
  40603c:	bd70      	pop	{r4, r5, r6, pc}
  40603e:	bf00      	nop

00406040 <_fstat_r>:
  406040:	b538      	push	{r3, r4, r5, lr}
  406042:	460b      	mov	r3, r1
  406044:	4c07      	ldr	r4, [pc, #28]	; (406064 <_fstat_r+0x24>)
  406046:	4605      	mov	r5, r0
  406048:	4611      	mov	r1, r2
  40604a:	4618      	mov	r0, r3
  40604c:	2300      	movs	r3, #0
  40604e:	6023      	str	r3, [r4, #0]
  406050:	f7fb fb43 	bl	4016da <_fstat>
  406054:	1c43      	adds	r3, r0, #1
  406056:	d000      	beq.n	40605a <_fstat_r+0x1a>
  406058:	bd38      	pop	{r3, r4, r5, pc}
  40605a:	6823      	ldr	r3, [r4, #0]
  40605c:	2b00      	cmp	r3, #0
  40605e:	d0fb      	beq.n	406058 <_fstat_r+0x18>
  406060:	602b      	str	r3, [r5, #0]
  406062:	bd38      	pop	{r3, r4, r5, pc}
  406064:	20000ec0 	.word	0x20000ec0

00406068 <_lseek_r>:
  406068:	b570      	push	{r4, r5, r6, lr}
  40606a:	460d      	mov	r5, r1
  40606c:	4c08      	ldr	r4, [pc, #32]	; (406090 <_lseek_r+0x28>)
  40606e:	4611      	mov	r1, r2
  406070:	4606      	mov	r6, r0
  406072:	461a      	mov	r2, r3
  406074:	4628      	mov	r0, r5
  406076:	2300      	movs	r3, #0
  406078:	6023      	str	r3, [r4, #0]
  40607a:	f7fb fb33 	bl	4016e4 <_lseek>
  40607e:	1c43      	adds	r3, r0, #1
  406080:	d000      	beq.n	406084 <_lseek_r+0x1c>
  406082:	bd70      	pop	{r4, r5, r6, pc}
  406084:	6823      	ldr	r3, [r4, #0]
  406086:	2b00      	cmp	r3, #0
  406088:	d0fb      	beq.n	406082 <_lseek_r+0x1a>
  40608a:	6033      	str	r3, [r6, #0]
  40608c:	bd70      	pop	{r4, r5, r6, pc}
  40608e:	bf00      	nop
  406090:	20000ec0 	.word	0x20000ec0

00406094 <_read_r>:
  406094:	b570      	push	{r4, r5, r6, lr}
  406096:	460d      	mov	r5, r1
  406098:	4c08      	ldr	r4, [pc, #32]	; (4060bc <_read_r+0x28>)
  40609a:	4611      	mov	r1, r2
  40609c:	4606      	mov	r6, r0
  40609e:	461a      	mov	r2, r3
  4060a0:	4628      	mov	r0, r5
  4060a2:	2300      	movs	r3, #0
  4060a4:	6023      	str	r3, [r4, #0]
  4060a6:	f7fa f847 	bl	400138 <_read>
  4060aa:	1c43      	adds	r3, r0, #1
  4060ac:	d000      	beq.n	4060b0 <_read_r+0x1c>
  4060ae:	bd70      	pop	{r4, r5, r6, pc}
  4060b0:	6823      	ldr	r3, [r4, #0]
  4060b2:	2b00      	cmp	r3, #0
  4060b4:	d0fb      	beq.n	4060ae <_read_r+0x1a>
  4060b6:	6033      	str	r3, [r6, #0]
  4060b8:	bd70      	pop	{r4, r5, r6, pc}
  4060ba:	bf00      	nop
  4060bc:	20000ec0 	.word	0x20000ec0

004060c0 <__aeabi_drsub>:
  4060c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4060c4:	e002      	b.n	4060cc <__adddf3>
  4060c6:	bf00      	nop

004060c8 <__aeabi_dsub>:
  4060c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004060cc <__adddf3>:
  4060cc:	b530      	push	{r4, r5, lr}
  4060ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4060d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4060d6:	ea94 0f05 	teq	r4, r5
  4060da:	bf08      	it	eq
  4060dc:	ea90 0f02 	teqeq	r0, r2
  4060e0:	bf1f      	itttt	ne
  4060e2:	ea54 0c00 	orrsne.w	ip, r4, r0
  4060e6:	ea55 0c02 	orrsne.w	ip, r5, r2
  4060ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4060ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4060f2:	f000 80e2 	beq.w	4062ba <__adddf3+0x1ee>
  4060f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4060fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4060fe:	bfb8      	it	lt
  406100:	426d      	neglt	r5, r5
  406102:	dd0c      	ble.n	40611e <__adddf3+0x52>
  406104:	442c      	add	r4, r5
  406106:	ea80 0202 	eor.w	r2, r0, r2
  40610a:	ea81 0303 	eor.w	r3, r1, r3
  40610e:	ea82 0000 	eor.w	r0, r2, r0
  406112:	ea83 0101 	eor.w	r1, r3, r1
  406116:	ea80 0202 	eor.w	r2, r0, r2
  40611a:	ea81 0303 	eor.w	r3, r1, r3
  40611e:	2d36      	cmp	r5, #54	; 0x36
  406120:	bf88      	it	hi
  406122:	bd30      	pophi	{r4, r5, pc}
  406124:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406128:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40612c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  406130:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  406134:	d002      	beq.n	40613c <__adddf3+0x70>
  406136:	4240      	negs	r0, r0
  406138:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40613c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  406140:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406144:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406148:	d002      	beq.n	406150 <__adddf3+0x84>
  40614a:	4252      	negs	r2, r2
  40614c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406150:	ea94 0f05 	teq	r4, r5
  406154:	f000 80a7 	beq.w	4062a6 <__adddf3+0x1da>
  406158:	f1a4 0401 	sub.w	r4, r4, #1
  40615c:	f1d5 0e20 	rsbs	lr, r5, #32
  406160:	db0d      	blt.n	40617e <__adddf3+0xb2>
  406162:	fa02 fc0e 	lsl.w	ip, r2, lr
  406166:	fa22 f205 	lsr.w	r2, r2, r5
  40616a:	1880      	adds	r0, r0, r2
  40616c:	f141 0100 	adc.w	r1, r1, #0
  406170:	fa03 f20e 	lsl.w	r2, r3, lr
  406174:	1880      	adds	r0, r0, r2
  406176:	fa43 f305 	asr.w	r3, r3, r5
  40617a:	4159      	adcs	r1, r3
  40617c:	e00e      	b.n	40619c <__adddf3+0xd0>
  40617e:	f1a5 0520 	sub.w	r5, r5, #32
  406182:	f10e 0e20 	add.w	lr, lr, #32
  406186:	2a01      	cmp	r2, #1
  406188:	fa03 fc0e 	lsl.w	ip, r3, lr
  40618c:	bf28      	it	cs
  40618e:	f04c 0c02 	orrcs.w	ip, ip, #2
  406192:	fa43 f305 	asr.w	r3, r3, r5
  406196:	18c0      	adds	r0, r0, r3
  406198:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40619c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4061a0:	d507      	bpl.n	4061b2 <__adddf3+0xe6>
  4061a2:	f04f 0e00 	mov.w	lr, #0
  4061a6:	f1dc 0c00 	rsbs	ip, ip, #0
  4061aa:	eb7e 0000 	sbcs.w	r0, lr, r0
  4061ae:	eb6e 0101 	sbc.w	r1, lr, r1
  4061b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4061b6:	d31b      	bcc.n	4061f0 <__adddf3+0x124>
  4061b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4061bc:	d30c      	bcc.n	4061d8 <__adddf3+0x10c>
  4061be:	0849      	lsrs	r1, r1, #1
  4061c0:	ea5f 0030 	movs.w	r0, r0, rrx
  4061c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4061c8:	f104 0401 	add.w	r4, r4, #1
  4061cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4061d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4061d4:	f080 809a 	bcs.w	40630c <__adddf3+0x240>
  4061d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4061dc:	bf08      	it	eq
  4061de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4061e2:	f150 0000 	adcs.w	r0, r0, #0
  4061e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4061ea:	ea41 0105 	orr.w	r1, r1, r5
  4061ee:	bd30      	pop	{r4, r5, pc}
  4061f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4061f4:	4140      	adcs	r0, r0
  4061f6:	eb41 0101 	adc.w	r1, r1, r1
  4061fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4061fe:	f1a4 0401 	sub.w	r4, r4, #1
  406202:	d1e9      	bne.n	4061d8 <__adddf3+0x10c>
  406204:	f091 0f00 	teq	r1, #0
  406208:	bf04      	itt	eq
  40620a:	4601      	moveq	r1, r0
  40620c:	2000      	moveq	r0, #0
  40620e:	fab1 f381 	clz	r3, r1
  406212:	bf08      	it	eq
  406214:	3320      	addeq	r3, #32
  406216:	f1a3 030b 	sub.w	r3, r3, #11
  40621a:	f1b3 0220 	subs.w	r2, r3, #32
  40621e:	da0c      	bge.n	40623a <__adddf3+0x16e>
  406220:	320c      	adds	r2, #12
  406222:	dd08      	ble.n	406236 <__adddf3+0x16a>
  406224:	f102 0c14 	add.w	ip, r2, #20
  406228:	f1c2 020c 	rsb	r2, r2, #12
  40622c:	fa01 f00c 	lsl.w	r0, r1, ip
  406230:	fa21 f102 	lsr.w	r1, r1, r2
  406234:	e00c      	b.n	406250 <__adddf3+0x184>
  406236:	f102 0214 	add.w	r2, r2, #20
  40623a:	bfd8      	it	le
  40623c:	f1c2 0c20 	rsble	ip, r2, #32
  406240:	fa01 f102 	lsl.w	r1, r1, r2
  406244:	fa20 fc0c 	lsr.w	ip, r0, ip
  406248:	bfdc      	itt	le
  40624a:	ea41 010c 	orrle.w	r1, r1, ip
  40624e:	4090      	lslle	r0, r2
  406250:	1ae4      	subs	r4, r4, r3
  406252:	bfa2      	ittt	ge
  406254:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406258:	4329      	orrge	r1, r5
  40625a:	bd30      	popge	{r4, r5, pc}
  40625c:	ea6f 0404 	mvn.w	r4, r4
  406260:	3c1f      	subs	r4, #31
  406262:	da1c      	bge.n	40629e <__adddf3+0x1d2>
  406264:	340c      	adds	r4, #12
  406266:	dc0e      	bgt.n	406286 <__adddf3+0x1ba>
  406268:	f104 0414 	add.w	r4, r4, #20
  40626c:	f1c4 0220 	rsb	r2, r4, #32
  406270:	fa20 f004 	lsr.w	r0, r0, r4
  406274:	fa01 f302 	lsl.w	r3, r1, r2
  406278:	ea40 0003 	orr.w	r0, r0, r3
  40627c:	fa21 f304 	lsr.w	r3, r1, r4
  406280:	ea45 0103 	orr.w	r1, r5, r3
  406284:	bd30      	pop	{r4, r5, pc}
  406286:	f1c4 040c 	rsb	r4, r4, #12
  40628a:	f1c4 0220 	rsb	r2, r4, #32
  40628e:	fa20 f002 	lsr.w	r0, r0, r2
  406292:	fa01 f304 	lsl.w	r3, r1, r4
  406296:	ea40 0003 	orr.w	r0, r0, r3
  40629a:	4629      	mov	r1, r5
  40629c:	bd30      	pop	{r4, r5, pc}
  40629e:	fa21 f004 	lsr.w	r0, r1, r4
  4062a2:	4629      	mov	r1, r5
  4062a4:	bd30      	pop	{r4, r5, pc}
  4062a6:	f094 0f00 	teq	r4, #0
  4062aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4062ae:	bf06      	itte	eq
  4062b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4062b4:	3401      	addeq	r4, #1
  4062b6:	3d01      	subne	r5, #1
  4062b8:	e74e      	b.n	406158 <__adddf3+0x8c>
  4062ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4062be:	bf18      	it	ne
  4062c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4062c4:	d029      	beq.n	40631a <__adddf3+0x24e>
  4062c6:	ea94 0f05 	teq	r4, r5
  4062ca:	bf08      	it	eq
  4062cc:	ea90 0f02 	teqeq	r0, r2
  4062d0:	d005      	beq.n	4062de <__adddf3+0x212>
  4062d2:	ea54 0c00 	orrs.w	ip, r4, r0
  4062d6:	bf04      	itt	eq
  4062d8:	4619      	moveq	r1, r3
  4062da:	4610      	moveq	r0, r2
  4062dc:	bd30      	pop	{r4, r5, pc}
  4062de:	ea91 0f03 	teq	r1, r3
  4062e2:	bf1e      	ittt	ne
  4062e4:	2100      	movne	r1, #0
  4062e6:	2000      	movne	r0, #0
  4062e8:	bd30      	popne	{r4, r5, pc}
  4062ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4062ee:	d105      	bne.n	4062fc <__adddf3+0x230>
  4062f0:	0040      	lsls	r0, r0, #1
  4062f2:	4149      	adcs	r1, r1
  4062f4:	bf28      	it	cs
  4062f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4062fa:	bd30      	pop	{r4, r5, pc}
  4062fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406300:	bf3c      	itt	cc
  406302:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  406306:	bd30      	popcc	{r4, r5, pc}
  406308:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40630c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406310:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406314:	f04f 0000 	mov.w	r0, #0
  406318:	bd30      	pop	{r4, r5, pc}
  40631a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40631e:	bf1a      	itte	ne
  406320:	4619      	movne	r1, r3
  406322:	4610      	movne	r0, r2
  406324:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  406328:	bf1c      	itt	ne
  40632a:	460b      	movne	r3, r1
  40632c:	4602      	movne	r2, r0
  40632e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406332:	bf06      	itte	eq
  406334:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  406338:	ea91 0f03 	teqeq	r1, r3
  40633c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406340:	bd30      	pop	{r4, r5, pc}
  406342:	bf00      	nop

00406344 <__aeabi_ui2d>:
  406344:	f090 0f00 	teq	r0, #0
  406348:	bf04      	itt	eq
  40634a:	2100      	moveq	r1, #0
  40634c:	4770      	bxeq	lr
  40634e:	b530      	push	{r4, r5, lr}
  406350:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406354:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406358:	f04f 0500 	mov.w	r5, #0
  40635c:	f04f 0100 	mov.w	r1, #0
  406360:	e750      	b.n	406204 <__adddf3+0x138>
  406362:	bf00      	nop

00406364 <__aeabi_i2d>:
  406364:	f090 0f00 	teq	r0, #0
  406368:	bf04      	itt	eq
  40636a:	2100      	moveq	r1, #0
  40636c:	4770      	bxeq	lr
  40636e:	b530      	push	{r4, r5, lr}
  406370:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406374:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406378:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40637c:	bf48      	it	mi
  40637e:	4240      	negmi	r0, r0
  406380:	f04f 0100 	mov.w	r1, #0
  406384:	e73e      	b.n	406204 <__adddf3+0x138>
  406386:	bf00      	nop

00406388 <__aeabi_f2d>:
  406388:	0042      	lsls	r2, r0, #1
  40638a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40638e:	ea4f 0131 	mov.w	r1, r1, rrx
  406392:	ea4f 7002 	mov.w	r0, r2, lsl #28
  406396:	bf1f      	itttt	ne
  406398:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40639c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4063a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4063a4:	4770      	bxne	lr
  4063a6:	f092 0f00 	teq	r2, #0
  4063aa:	bf14      	ite	ne
  4063ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4063b0:	4770      	bxeq	lr
  4063b2:	b530      	push	{r4, r5, lr}
  4063b4:	f44f 7460 	mov.w	r4, #896	; 0x380
  4063b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4063bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4063c0:	e720      	b.n	406204 <__adddf3+0x138>
  4063c2:	bf00      	nop

004063c4 <__aeabi_ul2d>:
  4063c4:	ea50 0201 	orrs.w	r2, r0, r1
  4063c8:	bf08      	it	eq
  4063ca:	4770      	bxeq	lr
  4063cc:	b530      	push	{r4, r5, lr}
  4063ce:	f04f 0500 	mov.w	r5, #0
  4063d2:	e00a      	b.n	4063ea <__aeabi_l2d+0x16>

004063d4 <__aeabi_l2d>:
  4063d4:	ea50 0201 	orrs.w	r2, r0, r1
  4063d8:	bf08      	it	eq
  4063da:	4770      	bxeq	lr
  4063dc:	b530      	push	{r4, r5, lr}
  4063de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4063e2:	d502      	bpl.n	4063ea <__aeabi_l2d+0x16>
  4063e4:	4240      	negs	r0, r0
  4063e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4063ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4063ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4063f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4063f6:	f43f aedc 	beq.w	4061b2 <__adddf3+0xe6>
  4063fa:	f04f 0203 	mov.w	r2, #3
  4063fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406402:	bf18      	it	ne
  406404:	3203      	addne	r2, #3
  406406:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40640a:	bf18      	it	ne
  40640c:	3203      	addne	r2, #3
  40640e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406412:	f1c2 0320 	rsb	r3, r2, #32
  406416:	fa00 fc03 	lsl.w	ip, r0, r3
  40641a:	fa20 f002 	lsr.w	r0, r0, r2
  40641e:	fa01 fe03 	lsl.w	lr, r1, r3
  406422:	ea40 000e 	orr.w	r0, r0, lr
  406426:	fa21 f102 	lsr.w	r1, r1, r2
  40642a:	4414      	add	r4, r2
  40642c:	e6c1      	b.n	4061b2 <__adddf3+0xe6>
  40642e:	bf00      	nop

00406430 <__aeabi_dmul>:
  406430:	b570      	push	{r4, r5, r6, lr}
  406432:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406436:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40643a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40643e:	bf1d      	ittte	ne
  406440:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406444:	ea94 0f0c 	teqne	r4, ip
  406448:	ea95 0f0c 	teqne	r5, ip
  40644c:	f000 f8de 	bleq	40660c <__aeabi_dmul+0x1dc>
  406450:	442c      	add	r4, r5
  406452:	ea81 0603 	eor.w	r6, r1, r3
  406456:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40645a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40645e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  406462:	bf18      	it	ne
  406464:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  406468:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40646c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406470:	d038      	beq.n	4064e4 <__aeabi_dmul+0xb4>
  406472:	fba0 ce02 	umull	ip, lr, r0, r2
  406476:	f04f 0500 	mov.w	r5, #0
  40647a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40647e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406482:	fbe0 e503 	umlal	lr, r5, r0, r3
  406486:	f04f 0600 	mov.w	r6, #0
  40648a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40648e:	f09c 0f00 	teq	ip, #0
  406492:	bf18      	it	ne
  406494:	f04e 0e01 	orrne.w	lr, lr, #1
  406498:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40649c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4064a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4064a4:	d204      	bcs.n	4064b0 <__aeabi_dmul+0x80>
  4064a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4064aa:	416d      	adcs	r5, r5
  4064ac:	eb46 0606 	adc.w	r6, r6, r6
  4064b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4064b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4064b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4064bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4064c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4064c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4064c8:	bf88      	it	hi
  4064ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4064ce:	d81e      	bhi.n	40650e <__aeabi_dmul+0xde>
  4064d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4064d4:	bf08      	it	eq
  4064d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4064da:	f150 0000 	adcs.w	r0, r0, #0
  4064de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4064e2:	bd70      	pop	{r4, r5, r6, pc}
  4064e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4064e8:	ea46 0101 	orr.w	r1, r6, r1
  4064ec:	ea40 0002 	orr.w	r0, r0, r2
  4064f0:	ea81 0103 	eor.w	r1, r1, r3
  4064f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4064f8:	bfc2      	ittt	gt
  4064fa:	ebd4 050c 	rsbsgt	r5, r4, ip
  4064fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406502:	bd70      	popgt	{r4, r5, r6, pc}
  406504:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406508:	f04f 0e00 	mov.w	lr, #0
  40650c:	3c01      	subs	r4, #1
  40650e:	f300 80ab 	bgt.w	406668 <__aeabi_dmul+0x238>
  406512:	f114 0f36 	cmn.w	r4, #54	; 0x36
  406516:	bfde      	ittt	le
  406518:	2000      	movle	r0, #0
  40651a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40651e:	bd70      	pople	{r4, r5, r6, pc}
  406520:	f1c4 0400 	rsb	r4, r4, #0
  406524:	3c20      	subs	r4, #32
  406526:	da35      	bge.n	406594 <__aeabi_dmul+0x164>
  406528:	340c      	adds	r4, #12
  40652a:	dc1b      	bgt.n	406564 <__aeabi_dmul+0x134>
  40652c:	f104 0414 	add.w	r4, r4, #20
  406530:	f1c4 0520 	rsb	r5, r4, #32
  406534:	fa00 f305 	lsl.w	r3, r0, r5
  406538:	fa20 f004 	lsr.w	r0, r0, r4
  40653c:	fa01 f205 	lsl.w	r2, r1, r5
  406540:	ea40 0002 	orr.w	r0, r0, r2
  406544:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  406548:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40654c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406550:	fa21 f604 	lsr.w	r6, r1, r4
  406554:	eb42 0106 	adc.w	r1, r2, r6
  406558:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40655c:	bf08      	it	eq
  40655e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406562:	bd70      	pop	{r4, r5, r6, pc}
  406564:	f1c4 040c 	rsb	r4, r4, #12
  406568:	f1c4 0520 	rsb	r5, r4, #32
  40656c:	fa00 f304 	lsl.w	r3, r0, r4
  406570:	fa20 f005 	lsr.w	r0, r0, r5
  406574:	fa01 f204 	lsl.w	r2, r1, r4
  406578:	ea40 0002 	orr.w	r0, r0, r2
  40657c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406580:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406584:	f141 0100 	adc.w	r1, r1, #0
  406588:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40658c:	bf08      	it	eq
  40658e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406592:	bd70      	pop	{r4, r5, r6, pc}
  406594:	f1c4 0520 	rsb	r5, r4, #32
  406598:	fa00 f205 	lsl.w	r2, r0, r5
  40659c:	ea4e 0e02 	orr.w	lr, lr, r2
  4065a0:	fa20 f304 	lsr.w	r3, r0, r4
  4065a4:	fa01 f205 	lsl.w	r2, r1, r5
  4065a8:	ea43 0302 	orr.w	r3, r3, r2
  4065ac:	fa21 f004 	lsr.w	r0, r1, r4
  4065b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4065b4:	fa21 f204 	lsr.w	r2, r1, r4
  4065b8:	ea20 0002 	bic.w	r0, r0, r2
  4065bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4065c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4065c4:	bf08      	it	eq
  4065c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4065ca:	bd70      	pop	{r4, r5, r6, pc}
  4065cc:	f094 0f00 	teq	r4, #0
  4065d0:	d10f      	bne.n	4065f2 <__aeabi_dmul+0x1c2>
  4065d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4065d6:	0040      	lsls	r0, r0, #1
  4065d8:	eb41 0101 	adc.w	r1, r1, r1
  4065dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4065e0:	bf08      	it	eq
  4065e2:	3c01      	subeq	r4, #1
  4065e4:	d0f7      	beq.n	4065d6 <__aeabi_dmul+0x1a6>
  4065e6:	ea41 0106 	orr.w	r1, r1, r6
  4065ea:	f095 0f00 	teq	r5, #0
  4065ee:	bf18      	it	ne
  4065f0:	4770      	bxne	lr
  4065f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4065f6:	0052      	lsls	r2, r2, #1
  4065f8:	eb43 0303 	adc.w	r3, r3, r3
  4065fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406600:	bf08      	it	eq
  406602:	3d01      	subeq	r5, #1
  406604:	d0f7      	beq.n	4065f6 <__aeabi_dmul+0x1c6>
  406606:	ea43 0306 	orr.w	r3, r3, r6
  40660a:	4770      	bx	lr
  40660c:	ea94 0f0c 	teq	r4, ip
  406610:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406614:	bf18      	it	ne
  406616:	ea95 0f0c 	teqne	r5, ip
  40661a:	d00c      	beq.n	406636 <__aeabi_dmul+0x206>
  40661c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406620:	bf18      	it	ne
  406622:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406626:	d1d1      	bne.n	4065cc <__aeabi_dmul+0x19c>
  406628:	ea81 0103 	eor.w	r1, r1, r3
  40662c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406630:	f04f 0000 	mov.w	r0, #0
  406634:	bd70      	pop	{r4, r5, r6, pc}
  406636:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40663a:	bf06      	itte	eq
  40663c:	4610      	moveq	r0, r2
  40663e:	4619      	moveq	r1, r3
  406640:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406644:	d019      	beq.n	40667a <__aeabi_dmul+0x24a>
  406646:	ea94 0f0c 	teq	r4, ip
  40664a:	d102      	bne.n	406652 <__aeabi_dmul+0x222>
  40664c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406650:	d113      	bne.n	40667a <__aeabi_dmul+0x24a>
  406652:	ea95 0f0c 	teq	r5, ip
  406656:	d105      	bne.n	406664 <__aeabi_dmul+0x234>
  406658:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40665c:	bf1c      	itt	ne
  40665e:	4610      	movne	r0, r2
  406660:	4619      	movne	r1, r3
  406662:	d10a      	bne.n	40667a <__aeabi_dmul+0x24a>
  406664:	ea81 0103 	eor.w	r1, r1, r3
  406668:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40666c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406670:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406674:	f04f 0000 	mov.w	r0, #0
  406678:	bd70      	pop	{r4, r5, r6, pc}
  40667a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40667e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406682:	bd70      	pop	{r4, r5, r6, pc}

00406684 <__aeabi_ddiv>:
  406684:	b570      	push	{r4, r5, r6, lr}
  406686:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40668a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40668e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406692:	bf1d      	ittte	ne
  406694:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406698:	ea94 0f0c 	teqne	r4, ip
  40669c:	ea95 0f0c 	teqne	r5, ip
  4066a0:	f000 f8a7 	bleq	4067f2 <__aeabi_ddiv+0x16e>
  4066a4:	eba4 0405 	sub.w	r4, r4, r5
  4066a8:	ea81 0e03 	eor.w	lr, r1, r3
  4066ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4066b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4066b4:	f000 8088 	beq.w	4067c8 <__aeabi_ddiv+0x144>
  4066b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4066bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4066c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4066c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4066c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4066cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4066d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4066d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4066d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4066dc:	429d      	cmp	r5, r3
  4066de:	bf08      	it	eq
  4066e0:	4296      	cmpeq	r6, r2
  4066e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4066e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4066ea:	d202      	bcs.n	4066f2 <__aeabi_ddiv+0x6e>
  4066ec:	085b      	lsrs	r3, r3, #1
  4066ee:	ea4f 0232 	mov.w	r2, r2, rrx
  4066f2:	1ab6      	subs	r6, r6, r2
  4066f4:	eb65 0503 	sbc.w	r5, r5, r3
  4066f8:	085b      	lsrs	r3, r3, #1
  4066fa:	ea4f 0232 	mov.w	r2, r2, rrx
  4066fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406702:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  406706:	ebb6 0e02 	subs.w	lr, r6, r2
  40670a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40670e:	bf22      	ittt	cs
  406710:	1ab6      	subcs	r6, r6, r2
  406712:	4675      	movcs	r5, lr
  406714:	ea40 000c 	orrcs.w	r0, r0, ip
  406718:	085b      	lsrs	r3, r3, #1
  40671a:	ea4f 0232 	mov.w	r2, r2, rrx
  40671e:	ebb6 0e02 	subs.w	lr, r6, r2
  406722:	eb75 0e03 	sbcs.w	lr, r5, r3
  406726:	bf22      	ittt	cs
  406728:	1ab6      	subcs	r6, r6, r2
  40672a:	4675      	movcs	r5, lr
  40672c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406730:	085b      	lsrs	r3, r3, #1
  406732:	ea4f 0232 	mov.w	r2, r2, rrx
  406736:	ebb6 0e02 	subs.w	lr, r6, r2
  40673a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40673e:	bf22      	ittt	cs
  406740:	1ab6      	subcs	r6, r6, r2
  406742:	4675      	movcs	r5, lr
  406744:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406748:	085b      	lsrs	r3, r3, #1
  40674a:	ea4f 0232 	mov.w	r2, r2, rrx
  40674e:	ebb6 0e02 	subs.w	lr, r6, r2
  406752:	eb75 0e03 	sbcs.w	lr, r5, r3
  406756:	bf22      	ittt	cs
  406758:	1ab6      	subcs	r6, r6, r2
  40675a:	4675      	movcs	r5, lr
  40675c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406760:	ea55 0e06 	orrs.w	lr, r5, r6
  406764:	d018      	beq.n	406798 <__aeabi_ddiv+0x114>
  406766:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40676a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40676e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406772:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  406776:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40677a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40677e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406782:	d1c0      	bne.n	406706 <__aeabi_ddiv+0x82>
  406784:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406788:	d10b      	bne.n	4067a2 <__aeabi_ddiv+0x11e>
  40678a:	ea41 0100 	orr.w	r1, r1, r0
  40678e:	f04f 0000 	mov.w	r0, #0
  406792:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  406796:	e7b6      	b.n	406706 <__aeabi_ddiv+0x82>
  406798:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40679c:	bf04      	itt	eq
  40679e:	4301      	orreq	r1, r0
  4067a0:	2000      	moveq	r0, #0
  4067a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4067a6:	bf88      	it	hi
  4067a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4067ac:	f63f aeaf 	bhi.w	40650e <__aeabi_dmul+0xde>
  4067b0:	ebb5 0c03 	subs.w	ip, r5, r3
  4067b4:	bf04      	itt	eq
  4067b6:	ebb6 0c02 	subseq.w	ip, r6, r2
  4067ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4067be:	f150 0000 	adcs.w	r0, r0, #0
  4067c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4067c6:	bd70      	pop	{r4, r5, r6, pc}
  4067c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4067cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4067d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4067d4:	bfc2      	ittt	gt
  4067d6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4067da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4067de:	bd70      	popgt	{r4, r5, r6, pc}
  4067e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4067e4:	f04f 0e00 	mov.w	lr, #0
  4067e8:	3c01      	subs	r4, #1
  4067ea:	e690      	b.n	40650e <__aeabi_dmul+0xde>
  4067ec:	ea45 0e06 	orr.w	lr, r5, r6
  4067f0:	e68d      	b.n	40650e <__aeabi_dmul+0xde>
  4067f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4067f6:	ea94 0f0c 	teq	r4, ip
  4067fa:	bf08      	it	eq
  4067fc:	ea95 0f0c 	teqeq	r5, ip
  406800:	f43f af3b 	beq.w	40667a <__aeabi_dmul+0x24a>
  406804:	ea94 0f0c 	teq	r4, ip
  406808:	d10a      	bne.n	406820 <__aeabi_ddiv+0x19c>
  40680a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40680e:	f47f af34 	bne.w	40667a <__aeabi_dmul+0x24a>
  406812:	ea95 0f0c 	teq	r5, ip
  406816:	f47f af25 	bne.w	406664 <__aeabi_dmul+0x234>
  40681a:	4610      	mov	r0, r2
  40681c:	4619      	mov	r1, r3
  40681e:	e72c      	b.n	40667a <__aeabi_dmul+0x24a>
  406820:	ea95 0f0c 	teq	r5, ip
  406824:	d106      	bne.n	406834 <__aeabi_ddiv+0x1b0>
  406826:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40682a:	f43f aefd 	beq.w	406628 <__aeabi_dmul+0x1f8>
  40682e:	4610      	mov	r0, r2
  406830:	4619      	mov	r1, r3
  406832:	e722      	b.n	40667a <__aeabi_dmul+0x24a>
  406834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406838:	bf18      	it	ne
  40683a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40683e:	f47f aec5 	bne.w	4065cc <__aeabi_dmul+0x19c>
  406842:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  406846:	f47f af0d 	bne.w	406664 <__aeabi_dmul+0x234>
  40684a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40684e:	f47f aeeb 	bne.w	406628 <__aeabi_dmul+0x1f8>
  406852:	e712      	b.n	40667a <__aeabi_dmul+0x24a>

00406854 <__gedf2>:
  406854:	f04f 3cff 	mov.w	ip, #4294967295
  406858:	e006      	b.n	406868 <__cmpdf2+0x4>
  40685a:	bf00      	nop

0040685c <__ledf2>:
  40685c:	f04f 0c01 	mov.w	ip, #1
  406860:	e002      	b.n	406868 <__cmpdf2+0x4>
  406862:	bf00      	nop

00406864 <__cmpdf2>:
  406864:	f04f 0c01 	mov.w	ip, #1
  406868:	f84d cd04 	str.w	ip, [sp, #-4]!
  40686c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406870:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406874:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406878:	bf18      	it	ne
  40687a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40687e:	d01b      	beq.n	4068b8 <__cmpdf2+0x54>
  406880:	b001      	add	sp, #4
  406882:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  406886:	bf0c      	ite	eq
  406888:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40688c:	ea91 0f03 	teqne	r1, r3
  406890:	bf02      	ittt	eq
  406892:	ea90 0f02 	teqeq	r0, r2
  406896:	2000      	moveq	r0, #0
  406898:	4770      	bxeq	lr
  40689a:	f110 0f00 	cmn.w	r0, #0
  40689e:	ea91 0f03 	teq	r1, r3
  4068a2:	bf58      	it	pl
  4068a4:	4299      	cmppl	r1, r3
  4068a6:	bf08      	it	eq
  4068a8:	4290      	cmpeq	r0, r2
  4068aa:	bf2c      	ite	cs
  4068ac:	17d8      	asrcs	r0, r3, #31
  4068ae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4068b2:	f040 0001 	orr.w	r0, r0, #1
  4068b6:	4770      	bx	lr
  4068b8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4068bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4068c0:	d102      	bne.n	4068c8 <__cmpdf2+0x64>
  4068c2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4068c6:	d107      	bne.n	4068d8 <__cmpdf2+0x74>
  4068c8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4068cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4068d0:	d1d6      	bne.n	406880 <__cmpdf2+0x1c>
  4068d2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4068d6:	d0d3      	beq.n	406880 <__cmpdf2+0x1c>
  4068d8:	f85d 0b04 	ldr.w	r0, [sp], #4
  4068dc:	4770      	bx	lr
  4068de:	bf00      	nop

004068e0 <__aeabi_cdrcmple>:
  4068e0:	4684      	mov	ip, r0
  4068e2:	4610      	mov	r0, r2
  4068e4:	4662      	mov	r2, ip
  4068e6:	468c      	mov	ip, r1
  4068e8:	4619      	mov	r1, r3
  4068ea:	4663      	mov	r3, ip
  4068ec:	e000      	b.n	4068f0 <__aeabi_cdcmpeq>
  4068ee:	bf00      	nop

004068f0 <__aeabi_cdcmpeq>:
  4068f0:	b501      	push	{r0, lr}
  4068f2:	f7ff ffb7 	bl	406864 <__cmpdf2>
  4068f6:	2800      	cmp	r0, #0
  4068f8:	bf48      	it	mi
  4068fa:	f110 0f00 	cmnmi.w	r0, #0
  4068fe:	bd01      	pop	{r0, pc}

00406900 <__aeabi_dcmpeq>:
  406900:	f84d ed08 	str.w	lr, [sp, #-8]!
  406904:	f7ff fff4 	bl	4068f0 <__aeabi_cdcmpeq>
  406908:	bf0c      	ite	eq
  40690a:	2001      	moveq	r0, #1
  40690c:	2000      	movne	r0, #0
  40690e:	f85d fb08 	ldr.w	pc, [sp], #8
  406912:	bf00      	nop

00406914 <__aeabi_dcmplt>:
  406914:	f84d ed08 	str.w	lr, [sp, #-8]!
  406918:	f7ff ffea 	bl	4068f0 <__aeabi_cdcmpeq>
  40691c:	bf34      	ite	cc
  40691e:	2001      	movcc	r0, #1
  406920:	2000      	movcs	r0, #0
  406922:	f85d fb08 	ldr.w	pc, [sp], #8
  406926:	bf00      	nop

00406928 <__aeabi_dcmple>:
  406928:	f84d ed08 	str.w	lr, [sp, #-8]!
  40692c:	f7ff ffe0 	bl	4068f0 <__aeabi_cdcmpeq>
  406930:	bf94      	ite	ls
  406932:	2001      	movls	r0, #1
  406934:	2000      	movhi	r0, #0
  406936:	f85d fb08 	ldr.w	pc, [sp], #8
  40693a:	bf00      	nop

0040693c <__aeabi_dcmpge>:
  40693c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406940:	f7ff ffce 	bl	4068e0 <__aeabi_cdrcmple>
  406944:	bf94      	ite	ls
  406946:	2001      	movls	r0, #1
  406948:	2000      	movhi	r0, #0
  40694a:	f85d fb08 	ldr.w	pc, [sp], #8
  40694e:	bf00      	nop

00406950 <__aeabi_dcmpgt>:
  406950:	f84d ed08 	str.w	lr, [sp, #-8]!
  406954:	f7ff ffc4 	bl	4068e0 <__aeabi_cdrcmple>
  406958:	bf34      	ite	cc
  40695a:	2001      	movcc	r0, #1
  40695c:	2000      	movcs	r0, #0
  40695e:	f85d fb08 	ldr.w	pc, [sp], #8
  406962:	bf00      	nop

00406964 <__aeabi_dcmpun>:
  406964:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406968:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40696c:	d102      	bne.n	406974 <__aeabi_dcmpun+0x10>
  40696e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406972:	d10a      	bne.n	40698a <__aeabi_dcmpun+0x26>
  406974:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40697c:	d102      	bne.n	406984 <__aeabi_dcmpun+0x20>
  40697e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406982:	d102      	bne.n	40698a <__aeabi_dcmpun+0x26>
  406984:	f04f 0000 	mov.w	r0, #0
  406988:	4770      	bx	lr
  40698a:	f04f 0001 	mov.w	r0, #1
  40698e:	4770      	bx	lr

00406990 <__aeabi_d2iz>:
  406990:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406994:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  406998:	d215      	bcs.n	4069c6 <__aeabi_d2iz+0x36>
  40699a:	d511      	bpl.n	4069c0 <__aeabi_d2iz+0x30>
  40699c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4069a0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4069a4:	d912      	bls.n	4069cc <__aeabi_d2iz+0x3c>
  4069a6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4069aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4069ae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4069b2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4069b6:	fa23 f002 	lsr.w	r0, r3, r2
  4069ba:	bf18      	it	ne
  4069bc:	4240      	negne	r0, r0
  4069be:	4770      	bx	lr
  4069c0:	f04f 0000 	mov.w	r0, #0
  4069c4:	4770      	bx	lr
  4069c6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4069ca:	d105      	bne.n	4069d8 <__aeabi_d2iz+0x48>
  4069cc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4069d0:	bf08      	it	eq
  4069d2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4069d6:	4770      	bx	lr
  4069d8:	f04f 0000 	mov.w	r0, #0
  4069dc:	4770      	bx	lr
  4069de:	bf00      	nop

004069e0 <__aeabi_uldivmod>:
  4069e0:	b953      	cbnz	r3, 4069f8 <__aeabi_uldivmod+0x18>
  4069e2:	b94a      	cbnz	r2, 4069f8 <__aeabi_uldivmod+0x18>
  4069e4:	2900      	cmp	r1, #0
  4069e6:	bf08      	it	eq
  4069e8:	2800      	cmpeq	r0, #0
  4069ea:	bf1c      	itt	ne
  4069ec:	f04f 31ff 	movne.w	r1, #4294967295
  4069f0:	f04f 30ff 	movne.w	r0, #4294967295
  4069f4:	f000 b97a 	b.w	406cec <__aeabi_idiv0>
  4069f8:	f1ad 0c08 	sub.w	ip, sp, #8
  4069fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406a00:	f000 f806 	bl	406a10 <__udivmoddi4>
  406a04:	f8dd e004 	ldr.w	lr, [sp, #4]
  406a08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406a0c:	b004      	add	sp, #16
  406a0e:	4770      	bx	lr

00406a10 <__udivmoddi4>:
  406a10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406a14:	468c      	mov	ip, r1
  406a16:	460d      	mov	r5, r1
  406a18:	4604      	mov	r4, r0
  406a1a:	9e08      	ldr	r6, [sp, #32]
  406a1c:	2b00      	cmp	r3, #0
  406a1e:	d151      	bne.n	406ac4 <__udivmoddi4+0xb4>
  406a20:	428a      	cmp	r2, r1
  406a22:	4617      	mov	r7, r2
  406a24:	d96d      	bls.n	406b02 <__udivmoddi4+0xf2>
  406a26:	fab2 fe82 	clz	lr, r2
  406a2a:	f1be 0f00 	cmp.w	lr, #0
  406a2e:	d00b      	beq.n	406a48 <__udivmoddi4+0x38>
  406a30:	f1ce 0c20 	rsb	ip, lr, #32
  406a34:	fa01 f50e 	lsl.w	r5, r1, lr
  406a38:	fa20 fc0c 	lsr.w	ip, r0, ip
  406a3c:	fa02 f70e 	lsl.w	r7, r2, lr
  406a40:	ea4c 0c05 	orr.w	ip, ip, r5
  406a44:	fa00 f40e 	lsl.w	r4, r0, lr
  406a48:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  406a4c:	0c25      	lsrs	r5, r4, #16
  406a4e:	fbbc f8fa 	udiv	r8, ip, sl
  406a52:	fa1f f987 	uxth.w	r9, r7
  406a56:	fb0a cc18 	mls	ip, sl, r8, ip
  406a5a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  406a5e:	fb08 f309 	mul.w	r3, r8, r9
  406a62:	42ab      	cmp	r3, r5
  406a64:	d90a      	bls.n	406a7c <__udivmoddi4+0x6c>
  406a66:	19ed      	adds	r5, r5, r7
  406a68:	f108 32ff 	add.w	r2, r8, #4294967295
  406a6c:	f080 8123 	bcs.w	406cb6 <__udivmoddi4+0x2a6>
  406a70:	42ab      	cmp	r3, r5
  406a72:	f240 8120 	bls.w	406cb6 <__udivmoddi4+0x2a6>
  406a76:	f1a8 0802 	sub.w	r8, r8, #2
  406a7a:	443d      	add	r5, r7
  406a7c:	1aed      	subs	r5, r5, r3
  406a7e:	b2a4      	uxth	r4, r4
  406a80:	fbb5 f0fa 	udiv	r0, r5, sl
  406a84:	fb0a 5510 	mls	r5, sl, r0, r5
  406a88:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406a8c:	fb00 f909 	mul.w	r9, r0, r9
  406a90:	45a1      	cmp	r9, r4
  406a92:	d909      	bls.n	406aa8 <__udivmoddi4+0x98>
  406a94:	19e4      	adds	r4, r4, r7
  406a96:	f100 33ff 	add.w	r3, r0, #4294967295
  406a9a:	f080 810a 	bcs.w	406cb2 <__udivmoddi4+0x2a2>
  406a9e:	45a1      	cmp	r9, r4
  406aa0:	f240 8107 	bls.w	406cb2 <__udivmoddi4+0x2a2>
  406aa4:	3802      	subs	r0, #2
  406aa6:	443c      	add	r4, r7
  406aa8:	eba4 0409 	sub.w	r4, r4, r9
  406aac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406ab0:	2100      	movs	r1, #0
  406ab2:	2e00      	cmp	r6, #0
  406ab4:	d061      	beq.n	406b7a <__udivmoddi4+0x16a>
  406ab6:	fa24 f40e 	lsr.w	r4, r4, lr
  406aba:	2300      	movs	r3, #0
  406abc:	6034      	str	r4, [r6, #0]
  406abe:	6073      	str	r3, [r6, #4]
  406ac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406ac4:	428b      	cmp	r3, r1
  406ac6:	d907      	bls.n	406ad8 <__udivmoddi4+0xc8>
  406ac8:	2e00      	cmp	r6, #0
  406aca:	d054      	beq.n	406b76 <__udivmoddi4+0x166>
  406acc:	2100      	movs	r1, #0
  406ace:	e886 0021 	stmia.w	r6, {r0, r5}
  406ad2:	4608      	mov	r0, r1
  406ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406ad8:	fab3 f183 	clz	r1, r3
  406adc:	2900      	cmp	r1, #0
  406ade:	f040 808e 	bne.w	406bfe <__udivmoddi4+0x1ee>
  406ae2:	42ab      	cmp	r3, r5
  406ae4:	d302      	bcc.n	406aec <__udivmoddi4+0xdc>
  406ae6:	4282      	cmp	r2, r0
  406ae8:	f200 80fa 	bhi.w	406ce0 <__udivmoddi4+0x2d0>
  406aec:	1a84      	subs	r4, r0, r2
  406aee:	eb65 0503 	sbc.w	r5, r5, r3
  406af2:	2001      	movs	r0, #1
  406af4:	46ac      	mov	ip, r5
  406af6:	2e00      	cmp	r6, #0
  406af8:	d03f      	beq.n	406b7a <__udivmoddi4+0x16a>
  406afa:	e886 1010 	stmia.w	r6, {r4, ip}
  406afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406b02:	b912      	cbnz	r2, 406b0a <__udivmoddi4+0xfa>
  406b04:	2701      	movs	r7, #1
  406b06:	fbb7 f7f2 	udiv	r7, r7, r2
  406b0a:	fab7 fe87 	clz	lr, r7
  406b0e:	f1be 0f00 	cmp.w	lr, #0
  406b12:	d134      	bne.n	406b7e <__udivmoddi4+0x16e>
  406b14:	1beb      	subs	r3, r5, r7
  406b16:	0c3a      	lsrs	r2, r7, #16
  406b18:	fa1f fc87 	uxth.w	ip, r7
  406b1c:	2101      	movs	r1, #1
  406b1e:	fbb3 f8f2 	udiv	r8, r3, r2
  406b22:	0c25      	lsrs	r5, r4, #16
  406b24:	fb02 3318 	mls	r3, r2, r8, r3
  406b28:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406b2c:	fb0c f308 	mul.w	r3, ip, r8
  406b30:	42ab      	cmp	r3, r5
  406b32:	d907      	bls.n	406b44 <__udivmoddi4+0x134>
  406b34:	19ed      	adds	r5, r5, r7
  406b36:	f108 30ff 	add.w	r0, r8, #4294967295
  406b3a:	d202      	bcs.n	406b42 <__udivmoddi4+0x132>
  406b3c:	42ab      	cmp	r3, r5
  406b3e:	f200 80d1 	bhi.w	406ce4 <__udivmoddi4+0x2d4>
  406b42:	4680      	mov	r8, r0
  406b44:	1aed      	subs	r5, r5, r3
  406b46:	b2a3      	uxth	r3, r4
  406b48:	fbb5 f0f2 	udiv	r0, r5, r2
  406b4c:	fb02 5510 	mls	r5, r2, r0, r5
  406b50:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406b54:	fb0c fc00 	mul.w	ip, ip, r0
  406b58:	45a4      	cmp	ip, r4
  406b5a:	d907      	bls.n	406b6c <__udivmoddi4+0x15c>
  406b5c:	19e4      	adds	r4, r4, r7
  406b5e:	f100 33ff 	add.w	r3, r0, #4294967295
  406b62:	d202      	bcs.n	406b6a <__udivmoddi4+0x15a>
  406b64:	45a4      	cmp	ip, r4
  406b66:	f200 80b8 	bhi.w	406cda <__udivmoddi4+0x2ca>
  406b6a:	4618      	mov	r0, r3
  406b6c:	eba4 040c 	sub.w	r4, r4, ip
  406b70:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406b74:	e79d      	b.n	406ab2 <__udivmoddi4+0xa2>
  406b76:	4631      	mov	r1, r6
  406b78:	4630      	mov	r0, r6
  406b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406b7e:	f1ce 0420 	rsb	r4, lr, #32
  406b82:	fa05 f30e 	lsl.w	r3, r5, lr
  406b86:	fa07 f70e 	lsl.w	r7, r7, lr
  406b8a:	fa20 f804 	lsr.w	r8, r0, r4
  406b8e:	0c3a      	lsrs	r2, r7, #16
  406b90:	fa25 f404 	lsr.w	r4, r5, r4
  406b94:	ea48 0803 	orr.w	r8, r8, r3
  406b98:	fbb4 f1f2 	udiv	r1, r4, r2
  406b9c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406ba0:	fb02 4411 	mls	r4, r2, r1, r4
  406ba4:	fa1f fc87 	uxth.w	ip, r7
  406ba8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406bac:	fb01 f30c 	mul.w	r3, r1, ip
  406bb0:	42ab      	cmp	r3, r5
  406bb2:	fa00 f40e 	lsl.w	r4, r0, lr
  406bb6:	d909      	bls.n	406bcc <__udivmoddi4+0x1bc>
  406bb8:	19ed      	adds	r5, r5, r7
  406bba:	f101 30ff 	add.w	r0, r1, #4294967295
  406bbe:	f080 808a 	bcs.w	406cd6 <__udivmoddi4+0x2c6>
  406bc2:	42ab      	cmp	r3, r5
  406bc4:	f240 8087 	bls.w	406cd6 <__udivmoddi4+0x2c6>
  406bc8:	3902      	subs	r1, #2
  406bca:	443d      	add	r5, r7
  406bcc:	1aeb      	subs	r3, r5, r3
  406bce:	fa1f f588 	uxth.w	r5, r8
  406bd2:	fbb3 f0f2 	udiv	r0, r3, r2
  406bd6:	fb02 3310 	mls	r3, r2, r0, r3
  406bda:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406bde:	fb00 f30c 	mul.w	r3, r0, ip
  406be2:	42ab      	cmp	r3, r5
  406be4:	d907      	bls.n	406bf6 <__udivmoddi4+0x1e6>
  406be6:	19ed      	adds	r5, r5, r7
  406be8:	f100 38ff 	add.w	r8, r0, #4294967295
  406bec:	d26f      	bcs.n	406cce <__udivmoddi4+0x2be>
  406bee:	42ab      	cmp	r3, r5
  406bf0:	d96d      	bls.n	406cce <__udivmoddi4+0x2be>
  406bf2:	3802      	subs	r0, #2
  406bf4:	443d      	add	r5, r7
  406bf6:	1aeb      	subs	r3, r5, r3
  406bf8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406bfc:	e78f      	b.n	406b1e <__udivmoddi4+0x10e>
  406bfe:	f1c1 0720 	rsb	r7, r1, #32
  406c02:	fa22 f807 	lsr.w	r8, r2, r7
  406c06:	408b      	lsls	r3, r1
  406c08:	fa05 f401 	lsl.w	r4, r5, r1
  406c0c:	ea48 0303 	orr.w	r3, r8, r3
  406c10:	fa20 fe07 	lsr.w	lr, r0, r7
  406c14:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406c18:	40fd      	lsrs	r5, r7
  406c1a:	ea4e 0e04 	orr.w	lr, lr, r4
  406c1e:	fbb5 f9fc 	udiv	r9, r5, ip
  406c22:	ea4f 441e 	mov.w	r4, lr, lsr #16
  406c26:	fb0c 5519 	mls	r5, ip, r9, r5
  406c2a:	fa1f f883 	uxth.w	r8, r3
  406c2e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406c32:	fb09 f408 	mul.w	r4, r9, r8
  406c36:	42ac      	cmp	r4, r5
  406c38:	fa02 f201 	lsl.w	r2, r2, r1
  406c3c:	fa00 fa01 	lsl.w	sl, r0, r1
  406c40:	d908      	bls.n	406c54 <__udivmoddi4+0x244>
  406c42:	18ed      	adds	r5, r5, r3
  406c44:	f109 30ff 	add.w	r0, r9, #4294967295
  406c48:	d243      	bcs.n	406cd2 <__udivmoddi4+0x2c2>
  406c4a:	42ac      	cmp	r4, r5
  406c4c:	d941      	bls.n	406cd2 <__udivmoddi4+0x2c2>
  406c4e:	f1a9 0902 	sub.w	r9, r9, #2
  406c52:	441d      	add	r5, r3
  406c54:	1b2d      	subs	r5, r5, r4
  406c56:	fa1f fe8e 	uxth.w	lr, lr
  406c5a:	fbb5 f0fc 	udiv	r0, r5, ip
  406c5e:	fb0c 5510 	mls	r5, ip, r0, r5
  406c62:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  406c66:	fb00 f808 	mul.w	r8, r0, r8
  406c6a:	45a0      	cmp	r8, r4
  406c6c:	d907      	bls.n	406c7e <__udivmoddi4+0x26e>
  406c6e:	18e4      	adds	r4, r4, r3
  406c70:	f100 35ff 	add.w	r5, r0, #4294967295
  406c74:	d229      	bcs.n	406cca <__udivmoddi4+0x2ba>
  406c76:	45a0      	cmp	r8, r4
  406c78:	d927      	bls.n	406cca <__udivmoddi4+0x2ba>
  406c7a:	3802      	subs	r0, #2
  406c7c:	441c      	add	r4, r3
  406c7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406c82:	eba4 0408 	sub.w	r4, r4, r8
  406c86:	fba0 8902 	umull	r8, r9, r0, r2
  406c8a:	454c      	cmp	r4, r9
  406c8c:	46c6      	mov	lr, r8
  406c8e:	464d      	mov	r5, r9
  406c90:	d315      	bcc.n	406cbe <__udivmoddi4+0x2ae>
  406c92:	d012      	beq.n	406cba <__udivmoddi4+0x2aa>
  406c94:	b156      	cbz	r6, 406cac <__udivmoddi4+0x29c>
  406c96:	ebba 030e 	subs.w	r3, sl, lr
  406c9a:	eb64 0405 	sbc.w	r4, r4, r5
  406c9e:	fa04 f707 	lsl.w	r7, r4, r7
  406ca2:	40cb      	lsrs	r3, r1
  406ca4:	431f      	orrs	r7, r3
  406ca6:	40cc      	lsrs	r4, r1
  406ca8:	6037      	str	r7, [r6, #0]
  406caa:	6074      	str	r4, [r6, #4]
  406cac:	2100      	movs	r1, #0
  406cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406cb2:	4618      	mov	r0, r3
  406cb4:	e6f8      	b.n	406aa8 <__udivmoddi4+0x98>
  406cb6:	4690      	mov	r8, r2
  406cb8:	e6e0      	b.n	406a7c <__udivmoddi4+0x6c>
  406cba:	45c2      	cmp	sl, r8
  406cbc:	d2ea      	bcs.n	406c94 <__udivmoddi4+0x284>
  406cbe:	ebb8 0e02 	subs.w	lr, r8, r2
  406cc2:	eb69 0503 	sbc.w	r5, r9, r3
  406cc6:	3801      	subs	r0, #1
  406cc8:	e7e4      	b.n	406c94 <__udivmoddi4+0x284>
  406cca:	4628      	mov	r0, r5
  406ccc:	e7d7      	b.n	406c7e <__udivmoddi4+0x26e>
  406cce:	4640      	mov	r0, r8
  406cd0:	e791      	b.n	406bf6 <__udivmoddi4+0x1e6>
  406cd2:	4681      	mov	r9, r0
  406cd4:	e7be      	b.n	406c54 <__udivmoddi4+0x244>
  406cd6:	4601      	mov	r1, r0
  406cd8:	e778      	b.n	406bcc <__udivmoddi4+0x1bc>
  406cda:	3802      	subs	r0, #2
  406cdc:	443c      	add	r4, r7
  406cde:	e745      	b.n	406b6c <__udivmoddi4+0x15c>
  406ce0:	4608      	mov	r0, r1
  406ce2:	e708      	b.n	406af6 <__udivmoddi4+0xe6>
  406ce4:	f1a8 0802 	sub.w	r8, r8, #2
  406ce8:	443d      	add	r5, r7
  406cea:	e72b      	b.n	406b44 <__udivmoddi4+0x134>

00406cec <__aeabi_idiv0>:
  406cec:	4770      	bx	lr
  406cee:	bf00      	nop
  406cf0:	00000001 	.word	0x00000001
  406cf4:	00000002 	.word	0x00000002
  406cf8:	00000004 	.word	0x00000004
  406cfc:	00000008 	.word	0x00000008
  406d00:	00000010 	.word	0x00000010
  406d04:	00000020 	.word	0x00000020
  406d08:	00000040 	.word	0x00000040
  406d0c:	00000080 	.word	0x00000080
  406d10:	00000100 	.word	0x00000100
  406d14:	00000200 	.word	0x00000200
  406d18:	00000400 	.word	0x00000400

00406d1c <p_uc_charset10x14>:
	...
  406d38:	ccffccff 00000000 00000000 00000000     ................
  406d48:	00f000f0 00000000 00f000f0 00000000     ................
  406d58:	c00cc00c fcfffcff c00cc00c fcfffcff     ................
  406d68:	c00cc00c 701e600c 3033303f fcfffcff     .....`.p?030....
  406d78:	f0333033 c018e039 0cf00060 f0603cf0     303.9...`....<`.
  406d88:	000fc003 3cf0183c 18003cc0 f87ff03c     ....<..<.<..<...
  406d98:	8cc71cc3 ecdccccf 30307878 cc00fc00     ........xx00....
  406da8:	00000000 00440000 00f800ec 00000070     ......D.....p...
	...
  406dc0:	f03fc00f 18607878 0cc00cc0 00000000     ..?.xx`.........
  406dd0:	00000000 0cc00cc0 78781860 c00ff03f     ........`.xx?...
  406de0:	00000000 e00e600c 8003c007 f83ff83f     .....`......?.?.
  406df0:	c0078003 600ce00e 00030003 00030003     .......`........
  406e00:	f03ff03f 00030003 00030003 ec004400     ?.?..........D..
  406e10:	7000f800 00000000 00000000 00000000     ...p............
  406e20:	00030003 00030003 00030003 00030003     ................
  406e30:	00030003 3c001800 18003c00 00000000     .......<.<......
	...
  406e48:	0c000000 f0003c00 000fc003 00f0003c     .....<......<...
  406e58:	000000c0 f87ff03f ccc1fce0 0cc78cc3     ....?...........
  406e68:	1cfc0cce f03ff87f 00000000 0c700c30     ......?.....0.p.
  406e78:	fcfffcff 0c000c00 00000000 1c700c30     ............0.p.
  406e88:	7cc03ce0 ccc1ecc0 0ce78cc3 0c3c0c7e     .<.|........~.<.
  406e98:	38703030 0cc01ce0 0cc30cc0 1ce30cc3     00p8............
  406ea8:	f03cf87f c007c003 c01cc00e c070c038     ..<.........8.p.
  406eb8:	fcfffcff c000c000 38fc30fc 0ccc1ccc     .........0.8....
  406ec8:	0ccc0ccc 1cce0ccc f0c3f8c7 f87ff03f     ............?...
  406ed8:	0cc31ce3 0cc30cc3 9ce30cc3 f030f871     ............q.0.
  406ee8:	00c000c0 00c000c0 fcc7fcc3 00dc00ce     ................
  406ef8:	00f000f8 f87ff03c 0cc39ce7 0cc30cc3     ....<...........
  406f08:	9ce70cc3 f03cf87f 007e003c 0cc30ce7     ......<.<.~.....
  406f18:	38c31cc3 e0e770c3 803fc07f 00000000     ...8.p....?.....
  406f28:	60180000 f03cf03c 00006018 00000000     ...`<.<..`......
  406f38:	00000000 44180000 f83cec3c 00007018     .......D<.<..p..
  406f48:	00000000 00030000 c00f8007 7038e01c     ..............8p
  406f58:	1ce03870 00000cc0 c00cc00c c00cc00c     p8..............
  406f68:	c00cc00c c00cc00c c00cc00c 0cc00000     ................
  406f78:	38701ce0 e01c7038 8007c00f 00000003     ..p88p..........
  406f88:	00700030 00c000e0 ecc3ecc1 00e600c3     0.p.............
  406f98:	003c007e f871f030 0cc39ce3 fcc3fcc3     ~.<.0.q.........
  406fa8:	1ce00cc0 f03ff87f fc7ffc3f c0c0c0e0     ......?.?.......
  406fb8:	c0c0c0c0 c0e0c0c0 fc3ffc7f fcfffcff     ..........?.....
  406fc8:	0cc30cc3 0cc30cc3 9ce70cc3 f03cf87f     ..............<.
  406fd8:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  406fe8:	30303870 fcfffcff 0cc00cc0 0cc00cc0     p800............
  406ff8:	1ce00cc0 f03ff87f fcfffcff 0cc30cc3     ......?.........
  407008:	0cc30cc3 0cc30cc3 0cc00cc0 fcfffcff     ................
  407018:	00c300c3 00c300c3 00c300c3 00c000c0     ................
  407028:	f87ff03f 0cc01ce0 0cc30cc0 1ce30cc3     ?...............
  407038:	f033f873 fcfffcff 00030003 00030003     s.3.............
  407048:	00030003 fcfffcff 00000000 0cc00cc0     ................
  407058:	fcfffcff 0cc00cc0 00000000 38003000     .............0.8
  407068:	0cc01cc0 1cc00cc0 f0fff8ff 00c000c0     ................
  407078:	fcfffcff 80078007 e01cc00f 38707038     ............8pp8
  407088:	0cc01ce0 fcfffcff 0c000c00 0c000c00     ................
  407098:	0c000c00 0c000c00 fcfffcff 00380070     ............p.8.
  4070a8:	001f001f 00700038 fcfffcff fcfffcff     ....8.p.........
  4070b8:	000e001c 80030007 e000c001 fcfffcff     ................
  4070c8:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  4070d8:	f03ff87f fcfffcff 00c300c3 00c300c3     ..?.............
  4070e8:	00e700c3 003c007e f87ff03f 0cc01ce0     ....~.<.?.......
  4070f8:	ecc0ccc0 38e07cc0 ec3ffc7f fcfffcff     .....|.8..?.....
  407108:	80c300c3 c0c380c3 70e7c0c3 1c3c3c7e     ...........p~<<.
  407118:	1c7e183c 0cc30ce7 0cc30cc3 9cc30cc3     <.~.............
  407128:	f060f8e1 00c000c0 00c000c0 fcfffcff     ..`.............
  407138:	00c000c0 00c000c0 f8fff0ff 0c001c00     ................
  407148:	0c000c00 1c000c00 f0fff8ff e0ffc0ff     ................
  407158:	38007000 1c001c00 70003800 c0ffe0ff     .p.8.....8.p....
  407168:	f8fff0ff 3c001c00 f800f800 1c003c00     .......<.....<..
  407178:	f0fff8ff 7cf83cf0 c00fe01c 80078007     .....<.|........
  407188:	e01cc00f 3cf07cf8 00fe00fc 80030007     .....|.<........
  407198:	fc01fc01 00078003 00fc00fe 7cc03cc0     .............<.|
  4071a8:	ccc1ecc0 0cc78cc3 0cdc0cce 0cf00cf8     ................
  4071b8:	00000000 fcfffcff 0cc00cc0 00000cc0     ................
  4071c8:	00000000 00300030 000c000c 00030003     ....0.0.........
  4071d8:	c000c000 30003000 00000000 0cc00cc0     .....0.0........
  4071e8:	fcff0cc0 0000fcff 00000000 001c000c     ................
  4071f8:	00700038 00e000e0 00380070 000c001c     8.p.....p.8.....
  407208:	0c000c00 0c000c00 0c000c00 0c000c00     ................
  407218:	0c000c00 00000000 00e000c0 00380070     ............p.8.
  407228:	00000018 00000000 78063000 cc0cfc0e     .........0.x....
  407238:	cc0ccc0c cc0ecc0c f803fc07 fcfffcff     ................
  407248:	0c030c03 0c030c03 9c030c03 f000f801     ................
  407258:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  407268:	30033807 f801f000 0c039c03 0c030c03     .8.0............
  407278:	0c030c03 fcfffcff f807f003 cc0cdc0e     ................
  407288:	cc0ccc0c dc0ecc0c 9003d807 00030000     ................
  407298:	fc7ffc3f 00e300e3 00300070 00000000     ?.......p.0.....
  4072a8:	9c071803 cc0ccc0f cc0ccc0c dc0ccc0c     ................
  4072b8:	f007f80f fcfffcff 00030003 00030003     ................
  4072c8:	fc018003 0000fc00 00000000 00000000     ................
  4072d8:	fc1bfc1b 00000000 00000000 30000000     ...............0
  4072e8:	1c003800 0c000c00 f8cf1c00 0000f0cf     .8..............
  4072f8:	fcff0000 e000fcff f003e001 1c0e3807     .............8..
  407308:	00000c0c 00000000 0cc00cc0 fcfffcff     ................
  407318:	0c000c00 00000000 fc0ffc0f 0007000e     ................
  407328:	c003c003 000e0007 fc0ffc0f fc0ffc0f     ................
  407338:	00070003 000c000e 000e000c fc03fc07     ................
  407348:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  407358:	f003f807 fc0ffc0f c00cc00c c00cc00c     ................
  407368:	c00fc00c 00038007 80070003 c00cc00f     ................
  407378:	c00cc00c c00cc00c fc0ffc0f fc0ffc0f     ................
  407388:	00078003 000c000e 000e000c 00030007     ................
  407398:	9c071803 cc0ccc0f cc0ccc0c fc0ccc0c     ................
  4073a8:	3006780e 000c0000 f0ff000c 1c0cf8ff     .x.0............
  4073b8:	380c1c0c 0000300c f80ff00f 0c001c00     ...8.0..........
  4073c8:	0c000c00 1c000c00 f00ff80f e00fc00f     ................
  4073d8:	38007000 1c001c00 70003800 c00fe00f     .p.8.....8.p....
  4073e8:	f80ff00f 1c001c00 f800f800 1c001c00     ................
  4073f8:	f00ff80f 1c0e0c0c f0033807 e001e001     .........8......
  407408:	3807f003 0c0c1c0e 000e000c 9c030c07     ...8............
  407418:	f001f801 00078003 000c000e 1c0c0c0c     ................
  407428:	7c0c3c0c cc0dec0c 0c0f8c0f 0c0c0c0e     .<.|............
  407438:	00030000 f03f8007 1ce0f87c 0cc00cc0     ......?.|.......
  407448:	00000cc0 0c030c03 fc7ffc3f 0cc30ce3     ........?.......
  407458:	0ce00cc0 0c300c70 0cc00000 0cc00cc0     ....p.0.........
  407468:	f87c1ce0 8007f03f 00000003 00c000c0     ..|.?...........
  407478:	00c000c0 00c000c0 00c000c0 00c000c0     ................
  407488:	fcfffcff fcfffcff fcfffcff fcfffcff     ................
  407498:	fcfffcff 00006925                       ....%i..

004074a0 <_global_impure_ptr>:
  4074a0:	20000020 00464e49 00666e69 004e414e      .. INF.inf.NAN.
  4074b0:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  4074c0:	46454443 00000000 33323130 37363534     CDEF....01234567
  4074d0:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  4074e0:	0000296c 00000030                       l)..0...

004074e8 <blanks.7223>:
  4074e8:	20202020 20202020 20202020 20202020                     

004074f8 <zeroes.7224>:
  4074f8:	30303030 30303030 30303030 30303030     0000000000000000
  407508:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  407518:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00407528 <__mprec_bigtens>:
  407528:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  407538:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  407548:	7f73bf3c 75154fdd                       <.s..O.u

00407550 <__mprec_tens>:
  407550:	00000000 3ff00000 00000000 40240000     .......?......$@
  407560:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  407570:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  407580:	00000000 412e8480 00000000 416312d0     .......A......cA
  407590:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  4075a0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  4075b0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4075c0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4075d0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4075e0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4075f0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  407600:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  407610:	79d99db4 44ea7843                       ...yCx.D

00407618 <p05.6055>:
  407618:	00000005 00000019 0000007d              ........}...

00407624 <_ctype_>:
  407624:	20202000 20202020 28282020 20282828     .         ((((( 
  407634:	20202020 20202020 20202020 20202020                     
  407644:	10108820 10101010 10101010 10101010      ...............
  407654:	04040410 04040404 10040404 10101010     ................
  407664:	41411010 41414141 01010101 01010101     ..AAAAAA........
  407674:	01010101 01010101 01010101 10101010     ................
  407684:	42421010 42424242 02020202 02020202     ..BBBBBB........
  407694:	02020202 02020202 02020202 10101010     ................
  4076a4:	00000020 00000000 00000000 00000000      ...............
	...

00407728 <_init>:
  407728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40772a:	bf00      	nop
  40772c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40772e:	bc08      	pop	{r3}
  407730:	469e      	mov	lr, r3
  407732:	4770      	bx	lr

00407734 <__init_array_start>:
  407734:	00403539 	.word	0x00403539

00407738 <__frame_dummy_init_array_entry>:
  407738:	004000f1                                ..@.

0040773c <_fini>:
  40773c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40773e:	bf00      	nop
  407740:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407742:	bc08      	pop	{r3}
  407744:	469e      	mov	lr, r3
  407746:	4770      	bx	lr

00407748 <__fini_array_start>:
  407748:	004000cd 	.word	0x004000cd
