

================================================================
== Vitis HLS Report for 'triangular_Pipeline_VITIS_LOOP_10_2'
================================================================
* Date:           Tue Apr 25 20:30:58 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        triangular
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_2  |        ?|        ?|        13|          6|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    1|       -|       -|    -|
|Expression       |        -|    -|       0|     309|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    3|     215|       1|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     123|    -|
|Register         |        -|    -|     423|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    4|     638|     433|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_5_1_U1  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   3|  215|   1|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    +---------------------------+------------------------+-----------+
    |          Instance         |         Module         | Expression|
    +---------------------------+------------------------+-----------+
    |mul_mul_14s_7ns_14_4_1_U2  |mul_mul_14s_7ns_14_4_1  |    i0 * i1|
    +---------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_187_p2        |         +|   0|  0|  71|          64|           2|
    |add_ln11_1_fu_142_p2      |         +|   0|  0|  21|          14|          14|
    |add_ln11_fu_138_p2        |         +|   0|  0|  21|          14|          14|
    |sub_ln11_fu_210_p2        |         -|   0|  0|  39|          32|          32|
    |addr_cmp11_fu_166_p2      |      icmp|   0|  0|  29|          64|          64|
    |addr_cmp_fu_157_p2        |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln10_fu_133_p2       |      icmp|   0|  0|  29|          64|          64|
    |reuse_select12_fu_204_p3  |    select|   0|  0|  32|           1|          32|
    |reuse_select_fu_180_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   6|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 309|         319|         320|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |A_address0                        |  13|          3|   14|         42|
    |ap_NS_fsm                         |  29|          7|    1|          7|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_reuse_reg_load   |   9|          2|   32|         64|
    |k_fu_52                           |   9|          2|   64|        128|
    |reuse_addr_reg_fu_44              |   9|          2|   64|        128|
    |reuse_reg_fu_48                   |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 123|         28|  212|        443|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_addr_1_reg_300                  |  14|   0|   14|          0|
    |A_addr_1_reg_300_pp0_iter1_reg    |  14|   0|   14|          0|
    |A_load_1_reg_320                  |  32|   0|   32|          0|
    |add_ln11_1_reg_290                |  14|   0|   14|          0|
    |add_ln11_reg_285                  |  14|   0|   14|          0|
    |addr_cmp11_reg_310                |   1|   0|    1|          0|
    |addr_cmp11_reg_310_pp0_iter1_reg  |   1|   0|    1|          0|
    |addr_cmp_reg_305                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln10_reg_281                 |   1|   0|    1|          0|
    |k_1_reg_271                       |  64|   0|   64|          0|
    |k_fu_52                           |  64|   0|   64|          0|
    |mul_ln11_reg_325                  |  32|   0|   32|          0|
    |reuse_addr_reg_fu_44              |  64|   0|   64|          0|
    |reuse_reg_fu_48                   |  32|   0|   32|          0|
    |reuse_select_reg_315              |  32|   0|   32|          0|
    |sub_ln11_reg_330                  |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 423|   0|  423|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  triangular_Pipeline_VITIS_LOOP_10_2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  triangular_Pipeline_VITIS_LOOP_10_2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  triangular_Pipeline_VITIS_LOOP_10_2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  triangular_Pipeline_VITIS_LOOP_10_2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  triangular_Pipeline_VITIS_LOOP_10_2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  triangular_Pipeline_VITIS_LOOP_10_2|  return value|
|indvars_iv   |   in|   64|     ap_none|                           indvars_iv|        scalar|
|i_1          |   in|   14|     ap_none|                                  i_1|        scalar|
|A_address0   |  out|   14|   ap_memory|                                    A|         array|
|A_ce0        |  out|    1|   ap_memory|                                    A|         array|
|A_we0        |  out|    1|   ap_memory|                                    A|         array|
|A_d0         |  out|   32|   ap_memory|                                    A|         array|
|A_q0         |   in|   32|   ap_memory|                                    A|         array|
|A_address1   |  out|   14|   ap_memory|                                    A|         array|
|A_ce1        |  out|    1|   ap_memory|                                    A|         array|
|A_q1         |   in|   32|   ap_memory|                                    A|         array|
|idxprom11    |   in|   14|     ap_none|                            idxprom11|        scalar|
|select_ln10  |   in|   64|     ap_none|                          select_ln10|        scalar|
|x_load       |   in|   32|     ap_none|                               x_load|        scalar|
+-------------+-----+-----+------------+-------------------------------------+--------------+

