Partition Merge report for test3
Wed Oct 21 13:16:11 2020
Quartus Prime Version 15.1.2 Build 193 02/01/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Warnings
  6. Partition Merge Partition Statistics
  7. Partition Merge Partition Pin Processing
  8. Partition Merge Resource Usage Summary
  9. Partition Merge RAM Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------------+
; Partition Merge Summary                                                             ;
+-----------------------------------+-------------------------------------------------+
; Partition Merge Status            ; Successful - Wed Oct 21 13:16:11 2020           ;
; Quartus Prime Version             ; 15.1.2 Build 193 02/01/2016 SJ Standard Edition ;
; Revision Name                     ; test3                                           ;
; Top-level Entity Name             ; switch_top                                      ;
; Family                            ; Stratix IV                                      ;
; Logic utilization                 ; N/A                                             ;
;     Combinational ALUTs           ; 3,483                                           ;
;     Memory ALUTs                  ; 0                                               ;
;     Dedicated logic registers     ; 5,725                                           ;
; Total registers                   ; 5725                                            ;
; Total pins                        ; 25                                              ;
; Total virtual pins                ; 18                                              ;
; Total block memory bits           ; 49,536                                          ;
; DSP block 18-bit elements         ; 0                                               ;
; Total GXB Receiver Channel PCS    ; 0                                               ;
; Total GXB Receiver Channel PMA    ; 0                                               ;
; Total GXB Transmitter Channel PCS ; 0                                               ;
; Total GXB Transmitter Channel PMA ; 0                                               ;
; Total PLLs                        ; 9                                               ;
; Total DLLs                        ; 0                                               ;
+-----------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; Source File            ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; transceivers:GEx4              ; User-created   ; Source File       ; Source File            ; transceivers:GEx4              ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                              ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                           ; Details ;
+-------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|rdusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|rdusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|rdusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|rdusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|rdusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|rdusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|rdusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|rdusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|rdusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|rdusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|rdusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|rdusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|wrusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|wrusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|wrusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|wrusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|wrusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|wrusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|wrusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|wrusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|wrusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|wrusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|wrusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|wrusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|rdreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|rdreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|rdreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|rdreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|wrreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|wrreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|wrreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|wrreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|rdusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|rdusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|rdusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|rdusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|rdusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|rdusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|rdusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|rdusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|rdusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|rdusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|rdusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|rdusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|wrusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|wrusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|wrusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|wrusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|wrusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|wrusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|wrusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|wrusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|wrusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|wrusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|wrusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|wrusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|rdreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|rdreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|rdreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|rdreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|wrreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|wrreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|wrreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:tx|wrreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|rdusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|rdusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|rdusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|rdusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|rdusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|rdusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|rdusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|rdusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|rdusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|rdusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|rdusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|rdusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|wrusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|wrusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|wrusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|wrusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|wrusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|wrusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|wrusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|wrusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|wrusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|wrusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|wrusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|wrusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|rdreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|rdreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|rdreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|rdreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|wrreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|wrreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|wrreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|wrreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|rdusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|rdusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|rdusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|rdusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|rdusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|rdusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|rdusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|rdusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|rdusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|rdusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|rdusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|rdusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|wrusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|wrusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|wrusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|wrusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|wrusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|wrusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|wrusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|wrusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|wrusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|wrusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|wrusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|wrusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|rdreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|rdreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|rdreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|rdreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|wrreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|wrreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|wrreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:tx|wrreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|rdusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|rdusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|rdusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|rdusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|rdusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|rdusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|rdusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|rdusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|rdusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|rdusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|rdusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|rdusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|wrusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|wrusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|wrusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|wrusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|wrusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|wrusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|wrusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|wrusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|wrusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|wrusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|wrusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|wrusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|rdreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|rdreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|rdreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|rdreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|wrreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|wrreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|wrreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|wrreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|rdusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|rdusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|rdusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|rdusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|rdusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|rdusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|rdusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|rdusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|rdusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|rdusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|rdusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|rdusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|wrusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|wrusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|wrusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|wrusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|wrusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|wrusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|wrusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|wrusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|wrusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|wrusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|wrusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|wrusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|rdreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|rdreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|rdreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|rdreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|wrreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|wrreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|wrreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:tx|wrreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|rdusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|rdusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|rdusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|rdusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|rdusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|rdusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|rdusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|rdusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|rdusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|rdusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|rdusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|rdusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|wrusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|wrusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|wrusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|wrusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|wrusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|wrusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|wrusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|wrusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|wrusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|wrusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|wrusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|wrusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|rdreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|rdreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|rdreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|rdreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|wrreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|wrreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|wrreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|wrreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|rdusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|rdusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|rdusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|rdusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|rdusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|rdusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|rdusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|rdusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|rdusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|rdusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_1~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|rdusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|rdusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:rdfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|wrusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|wrusedw[0] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~1                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|wrusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|wrusedw[1] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~5                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|wrusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|wrusedw[2] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~9                            ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|wrusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|wrusedw[3] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~13                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|wrusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|wrusedw[4] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|op_2~17                           ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|wrusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|wrusedw[5] ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|dffpipe_8d9:wrfull_reg|dffe10a[0] ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|rdreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|rdreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|rdreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|rdreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|wrreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|wrreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|wrreq                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:tx|wrreq                                                                                             ; N/A     ;
; transceivers:GEx4|clk_out                                         ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clkgen:pll|altpll:altpll_component|clkgen_altpll:auto_generated|wire_pll1_clk[0]                                          ; N/A     ;
; transceivers:GEx4|rx_ctrl_out[0]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[8]   ; N/A     ;
; transceivers:GEx4|rx_ctrl_out[0]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[8]   ; N/A     ;
; transceivers:GEx4|rx_ctrl_out[0]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[8]   ; N/A     ;
; transceivers:GEx4|rx_ctrl_out[1]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[8]   ; N/A     ;
; transceivers:GEx4|rx_ctrl_out[1]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[8]   ; N/A     ;
; transceivers:GEx4|rx_ctrl_out[2]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[8]   ; N/A     ;
; transceivers:GEx4|rx_ctrl_out[2]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[8]   ; N/A     ;
; transceivers:GEx4|rx_ctrl_out[3]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[8]   ; N/A     ;
; transceivers:GEx4|rx_ctrl_out[3]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[8]   ; N/A     ;
; transceivers:GEx4|rx_data_out[0]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[0]   ; N/A     ;
; transceivers:GEx4|rx_data_out[0]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[0]   ; N/A     ;
; transceivers:GEx4|rx_data_out[10]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[2]   ; N/A     ;
; transceivers:GEx4|rx_data_out[10]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[2]   ; N/A     ;
; transceivers:GEx4|rx_data_out[11]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[3]   ; N/A     ;
; transceivers:GEx4|rx_data_out[11]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[3]   ; N/A     ;
; transceivers:GEx4|rx_data_out[12]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[4]   ; N/A     ;
; transceivers:GEx4|rx_data_out[12]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[4]   ; N/A     ;
; transceivers:GEx4|rx_data_out[13]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[5]   ; N/A     ;
; transceivers:GEx4|rx_data_out[13]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[5]   ; N/A     ;
; transceivers:GEx4|rx_data_out[14]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[6]   ; N/A     ;
; transceivers:GEx4|rx_data_out[14]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[6]   ; N/A     ;
; transceivers:GEx4|rx_data_out[15]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[7]   ; N/A     ;
; transceivers:GEx4|rx_data_out[15]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[7]   ; N/A     ;
; transceivers:GEx4|rx_data_out[16]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[0]   ; N/A     ;
; transceivers:GEx4|rx_data_out[16]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[0]   ; N/A     ;
; transceivers:GEx4|rx_data_out[17]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[1]   ; N/A     ;
; transceivers:GEx4|rx_data_out[17]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[1]   ; N/A     ;
; transceivers:GEx4|rx_data_out[18]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[2]   ; N/A     ;
; transceivers:GEx4|rx_data_out[18]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[2]   ; N/A     ;
; transceivers:GEx4|rx_data_out[19]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[3]   ; N/A     ;
; transceivers:GEx4|rx_data_out[19]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[3]   ; N/A     ;
; transceivers:GEx4|rx_data_out[1]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[1]   ; N/A     ;
; transceivers:GEx4|rx_data_out[1]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[1]   ; N/A     ;
; transceivers:GEx4|rx_data_out[20]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[4]   ; N/A     ;
; transceivers:GEx4|rx_data_out[20]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[4]   ; N/A     ;
; transceivers:GEx4|rx_data_out[21]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[5]   ; N/A     ;
; transceivers:GEx4|rx_data_out[21]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[5]   ; N/A     ;
; transceivers:GEx4|rx_data_out[22]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[6]   ; N/A     ;
; transceivers:GEx4|rx_data_out[22]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[6]   ; N/A     ;
; transceivers:GEx4|rx_data_out[23]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[7]   ; N/A     ;
; transceivers:GEx4|rx_data_out[23]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[7]   ; N/A     ;
; transceivers:GEx4|rx_data_out[24]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[0]   ; N/A     ;
; transceivers:GEx4|rx_data_out[24]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[0]   ; N/A     ;
; transceivers:GEx4|rx_data_out[25]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[1]   ; N/A     ;
; transceivers:GEx4|rx_data_out[25]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[1]   ; N/A     ;
; transceivers:GEx4|rx_data_out[26]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[2]   ; N/A     ;
; transceivers:GEx4|rx_data_out[26]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[2]   ; N/A     ;
; transceivers:GEx4|rx_data_out[27]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[3]   ; N/A     ;
; transceivers:GEx4|rx_data_out[27]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[3]   ; N/A     ;
; transceivers:GEx4|rx_data_out[28]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[4]   ; N/A     ;
; transceivers:GEx4|rx_data_out[28]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[4]   ; N/A     ;
; transceivers:GEx4|rx_data_out[29]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[5]   ; N/A     ;
; transceivers:GEx4|rx_data_out[29]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[5]   ; N/A     ;
; transceivers:GEx4|rx_data_out[2]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[2]   ; N/A     ;
; transceivers:GEx4|rx_data_out[2]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[2]   ; N/A     ;
; transceivers:GEx4|rx_data_out[30]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[6]   ; N/A     ;
; transceivers:GEx4|rx_data_out[30]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[6]   ; N/A     ;
; transceivers:GEx4|rx_data_out[31]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[7]   ; N/A     ;
; transceivers:GEx4|rx_data_out[31]                                 ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[7]   ; N/A     ;
; transceivers:GEx4|rx_data_out[3]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[3]   ; N/A     ;
; transceivers:GEx4|rx_data_out[3]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[3]   ; N/A     ;
; transceivers:GEx4|rx_data_out[4]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[4]   ; N/A     ;
; transceivers:GEx4|rx_data_out[4]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[4]   ; N/A     ;
; transceivers:GEx4|rx_data_out[5]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[5]   ; N/A     ;
; transceivers:GEx4|rx_data_out[5]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[5]   ; N/A     ;
; transceivers:GEx4|rx_data_out[6]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[6]   ; N/A     ;
; transceivers:GEx4|rx_data_out[6]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[6]   ; N/A     ;
; transceivers:GEx4|rx_data_out[7]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[7]   ; N/A     ;
; transceivers:GEx4|rx_data_out[7]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[7]   ; N/A     ;
; transceivers:GEx4|rx_data_out[8]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[0]   ; N/A     ;
; transceivers:GEx4|rx_data_out[8]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[0]   ; N/A     ;
; transceivers:GEx4|rx_data_out[9]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[1]   ; N/A     ;
; transceivers:GEx4|rx_data_out[9]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|q_b[1]   ; N/A     ;
; transceivers:GEx4|tx_ctrl_in[0]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_ctrl_in[0]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_ctrl_in[0]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_ctrl_in[0]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_ctrl_in[1]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_ctrl_in[1]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_ctrl_in[1]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_ctrl_in[1]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_ctrl_in[2]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_ctrl_in[2]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_ctrl_in[2]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_ctrl_in[2]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_ctrl_in[3]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_ctrl_in[3]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_ctrl_in[3]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_ctrl_in[3]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[0]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[0]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[0]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[0]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[10]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[10]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[10]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[10]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[11]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[11]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[11]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[11]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[12]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[12]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[12]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[12]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[13]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[13]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[13]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[13]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[14]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[14]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[14]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[14]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[15]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[15]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[15]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[15]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[16]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[16]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[16]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[16]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[17]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[17]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[17]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[17]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[18]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[18]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[18]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[18]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[19]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[19]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[19]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[19]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[1]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[1]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[1]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[1]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[20]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[20]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[20]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[20]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[21]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[21]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[21]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[21]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[22]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[22]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[22]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[22]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[23]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[23]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[23]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[23]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[24]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[24]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[24]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[24]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[25]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[25]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[25]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[25]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[26]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[26]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[26]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[26]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[27]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[27]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[27]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[27]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[28]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[28]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[28]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[28]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[29]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[29]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[29]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[29]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[2]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[2]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[2]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[2]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[30]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[30]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[30]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[30]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[31]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[31]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[31]                                  ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[31]                                                                                                            ; N/A     ;
; transceivers:GEx4|tx_data_in[3]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[3]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[3]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[3]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[4]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[4]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[4]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[4]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[5]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[5]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[5]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[5]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[6]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[6]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[6]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[6]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[7]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[7]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[7]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[7]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[8]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[8]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[8]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[8]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[9]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[9]                                                                                                             ; N/A     ;
; transceivers:GEx4|tx_data_in[9]                                   ; pre-synthesis ; connected ; transceivers:GEx4              ; post-synthesis    ; transceivers:GEx4|tx_data_in[9]                                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                         ; N/A     ;
+-------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Partition Merge Partition Warnings                                             ;
+-----------------------------------+-------------------+------------------------+
; Port                              ; Partition         ; Info                   ;
+-----------------------------------+-------------------+------------------------+
; transceivers:GEx4|tx_data_in[28]  ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|tx_data_in[27]  ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|tx_data_in[26]  ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|tx_data_in[25]  ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|tx_data_in[24]  ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|tx_data_in[29]  ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|tx_data_in[30]  ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|tx_data_in[31]  ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|tx_data_in[20]  ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|tx_data_in[19]  ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|tx_data_in[18]  ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|tx_data_in[17]  ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|tx_data_in[16]  ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|tx_data_in[21]  ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|tx_data_in[22]  ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|tx_data_in[23]  ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|tx_ctrl_in[3]   ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|tx_ctrl_in[2]   ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|link_sync[3]    ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|link_sync[2]    ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|link_sync[1]    ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|link_sync[0]    ; transceivers:GEx4 ; Driven by constant GND ;
; transceivers:GEx4|link_sync[0]    ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|link_sync[1]    ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|link_sync[2]    ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|link_sync[3]    ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_data_out[16] ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_data_out[17] ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_data_out[18] ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_data_out[19] ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_data_out[20] ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_data_out[21] ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_data_out[22] ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_data_out[23] ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_data_out[24] ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_data_out[25] ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_data_out[26] ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_data_out[27] ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_data_out[28] ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_data_out[29] ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_data_out[30] ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_data_out[31] ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_ctrl_out[2]  ; transceivers:GEx4 ; No fanout              ;
; transceivers:GEx4|rx_ctrl_out[3]  ; transceivers:GEx4 ; No fanout              ;
+-----------------------------------+-------------------+------------------------+
Note: The Incremental Compilation Advisor can be used to get more detailed recommendations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                          ;
+-----------------------------------------------+------+---------------+------------------+--------------------------------+-------------------+--------------------------------+
; Statistic                                     ; Top  ; pzdyqx:nabboc ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; transceivers:GEx4 ; hard_block:auto_generated_inst ;
+-----------------------------------------------+------+---------------+------------------+--------------------------------+-------------------+--------------------------------+
; Estimated ALUTs Used                          ; 31   ; 91            ; 104              ; 443                            ; 2814              ; 0                              ;
;     -- Combinational ALUTs                    ; 31   ; 91            ; 104              ; 443                            ; 2814              ; 0                              ;
;     -- Memory ALUTs                           ; 0    ; 0             ; 0                ; 0                              ; 0                 ; 0                              ;
;     -- LUT_REGs                               ; 0    ; 0             ; 0                ; 0                              ; 0                 ; 0                              ;
; Dedicated logic registers                     ; 39   ; 72            ; 106              ; 2507                           ; 3001              ; 0                              ;
;                                               ;      ;               ;                  ;                                ;                   ;                                ;
; Estimated ALUTs Unavailable                   ; 18   ; 4             ; 1                ; 0                              ; 19                ; 0                              ;
;     -- Due to unpartnered combinational logic ; 18   ; 4             ; 1                ; 0                              ; 19                ; 0                              ;
;     -- Due to Memory ALUTs                    ; 0    ; 0             ; 0                ; 0                              ; 0                 ; 0                              ;
;                                               ;      ;               ;                  ;                                ;                   ;                                ;
; Total combinational functions                 ; 31   ; 91            ; 104              ; 443                            ; 2814              ; 0                              ;
; Combinational ALUT usage by number of inputs  ;      ;               ;                  ;                                ;                   ;                                ;
;     -- 7 input functions                      ; 0    ; 4             ; 1                ; 0                              ; 19                ; 0                              ;
;     -- 6 input functions                      ; 4    ; 12            ; 20               ; 90                             ; 594               ; 0                              ;
;     -- 5 input functions                      ; 3    ; 15            ; 24               ; 223                            ; 458               ; 0                              ;
;     -- 4 input functions                      ; 1    ; 17            ; 13               ; 18                             ; 556               ; 0                              ;
;     -- <=3 input functions                    ; 23   ; 43            ; 46               ; 112                            ; 1187              ; 0                              ;
;                                               ;      ;               ;                  ;                                ;                   ;                                ;
; Combinational ALUTs by mode                   ;      ;               ;                  ;                                ;                   ;                                ;
;     -- normal mode                            ; 11   ; 87            ; 103              ; 361                            ; 2470              ; 0                              ;
;     -- extended LUT mode                      ; 0    ; 4             ; 1                ; 0                              ; 19                ; 0                              ;
;     -- arithmetic mode                        ; 20   ; 0             ; 0                ; 82                             ; 229               ; 0                              ;
;     -- shared arithmetic mode                 ; 0    ; 0             ; 0                ; 0                              ; 96                ; 0                              ;
;                                               ;      ;               ;                  ;                                ;                   ;                                ;
; Estimated ALUT/register pairs used            ; 49   ; 106           ; 148              ; 2639                           ; 4296              ; 0                              ;
;                                               ;      ;               ;                  ;                                ;                   ;                                ;
; Total registers                               ; 39   ; 72            ; 106              ; 2507                           ; 3001              ; 0                              ;
;     -- Dedicated logic registers              ; 39   ; 72            ; 106              ; 2507                           ; 3001              ; 0                              ;
;     -- I/O registers                          ; 0    ; 0             ; 0                ; 0                              ; 0                 ; 0                              ;
;     -- LUT_REGs                               ; 0    ; 0             ; 0                ; 0                              ; 0                 ; 0                              ;
;                                               ;      ;               ;                  ;                                ;                   ;                                ;
; Estimated ALMs:  partially or completely used ; 25   ; 53            ; 74               ; 1412                           ; 2157              ; 0                              ;
;                                               ;      ;               ;                  ;                                ;                   ;                                ;
; Virtual pins                                  ; 18   ; 0             ; 0                ; 0                              ; 0                 ; 0                              ;
; I/O pins                                      ; 17   ; 0             ; 0                ; 0                              ; 8                 ; 0                              ;
; DSP block 9-bit elements                      ; 0    ; 0             ; 0                ; 0                              ; 0                 ; 0                              ;
; Total block memory bits                       ; 0    ; 0             ; 0                ; 47104                          ; 2432              ; 0                              ;
; Total block memory implementation bits        ; 0    ; 0             ; 0                ; 0                              ; 0                 ; 0                              ;
; JTAG                                          ; 1    ; 0             ; 0                ; 0                              ; 0                 ; 0                              ;
; PLL                                           ; 0    ; 0             ; 0                ; 0                              ; 0                 ; 9                              ;
; SERDES receiver                               ; 0    ; 0             ; 0                ; 0                              ; 0                 ; 4                              ;
; SERDES transmitter                            ; 0    ; 0             ; 0                ; 0                              ; 0                 ; 4                              ;
;                                               ;      ;               ;                  ;                                ;                   ;                                ;
; Connections                                   ;      ;               ;                  ;                                ;                   ;                                ;
;     -- Input Connections                      ; 84   ; 63            ; 159              ; 3683                           ; 3933              ; 61                             ;
;     -- Registered Input Connections           ; 57   ; 28            ; 123              ; 2897                           ; 3865              ; 0                              ;
;     -- Output Connections                     ; 2020 ; 87            ; 445              ; 34                             ; 401               ; 4996                           ;
;     -- Registered Output Connections          ; 58   ; 86            ; 445              ; 0                              ; 229               ; 0                              ;
;                                               ;      ;               ;                  ;                                ;                   ;                                ;
; Internal Connections                          ;      ;               ;                  ;                                ;                   ;                                ;
;     -- Total Connections                      ; 2298 ; 623           ; 1258             ; 13299                          ; 20992             ; 5094                           ;
;     -- Registered Connections                 ; 175  ; 427           ; 1031             ; 10601                          ; 14366             ; 0                              ;
;                                               ;      ;               ;                  ;                                ;                   ;                                ;
; External Connections                          ;      ;               ;                  ;                                ;                   ;                                ;
;     -- Top                                    ; 0    ; 30            ; 145              ; 1182                           ; 699               ; 48                             ;
;     -- pzdyqx:nabboc                          ; 30   ; 0             ; 36               ; 0                              ; 84                ; 0                              ;
;     -- sld_hub:auto_hub                       ; 145  ; 36            ; 20               ; 403                            ; 0                 ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0         ; 1182 ; 0             ; 403              ; 64                             ; 297               ; 1771                           ;
;     -- transceivers:GEx4                      ; 699  ; 84            ; 0                ; 297                            ; 16                ; 3238                           ;
;     -- hard_block:auto_generated_inst         ; 48   ; 0             ; 0                ; 1771                           ; 3238              ; 0                              ;
;                                               ;      ;               ;                  ;                                ;                   ;                                ;
; Partition Interface                           ;      ;               ;                  ;                                ;                   ;                                ;
;     -- Input Ports                            ; 11   ; 11            ; 77               ; 620                            ; 43                ; 61                             ;
;     -- Output Ports                           ; 11   ; 4             ; 95               ; 383                            ; 161               ; 58                             ;
;     -- Bidir Ports                            ; 8    ; 0             ; 0                ; 0                              ; 8                 ; 0                              ;
;                                               ;      ;               ;                  ;                                ;                   ;                                ;
; Registered Ports                              ;      ;               ;                  ;                                ;                   ;                                ;
;     -- Registered Input Ports                 ; 0    ; 2             ; 11               ; 374                            ; 39                ; 0                              ;
;     -- Registered Output Ports                ; 0    ; 3             ; 49               ; 369                            ; 72                ; 0                              ;
;                                               ;      ;               ;                  ;                                ;                   ;                                ;
; Port Connectivity                             ;      ;               ;                  ;                                ;                   ;                                ;
;     -- Input Ports driven by GND              ; 0    ; 0             ; 1                ; 16                             ; 18                ; 0                              ;
;     -- Output Ports driven by GND             ; 0    ; 0             ; 36               ; 2                              ; 4                 ; 0                              ;
;     -- Input Ports driven by VCC              ; 0    ; 0             ; 0                ; 16                             ; 0                 ; 0                              ;
;     -- Output Ports driven by VCC             ; 0    ; 0             ; 0                ; 1                              ; 0                 ; 0                              ;
;     -- Input Ports with no Source             ; 0    ; 0             ; 53               ; 186                            ; 0                 ; 0                              ;
;     -- Output Ports with no Source            ; 0    ; 0             ; 0                ; 0                              ; 0                 ; 0                              ;
;     -- Input Ports with no Fanout             ; 0    ; 2             ; 58               ; 200                            ; 0                 ; 0                              ;
;     -- Output Ports with no Fanout            ; 0    ; 0             ; 51               ; 371                            ; 116               ; 0                              ;
+-----------------------------------------------+------+---------------+------------------+--------------------------------+-------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                            ;
+-----------------------------------------+-------------------+---------------+----------+--------------------------------------------+
; Name                                    ; Partition         ; Type          ; Location ; Status                                     ;
+-----------------------------------------+-------------------+---------------+----------+--------------------------------------------+
; altera_reserved_ntrst                   ; Top               ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_ntrst            ; Top               ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_ntrst~input      ; Top               ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                         ;                   ;               ;          ;                                            ;
; altera_reserved_tck                     ; Top               ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck              ; Top               ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input        ; Top               ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                         ;                   ;               ;          ;                                            ;
; altera_reserved_tdi                     ; Top               ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi              ; Top               ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input        ; Top               ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                         ;                   ;               ;          ;                                            ;
; altera_reserved_tdo                     ; Top               ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo              ; Top               ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output       ; Top               ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                         ;                   ;               ;          ;                                            ;
; altera_reserved_tms                     ; Top               ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms              ; Top               ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input        ; Top               ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                         ;                   ;               ;          ;                                            ;
; clk_100                                 ; Top               ; Input Port    ; n/a      ;                                            ;
;     -- clk_100                          ; Top               ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- clk_100~input                    ; Top               ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|clk_in         ; transceivers:GEx4 ; Input Port    ; n/a      ;                                            ;
;                                         ;                   ;               ;          ;                                            ;
; fan_ctrl                                ; Top               ; Output Port   ; n/a      ;                                            ;
;     -- fan_ctrl                         ; Top               ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- fan_ctrl~output                  ; Top               ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                         ;                   ;               ;          ;                                            ;
; int[0]                                  ; Top               ; Bidir Port    ; n/a      ;                                            ;
;     -- transceivers:GEx4|int[0]         ; transceivers:GEx4 ; Bidir Port    ; n/a      ;                                            ;
;     -- int[0]                           ; transceivers:GEx4 ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|int[0]~output  ; transceivers:GEx4 ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                         ;                   ;               ;          ;                                            ;
; int[1]                                  ; Top               ; Bidir Port    ; n/a      ;                                            ;
;     -- transceivers:GEx4|int[1]         ; transceivers:GEx4 ; Bidir Port    ; n/a      ;                                            ;
;     -- int[1]                           ; transceivers:GEx4 ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|int[1]~output  ; transceivers:GEx4 ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                         ;                   ;               ;          ;                                            ;
; int[2]                                  ; Top               ; Bidir Port    ; n/a      ;                                            ;
;     -- transceivers:GEx4|int[2]         ; transceivers:GEx4 ; Bidir Port    ; n/a      ;                                            ;
;     -- int[2]                           ; transceivers:GEx4 ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|int[2]~output  ; transceivers:GEx4 ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                         ;                   ;               ;          ;                                            ;
; int[3]                                  ; Top               ; Bidir Port    ; n/a      ;                                            ;
;     -- transceivers:GEx4|int[3]         ; transceivers:GEx4 ; Bidir Port    ; n/a      ;                                            ;
;     -- int[3]                           ; transceivers:GEx4 ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|int[3]~output  ; transceivers:GEx4 ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                         ;                   ;               ;          ;                                            ;
; mdc[0]                                  ; Top               ; Output Port   ; n/a      ;                                            ;
;     -- mdc[0]                           ; Top               ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mdc[0]~output                    ; Top               ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|mdc[0]         ; transceivers:GEx4 ; Output Port   ; n/a      ;                                            ;
;                                         ;                   ;               ;          ;                                            ;
; mdc[1]                                  ; Top               ; Output Port   ; n/a      ;                                            ;
;     -- mdc[1]                           ; Top               ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mdc[1]~output                    ; Top               ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|mdc[1]         ; transceivers:GEx4 ; Output Port   ; n/a      ;                                            ;
;                                         ;                   ;               ;          ;                                            ;
; mdc[2]                                  ; Top               ; Output Port   ; n/a      ;                                            ;
;     -- mdc[2]                           ; Top               ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mdc[2]~output                    ; Top               ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|mdc[2]         ; transceivers:GEx4 ; Output Port   ; n/a      ;                                            ;
;                                         ;                   ;               ;          ;                                            ;
; mdc[3]                                  ; Top               ; Output Port   ; n/a      ;                                            ;
;     -- mdc[3]                           ; Top               ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- mdc[3]~output                    ; Top               ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|mdc[3]         ; transceivers:GEx4 ; Output Port   ; n/a      ;                                            ;
;                                         ;                   ;               ;          ;                                            ;
; mdio[0]                                 ; Top               ; Bidir Port    ; n/a      ;                                            ;
;     -- transceivers:GEx4|mdio[0]        ; transceivers:GEx4 ; Bidir Port    ; n/a      ;                                            ;
;     -- mdio[0]                          ; transceivers:GEx4 ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|mdio[0]~output ; transceivers:GEx4 ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                         ;                   ;               ;          ;                                            ;
; mdio[1]                                 ; Top               ; Bidir Port    ; n/a      ;                                            ;
;     -- transceivers:GEx4|mdio[1]        ; transceivers:GEx4 ; Bidir Port    ; n/a      ;                                            ;
;     -- mdio[1]                          ; transceivers:GEx4 ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|mdio[1]~output ; transceivers:GEx4 ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                         ;                   ;               ;          ;                                            ;
; mdio[2]                                 ; Top               ; Bidir Port    ; n/a      ;                                            ;
;     -- transceivers:GEx4|mdio[2]        ; transceivers:GEx4 ; Bidir Port    ; n/a      ;                                            ;
;     -- mdio[2]                          ; transceivers:GEx4 ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|mdio[2]~output ; transceivers:GEx4 ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                         ;                   ;               ;          ;                                            ;
; mdio[3]                                 ; Top               ; Bidir Port    ; n/a      ;                                            ;
;     -- transceivers:GEx4|mdio[3]        ; transceivers:GEx4 ; Bidir Port    ; n/a      ;                                            ;
;     -- mdio[3]                          ; transceivers:GEx4 ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|mdio[3]~output ; transceivers:GEx4 ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                         ;                   ;               ;          ;                                            ;
; reset_n                                 ; Top               ; Input Port    ; n/a      ;                                            ;
;     -- reset_n                          ; Top               ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- reset_n~input                    ; Top               ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                         ;                   ;               ;          ;                                            ;
; reset_phy_in                            ; Top               ; Input Port    ; n/a      ;                                            ;
;     -- reset_phy_in                     ; Top               ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- reset_phy_in~input               ; Top               ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                         ;                   ;               ;          ;                                            ;
; rst                                     ; Top               ; Output Port   ; n/a      ;                                            ;
;     -- rst                              ; Top               ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- rst~output                       ; Top               ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                         ;                   ;               ;          ;                                            ;
; rx[0]                                   ; Top               ; Input Port    ; n/a      ;                                            ;
;     -- rx[0]                            ; Top               ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- rx[0]~input                      ; Top               ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|rx_datain[0]   ; transceivers:GEx4 ; Input Port    ; n/a      ;                                            ;
;                                         ;                   ;               ;          ;                                            ;
; rx[1]                                   ; Top               ; Input Port    ; n/a      ;                                            ;
;     -- rx[1]                            ; Top               ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- rx[1]~input                      ; Top               ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|rx_datain[1]   ; transceivers:GEx4 ; Input Port    ; n/a      ;                                            ;
;                                         ;                   ;               ;          ;                                            ;
; rx[2]                                   ; Top               ; Input Port    ; n/a      ;                                            ;
;     -- rx[2]                            ; Top               ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- rx[2]~input                      ; Top               ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|rx_datain[2]   ; transceivers:GEx4 ; Input Port    ; n/a      ;                                            ;
;                                         ;                   ;               ;          ;                                            ;
; rx[3]                                   ; Top               ; Input Port    ; n/a      ;                                            ;
;     -- rx[3]                            ; Top               ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- rx[3]~input                      ; Top               ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|rx_datain[3]   ; transceivers:GEx4 ; Input Port    ; n/a      ;                                            ;
;                                         ;                   ;               ;          ;                                            ;
; tx[0]                                   ; Top               ; Output Port   ; n/a      ;                                            ;
;     -- tx[0]                            ; Top               ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- tx[0]~output                     ; Top               ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|tx_dataout[0]  ; transceivers:GEx4 ; Output Port   ; n/a      ;                                            ;
;                                         ;                   ;               ;          ;                                            ;
; tx[1]                                   ; Top               ; Output Port   ; n/a      ;                                            ;
;     -- tx[1]                            ; Top               ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- tx[1]~output                     ; Top               ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|tx_dataout[1]  ; transceivers:GEx4 ; Output Port   ; n/a      ;                                            ;
;                                         ;                   ;               ;          ;                                            ;
; tx[2]                                   ; Top               ; Output Port   ; n/a      ;                                            ;
;     -- tx[2]                            ; Top               ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- tx[2]~output                     ; Top               ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|tx_dataout[2]  ; transceivers:GEx4 ; Output Port   ; n/a      ;                                            ;
;                                         ;                   ;               ;          ;                                            ;
; tx[3]                                   ; Top               ; Output Port   ; n/a      ;                                            ;
;     -- tx[3]                            ; Top               ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- tx[3]~output                     ; Top               ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- transceivers:GEx4|tx_dataout[3]  ; transceivers:GEx4 ; Output Port   ; n/a      ;                                            ;
;                                         ;                   ;               ;          ;                                            ;
+-----------------------------------------+-------------------+---------------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                             ;
+-----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Resource                                      ; Usage                                                                                              ;
+-----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Estimated ALUTs Used                          ; 3483                                                                                               ;
;     -- Combinational ALUTs                    ; 3483                                                                                               ;
;     -- Memory ALUTs                           ; 0                                                                                                  ;
;     -- LUT_REGs                               ; 0                                                                                                  ;
; Dedicated logic registers                     ; 5725                                                                                               ;
;                                               ;                                                                                                    ;
; Estimated ALUTs Unavailable                   ; 42                                                                                                 ;
;     -- Due to unpartnered combinational logic ; 42                                                                                                 ;
;     -- Due to Memory ALUTs                    ; 0                                                                                                  ;
;                                               ;                                                                                                    ;
; Total combinational functions                 ; 3483                                                                                               ;
; Combinational ALUT usage by number of inputs  ;                                                                                                    ;
;     -- 7 input functions                      ; 24                                                                                                 ;
;     -- 6 input functions                      ; 720                                                                                                ;
;     -- 5 input functions                      ; 723                                                                                                ;
;     -- 4 input functions                      ; 605                                                                                                ;
;     -- <=3 input functions                    ; 1411                                                                                               ;
;                                               ;                                                                                                    ;
; Combinational ALUTs by mode                   ;                                                                                                    ;
;     -- normal mode                            ; 3032                                                                                               ;
;     -- extended LUT mode                      ; 24                                                                                                 ;
;     -- arithmetic mode                        ; 331                                                                                                ;
;     -- shared arithmetic mode                 ; 96                                                                                                 ;
;                                               ;                                                                                                    ;
; Estimated ALUT/register pairs used            ; 6707                                                                                               ;
;                                               ;                                                                                                    ;
; Total registers                               ; 5725                                                                                               ;
;     -- Dedicated logic registers              ; 5725                                                                                               ;
;     -- I/O registers                          ; 0                                                                                                  ;
;     -- LUT_REGs                               ; 0                                                                                                  ;
;                                               ;                                                                                                    ;
;                                               ;                                                                                                    ;
; Virtual pins                                  ; 18                                                                                                 ;
; I/O pins                                      ; 25                                                                                                 ;
; Total MLAB memory bits                        ; 0                                                                                                  ;
; Total block memory bits                       ; 49536                                                                                              ;
;                                               ;                                                                                                    ;
; DSP block 18-bit elements                     ; 0                                                                                                  ;
;                                               ;                                                                                                    ;
; Total PLLs                                    ; 9                                                                                                  ;
;     -- PLLs                                   ; 9                                                                                                  ;
;                                               ;                                                                                                    ;
; SERDES transmitters                           ; 4                                                                                                  ;
; SERDES receivers                              ; 4                                                                                                  ;
; Maximum fan-out node                          ; transceivers:GEx4|clkgen:pll|altpll:altpll_component|clkgen_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                               ; 3061                                                                                               ;
; Total fan-out                                 ; 35153                                                                                              ;
; Average fan-out                               ; 3.66                                                                                               ;
+-----------------------------------------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nc84:auto_generated|ALTSYNCRAM                                                                                                                          ; AUTO ; Simple Dual Port ; 256          ; 184          ; 256          ; 184          ; 47104 ; None ;
; transceivers:GEx4|clk_decoup:\decoup:0:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 32           ; 9            ; 32           ; 9            ; 288   ; None ;
; transceivers:GEx4|clk_decoup:\decoup:0:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 32           ; 9            ; 32           ; 9            ; 288   ; None ;
; transceivers:GEx4|clk_decoup:\decoup:1:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 32           ; 9            ; 32           ; 9            ; 288   ; None ;
; transceivers:GEx4|clk_decoup:\decoup:1:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 32           ; 9            ; 32           ; 9            ; 288   ; None ;
; transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 32           ; 9            ; 32           ; 9            ; 288   ; None ;
; transceivers:GEx4|clk_decoup:\decoup:2:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 32           ; 9            ; 32           ; 9            ; 288   ; None ;
; transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 32           ; 9            ; 32           ; 9            ; 288   ; None ;
; transceivers:GEx4|clk_decoup:\decoup:3:tx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 32           ; 9            ; 32           ; 9            ; 288   ; None ;
; transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|altshift_taps:gmii_data_reg1_rtl_0|shift_taps_q0v:auto_generated|altsyncram_2s91:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32    ; None ;
; transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|altshift_taps:gmii_data_reg1_rtl_0|shift_taps_q0v:auto_generated|altsyncram_2s91:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32    ; None ;
; transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|altshift_taps:gmii_data_reg1_rtl_0|shift_taps_q0v:auto_generated|altsyncram_2s91:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32    ; None ;
; transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|altshift_taps:gmii_data_reg1_rtl_0|shift_taps_q0v:auto_generated|altsyncram_2s91:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32    ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 15.1.2 Build 193 02/01/2016 SJ Standard Edition
    Info: Processing started: Wed Oct 21 13:16:08 2020
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off de4_switch -c test3 --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "transceivers:GEx4" File: M:/FPGADESIGN/Switch/switch_top.vhd Line: 100
Info (35007): Using synthesis netlist for partition "pzdyqx:nabboc"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 402 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 5 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 21 node(s), including 0 DDIO, 9 PLL, 0 transceiver and 0 LCELL
Info (35048): Found 22 ports with constant drivers. For more information, refer to the Partition Merger report
Info (35047): Found 22 ports with no fan-out. For more information, refer to the Partition Merger report
Warning (35016): Found partition port(s) not driving logic, possibly wasting area
    Warning (35017): Partition port "transceivers:GEx4|rx_data_out[16]", driven by node "transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a0", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 42
    Warning (35017): Partition port "transceivers:GEx4|rx_data_out[17]", driven by node "transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a1", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 74
    Warning (35017): Partition port "transceivers:GEx4|rx_data_out[18]", driven by node "transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a2", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 106
    Warning (35017): Partition port "transceivers:GEx4|rx_data_out[19]", driven by node "transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a3", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 138
    Warning (35017): Partition port "transceivers:GEx4|rx_data_out[20]", driven by node "transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a4", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 170
    Warning (35017): Partition port "transceivers:GEx4|rx_data_out[21]", driven by node "transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a5", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 202
    Warning (35017): Partition port "transceivers:GEx4|rx_data_out[22]", driven by node "transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a6", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 234
    Warning (35017): Partition port "transceivers:GEx4|rx_data_out[23]", driven by node "transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a7", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 266
    Warning (35017): Partition port "transceivers:GEx4|rx_data_out[24]", driven by node "transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a0", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 42
    Warning (35017): Partition port "transceivers:GEx4|rx_data_out[25]", driven by node "transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a1", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 74
    Warning (35017): Partition port "transceivers:GEx4|rx_data_out[26]", driven by node "transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a2", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 106
    Warning (35017): Partition port "transceivers:GEx4|rx_data_out[27]", driven by node "transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a3", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 138
    Warning (35017): Partition port "transceivers:GEx4|rx_data_out[28]", driven by node "transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a4", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 170
    Warning (35017): Partition port "transceivers:GEx4|rx_data_out[29]", driven by node "transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a5", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 202
    Warning (35017): Partition port "transceivers:GEx4|rx_data_out[30]", driven by node "transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a6", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 234
    Warning (35017): Partition port "transceivers:GEx4|rx_data_out[31]", driven by node "transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a7", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 266
    Warning (35017): Partition port "transceivers:GEx4|rx_ctrl_out[2]", driven by node "transceivers:GEx4|clk_decoup:\decoup:2:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a8", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 298
    Warning (35017): Partition port "transceivers:GEx4|rx_ctrl_out[3]", driven by node "transceivers:GEx4|clk_decoup:\decoup:3:rx|clksync:fifo|dcfifo:dcfifo_component|dcfifo_8c02:auto_generated|altsyncram_f7d1:fifo_ram|ram_block9a8", does not drive logic File: M:/FPGADESIGN/Switch/db/altsyncram_f7d1.tdf Line: 298
    Warning (35018): Partition port "transceivers:GEx4|link_sync[3]", driven by node "transceivers:GEx4|~GND", does not drive logic
    Warning (35018): Partition port "transceivers:GEx4|link_sync[2]", driven by node "transceivers:GEx4|~GND", does not drive logic
    Warning (35039): Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report
Critical Warning (21214): Placement of some of the LVDS pin or pins  related to the instance "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated|rx[0]" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines. File: M:/FPGADESIGN/Switch/db/lvds_rx_qpv3.tdf Line: 188
Critical Warning (21214): Placement of some of the LVDS pin or pins  related to the instance "transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated|rx[0]" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines. File: M:/FPGADESIGN/Switch/db/lvds_rx_qpv3.tdf Line: 188
Critical Warning (21214): Placement of some of the LVDS pin or pins  related to the instance "transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated|rx[0]" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines. File: M:/FPGADESIGN/Switch/db/lvds_rx_qpv3.tdf Line: 188
Critical Warning (21214): Placement of some of the LVDS pin or pins  related to the instance "transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated|rx[0]" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines. File: M:/FPGADESIGN/Switch/db/lvds_rx_qpv3.tdf Line: 188
Warning (15899): PLL "transceivers:GEx4|tse:\gx:0:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated|pll" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: M:/FPGADESIGN/Switch/db/lvds_rx_qpv3.tdf Line: 203
Warning (15899): PLL "transceivers:GEx4|tse:\gx:1:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated|pll" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: M:/FPGADESIGN/Switch/db/lvds_rx_qpv3.tdf Line: 203
Warning (15899): PLL "transceivers:GEx4|tse:\gx:2:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated|pll" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: M:/FPGADESIGN/Switch/db/lvds_rx_qpv3.tdf Line: 203
Warning (15899): PLL "transceivers:GEx4|tse:\gx:3:GE|altera_tse_pcs_pma:altera_tse_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_qpv3:auto_generated|pll" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: M:/FPGADESIGN/Switch/db/lvds_rx_qpv3.tdf Line: 203
Info (21057): Implemented 7737 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 11 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 7397 logic cells
    Info (21064): Implemented 288 RAM segments
    Info (21065): Implemented 9 PLLs
Info: Quartus Prime Partition Merge was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 940 megabytes
    Info: Processing ended: Wed Oct 21 13:16:12 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


