---------- Begin Simulation Statistics ----------
final_tick                                 1126932000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2130615                       # Simulator instruction rate (inst/s)
host_mem_usage                                 648928                       # Number of bytes of host memory used
host_op_rate                                  3966677                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.22                       # Real time elapsed on the host
host_tick_rate                             1726150809                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      463245                       # Number of instructions simulated
sim_ops                                        862922                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000376                       # Number of seconds simulated
sim_ticks                                   375579000                       # Number of ticks simulated
system.cpu.Branches                             31427                       # Number of branches fetched
system.cpu.committedInsts                      159165                       # Number of instructions committed
system.cpu.committedOps                        298545                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                       43014                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       22365                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      217543                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                           751158                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                     751158                       # Number of busy cycles
system.cpu.num_cc_register_reads               157043                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               89277                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        23541                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  19961                       # Number of float alu accesses
system.cpu.num_fp_insts                         19961                       # number of float instructions
system.cpu.num_fp_register_reads                17108                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               16541                       # number of times the floating registers were written
system.cpu.num_func_calls                        4440                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                285223                       # Number of integer alu accesses
system.cpu.num_int_insts                       285223                       # number of integer instructions
system.cpu.num_int_register_reads              556185                       # number of times the integer registers were read
system.cpu.num_int_register_writes             230144                       # number of times the integer registers were written
system.cpu.num_load_insts                       42948                       # Number of load instructions
system.cpu.num_mem_refs                         65313                       # number of memory refs
system.cpu.num_store_insts                      22365                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  1071      0.36%      0.36% # Class of executed instruction
system.cpu.op_class::IntAlu                    218025     73.03%     73.39% # Class of executed instruction
system.cpu.op_class::IntMult                      413      0.14%     73.53% # Class of executed instruction
system.cpu.op_class::IntDiv                      1155      0.39%     73.91% # Class of executed instruction
system.cpu.op_class::FloatAdd                    6746      2.26%     76.17% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     76.17% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     76.17% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     76.17% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     76.17% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     76.17% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     76.17% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     76.17% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     76.17% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     76.17% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1270      0.43%     76.60% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     76.60% # Class of executed instruction
system.cpu.op_class::SimdCvt                      644      0.22%     76.81% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1604      0.54%     77.35% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                1056      0.35%     77.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                 224      0.08%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult               1024      0.34%     78.12% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     78.12% # Class of executed instruction
system.cpu.op_class::MemRead                    38619     12.94%     91.06% # Class of executed instruction
system.cpu.op_class::MemWrite                   19813      6.64%     97.70% # Class of executed instruction
system.cpu.op_class::FloatMemRead                4329      1.45%     99.15% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               2552      0.85%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     298545                       # Class of executed instruction
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4962                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    375579000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2514                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2448                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2448                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            66                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         7344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       313344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       313344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  317568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2514                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2514    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2514                       # Request fanout histogram
system.membus.reqLayer2.occupancy            14787000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12461000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy             348000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    375579000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         156672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             160896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       156672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        156672                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              66                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2514                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         417147924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          11246635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             428394559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    417147924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        417147924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        417147924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         11246635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            428394559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000126634750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           91                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           91                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3993                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1511                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2514                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2448                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2514                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1750                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   841                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9311000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                23636000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12187.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30937.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      569                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1353                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2514                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2448                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    341.046980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   222.381540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   312.399903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          110     24.61%     24.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          106     23.71%     48.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           88     19.69%     68.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           27      6.04%     74.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      4.70%     78.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           26      5.82%     84.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      4.25%     88.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.89%     89.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           46     10.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          447                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           91                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.340659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      6.829992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.270725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3              10     10.99%     10.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              41     45.05%     56.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             27     29.67%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            10     10.99%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19             2      2.20%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      1.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            91                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           91                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.604396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.553673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.340639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               33     36.26%     36.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.20%     38.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               29     31.87%     70.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               22     24.18%     94.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      5.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            91                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  48896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  112000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  102528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  160896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               156672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       130.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       272.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    428.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     375579000                       # Total gap between requests
system.mem_ctrls.avgGap                      75691.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        44672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         4224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       102528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 118941687.368037074804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 11246635.195258520544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 272986508.830365896225                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           66                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2448                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22041000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1595000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9041791250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      9003.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24166.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3693542.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1285200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               686895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2077740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3476520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        109075770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         52368960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          198473805                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.447557                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    135096750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     12480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    228002250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1884960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1009470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3377220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            4885920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        141108060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         25394400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          207162750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        551.582357                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     64627250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     12480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    298471750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON      1126932000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1126932000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       624635                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           624635                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       624635                       # number of overall hits
system.cpu.icache.overall_hits::total          624635                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7640                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7640                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7640                       # number of overall misses
system.cpu.icache.overall_misses::total          7640                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    263556500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    263556500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    263556500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    263556500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       632275                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       632275                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       632275                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       632275                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 34496.924084                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34496.924084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 34496.924084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34496.924084                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7392                       # number of writebacks
system.cpu.icache.writebacks::total              7392                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         7640                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7640                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7640                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7640                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    255916500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    255916500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    255916500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    255916500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012083                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012083                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012083                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012083                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33496.924084                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33496.924084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33496.924084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33496.924084                       # average overall mshr miss latency
system.cpu.icache.replacements                   7392                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       624635                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          624635                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7640                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7640                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    263556500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    263556500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       632275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       632275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 34496.924084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34496.924084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7640                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7640                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    255916500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    255916500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33496.924084                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33496.924084                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1126932000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           243.298156                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              278001                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7392                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             37.608360                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   243.298156                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.950383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.950383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          158                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1272190                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1272190                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1126932000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1126932000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1126932000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1126932000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1126932000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1126932000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1126932000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       186412                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           186412                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       186412                       # number of overall hits
system.cpu.dcache.overall_hits::total          186412                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          459                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            459                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          459                       # number of overall misses
system.cpu.dcache.overall_misses::total           459                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     26653500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     26653500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     26653500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     26653500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       186871                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       186871                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       186871                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       186871                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002456                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002456                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002456                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002456                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58068.627451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58068.627451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58068.627451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58068.627451                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data          459                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          459                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          459                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          459                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     26194500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     26194500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     26194500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     26194500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002456                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002456                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002456                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002456                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57068.627451                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57068.627451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57068.627451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57068.627451                       # average overall mshr miss latency
system.cpu.dcache.replacements                     27                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       122694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          122694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          313                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           313                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17775000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17775000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       123007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       123007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56789.137380                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56789.137380                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          313                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          313                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55789.137380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55789.137380                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        63718                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          63718                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          146                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          146                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8878500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8878500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        63864                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        63864                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002286                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002286                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60811.643836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60811.643836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8732500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8732500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002286                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002286                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59811.643836                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59811.643836                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1126932000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           342.258999                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 106                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                27                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.925926                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   342.258999                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.334237                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.334237                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          225                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            374201                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           374201                       # Number of data accesses

---------- End Simulation Statistics   ----------

