/* This file is the part of the Lightweight USB device Stack for STM32 microcontrollers
 *
 * Copyright Â©2016 Dmitry Filimonchuk <dmitrystu[at]gmail[dot]com>
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *   http://www.apache.org/licenses/LICENSE-2.0
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include <stdbool.h>
#include <stdint.h>
#include <stdio.h>

#include "stm32.h"
#include "usb.h"

#if defined(USBD_STM32H747XXHS)

#define MAX_EP         4
#define MAX_RX_PACKET  1024 /* in bytes */
#define MAX_CONTROL_EP 1
#define MAX_FIFO_SZ    1024 /* in 32-bit chunks */

#define RX_FIFO_SZ ((5 * MAX_CONTROL_EP + 8) + ((MAX_RX_PACKET / 4) + 1) + (MAX_EP * 2) + 1) /* in 32-bit chunks */

#define STATUS_VAL(x) (USBD_HW_ADDRFST | (x))

static USB_OTG_GlobalTypeDef* const OTG  = (void*)(USB_OTG_HS_PERIPH_BASE + USB_OTG_GLOBAL_BASE);
static USB_OTG_DeviceTypeDef* const OTGD = (void*)(USB_OTG_HS_PERIPH_BASE + USB_OTG_DEVICE_BASE);
static volatile uint32_t* const OTGPCTL  = (void*)(USB_OTG_HS_PERIPH_BASE + USB_OTG_PCGCCTL_BASE);

inline static uint32_t* EPFIFO(uint32_t ep) {
    return (uint32_t*)(USB_OTG_HS_PERIPH_BASE + USB_OTG_FIFO_BASE + (ep << 12));
}

inline static USB_OTG_INEndpointTypeDef* EPIN(uint32_t ep) {
    return (void*)(USB_OTG_HS_PERIPH_BASE + USB_OTG_IN_ENDPOINT_BASE + (ep << 5));
}

inline static USB_OTG_OUTEndpointTypeDef* EPOUT(uint32_t ep) {
    return (void*)(USB_OTG_HS_PERIPH_BASE + USB_OTG_OUT_ENDPOINT_BASE + (ep << 5));
}

inline static void Flush_RX(void) {
    _BST(OTG->GRSTCTL, USB_OTG_GRSTCTL_RXFFLSH);
    _WBC(OTG->GRSTCTL, USB_OTG_GRSTCTL_RXFFLSH);
}

inline static void Flush_TX(uint8_t ep) {
    _BMD(OTG->GRSTCTL, USB_OTG_GRSTCTL_TXFNUM, _VAL2FLD(USB_OTG_GRSTCTL_TXFNUM, ep) | USB_OTG_GRSTCTL_TXFFLSH);
    _WBC(OTG->GRSTCTL, USB_OTG_GRSTCTL_TXFFLSH);
}

static uint32_t getinfo(void) {
    if (!(RCC->AHB1ENR & RCC_AHB1ENR_USB1OTGHSEN))
        return STATUS_VAL(0);

    if (!(OTGD->DCTL & USB_OTG_DCTL_SDIS)) {
        if (_FLD2VAL(USB_OTG_DSTS_ENUMSPD, OTGD->DSTS) == 0x00)
            return STATUS_VAL(USBD_HW_ENABLED | USBD_HW_SPEED_HS);
        if (_FLD2VAL(USB_OTG_DSTS_ENUMSPD, OTGD->DSTS) == 0x03)
            return STATUS_VAL(USBD_HW_ENABLED | USBD_HW_SPEED_FS);
    }
    return STATUS_VAL(USBD_HW_ENABLED | USBD_HW_SPEED_NC);
}

static void ep_setstall(uint8_t ep, bool stall) {
    if (ep & 0x80) {
        ep &= 0x7F;
        uint32_t _t = EPIN(ep)->DIEPCTL;
        if (_t & USB_OTG_DIEPCTL_USBAEP) {
            if (stall) {
                _BST(_t, USB_OTG_DIEPCTL_STALL);
            } else {
                _BMD(_t, USB_OTG_DIEPCTL_STALL, USB_OTG_DIEPCTL_SD0PID_SEVNFRM | USB_OTG_DIEPCTL_CNAK);
            }
            EPIN(ep)->DIEPCTL = _t;
        }
    } else {
        uint32_t _t = EPOUT(ep)->DOEPCTL;
        if (_t & USB_OTG_DOEPCTL_USBAEP) {
            if (stall) {
                _BST(_t, USB_OTG_DOEPCTL_STALL);
            } else {
                _BMD(_t, USB_OTG_DOEPCTL_STALL, USB_OTG_DOEPCTL_SD0PID_SEVNFRM | USB_OTG_DOEPCTL_CNAK);
            }
            EPOUT(ep)->DOEPCTL = _t;
        }
    }
}

static bool ep_isstalled(uint8_t ep) {
    if (ep & 0x80) {
        ep &= 0x7F;
        return (EPIN(ep)->DIEPCTL & USB_OTG_DIEPCTL_STALL) ? true : false;
    } else {
        return (EPOUT(ep)->DOEPCTL & USB_OTG_DOEPCTL_STALL) ? true : false;
    }
}

static void enable(bool enable) {
    if (enable) {
        /* enabling USB_OTG in RCC */
        _BST(RCC->AHB1ENR, RCC_AHB1ENR_USB1OTGHSEN);
#ifdef USBD_ULPI
        /* USB OTG HSULPI clock enable */
        _BST(RCC->AHB1ENR, RCC_AHB1ENR_USB1OTGHSULPIEN);
#endif
        /* waiting AHB ready */
        _WBS(OTG->GRSTCTL, USB_OTG_GRSTCTL_AHBIDL);
        /* configure OTG as device */
#ifdef USBD_ULPI
        OTG->GUSBCFG = USB_OTG_GUSBCFG_FDMOD | _VAL2FLD(USB_OTG_GUSBCFG_TRDT, 0x09) |
                       _VAL2FLD(USB_OTG_GUSBCFG_TOCAL, 0x01);

        _BCL(OTG->GUSBCFG,
             USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL | USB_OTG_GUSBCFG_ULPIEVBUSD |
                 USB_OTG_GUSBCFG_ULPIEVBUSI);
#else
        OTG->GUSBCFG = USB_OTG_GUSBCFG_FDMOD | USB_OTG_GUSBCFG_PHYSEL | _VAL2FLD(USB_OTG_GUSBCFG_TRDT, 0x09) |
                       _VAL2FLD(USB_OTG_GUSBCFG_TOCAL, 0x01);
#endif
        /* configuring Vbus sense */
#if defined(USBD_VBUS_DETECT)
        _BST(OTG->GCCFG, USB_OTG_GCCFG_VBDEN);
#else
        _BST(OTG->GOTGCTL, USB_OTG_GOTGCTL_BVALOEN);
        _BST(OTG->GOTGCTL, USB_OTG_GOTGCTL_BVALOVAL);
#endif

        _BCL(OTG->GCCFG, USB_OTG_GCCFG_PWRDWN);

        /* enable PHY clock */
        *OTGPCTL = 0;
        /* soft disconnect device */
        _BST(OTGD->DCTL, USB_OTG_DCTL_SDIS);

        /* Setup USB HS speed */
        _BMD(OTGD->DCFG, USB_OTG_DCFG_DSPD, _VAL2FLD(USB_OTG_DCFG_DSPD, 0x00));

        /* setting max RX FIFO size */
        OTG->GRXFSIZ = RX_FIFO_SZ;
        /* setting up EP0 TX FIFO SZ as 64 bytes */
        OTG->DIEPTXF0_HNPTXFSIZ = RX_FIFO_SZ | (0x10 << 16);
        /* unmask EP interrupts */
        OTGD->DIEPMSK = USB_OTG_DIEPMSK_XFRCM;
        OTGD->DOEPMSK = USB_OTG_DOEPMSK_STUPM;
        /* unmask core interrupts */
        OTG->GINTMSK = USB_OTG_GINTMSK_USBRST | USB_OTG_GINTMSK_ENUMDNEM |
#if !defined(USBD_SOF_DISABLED)
                       USB_OTG_GINTMSK_SOFM |
#endif
                       USB_OTG_GINTMSK_OEPINT | USB_OTG_GINTMSK_IISOIXFRM | USB_OTG_GINTMSK_PXFRM_IISOOXFRM |
                       USB_OTG_GINTMSK_EOPFM | USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_WUIM |
                       USB_OTG_GINTMSK_IEPINT | USB_OTG_GINTMSK_RXFLVLM;
        /* clear pending interrupts */
        OTG->GINTSTS = 0xFFFFFFFF;
        /* unmask global interrupt */
        _BST(OTG->GAHBCFG, USB_OTG_GAHBCFG_GINT);
    } else {
        if (RCC->AHB1ENR & RCC_AHB1ENR_USB1OTGHSEN) {
            _BST(RCC->AHB1RSTR, RCC_AHB1RSTR_USB1OTGHSRST);
            _BCL(RCC->AHB1RSTR, RCC_AHB1RSTR_USB1OTGHSRST);
#ifdef USBD_ULPI
            _BCL(RCC->AHB1ENR, RCC_AHB1ENR_USB1OTGHSULPIEN);
#endif
            _BCL(RCC->AHB1ENR, RCC_AHB1ENR_USB1OTGHSEN);
        }
    }
}

static uint8_t connect(bool connect) {
    if (connect) {
        _BST(OTG->GCCFG, USB_OTG_GCCFG_PWRDWN);
        _BCL(OTGD->DCTL, USB_OTG_DCTL_SDIS);
    } else {
        _BST(OTGD->DCTL, USB_OTG_DCTL_SDIS);
        _BCL(OTG->GCCFG, USB_OTG_GCCFG_PWRDWN);
    }
    return usbd_lane_unk;
}

static void setaddr(uint8_t addr) { _BMD(OTGD->DCFG, USB_OTG_DCFG_DAD, addr << 4); }

/**\brief Helper. Set up TX fifo
 * \param ep endpoint index
 * \param epsize required max packet size in bytes
 * \return true if TX fifo is successfully set
 */
static bool set_tx_fifo(uint8_t ep, uint16_t epsize) {
    uint32_t _fsa = OTG->DIEPTXF0_HNPTXFSIZ;
    /* calculating initial TX FIFO address. next from EP0 TX fifo */
    _fsa = 0xFFFF & (_fsa + (_fsa >> 16));
    /* looking for next free TX fifo address */
    for (int i = 0; i < (MAX_EP - 1); i++) {
        uint32_t _t = OTG->DIEPTXF[i];
        if ((_t & 0xFFFF) < 0x200) {
            _t = 0xFFFF & (_t + (_t >> 16));
            if (_t > _fsa) {
                _fsa = _t;
            }
        }
    }
    /* calculating requited TX fifo size */
    /* getting in 32 bit terms */
    epsize = (epsize + 0x03) >> 2;
    /* it must be 16 32-bit words minimum */
    if (epsize < 0x10)
        epsize = 0x10;
    /* checking for the available fifo */
    if ((_fsa + epsize) > MAX_FIFO_SZ)
        return false;
    /* programming fifo register */
    _fsa |= (epsize << 16);
    OTG->DIEPTXF[ep - 1] = _fsa;
    return true;
}

static bool ep_config(uint8_t ep, uint8_t eptype, uint16_t epsize) {
    if (ep == 0) {
        /* configuring control endpoint EP0 */
        uint32_t mpsize;
        if (epsize <= 0x08) {
            epsize = 0x08;
            mpsize = 0x03;
        } else if (epsize <= 0x10) {
            epsize = 0x10;
            mpsize = 0x02;
        } else if (epsize <= 0x20) {
            epsize = 0x20;
            mpsize = 0x01;
        } else {
            epsize = 0x40;
            mpsize = 0x00;
        }
        /* EP0 TX FIFO size is setted on init level */
        /* enabling RX and TX interrupts from EP0 */
        OTGD->DAINTMSK |= 0x00010001;
        /* setting up EP0 TX and RX registers */
        /*EPIN(ep)->DIEPTSIZ  = epsize;*/
        EPIN(ep)->DIEPCTL = mpsize | USB_OTG_DIEPCTL_SNAK;
        /* 1 setup packet, 1 packets total */
        EPOUT(ep)->DOEPTSIZ = epsize | (1 << 29) | (1 << 19);
        EPOUT(ep)->DOEPCTL  = mpsize | USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_CNAK;
        return true;
    }
    if (ep & 0x80) {
        ep &= 0x7F;
        USB_OTG_INEndpointTypeDef* epi = EPIN(ep);
        /* configuring TX endpoint */
        /* setting up TX fifo and size register */
        if (eptype & USB_EPTYPE_DBLBUF) {
            if (!set_tx_fifo(ep, epsize << 1))
                return false;
        } else {
            if (!set_tx_fifo(ep, epsize))
                return false;
        }
        /* enabling EP TX interrupt */
        OTGD->DAINTMSK |= (0x0001UL << ep);
        /* setting up TX control register*/
        switch (eptype) {
        case USB_EPTYPE_ISOCHRONUS:
        case USB_EPTYPE_ISOCHRONUS | USB_EPTYPE_DBLBUF:
            epi->DIEPCTL = (0x01 << 18) | USB_OTG_DIEPCTL_USBAEP | USB_OTG_DIEPCTL_SD0PID_SEVNFRM | (ep << 22) | epsize;
            break;
        case USB_EPTYPE_BULK:
        case USB_EPTYPE_BULK | USB_EPTYPE_DBLBUF:
            epi->DIEPCTL = USB_OTG_DIEPCTL_SNAK | USB_OTG_DIEPCTL_USBAEP | (0x02 << 18) |
                           USB_OTG_DIEPCTL_SD0PID_SEVNFRM | (ep << 22) | epsize;
            break;
        default:
            epi->DIEPCTL = USB_OTG_DIEPCTL_SNAK | USB_OTG_DIEPCTL_USBAEP | (0x03 << 18) |
                           USB_OTG_DIEPCTL_SD0PID_SEVNFRM | (ep << 22) | epsize;
            break;
        }
    } else {
        /* configuring RX endpoint */
        USB_OTG_OUTEndpointTypeDef* epo = EPOUT(ep);
        /* setting up RX control register */
        switch (eptype) {
        case USB_EPTYPE_ISOCHRONUS:
        case USB_EPTYPE_ISOCHRONUS | USB_EPTYPE_DBLBUF:
            epo->DOEPCTL = USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP | (0x01 << 18) |
                           epsize;
            break;
        case USB_EPTYPE_BULK | USB_EPTYPE_DBLBUF:
        case USB_EPTYPE_BULK:
            epo->DOEPCTL = USB_OTG_DOEPCTL_SD0PID_SEVNFRM | USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA |
                           USB_OTG_DOEPCTL_USBAEP | (0x02 << 18) | epsize;
            break;
        default:
            epo->DOEPCTL = USB_OTG_DOEPCTL_SD0PID_SEVNFRM | USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA |
                           USB_OTG_DOEPCTL_USBAEP | (0x03 << 18) | epsize;
            break;
        }
    }
    return true;
}

static void ep_deconfig(uint8_t ep) {
    ep &= 0x7F;
    volatile USB_OTG_INEndpointTypeDef* epi  = EPIN(ep);
    volatile USB_OTG_OUTEndpointTypeDef* epo = EPOUT(ep);
    /* deconfiguring TX part */
    /* disable interrupt */
    OTGD->DAINTMSK &= ~(0x10001 << ep);
    /* decativating endpoint */
    _BCL(epi->DIEPCTL, USB_OTG_DIEPCTL_USBAEP);
    /* flushing FIFO */
    Flush_TX(ep);
    /* disabling endpoint */
    if ((epi->DIEPCTL & USB_OTG_DIEPCTL_EPENA) && (ep != 0)) {
        epi->DIEPCTL = USB_OTG_DIEPCTL_EPDIS;
    }
    /* clean EP interrupts */
    epi->DIEPINT = 0xFF;
    /* deconfiguring TX FIFO */
    if (ep > 0) {
        OTG->DIEPTXF[ep - 1] = 0x02000200 + 0x200 * ep;
    }
    /* deconfigureing RX part */
    _BCL(epo->DOEPCTL, USB_OTG_DOEPCTL_USBAEP);
    if ((epo->DOEPCTL & USB_OTG_DOEPCTL_EPENA) && (ep != 0)) {
        epo->DOEPCTL = USB_OTG_DOEPCTL_EPDIS;
    }
    epo->DOEPINT = 0xFF;
}

static int32_t ep_read(uint8_t ep, void* buf, uint16_t blen) {
    uint32_t len, tmp;
    volatile uint32_t* fifo = EPFIFO(0);
    /* no data in RX FIFO */
    if (!(OTG->GINTSTS & USB_OTG_GINTSTS_RXFLVL))
        return -1;
    ep &= 0x7F;
    if ((OTG->GRXSTSR & USB_OTG_GRXSTSP_EPNUM) != ep)
        return -1;
    /* pop data from fifo */
    len = _FLD2VAL(USB_OTG_GRXSTSP_BCNT, OTG->GRXSTSP);
    for (uint32_t idx = 0; idx < len; idx++) {
        if ((idx & 0x03) == 0x00) {
            tmp = *fifo;
        }
        if (idx < blen) {
            ((uint8_t*)buf)[idx] = tmp & 0xFF;
            tmp >>= 8;
        }
    }
    return (len < blen) ? len : blen;
}

static int32_t ep_write(uint8_t ep, const void* buf, uint16_t blen) {
    uint32_t len, tmp;
    ep &= 0x7F;
    volatile uint32_t* fifo        = EPFIFO(ep);
    USB_OTG_INEndpointTypeDef* epi = EPIN(ep);
    /* transfer data size in 32-bit words */
    len = (blen + 3) >> 2;
    /* no enough space in TX fifo */
    if (len > _FLD2VAL(USB_OTG_DTXFSTS_INEPTFSAV, epi->DTXFSTS))
        return -1;
    if (ep != 0 && epi->DIEPCTL & USB_OTG_DIEPCTL_EPENA) {
        return -1;
    }
    _BMD(epi->DIEPTSIZ,
         USB_OTG_DIEPTSIZ_PKTCNT | USB_OTG_DIEPTSIZ_MULCNT | USB_OTG_DIEPTSIZ_XFRSIZ,
         _VAL2FLD(USB_OTG_DIEPTSIZ_PKTCNT, 1) | _VAL2FLD(USB_OTG_DIEPTSIZ_MULCNT, 1) |
             _VAL2FLD(USB_OTG_DIEPTSIZ_XFRSIZ, blen));
    _BMD(epi->DIEPCTL, USB_OTG_DIEPCTL_STALL, USB_OTG_DOEPCTL_CNAK);
    _BST(epi->DIEPCTL, USB_OTG_DOEPCTL_EPENA);
    /* push data to FIFO */
    tmp = 0;
    for (int idx = 0; idx < blen; idx++) {
        tmp |= (uint32_t)((uint8_t*)buf)[idx] << ((idx & 0x03) << 3);
        if ((idx & 0x03) == 0x03 || (idx + 1) == blen) {
            *fifo = tmp;
            tmp   = 0;
        }
    }
    return blen;
}

static uint16_t get_frame(void) { return _FLD2VAL(USB_OTG_DSTS_FNSOF, OTGD->DSTS); }

static void evt_poll(usbd_device* dev, usbd_evt_callback callback) {
    uint32_t evt;
    uint32_t ep = 0;
    while (1) {
        uint32_t _t = OTG->GINTSTS;
        /* bus RESET event */
        if (_t & USB_OTG_GINTSTS_USBRST) {
            OTG->GINTSTS = USB_OTG_GINTSTS_USBRST;
            for (uint8_t i = 0; i < MAX_EP; i++) { ep_deconfig(i); }
            Flush_RX();
            continue;
        } else if (_t & USB_OTG_GINTSTS_ENUMDNE) {
            OTG->GINTSTS = USB_OTG_GINTSTS_ENUMDNE;
            evt          = usbd_evt_reset;
        } else if (_t & USB_OTG_GINTSTS_IEPINT) {
            for (;; ep++) {
                USB_OTG_INEndpointTypeDef* epi = EPIN(ep);
                if (ep >= MAX_EP)
                    return;
                if (epi->DIEPINT & USB_OTG_DIEPINT_XFRC) {
                    _BST(epi->DIEPINT, USB_OTG_DIEPINT_XFRC);
                    evt = usbd_evt_eptx;
                    ep |= 0x80;
                    break;
                }
            }
        } else if (_t & USB_OTG_GINTSTS_RXFLVL) {
            _t = OTG->GRXSTSR;
            ep = _t & USB_OTG_GRXSTSP_EPNUM;
            switch (_FLD2VAL(USB_OTG_GRXSTSP_PKTSTS, _t)) {
            case 0x02: /* OUT received */
                evt = usbd_evt_eprx;
                break;
            case 0x06: /* SETUP received */
                /* flushing TX if something stuck in control endpoint */
                if (EPIN(ep)->DIEPTSIZ & USB_OTG_DIEPTSIZ_PKTCNT) {
                    Flush_TX(ep);
                }
                evt = usbd_evt_epsetup;
                break;
            case 0x03: /* OUT completed */
            case 0x04: /* SETUP completed */
                _BST(EPOUT(ep)->DOEPCTL, USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
                /* FALLTHRU */
            default:
                /* pop GRXSTSP */
                OTG->GRXSTSP;
                continue;
            }
#if !defined(USBD_SOF_DISABLED)
        } else if (_t & USB_OTG_GINTSTS_SOF) {
            OTG->GINTSTS = USB_OTG_GINTSTS_SOF;
            evt          = usbd_evt_sof;
#endif
        } else if (_t & USB_OTG_GINTSTS_USBSUSP) {
            evt          = usbd_evt_susp;
            OTG->GINTSTS = USB_OTG_GINTSTS_USBSUSP;
        } else if (_t & USB_OTG_GINTSTS_WKUINT) {
            OTG->GINTSTS = USB_OTG_GINTSTS_WKUINT;
            evt          = usbd_evt_wkup;
        } else if (_t & USB_OTG_GINTSTS_OEPINT) {
            for (;; ep++) {
                USB_OTG_OUTEndpointTypeDef* epi = EPOUT(ep);
                if (ep >= MAX_EP)
                    break;
                if (epi->DOEPINT & USB_OTG_DOEPINT_XFRC) {
                    epi->DOEPINT = USB_OTG_DOEPINT_XFRC;
                    break;
                } else if (epi->DOEPINT & USB_OTG_DOEPINT_STUP) {
                    epi->DOEPINT = USB_OTG_DOEPINT_STUP;
                    break;
                } else if (epi->DOEPINT & USB_OTG_DOEPINT_OTEPDIS) {
                    epi->DOEPINT = USB_OTG_DOEPINT_OTEPDIS;
                    break;
                }
            }
            continue;
        } else if (_t & USB_OTG_GINTSTS_IISOIXFR) {
            for (;; ep++) {
                USB_OTG_INEndpointTypeDef* epi = EPIN(ep);
                if (ep >= MAX_EP)
                    break;
                uint32_t diepctl = epi->DIEPCTL;
                if (((diepctl & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0) &&
                    ((diepctl & USB_OTG_DIEPCTL_EPENA) != 0)) {
                    epi->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
                    break;
                }
            }
            OTG->GINTSTS = USB_OTG_GINTSTS_IISOIXFR;
            return;
        } else if (_t & USB_OTG_GINTSTS_PXFR_INCOMPISOOUT) {
            OTG->GINTSTS = USB_OTG_GINTSTS_PXFR_INCOMPISOOUT;
            return;
        } else if (_t & USB_OTG_GINTSTS_EOPF) {
            for (;; ep++) {
                USB_OTG_INEndpointTypeDef* epi  = EPIN(ep);
                USB_OTG_OUTEndpointTypeDef* epo = EPOUT(ep);
                if (ep >= MAX_EP)
                    break;
                if ((epo->DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0) {
                    /* isochronous OUT endpoint */
                    if (get_frame() & 1) {
                        _BST(epo->DOEPCTL, USB_OTG_DOEPCTL_SD0PID_SEVNFRM);
                    } else {
                        _BST(epo->DOEPCTL, USB_OTG_DOEPCTL_SODDFRM);
                    }
                } else if ((epi->DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0) {
                    /* isochronous IN endpoint */
                    if (get_frame() & 1) {
                        _BST(epi->DIEPCTL, USB_OTG_DIEPCTL_SD0PID_SEVNFRM);
                    } else {
                        _BST(epi->DIEPCTL, USB_OTG_DIEPCTL_SODDFRM);
                    }
                }
            }
            OTG->GINTSTS = USB_OTG_GINTSTS_EOPF;
            return;
        } else {
            /* no more supported events */
            return;
        }
        callback(dev, evt, ep);
        return;
    }
}

static uint32_t fnv1a32_turn(uint32_t fnv, uint32_t data) {
    for (int i = 0; i < 4; i++) {
        fnv ^= (data & 0xFF);
        fnv *= 16777619;
        data >>= 8;
    }
    return fnv;
}

static uint16_t get_serialno_desc(void* buffer) {
    struct usb_string_descriptor* dsc = buffer;
    uint16_t* str                     = dsc->wString;
    uint32_t fnv                      = 2166136261;
    fnv                               = fnv1a32_turn(fnv, *(uint32_t*)(UID_BASE + 0x00));
    fnv                               = fnv1a32_turn(fnv, *(uint32_t*)(UID_BASE + 0x04));
    fnv                               = fnv1a32_turn(fnv, *(uint32_t*)(UID_BASE + 0x08));
    for (int i = 28; i >= 0; i -= 4) {
        uint16_t c = (fnv >> i) & 0x0F;
        c += (c < 10) ? '0' : ('A' - 10);
        *str++ = c;
    }
    dsc->bDescriptorType = USB_DTYPE_STRING;
    dsc->bLength         = 18;
    return 18;
}

const struct usbd_driver usbd_otghs = {
    getinfo,
    enable,
    connect,
    setaddr,
    ep_config,
    ep_deconfig,
    ep_read,
    ep_write,
    ep_setstall,
    ep_isstalled,
    evt_poll,
    get_frame,
    get_serialno_desc,
};

#endif