# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_3.gen/sources_1/ip/block_ram/sim/block_ram.v" \
"../../../../lab_3.srcs/sources_1/new/alu.v" \
"../../../../lab_3.srcs/sources_1/new/register.v" \
"../../../../lab_3.srcs/sources_1/new/top.v" \
"../../../../lab_3.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
