0.7
2020.2
Oct 14 2022
05:07:14
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/AESL_axi_master_gmem.v,1710019117,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/AESL_axi_slave_control.v,1710019117,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/csv_file_dump.svh,1710019117,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/dataflow_monitor.sv,1710019117,systemVerilog,/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/nodf_module_interface.svh;/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/upc_loop_interface.svh,,/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/dump_file_agent.svh;/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/csv_file_dump.svh;/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/sample_agent.svh;/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/loop_sample_agent.svh;/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/sample_manager.svh;/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/nodf_module_interface.svh;/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/nodf_module_monitor.svh;/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/upc_loop_interface.svh;/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/dump_file_agent.svh,1710019117,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/fifo_para.vh,1710019117,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/ip/xil_defaultlib/mm2_fmul_32ns_32ns_32_2_max_dsp_1_ip.v,1710019139,systemVerilog,,,,mm2_fmul_32ns_32ns_32_2_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/ip/xil_defaultlib/mm2_fptoui_32ns_32_2_no_dsp_1_ip.v,1710019137,systemVerilog,,,,mm2_fptoui_32ns_32_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/loop_sample_agent.svh,1710019117,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/mm2.autotb.v,1710019117,systemVerilog,,,/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/fifo_para.vh,apatb_mm2_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/mm2.v,1710019103,systemVerilog,,,,mm2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/mm2_control_s_axi.v,1710019105,systemVerilog,,,,mm2_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/mm2_flow_control_loop_pipe_sequential_init.v,1710019105,systemVerilog,,,,mm2_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/mm2_fmul_32ns_32ns_32_2_max_dsp_1.v,1710019103,systemVerilog,,,,mm2_fmul_32ns_32ns_32_2_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/mm2_fptoui_32ns_32_2_no_dsp_1.v,1710019103,systemVerilog,,,,mm2_fptoui_32ns_32_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/mm2_gmem_m_axi.v,1710019103,systemVerilog,,,,mm2_gmem_m_axi;mm2_gmem_m_axi_fifo;mm2_gmem_m_axi_load;mm2_gmem_m_axi_mem;mm2_gmem_m_axi_read;mm2_gmem_m_axi_reg_slice;mm2_gmem_m_axi_srl;mm2_gmem_m_axi_store;mm2_gmem_m_axi_throttle;mm2_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/mm2_mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.v,1710019100,systemVerilog,,,,mm2_mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/mm2_mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5.v,1710019102,systemVerilog,,,,mm2_mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/mm2_mul_32ns_32s_48_1_1.v,1710019100,systemVerilog,,,,mm2_mul_32ns_32s_48_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/mm2_mul_32s_32ns_45_1_1.v,1710019100,systemVerilog,,,,mm2_mul_32s_32ns_45_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/mm2_mul_32s_32ns_48_1_1.v,1710019102,systemVerilog,,,,mm2_mul_32s_32ns_48_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/mm2_tmp_RAM_1WNR_AUTO_1R1W.v,1710019103,systemVerilog,,,,mm2_tmp_RAM_1WNR_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/nodf_module_interface.svh,1710019117,verilog,,,,nodf_module_intf,,,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/nodf_module_monitor.svh,1710019117,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/sample_agent.svh,1710019117,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/sample_manager.svh,1710019117,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/upc_loop_interface.svh,1710019117,verilog,,,,upc_loop_intf,,,,,,,,
/home/bruno/Desktop/benchmarks/mm2/proj_mm2/solution1/sim/verilog/upc_loop_monitor.svh,1710019117,verilog,,,,,,,,,,,,
