// Seed: 1979684985
module module_0;
  logic [7:0]
      id_1,
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17;
  assign id_7[1] = 1 ? -1'b0 : id_1 < id_6;
  always disable id_18;
endmodule
module module_1 (
    input  wire id_0,
    output tri0 id_1,
    output wand id_2,
    input  tri0 id_3
);
  wire id_5;
  wire id_6;
  assign id_2 = (-1);
  module_0 modCall_1 ();
endmodule
