design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/mbaykenar/Desktop/workspace/mpw7_yonga_soc/openlane/mba_core_region_2,mba_core_region,22_08_30_09_22,flow completed,2h38m50s0ms,1h54m26s0ms,-2.857142857142857,2.7,-1,13.64,7774.19,-1,0,0,0,0,0,0,0,0,0,-1,-1,4661974,344131,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,3876545039.0,0.0,34.73,45.5,26.01,41.38,-1,23959,69506,2387,47922,0,0,0,26992,810,158,577,1218,3758,917,439,7254,4455,4322,51,1306,37662,0,38968,2647728.2304,0.00245,0.00132,0.000258,0.00304,0.00169,4.02e-07,0.00339,0.00201,6.31e-07,20.729999999999997,201.0,4.975124378109452,200,DELAY 2,5,35,1,153.6,153.18,0.35,0.3,sky130_fd_sc_hd,4,3
