; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p6:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define ptx_kernel void @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5, i32 %6, ptr addrspace(1) readnone captures(none) %7) local_unnamed_addr !dbg !6 {
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !9
  %10 = icmp slt i32 %9, %5, !dbg !10
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %12 = and i32 %11, 31, !dbg !11
  %13 = shl i32 %11, 2, !dbg !11
  %14 = and i32 %13, 2044, !dbg !11
  %15 = shl i32 %9, 12, !dbg !12
  %16 = or disjoint i32 %14, %15
  %17 = sext i32 %16 to i64, !dbg !13
  %18 = getelementptr half, ptr addrspace(1) %1, i64 %17, !dbg !13
  %19 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %18, i1 %10) #5, !dbg !14
  %20 = extractvalue { i32, i32 } %19, 0, !dbg !14
  %21 = bitcast i32 %20 to <2 x half>, !dbg !14
  %22 = extractvalue { i32, i32 } %19, 1, !dbg !14
  %23 = bitcast i32 %22 to <2 x half>, !dbg !14
  %24 = getelementptr half, ptr addrspace(1) %2, i64 %17, !dbg !15
  %25 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %24, i1 %10) #5, !dbg !16
  %26 = extractvalue { i32, i32 } %25, 0, !dbg !16
  %27 = bitcast i32 %26 to <2 x half>, !dbg !16
  %28 = extractvalue { i32, i32 } %25, 1, !dbg !16
  %29 = bitcast i32 %28 to <2 x half>, !dbg !16
  %30 = or disjoint i32 %16, 2048, !dbg !17
  %31 = sext i32 %30 to i64, !dbg !13
  %32 = getelementptr half, ptr addrspace(1) %1, i64 %31, !dbg !13
  %33 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %32, i1 %10) #5, !dbg !14
  %34 = extractvalue { i32, i32 } %33, 0, !dbg !14
  %35 = bitcast i32 %34 to <2 x half>, !dbg !14
  %36 = extractvalue { i32, i32 } %33, 1, !dbg !14
  %37 = bitcast i32 %36 to <2 x half>, !dbg !14
  %38 = getelementptr half, ptr addrspace(1) %2, i64 %31, !dbg !15
  %39 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %38, i1 %10) #5, !dbg !16
  %40 = extractvalue { i32, i32 } %39, 0, !dbg !16
  %41 = bitcast i32 %40 to <2 x half>, !dbg !16
  %42 = extractvalue { i32, i32 } %39, 1, !dbg !16
  %43 = bitcast i32 %42 to <2 x half>, !dbg !16
  %44 = fpext <2 x half> %21 to <2 x float>, !dbg !18
  %45 = fpext <2 x half> %27 to <2 x float>, !dbg !19
  %46 = fadd <2 x float> %44, %45, !dbg !20
  %47 = fmul <2 x float> %46, %46, !dbg !21
  %48 = fpext <2 x half> %35 to <2 x float>, !dbg !18
  %49 = fpext <2 x half> %41 to <2 x float>, !dbg !19
  %50 = fadd <2 x float> %48, %49, !dbg !20
  %51 = fmul <2 x float> %50, %50, !dbg !21
  %52 = fadd <2 x float> %47, %51, !dbg !22
  %53 = fpext <2 x half> %23 to <2 x float>, !dbg !18
  %54 = fpext <2 x half> %29 to <2 x float>, !dbg !19
  %55 = fadd <2 x float> %53, %54, !dbg !20
  %56 = fmul <2 x float> %55, %55, !dbg !21
  %57 = fpext <2 x half> %37 to <2 x float>, !dbg !18
  %58 = fpext <2 x half> %43 to <2 x float>, !dbg !19
  %59 = fadd <2 x float> %57, %58, !dbg !20
  %60 = fmul <2 x float> %59, %59, !dbg !21
  %61 = fadd <2 x float> %56, %60, !dbg !22
  %62 = lshr i32 %11, 5, !dbg !11
  %shift = shufflevector <2 x float> %52, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !23
  %63 = fadd <2 x float> %52, %shift, !dbg !23
  %64 = fadd <2 x float> %61, %63, !dbg !23
  %shift17 = shufflevector <2 x float> %61, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !23
  %65 = fadd <2 x float> %shift17, %64, !dbg !23
  %66 = extractelement <2 x float> %65, i64 0, !dbg !23
  %67 = select i1 %10, float %66, float 0.000000e+00, !dbg !23
  %68 = bitcast float %67 to i32, !dbg !28
  %69 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %68, i32 16, i32 31), !dbg !28
  %70 = bitcast i32 %69 to float, !dbg !28
  %71 = fadd float %67, %70, !dbg !23
  %72 = bitcast float %71 to i32, !dbg !28
  %73 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %72, i32 8, i32 31), !dbg !28
  %74 = bitcast i32 %73 to float, !dbg !28
  %75 = fadd float %71, %74, !dbg !23
  %76 = bitcast float %75 to i32, !dbg !28
  %77 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %76, i32 4, i32 31), !dbg !28
  %78 = bitcast i32 %77 to float, !dbg !28
  %79 = fadd float %75, %78, !dbg !23
  %80 = bitcast float %79 to i32, !dbg !28
  %81 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %80, i32 2, i32 31), !dbg !28
  %82 = bitcast i32 %81 to float, !dbg !28
  %83 = fadd float %79, %82, !dbg !23
  %84 = bitcast float %83 to i32, !dbg !28
  %85 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %84, i32 1, i32 31), !dbg !28
  %86 = bitcast i32 %85 to float, !dbg !28
  %87 = fadd float %83, %86, !dbg !23
  %88 = and i32 %62, 15, !dbg !28
  %89 = icmp eq i32 %12, 0, !dbg !28
  %90 = zext nneg i32 %88 to i64, !dbg !28
  %91 = getelementptr float, ptr addrspace(3) @global_smem, i64 %90, !dbg !28
  %92 = bitcast float %87 to <1 x i32>, !dbg !28
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %91, <1 x i32> %92, i1 %89) #5, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %93 = icmp slt i32 %11, 16, !dbg !28
  %94 = sext i32 %11 to i64, !dbg !28
  %95 = getelementptr float, ptr addrspace(3) @global_smem, i64 %94, !dbg !28
  %96 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %95, i1 %93) #5, !dbg !28
  %97 = bitcast i32 %96 to float, !dbg !28
  %98 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %96, i32 8, i32 31), !dbg !28
  %99 = bitcast i32 %98 to float, !dbg !28
  %100 = fadd float %97, %99, !dbg !23
  %101 = bitcast float %100 to i32, !dbg !28
  %102 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %101, i32 4, i32 31), !dbg !28
  %103 = bitcast i32 %102 to float, !dbg !28
  %104 = fadd float %100, %103, !dbg !23
  %105 = bitcast float %104 to i32, !dbg !28
  %106 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %105, i32 2, i32 31), !dbg !28
  %107 = bitcast i32 %106 to float, !dbg !28
  %108 = fadd float %104, %107, !dbg !23
  %109 = bitcast float %108 to i32, !dbg !28
  %110 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %109, i32 1, i32 31), !dbg !28
  %111 = bitcast i32 %110 to float, !dbg !28
  %112 = fadd float %108, %111, !dbg !23
  %113 = and i32 %11, 15, !dbg !28
  %114 = icmp eq i32 %113, 0, !dbg !28
  %115 = and i1 %93, %114, !dbg !28
  %116 = bitcast float %112 to <1 x i32>, !dbg !28
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %95, <1 x i32> %116, i1 %115) #5, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %117 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !28
  %118 = tail call float @llvm.nvvm.div.full(float %117, float 4.096000e+03), !dbg !29
  %119 = fadd float %118, 0x3EE4F8B580000000, !dbg !30
  %120 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !31
  %.not.i = icmp eq i32 %120, 0, !dbg !31
  br i1 %.not.i, label %123, label %121, !dbg !31

121:                                              ; preds = %8
  %122 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %119), !dbg !31
  br label %__nv_rsqrtf.exit, !dbg !31

123:                                              ; preds = %8
  %124 = tail call float @llvm.nvvm.rsqrt.approx.f(float %119), !dbg !31
  br label %__nv_rsqrtf.exit, !dbg !31

__nv_rsqrtf.exit:                                 ; preds = %121, %123
  %.0.i = phi float [ %122, %121 ], [ %124, %123 ], !dbg !31
  %125 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !31
  %126 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !31
  %127 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !31
  %128 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !31
  %.not.i11 = icmp eq i32 %128, 0, !dbg !31
  br i1 %.not.i11, label %131, label %129, !dbg !31

129:                                              ; preds = %__nv_rsqrtf.exit
  %130 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %119), !dbg !31
  br label %__nv_rsqrtf.exit13, !dbg !31

131:                                              ; preds = %__nv_rsqrtf.exit
  %132 = tail call float @llvm.nvvm.rsqrt.approx.f(float %119), !dbg !31
  br label %__nv_rsqrtf.exit13, !dbg !31

__nv_rsqrtf.exit13:                               ; preds = %129, %131
  %.0.i12 = phi float [ %130, %129 ], [ %132, %131 ], !dbg !31
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %133 = sext i32 %9 to i64, !dbg !33
  %134 = getelementptr float, ptr addrspace(1) %0, i64 %133, !dbg !33
  %135 = and i32 %11, 511, !dbg !34
  %136 = icmp eq i32 %135, 0, !dbg !34
  %137 = bitcast float %.0.i to i32, !dbg !34
  %138 = and i1 %136, %10, !dbg !34
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %137, ptr addrspace(1) %134, i1 %138) #5, !dbg !34
  %139 = zext nneg i32 %14 to i64, !dbg !35
  %140 = getelementptr half, ptr addrspace(1) %3, i64 %139, !dbg !36
  %141 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %140, i1 true) #5, !dbg !37
  %142 = extractvalue { i32, i32 } %141, 0, !dbg !37
  %143 = bitcast i32 %142 to <2 x half>, !dbg !37
  %144 = extractvalue { i32, i32 } %141, 1, !dbg !37
  %145 = bitcast i32 %144 to <2 x half>, !dbg !37
  %146 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %18, i1 %10) #5, !dbg !38
  %147 = extractvalue { i32, i32 } %146, 0, !dbg !38
  %148 = bitcast i32 %147 to <2 x half>, !dbg !38
  %149 = extractvalue { i32, i32 } %146, 1, !dbg !38
  %150 = bitcast i32 %149 to <2 x half>, !dbg !38
  %151 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %24, i1 %10) #5, !dbg !39
  %152 = extractvalue { i32, i32 } %151, 0, !dbg !39
  %153 = bitcast i32 %152 to <2 x half>, !dbg !39
  %154 = extractvalue { i32, i32 } %151, 1, !dbg !39
  %155 = bitcast i32 %154 to <2 x half>, !dbg !39
  %156 = getelementptr half, ptr addrspace(1) %4, i64 %17, !dbg !40
  %157 = fpext <2 x half> %143 to <2 x float>, !dbg !41
  %158 = fpext <2 x half> %148 to <2 x float>, !dbg !42
  %159 = fpext <2 x half> %153 to <2 x float>, !dbg !43
  %160 = fadd <2 x float> %158, %159, !dbg !44
  %161 = insertelement <2 x float> poison, float %.0.i12, i64 0, !dbg !45
  %162 = shufflevector <2 x float> %161, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !45
  %163 = fmul <2 x float> %162, %160, !dbg !45
  %164 = fmul <2 x float> %163, %157, !dbg !46
  %165 = fptrunc <2 x float> %164 to <2 x half>, !dbg !47
  %166 = fpext <2 x half> %145 to <2 x float>, !dbg !41
  %167 = fpext <2 x half> %150 to <2 x float>, !dbg !42
  %168 = fpext <2 x half> %155 to <2 x float>, !dbg !43
  %169 = fadd <2 x float> %167, %168, !dbg !44
  %170 = fmul <2 x float> %162, %169, !dbg !45
  %171 = fmul <2 x float> %170, %166, !dbg !46
  %172 = fptrunc <2 x float> %171 to <2 x half>, !dbg !47
  %173 = bitcast <2 x half> %165 to i32, !dbg !47
  %174 = bitcast <2 x half> %172 to i32, !dbg !47
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %173, i32 %174, ptr addrspace(1) %156, i1 %10) #5, !dbg !47
  %175 = or disjoint i64 %139, 2048, !dbg !48
  %176 = getelementptr half, ptr addrspace(1) %3, i64 %175, !dbg !36
  %177 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %176, i1 true) #5, !dbg !37
  %178 = extractvalue { i32, i32 } %177, 0, !dbg !37
  %179 = bitcast i32 %178 to <2 x half>, !dbg !37
  %180 = extractvalue { i32, i32 } %177, 1, !dbg !37
  %181 = bitcast i32 %180 to <2 x half>, !dbg !37
  %182 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %32, i1 %10) #5, !dbg !38
  %183 = extractvalue { i32, i32 } %182, 0, !dbg !38
  %184 = bitcast i32 %183 to <2 x half>, !dbg !38
  %185 = extractvalue { i32, i32 } %182, 1, !dbg !38
  %186 = bitcast i32 %185 to <2 x half>, !dbg !38
  %187 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %38, i1 %10) #5, !dbg !39
  %188 = extractvalue { i32, i32 } %187, 0, !dbg !39
  %189 = bitcast i32 %188 to <2 x half>, !dbg !39
  %190 = extractvalue { i32, i32 } %187, 1, !dbg !39
  %191 = bitcast i32 %190 to <2 x half>, !dbg !39
  %192 = getelementptr half, ptr addrspace(1) %4, i64 %31, !dbg !40
  %193 = fpext <2 x half> %179 to <2 x float>, !dbg !41
  %194 = fpext <2 x half> %184 to <2 x float>, !dbg !42
  %195 = fpext <2 x half> %189 to <2 x float>, !dbg !43
  %196 = fadd <2 x float> %194, %195, !dbg !44
  %197 = fmul <2 x float> %162, %196, !dbg !45
  %198 = fmul <2 x float> %197, %193, !dbg !46
  %199 = fptrunc <2 x float> %198 to <2 x half>, !dbg !47
  %200 = fpext <2 x half> %181 to <2 x float>, !dbg !41
  %201 = fpext <2 x half> %186 to <2 x float>, !dbg !42
  %202 = fpext <2 x half> %191 to <2 x float>, !dbg !43
  %203 = fadd <2 x float> %201, %202, !dbg !44
  %204 = fmul <2 x float> %162, %203, !dbg !45
  %205 = fmul <2 x float> %204, %200, !dbg !46
  %206 = fptrunc <2 x float> %205 to <2 x half>, !dbg !47
  %207 = bitcast <2 x half> %199 to i32, !dbg !47
  %208 = bitcast <2 x half> %206 to i32, !dbg !47
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %207, i32 %208, ptr addrspace(1) %192, i1 %10) #5, !dbg !47
  ret void, !dbg !49
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.div.full(float, float) #3

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4}
!llvm.ident = !{!5}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cxbiz6a53yuzne7tuzqghtuipdavwtl2jp3relur3ksonmtcg44q.py", directory: "./local_cache/xb")
!4 = !{ptr @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6, !"reqntidx", i32 512}
!5 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!6 = distinct !DISubprogram(name: "triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6", linkageName: "triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_6", scope: !3, file: !3, line: 18, type: !7, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = !DILocation(line: 22, column: 28, scope: !6)
!10 = !DILocation(line: 24, column: 21, scope: !6)
!11 = !DILocation(line: 25, column: 37, scope: !6)
!12 = !DILocation(line: 35, column: 46, scope: !6)
!13 = !DILocation(line: 35, column: 34, scope: !6)
!14 = !DILocation(line: 35, column: 51, scope: !6)
!15 = !DILocation(line: 36, column: 34, scope: !6)
!16 = !DILocation(line: 36, column: 51, scope: !6)
!17 = !DILocation(line: 35, column: 41, scope: !6)
!18 = !DILocation(line: 35, column: 112, scope: !6)
!19 = !DILocation(line: 36, column: 112, scope: !6)
!20 = !DILocation(line: 37, column: 22, scope: !6)
!21 = !DILocation(line: 39, column: 22, scope: !6)
!22 = !DILocation(line: 41, column: 23, scope: !6)
!23 = !DILocation(line: 256, column: 15, scope: !24, inlinedAt: !27)
!24 = distinct !DILexicalBlockFile(scope: !26, file: !25, discriminator: 0)
!25 = !DIFile(filename: "standard.py", directory: "/workspace/torch-compile-caching/.venv/lib/python3.11/site-packages/triton/language")
!26 = distinct !DILexicalBlockFile(scope: !6, file: !25, discriminator: 0)
!27 = !DILocation(line: 43, column: 25, scope: !6)
!28 = !DILocation(line: 286, column: 36, scope: !26, inlinedAt: !27)
!29 = !DILocation(line: 45, column: 19, scope: !6)
!30 = !DILocation(line: 47, column: 19, scope: !6)
!31 = !DILocation(line: 48, column: 28, scope: !6)
!32 = !DILocation(line: 49, column: 4, scope: !6)
!33 = !DILocation(line: 50, column: 28, scope: !6)
!34 = !DILocation(line: 50, column: 40, scope: !6)
!35 = !DILocation(line: 51, column: 40, scope: !6)
!36 = !DILocation(line: 57, column: 35, scope: !6)
!37 = !DILocation(line: 57, column: 42, scope: !6)
!38 = !DILocation(line: 58, column: 52, scope: !6)
!39 = !DILocation(line: 59, column: 52, scope: !6)
!40 = !DILocation(line: 65, column: 29, scope: !6)
!41 = !DILocation(line: 57, column: 95, scope: !6)
!42 = !DILocation(line: 58, column: 114, scope: !6)
!43 = !DILocation(line: 59, column: 114, scope: !6)
!44 = !DILocation(line: 60, column: 24, scope: !6)
!45 = !DILocation(line: 62, column: 24, scope: !6)
!46 = !DILocation(line: 64, column: 24, scope: !6)
!47 = !DILocation(line: 65, column: 53, scope: !6)
!48 = !DILocation(line: 52, column: 31, scope: !6)
!49 = !DILocation(line: 51, column: 4, scope: !6)
