// Seed: 3950219371
module module_0 (
    input  tri1 id_0,
    output tri1 id_1,
    input  wire id_2,
    input  tri1 id_3,
    output wand id_4,
    input  tri0 id_5
);
  logic id_7 = id_5 & id_3;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    output wor id_2,
    output wor id_3,
    input wand id_4,
    input wire id_5,
    input supply1 id_6,
    output logic id_7,
    output wire id_8,
    input wor id_9,
    output wire id_10,
    output wor id_11
);
  wire id_13;
  wire [1 : -1 'b0] id_14;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_6,
      id_9,
      id_8,
      id_9
  );
  always id_7 <= 1;
  wire id_15[1 : -1];
endmodule : SymbolIdentifier
