[1] QEMU Version 2.0 Change Log.
[2] ARM Architecture Reference Manual, ARMv7-A and
ARMv7-R edition. ARM Holdings plc, 2011.
[3] F. Bellard. QEMU, a Fast and Portable Dynamic Translator. In Proceedings of the Annual Conference on
USENIX, ATEC ’05. USENIX Association, 2005.
[4] C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC
Benchmark Suite: Characterization and Architectural Implications. In Proceedings of the 17th International
Conference on Parallel Architectures and Compilation
Techniques, PACT ’08, 2008.
[5] N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt,
A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna,
S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish,
M. D. Hill, and D. A. Wood. The Gem5 Simulator.
SIGARCH Comput. Archit. News, Aug. 2011.
[6] S. Bird, A. Phansalkar, L. K. John, A. Mercas, and
R. Idukuru. Performance characterization of SPEC CPU
benchmarks on Intel’s Core microarchitecture based processor. In SPEC Benchmark Workshop, Jan. 2007.
[7] I. Bohm, T. J. Edler von Koch, S. C. Kyle, B. Franke, and
N. Topham. Generalized just-in-time trace compilation
using a parallel task farm in a dynamic binary translator.
In Proceedings of the 32Nd ACM SIGPLAN Conference
on Programming Language Design and Implementation,
PLDI 711, 2011.
[8] I. Bohm, B. Franke, and N. Topham. Cycle-accurate performance modelling in an ultra-fast just-in-time dynamic
binary translation instruction set simulator. In Transactions on High-Performance Embedded Architectures and
Compilers (HiPEAC 11), 2011.
[9] E. Borin and Y. Wu. Characterization of DBT overhead.
In IEEE International Symposium on Workload Characterization (IISWC 2009), 2009.

[10] F. Brandner. Precise simulation of interrupts using a rollback mechanism. In Proceedings of th 12th International
Workshop on Software and Compilers for Embedded
Systems, SCOPES °09, 2009.

[11] J. Cong, Z. Fang, M. Gill, and G. Reinman. PARADE:
A cycle-accurate full-system simulation platform for
accelerator-rich architectural design and exploration. In
Proceedings of the IEEE/ACM International Conference
on Computer-Aided Design, ICCAD °15, 2015.

[12] C. Dall and J. Nich, KVM/ARM: The Design and
Implementation of the Linux ARM Hypervisor. In
Proceedings of the 19th International Conference on
Architectural Support for Programming Languages and
Operating Systems, ASPLOS °14, 2014.

[13] I. Habib. Virtualization with KVM. Linux Journal, Feb.
2008.

[14] J. L. Henning. SPEC CPU2006 Benchmark Descriptions.
SIGARCH Comput. Archit. News, Sept. 2006.

[15] J. D. Hiser, D. Williams, W. Hu, J. W. Davidson, J. Mars,
and B. R. Childers. Evaluating indirect branch handling
mechanisms in software dynamic translation systems.
In International Symposium on Code Generation and
Optimization (CGO ’07), March 2007.

[16] Intel 64 and IA-32 Architectures Software Developer's
Manual. Intel Corporation, Santa Clara, CA, USA,
February 2014.

[18] N. Jia, C. Yang, J. Wang, D. Tong, and K. Wang.
SPIRE: Improving dynamic binary translation through
SPC-indexed indirect branch redirecting. In Proceedings
of the 9th ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments, VEE ’13, 2013.
L. K. John. 8.2 performance evaluation: Techniques,
tools, and benchmarks. The Computer Engineering
Handbook, 2002.

[19] J. Jovic, S. Yakoushkin, L. Murillo, J. Eusse, R. Leupers,
and G. Ascheid. Hybrid simulation for extensible processor cores. In Proceedings of the Conference on Design,
Automation and Test in Europe, DATE °12, 2012.

[20] T. Koju, X. Tong, A. I. Sheikh, M. Ohara, and
T. Nakatani. Optimizing indirect branches in a systemlevel dynamic binary translator. In Proceedings of the 5th
Annual International Systems and Storage Conference,
SYSTOR 712, 2012.

[21] M. Levy. EEMBC and the Purposes of Embedded
Processor Benchmarking. In IEEE International Symposium on Performance Analysis of Systems and Software,
ISPASS 2005, March 20-22, 2005, Austin, Texas, USA,
Proceedings. IEEE Computer Society, 2005.

[22] P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hégberg, F. Larsson, A. Moestedt,
and B. Werner. Simics: a full system simulation platform.
j-COMPUTER, Feb. 2002.

[23] L. McVoy and C. Staelin. Lmbench: Portable tools for
performance analysis. In Proceedings of the 1996 Annual
Conference on USENIX Annual Technical Conference,
ATEC °96, pages 23-23, Berkeley, CA, USA, 1996.
USENIX Association. URL http://dl.acm.org/citation.
cfm?id=1268299,1268322.

[24] A. A. Nair and L. K. John. Simulation points for
SPEC CPU 2006. In JEEE International Conference on
Computer Design (ICCD 2008), Oct 2008.

[25] N. Penneman, D. Kudinskas, A. Rawsthorne, B. D. Sutter, and K. D. Bosschere. Evaluation of dynamic binary
translation techniques for full system virtualisation on
ARMvVv7-A. Journal of Systems Architecture, 65:30-45,
2016.

[26] W. Qin, J. D’Errico, and X. Zhu. A Multiprocessing Approach to Accelerate Retargetable and Portable Dynamiccompiled Instruction-set Simulation. In Proceedings of
the 4th International Conference on Hardware/Software
Codesign and System Synthesis, CODES+ISSS ’06,
2006.

[27] R. S. Shindi and S. Cooper. Evaluate the performance
changes of processor simulator benchmarks when context
switches are incorporated. In Proceedings of the 2006
Annual ACM SIGAda International Conference on Ada,
SIGAda ’06, 2006.

[28] T. Spink, H. Wagstaff, B. Franke, and N. Topham. Efficient code generation in a region-based dynamic binary
translator. In Proceedings of the 2014 SIGPLAN/SIGBED
Conference on Languages, Compilers and Tools for Embedded Systems, LCTES ’14, New York, NY, USA, 2014.
[29] J. A. Stratton, C. Rodrigues, I. J. Sung, N. Obeid, L. W.
Chang, N. Anssari, D. Liu, G., and W. W. Hwu. Parboil:
A revised benchmark suite for scientific and commercial
throughput computing. Technical report, University of
Illinois at Urbana-Champaign, 2012.

[30] VMWare Inc. VMmark Virtualization Benchmarks.
http://www.vmware.com/uk/products/vmmark, 2015.

[31] H. Wagstaff, M. Gould, B. Franke, and N. Topham.
Early Partial Evaluation in a JIT-compiled, Retargetable
Instruction Set Simulator Generated from a High-level
Architecture Description. In Proceedings of the 50th
Annual Design Automation Conference, DAC 13, 2013.
[32] Z. Wang, J. Li, C. Wu, D. Yang, Z. Wang, W.-C. Hsu,
B. Li, and Y. Guan. HSPT: Practical implementation and
efficient management of embedded shadow page tables
for cross-ISA system virtual machines. In Proceedings of
the 11th ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments, VEE ’15, 2015.
[33] E. Witchel and M. Rosenblum. Embra: Fast and flexible
machine simulation. In Proceedings of the 1996 ACM
SIGMETRICS International Conference on Measurement
and Modeling of Computer Systems, SIGMETRICS °96,
1996.

[34] P. Yuan, C. Ding, L. Cheng, S. Li, H. Jin, and W. Cao.
VITS test suite: A micro-benchmark for evaluating performance isolation of virtualization systems. In Jnternational Conference on e-Business Engineering (ICEBE),
Nov 2010.