$date
	Sat Apr 15 21:44:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_rvseed $end
$var wire 32 ! a0_x10 [31:0] $end
$var wire 32 " a1_x11 [31:0] $end
$var wire 32 # a2_x12 [31:0] $end
$var wire 32 $ a3_x13 [31:0] $end
$var wire 32 % a4_x14 [31:0] $end
$var wire 32 & a5_x15 [31:0] $end
$var wire 32 ' a6_x16 [31:0] $end
$var wire 32 ( a7_x17 [31:0] $end
$var wire 32 ) gp_x3 [31:0] $end
$var wire 32 * ra_x1 [31:0] $end
$var wire 32 + s0_fp_x8 [31:0] $end
$var wire 32 , s10_x26 [31:0] $end
$var wire 32 - s11_x27 [31:0] $end
$var wire 32 . s1_x9 [31:0] $end
$var wire 32 / s2_x18 [31:0] $end
$var wire 32 0 s3_x19 [31:0] $end
$var wire 32 1 s4_x20 [31:0] $end
$var wire 32 2 s5_x21 [31:0] $end
$var wire 32 3 s6_x22 [31:0] $end
$var wire 32 4 s7_x23 [31:0] $end
$var wire 32 5 s8_x24 [31:0] $end
$var wire 32 6 s9_x25 [31:0] $end
$var wire 32 7 sp_x2 [31:0] $end
$var wire 32 8 t0_x5 [31:0] $end
$var wire 32 9 t1_x6 [31:0] $end
$var wire 32 : t2_x7 [31:0] $end
$var wire 32 ; t3_x28 [31:0] $end
$var wire 32 < t4_x29 [31:0] $end
$var wire 32 = t5_x30 [31:0] $end
$var wire 32 > t6_x31 [31:0] $end
$var wire 32 ? tp_x4 [31:0] $end
$var wire 32 @ zero_x0 [31:0] $end
$var reg 1 A clk $end
$var reg 40 B inst_name [39:0] $end
$var reg 1 C rst_n $end
$var integer 32 D r [31:0] $end
$scope module u_rvseed_0 $end
$var wire 1 A clk $end
$var wire 32 E reg_wdata [31:0] $end
$var wire 1 C rst_n $end
$var wire 1 F zero $end
$var wire 1 G reg_wen $end
$var wire 5 H reg_waddr [4:0] $end
$var wire 32 I reg2_rdata [31:0] $end
$var wire 5 J reg2_raddr [4:0] $end
$var wire 32 K reg1_rdata [31:0] $end
$var wire 5 L reg1_raddr [4:0] $end
$var wire 32 M next_pc [31:0] $end
$var wire 1 N jump $end
$var wire 32 O inst [31:0] $end
$var wire 3 P imm_gen_op [2:0] $end
$var wire 32 Q imm [31:0] $end
$var wire 1 R ena $end
$var wire 32 S curr_pc [31:0] $end
$var wire 1 T branch $end
$var wire 2 U alu_src_sel [1:0] $end
$var wire 32 V alu_src2 [31:0] $end
$var wire 32 W alu_src1 [31:0] $end
$var wire 32 X alu_res [31:0] $end
$var wire 4 Y alu_op [3:0] $end
$scope module u_alu_0 $end
$var wire 32 Z alu_src2 [31:0] $end
$var wire 32 [ alu_src1 [31:0] $end
$var wire 4 \ alu_op [3:0] $end
$var reg 32 ] alu_res [31:0] $end
$var reg 1 F zero $end
$upscope $end
$scope module u_ctrl_0 $end
$var wire 5 ^ rs2 [4:0] $end
$var wire 5 _ rs1 [4:0] $end
$var wire 5 ` rd [4:0] $end
$var wire 7 a opcode [6:0] $end
$var wire 32 b inst [31:0] $end
$var wire 7 c funct7 [6:0] $end
$var wire 3 d funct3 [2:0] $end
$var reg 4 e alu_op [3:0] $end
$var reg 2 f alu_src_sel [1:0] $end
$var reg 1 T branch $end
$var reg 3 g imm_gen_op [2:0] $end
$var reg 1 N jump $end
$var reg 5 h reg1_raddr [4:0] $end
$var reg 5 i reg2_raddr [4:0] $end
$var reg 5 j reg_waddr [4:0] $end
$var reg 1 G reg_wen $end
$upscope $end
$scope module u_imm_gen_0 $end
$var wire 3 k imm_gen_op [2:0] $end
$var wire 32 l inst [31:0] $end
$var reg 32 m imm [31:0] $end
$upscope $end
$scope module u_inst_mem_0 $end
$var wire 32 n curr_pc [31:0] $end
$var reg 32 o inst [31:0] $end
$upscope $end
$scope module u_mux_alu_0 $end
$var wire 2 p alu_src_sel [1:0] $end
$var wire 32 q imm [31:0] $end
$var wire 32 r reg2_rdata [31:0] $end
$var wire 32 s reg1_rdata [31:0] $end
$var wire 32 t curr_pc [31:0] $end
$var reg 32 u alu_src1 [31:0] $end
$var reg 32 v alu_src2 [31:0] $end
$upscope $end
$scope module u_mux_pc_0 $end
$var wire 1 T branch $end
$var wire 32 w imm [31:0] $end
$var wire 1 N jump $end
$var wire 1 F zero $end
$var wire 1 R ena $end
$var wire 32 x curr_pc [31:0] $end
$var reg 32 y next_pc [31:0] $end
$upscope $end
$scope module u_pc_reg_0 $end
$var wire 1 A clk $end
$var wire 32 z next_pc [31:0] $end
$var wire 1 C rst_n $end
$var reg 32 { curr_pc [31:0] $end
$var reg 1 R ena $end
$upscope $end
$scope module u_reg_file_0 $end
$var wire 1 A clk $end
$var wire 5 | reg1_raddr [4:0] $end
$var wire 5 } reg2_raddr [4:0] $end
$var wire 5 ~ reg_waddr [4:0] $end
$var wire 32 !" reg_wdata [31:0] $end
$var wire 1 G reg_wen $end
$var wire 1 C rst_n $end
$var reg 32 "" reg1_rdata [31:0] $end
$var reg 32 #" reg2_rdata [31:0] $end
$upscope $end
$upscope $end
$scope task inst_load $end
$var reg 40 $" inst_name [39:0] $end
$upscope $end
$scope task reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
xT
bx S
xR
bx Q
bx P
bx O
xN
bx M
bx L
bx K
bx J
bx I
bx H
xG
xF
bx E
bx D
xC
bx B
xA
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#10000
b0 V
b0 Z
b0 v
b0 W
b0 [
b0 u
b0 E
b0 !"
b0 X
b0 ]
1F
b0 I
b0 r
b0 #"
b0 K
b0 s
b0 ""
b1 U
b1 f
b1 p
b11 Y
b11 \
b11 e
b0 P
b0 g
b0 k
b11010 H
b11010 j
b11010 ~
b0 J
b0 i
b0 }
b0 L
b0 h
b0 |
1G
0N
0T
b0 ^
b0 _
b11010 `
b0 c
b0 d
b10011 a
b0 Q
b0 m
b0 q
b0 w
b110100010011 O
b110100010011 b
b110100010011 l
b110100010011 o
b0 M
b0 y
b0 z
0R
b0 S
b0 n
b0 t
b0 x
b0 {
b10011000101010101001001 $"
b10011000101010101001001 B
0C
1A
#20000
0A
#30000
b100 M
b100 y
b100 z
b0 ,
1R
1A
1C
#40000
0A
#50000
1F
b1 U
b1 f
b1 p
b11 Y
b11 \
b11 e
b11011 H
b11011 j
b11011 ~
1G
b11011 `
b110110010011 O
b110110010011 b
b110110010011 l
b110110010011 o
b1000 M
b1000 y
b1000 z
b100 S
b100 n
b100 t
b100 x
b100 {
1A
#60000
0A
#70000
1F
b100 P
b100 g
b100 k
b1 U
b1 f
b1 p
b11 Y
b11 \
b11 e
b1 H
b1 j
b1 ~
1G
b1 `
b110111 a
b10110111 O
b10110111 b
b10110111 l
b10110111 o
b1100 M
b1100 y
b1100 z
b0 -
b1000 S
b1000 n
b1000 t
b1000 x
b1000 {
1A
#80000
0A
#90000
1F
b1 U
b1 f
b1 p
b11 Y
b11 \
b11 e
b0 P
b0 g
b0 k
b11101 H
b11101 j
b11101 ~
1G
b11101 `
b10011 a
b111010010011 O
b111010010011 b
b111010010011 l
b111010010011 o
b10000 M
b10000 y
b10000 z
b1100 S
b1100 n
b1100 t
b1100 x
b1100 {
b0 *
1A
#100000
0A
#110000
b10 E
b10 !"
b10 X
b10 ]
0F
b1 U
b1 f
b1 p
b11 Y
b11 \
b11 e
b11 H
b11 j
b11 ~
1G
b10 V
b10 Z
b10 v
b10 ^
b11 `
b10 Q
b10 m
b10 q
b10 w
b1000000000000110010011 O
b1000000000000110010011 b
b1000000000000110010011 l
b1000000000000110010011 o
b10100 M
b10100 y
b10100 z
b0 <
b10000 S
b10000 n
b10000 t
b10000 x
b10000 {
1A
#120000
0A
#130000
1F
1T
b10 P
b10 g
b10 k
b11101 J
b11101 i
b11101 }
b1 L
b1 h
b1 |
b0 U
b0 f
b0 p
b100 Y
b100 \
b100 e
b0 H
b0 j
b0 ~
0G
b11101 ^
b1 _
b10100 `
b10 c
b1 d
b1100011 a
b1010100 Q
b1010100 m
b1010100 q
b1010100 w
b0 E
b0 !"
b0 X
b0 ]
b101110100001001101001100011 O
b101110100001001101001100011 b
b101110100001001101001100011 l
b101110100001001101001100011 o
b0 V
b0 Z
b0 v
b11000 M
b11000 y
b11000 z
b10100 S
b10100 n
b10100 t
b10100 x
b10100 {
b10 )
1A
#140000
0A
#150000
b11111111111111111111000000000000 E
b11111111111111111111000000000000 !"
b11111111111111111111000000000000 X
b11111111111111111111000000000000 ]
b11111111111111111111000000000000 V
b11111111111111111111000000000000 Z
b11111111111111111111000000000000 v
0F
b1 U
b1 f
b1 p
b1 H
b1 j
b1 ~
1G
b11 Y
b11 \
b11 e
b100 P
b100 g
b100 k
b0 J
b0 i
b0 }
b0 L
b0 h
b0 |
0T
b11111 ^
b11111 _
b1 `
b1111111 c
b111 d
b110111 a
b11111111111111111111000000000000 Q
b11111111111111111111000000000000 m
b11111111111111111111000000000000 q
b11111111111111111111000000000000 w
b11111111111111111111000010110111 O
b11111111111111111111000010110111 b
b11111111111111111111000010110111 l
b11111111111111111111000010110111 o
b11100 M
b11100 y
b11100 z
b11000 S
b11000 n
b11000 t
b11000 x
b11000 {
1A
#160000
0A
#170000
b11111111111111111111000000000000 W
b11111111111111111111000000000000 [
b11111111111111111111000000000000 u
b11111111111111111111000000000000 K
b11111111111111111111000000000000 s
b11111111111111111111000000000000 ""
1F
b1 L
b1 h
b1 |
b1 U
b1 f
b1 p
b0 Y
b0 \
b0 e
b0 P
b0 g
b0 k
b1 H
b1 j
b1 ~
1G
b1 ^
b1 _
b100000 c
b101 d
b10011 a
b10000000001 Q
b10000000001 m
b10000000001 q
b10000000001 w
b0 E
b0 !"
b0 X
b0 ]
b1000000000100001101000010010011 O
b1000000000100001101000010010011 b
b1000000000100001101000010010011 l
b1000000000100001101000010010011 o
b10000000001 V
b10000000001 Z
b10000000001 v
b100000 M
b100000 y
b100000 z
b11100 S
b11100 n
b11100 t
b11100 x
b11100 {
b11111111111111111111000000000000 *
1A
#180000
0A
#190000
b11111111111111111111100000000000 E
b11111111111111111111100000000000 !"
b11111111111111111111100000000000 X
b11111111111111111111100000000000 ]
b11 Y
b11 \
b11 e
b1 U
b1 f
b1 p
b11101 H
b11101 j
b11101 ~
b0 L
b0 h
b0 |
1G
b0 W
b0 [
b0 u
b0 ^
b0 _
b11101 `
b1000000 c
b0 d
b11111111111111111111100000000000 Q
b11111111111111111111100000000000 m
b11111111111111111111100000000000 q
b11111111111111111111100000000000 w
0F
b0 K
b0 s
b0 ""
b10000000000000000000111010010011 O
b10000000000000000000111010010011 b
b10000000000000000000111010010011 l
b10000000000000000000111010010011 o
b11111111111111111111100000000000 V
b11111111111111111111100000000000 Z
b11111111111111111111100000000000 v
b100100 M
b100100 y
b100100 z
b0 *
b100000 S
b100000 n
b100000 t
b100000 x
b100000 {
1A
#200000
0A
#210000
b1 U
b1 f
b1 p
b11 Y
b11 \
b11 e
b11 H
b11 j
b11 ~
1G
b11 ^
b11 `
b0 c
b11 Q
b11 m
b11 q
b11 w
b11 E
b11 !"
b11 X
b11 ]
b1100000000000110010011 O
b1100000000000110010011 b
b1100000000000110010011 l
b1100000000000110010011 o
b11 V
b11 Z
b11 v
b101000 M
b101000 y
b101000 z
b100100 S
b100100 n
b100100 t
b100100 x
b100100 {
b11111111111111111111100000000000 <
1A
#220000
0A
#230000
0F
b11111111111111111111100000000000 I
b11111111111111111111100000000000 r
b11111111111111111111100000000000 #"
1T
b10 P
b10 g
b10 k
b11101 J
b11101 i
b11101 }
b1 L
b1 h
b1 |
b0 U
b0 f
b0 p
b100 Y
b100 \
b100 e
b0 H
b0 j
b0 ~
0G
b11101 ^
b1 _
b0 `
b10 c
b1 d
b1100011 a
b1000000 Q
b1000000 m
b1000000 q
b1000000 w
b100000000000 E
b100000000000 !"
b100000000000 X
b100000000000 ]
b101110100001001000001100011 O
b101110100001001000001100011 b
b101110100001001000001100011 l
b101110100001001000001100011 o
b11111111111111111111100000000000 V
b11111111111111111111100000000000 Z
b11111111111111111111100000000000 v
b1101000 M
b1101000 y
b1101000 z
b11 )
b101000 S
b101000 n
b101000 t
b101000 x
b101000 {
1A
#240000
0A
#250000
b1 V
b1 Z
b1 v
b1 E
b1 !"
b1 X
b1 ]
b0 I
b0 r
b0 #"
b1 U
b1 f
b1 p
b11010 H
b11010 j
b11010 ~
1G
b11 Y
b11 \
b11 e
b0 P
b0 g
b0 k
b0 J
b0 i
b0 }
b0 L
b0 h
b0 |
0T
b1 ^
b0 _
b11010 `
b0 c
b0 d
b10011 a
b1 Q
b1 m
b1 q
b1 w
b100000000110100010011 O
b100000000110100010011 b
b100000000110100010011 l
b100000000110100010011 o
b1101100 M
b1101100 y
b1101100 z
b1101000 S
b1101000 n
b1101000 t
b1101000 x
b1101000 {
1A
#260000
0A
#270000
1F
b1 U
b1 f
b1 p
b11 Y
b11 \
b11 e
b11011 H
b11011 j
b11011 ~
1G
b0 ^
b11011 `
b0 Q
b0 m
b0 q
b0 w
b0 E
b0 !"
b0 X
b0 ]
b110110010011 O
b110110010011 b
b110110010011 l
b110110010011 o
b0 V
b0 Z
b0 v
b1110000 M
b1110000 y
b1110000 z
b1 ,
b1101100 S
b1101100 n
b1101100 t
b1101100 x
b1101100 {
1A
#280000
0A
#290000
b1110100 E
b1110100 !"
b1110100 X
b1110100 ]
b1110000 V
b1110000 Z
b1110000 v
b100 W
b100 [
b100 u
0F
b11 P
b11 g
b11 k
1N
b10 U
b10 f
b10 p
b11 Y
b11 \
b11 e
b0 H
b0 j
b0 ~
1G
b0 `
b1101111 a
b1101111 O
b1101111 b
b1101111 l
b1101111 o
b1110000 M
b1110000 y
b1110000 z
b1110000 S
b1110000 n
b1110000 t
b1110000 x
b1110000 {
1A
#300000
0A
#310000
1A
#311000
