#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Nov 27 15:29:15 2016
# Process ID: 3548
# Current directory: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14844 C:\Users\dilsizk\Desktop\ece 491\ece491labs\Project\project_1\project_1.xpr
# Log file: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/vivado.log
# Journal file: C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/project_1' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/mux8_parm.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mux8_parm.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/decoder_3_8_en.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/decoder_3_8_en.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/counter_parm.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/counter_parm.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/Buffer/m_transmitter.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/m_transmitter.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/mxtest_2.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mxtest_2.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/Buffer/async_tran.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/async_tran.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/debounce.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/debounce.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/Buffer/fifo_4.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/Buffer/check_p.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/check_p.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/TransmitterTest.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/TransmitterTest.sv' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/mux8_parm.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mux8_parm.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/decoder_3_8_en.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/decoder_3_8_en.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/counter_parm.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/counter_parm.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/Buffer/m_transmitter.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/m_transmitter.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/mxtest_2.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mxtest_2.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/Buffer/async_tran.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/async_tran.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/debounce.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/debounce.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/Buffer/fifo_4.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/Buffer/check_p.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/check_p.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/mux8_parm.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mux8_parm.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/decoder_3_8_en.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/decoder_3_8_en.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/counter_parm.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/counter_parm.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/Buffer/m_transmitter.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/m_transmitter.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/mxtest_2.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mxtest_2.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/Buffer/async_tran.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/async_tran.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/debounce.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/debounce.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/Buffer/fifo_4.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/Buffer/check_p.sv'; using path 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/check_p.sv' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 845.555 ; gain = 171.961
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sim_1/new/bram_rcvr_test.sv} w ]
add_files -fileset sim_1 {{C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sim_1/new/bram_rcvr_test.sv}}
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rcvrTEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj rcvrTEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
INFO: [VRFC 10-2458] undeclared symbol rst_bit_16, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:183]
INFO: [VRFC 10-2458] undeclared symbol replace_bit_16, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:186]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol rxdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/topmodule.sv:34]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/topmodule.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/topmodule.sv:46]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/topmodule.sv:48]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/topmodule.sv:164]
INFO: [VRFC 10-2458] undeclared symbol error_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/topmodule.sv:185]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/topmodule.sv:189]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/topmodule.sv:190]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/topmodule.sv:220]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/topmodule.sv:77]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/topmodule.sv:79]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/topmodule.sv:90]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
INFO: [VRFC 10-2458] undeclared symbol SixtyFourBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:45]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:386]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:229]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:230]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:231]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:232]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:233]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:234]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:235]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/New folder/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
INFO: [VRFC 10-2458] undeclared symbol rxd_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:28]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:45]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:161]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:162]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sim_1/new/bram_rcvr_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_rcvr_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 895.340 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rcvrTEST_behav xil_defaultlib.rcvrTEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 10 for port replace [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:87]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 8 for port replace [C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:136]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=3200000)
Compiling module xil_defaultlib.correlator(LEN=10,PATTERN=10'b01...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.correlator(LEN=64,PATTERN=64'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.rcvrTEST
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot rcvrTEST_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ece -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/dilsizk/Desktop/ece" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 27 19:09:08 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ece 491/ece491labs/Project/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "rcvrTEST_behav -key {Behavioral:sim_1:Functional:rcvrTEST} -tclbatch {rcvrTEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source rcvrTEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rcvrTEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 909.211 ; gain = 13.871
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 us
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xX
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0x1
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before EOF) Failed test 33 at time 1120000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after EOF) Failed test 36 at time 1160000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before preamble) Failed test 39 at time 2170000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data middle of preamble of 16 bits) Failed test 42 at time 2330000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(data before sfd) Failed test 45 at time 2490000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(data after sfd) Failed test 48 at time 2650000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(data before receive) Failed test 51 at time 2650000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0xa
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0x0
