# Parameterized ALU (Verilog)

A modular, parameterized Arithmetic Logic Unit supporting arithmetic, logic, and shifting operations. Designed for FPGA/ASIC-style RTL and verified using Icarus Verilog.

## ğŸš€ Features

- âœ… Parameterized DATA_WIDTH
- âœ… Arithmetic operations (ADD, SUB, INC, DEC, MUL)
- âœ… Logic operations (AND, OR, XOR, NOT, NAND, NOR, XNOR)
- âœ… Shift operations (SLL, SRL, SRA)
- âœ… Clean, modular RTL hierarchy
- âœ… Independent testbenches for each module
- âœ… Verified using Icarus + GTKWave

## ğŸ“‚ Project Structure

project_4_parametarized_ALU/
â”‚
â”œâ”€â”€ RTL/
â”‚ â”œâ”€â”€ alu.v
â”‚ â”œâ”€â”€ arithmetic_unit.v
â”‚ â”œâ”€â”€ logic_unit.v
â”‚ â””â”€â”€ shifter_unit.v
â”‚
â”œâ”€â”€ testbench/
â”‚ â”œâ”€â”€ tb_alu.v
â”‚ â”œâ”€â”€ tb_arithmetic_unit.v
â”‚ â”œâ”€â”€ tb_logic_unit.v
â”‚ â””â”€â”€ tb_shifter_unit.v
â”‚
â”œâ”€â”€ docs/
â”‚ â””â”€â”€ specification.md
â”‚
â”œâ”€â”€ output/
â”‚ â”œâ”€â”€ output_alu.vvp
â”‚ â”œâ”€â”€ output_arithmetic.vvp
â”‚ â”œâ”€â”€ output_logic.vvp
â”‚ â””â”€â”€ output_shifter_unit.vvp
â”‚
â””â”€â”€ sim_wave/
â”œâ”€â”€ tb_alu.vcd
â””â”€â”€ tb_alu_8.vcd

## ğŸ§© Opcode Encoding

| Unit        | Opcode [4:3] | Sub-Opcode [2:0] | Operation |
|-------------|--------------|------------------|-----------|
| Arithmetic  | 00           | 000              | ADD       |
|             | 00           | 001              | SUB       |
|             | 00           | 010              | INC       |
|             | 00           | 011              | DEC       |
|             | 00           | 100              | MUL       |
| Logic       | 01           | 000              | AND       |
|             | 01           | 001              | OR        |
|             | 01           | 010              | XOR       |
|             | 01           | 011              | NOT       |
|             | 01           | 100              | NAND      |
|             | 01           | 101              | NOR       |
|             | 01           | 110              | XNOR      |
| Shifter     | 10           | 00               | SLL       |
|             | 10           | 01               | SRL       |
|             | 10           | 10               | SRA       |
| Reserved    | 11           | â€”                | Future use |

## â–¶ï¸ How to Run Simulation (Icarus Verilog)

Open the terminal in the project folder and run the following commands:

### Compile

iverilog -o output/output_alu.vvp RTL/alu.v RTL/arithmetic_unit.v RTL/logic_unit.v RTL/shifter_unit.v testbench/tb_alu.v


### Run Simulation

vvp output/output_alu.vvp


### View Waveforms

gtkwave sim_wave/tb_alu.vcd


### All-in-One Command

iverilog -o output/output_alu.vvp RTL/alu.v RTL/arithmetic_unit.v RTL/logic_unit.v RTL/shifter_unit.v testbench/tb_alu.v && vvp output/output_alu.vvp && gtkwave sim_wave/tb_alu.vcd


## ğŸ§ª Testbenches Included

- âœ”ï¸ `tb_alu.v` â€” Complete ALU verification with all operations
- âœ”ï¸ `tb_arithmetic_unit.v` â€” Arithmetic unit unit tests
- âœ”ï¸ `tb_logic_unit.v` â€” Logic unit unit tests
- âœ”ï¸ `tb_shifter_unit.v` â€” Shifter unit unit tests
- âœ”ï¸ VCD dumping enabled for waveform analysis

## ğŸ“‹ Module Description

### ALU Top Module (alu.v)

Main module that instantiates all three sub-units and routes operations based on opcode:

- **Parameters**: DATA_WIDTH, SHIFT_BITS
- **Inputs**: a, b, opcode, shift_amount
- **Outputs**: result, carry_out, mult_result

### Arithmetic Unit (arithmetic_unit.v)

Handles arithmetic operations with full precision:

- ADD: Addition with carry detection
- SUB: Subtraction with borrow detection
- INC: Increment
- DEC: Decrement
- MUL: Full-precision multiplication (result width = 2 Ã— DATA_WIDTH)

### Logic Unit (logic_unit.v)

Implements bitwise logical operations:

- AND: Bitwise AND
- OR: Bitwise OR
- XOR: Bitwise XOR
- NOT: Bitwise NOT (ignores second operand)
- NAND: Bitwise NAND
- NOR: Bitwise NOR
- XNOR: Bitwise XNOR

### Shifter Unit (shifter_unit.v)

Performs shift operations on data:

- SLL: Shift Logical Left (fill with 0)
- SRL: Shift Logical Right (fill with 0)
- SRA: Shift Arithmetic Right (sign-extended)

## ğŸ“Š Design Specifications

| Specification | Value |
|---------------|-------|
| Data Width | Parameterized (default: 8 bits) |
| Opcode Width | 5 bits |
| Operations | 15 total (Arithmetic: 5, Logic: 7, Shift: 3) |
| Latency | 1 cycle (combinational) |
| Target Frequency | 100+ MHz |
| Synthesis Tool | Vivado, Quartus, etc. |

## ğŸ”§ Prerequisites

- Icarus Verilog (`iverilog`)
- GTKWave (for waveform viewing)
- Linux/macOS/Windows (with WSL)


## ğŸ“– Documentation

See `docs/specification.md` for:

- Complete I/O specifications
- Detailed opcode encoding table
- Internal module behavior
- Verification methodology
- Design considerations
- Future improvements


## ğŸ§ª Test Coverage

The testbenches provide coverage for:

- Basic functionality of each operation
- Boundary conditions (0, max value)
- Overflow/underflow scenarios
- Sign extension in arithmetic right shift
- All shift amounts from 0 to DATA_WIDTH-1
- Randomized test patterns

## ğŸ› ï¸ Future Work

- [ ] Add rotate operations (ROL, ROR)
- [ ] Add divide unit with quotient and remainder
- [ ] Add status flags (zero, overflow, sign)
- [ ] Move to SystemVerilog with interfaces
- [ ] Add constrained random testing (UVM)
- [ ] Integrate into small CPU datapath
- [ ] Add formal verification assertions


## ğŸ“š References

- IEEE Std 1364-2005 (Verilog HDL)
- Icarus Verilog Manual
- GTKWave Documentation
- VLSI Design Textbooks

## ğŸ¤ Contributing

This is a learning project. Suggestions and improvements are welcome!

## ğŸ“„ License

Open source - Free to use and modify

## âœ… Project Status

- âœ… RTL Design Complete
- âœ… Testbenches Complete
- âœ… Simulation Verified
- âœ… Documentation Complete
- ğŸ”œ Future: Synthesis & P&R

---

**Last Updated**: November 27, 2025
**Version**: 1.0
**Status**: Active


