GRBM_CNTL__READ_TIMEOUT__SHIFT	,	V_156
AMDGPU_IB_FLAG_CE	,	V_251
"ring test on %d succeeded in %d usecs\n"	,	L_17
AMD_CG_SUPPORT_GFX_MGCG	,	V_517
"Failed to load gfx firmware!\n"	,	L_46
reset_work	,	V_756
ARRAY_2D_TILED_THICK	,	V_52
mec_fw_version	,	V_351
gfx_v7_0_set_irq_funcs	,	F_172
mmSH_MEM_APE1_BASE	,	V_150
gfx_v7_0_enable_sclk_slowdown_on_pu	,	F_151
gfx_v7_0_halt_rlc	,	F_139
cp_hqd_pq_rptr_report_addr_hi	,	V_427
AMDGPU_GEM_DOMAIN_OA	,	V_701
unlikely	,	F_111
AMD_PG_SUPPORT_CP	,	V_543
gpu_clock_mutex	,	V_591
SRBM_STATUS__GRBM_RQ_PENDING_MASK	,	V_728
ring_obj	,	V_687
num_rb_pipes	,	V_135
scratch	,	V_202
gfx_v7_0_enable_sclk_slowdown_on_pd	,	F_152
CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK	,	V_583
AMD_CG_SUPPORT_GFX_CP_LS	,	V_519
size	,	V_646
AMD_CG_STATE_GATE	,	V_759
"(%d) pin HDP EOP bo failed\n"	,	L_29
gfx_v7_0_rlc_start	,	F_143
gfx_v7_0_enable_gds_pg	,	F_154
amdgpu_ring_init	,	F_180
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_319
RREG32	,	F_25
CP_INT_CNTL_RING0__PRIV_INSTR_INT_ENABLE_MASK	,	V_742
SE_MAP	,	F_29
num_tile_pipes	,	V_671
amdgpu_ib_schedule	,	F_85
mmPA_SC_FORCE_EOV_MAX_CNTS	,	V_187
gfx_v7_0_ring_emit_fence_gfx	,	F_73
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD__SHIFT	,	V_588
GRBM_STATUS__CB_BUSY_MASK	,	V_715
active_cu_number	,	V_773
gfx_v7_0_enable_gfx_cgpg	,	F_155
RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK	,	V_514
amdgpu_gds_reg_offset	,	V_605
address	,	V_613
f	,	V_262
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_16
"comp_%d.%d.%d"	,	L_51
i	,	V_131
j	,	V_132
k	,	V_474
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_242
MC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_678
r	,	V_209
mmSX_DEBUG_1	,	V_166
ADDR_SURF_SAMPLE_SPLIT_2	,	V_46
cp_hqd_pq_base_hi	,	V_409
SRBM_SOFT_RESET__SOFT_RESET_GRBM_MASK	,	V_724
ADDR_SURF_SAMPLE_SPLIT_1	,	V_51
AMD_PG_STATE_GATE	,	V_761
gfx_v7_0_set_clockgating_state	,	F_204
ADDR_SURF_SAMPLE_SPLIT_8	,	V_47
mmCP_RB0_WPTR	,	V_335
gfx_v7_0_sw_init	,	F_178
GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK	,	V_84
cp_hqd_pq_rptr	,	V_395
EVENT_TYPE	,	F_68
max_texture_channel_caches	,	V_662
cs_section_def	,	V_297
mmGPU_HDP_FLUSH_DONE	,	V_225
WAIT_REG_MEM_OPERATION	,	F_64
gfx_v7_0_cp_gfx_start	,	F_94
mmGDS_VMID0_SIZE	,	V_770
AMDGPU_RING_TYPE_GFX	,	V_440
reg	,	V_206
gfx_v7_0_free_microcode	,	F_8
irq_type	,	V_690
mmRLC_SAVE_AND_RESTORE_BASE	,	V_580
amdgpu_ring_fini	,	F_184
num_reg	,	V_203
mmMC_SHARED_CHMAP	,	V_669
mmCP_CPF_DEBUG	,	V_379
AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED	,	V_463
mmMC_ARB_RAMCFG	,	V_670
reg_list_size	,	V_457
"radeon/%s_mec.bin"	,	L_10
mmGRBM_GFX_INDEX	,	V_88
int_sel	,	V_237
amdgpu_gfx_scratch_get	,	F_55
"(%d) create HDP EOP bo failed\n"	,	L_28
CP_MQD_CONTROL__VMID_MASK	,	V_407
sh_mem_bases	,	V_140
RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK	,	V_477
num_rbs	,	V_138
sc_prim_fifo_size_backend	,	V_179
RLC_SERDES_WR_CTRL__CGCG_OVERRIDE_0_MASK	,	V_511
SE_PAIR_MAP	,	F_36
"Too many (%d) compute rings!\n"	,	L_50
RLC_MAX_PG_CU__MAX_POWERED_UP_CU__SHIFT	,	V_570
AMD_CG_SUPPORT_GFX_CGTS_LS	,	V_530
mmSCRATCH_REG0	,	V_205
GRBM_STATUS__CP_COHERENCY_BUSY_MASK	,	V_723
AMD_PG_SUPPORT_GFX_PG	,	V_551
le32_to_cpu	,	F_92
ARRAY_3D_TILED_THICK	,	V_53
gfx_v7_0_cp_gfx_enable	,	F_89
AMDGPU_GEM_DOMAIN_GTT	,	V_369
rconf	,	V_97
CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK	,	V_734
mmVGT_NUM_INSTANCES	,	V_185
SQ_IND_INDEX__INDEX__SHIFT	,	V_617
gfx_v7_0_set_eop_interrupt_state	,	F_198
mmCP_RB_WPTR_DELAY	,	V_326
GRBM_STATUS__SC_BUSY_MASK	,	V_709
mmRLC_LB_CNTR_INIT	,	V_496
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_444
gfx_v7_0_is_idle	,	F_190
DEFAULT_SH_MEM_BASES	,	V_141
GRBM_STATUS__BCI_BUSY_MASK	,	V_710
DRM_DEBUG	,	F_2
num_gpus	,	V_682
pfp_fw	,	V_13
RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK	,	V_536
queue_state	,	V_390
mem_size	,	V_607
number	,	V_569
tmp	,	V_153
mmCP_CE_UCODE_ADDR	,	V_293
"kabini"	,	L_5
CP_ME_CNTL__CE_HALT_MASK	,	V_271
gfx_v7_0_create_bitmask	,	F_23
HAWAII_GB_ADDR_CONFIG_GOLDEN	,	V_666
mmCP_PQ_WPTR_POLL_CNTL	,	V_388
cp_hqd_pq_base	,	V_408
mec2_fw_version	,	V_356
gfx_v7_0_ring_set_wptr_gfx	,	F_103
rb_bitmap_width_per_sh	,	V_134
CP_HQD_PQ_CONTROL__QUEUE_SIZE_MASK	,	V_414
handle	,	V_648
AMD_CG_SUPPORT_GFX_MGLS	,	V_518
INDIRECT_BUFFER_VALID	,	V_256
pg_flags	,	V_539
mmCP_MEC_CNTL	,	V_345
rlc_fw_version	,	V_493
SE_MAP_MASK	,	V_117
amdgpu_irq_add_id	,	F_179
save_restore_obj	,	V_448
mmPA_CL_ENHANCE	,	V_197
mmSCRATCH_ADDR	,	V_328
RLC_AUTO_PG_CTRL__AUTO_PG_EN_MASK	,	V_554
DRM_INFO	,	F_62
CHIP_KAVERI	,	V_9
GFX7_NUM_GFX_RINGS	,	V_649
GRBM_STATUS__GDS_BUSY_MASK	,	V_716
PKR_XSEL	,	F_34
max_cu_per_sh	,	V_563
mmCP_SEM_WAIT_TIMER	,	V_324
GRBM_STATUS2__RLC_BUSY_MASK	,	V_726
SQ_IND_INDEX__THREAD_ID__SHIFT	,	V_623
ixSQ_WAVE_IB_STS	,	V_638
sh_per_se	,	V_103
gfx_v7_0_ring_set_wptr_compute	,	F_105
amd_clockgating_state	,	V_757
SE_PAIR_MAP_MASK	,	V_110
MEC_HPD_SIZE	,	V_367
rb_per_se	,	V_107
mmRLC_GPR_REG2	,	V_486
multi_gpu_tile_size	,	V_683
"(%d) create RLC sr bo failed\n"	,	L_37
amdgpu_cu_info	,	V_775
ucode_feature_version	,	V_286
err	,	V_5
rlc	,	V_309
"(%d) create RLC cp table bo failed\n"	,	L_43
mmCB_CGTT_SCLK_CTRL	,	V_516
wave_read_ind	,	F_166
amdgpu_gfx_parse_disable_cu	,	F_206
cp_table_size	,	V_460
gfx_v7_0_enable_cp_pg	,	F_153
PA_CL_ENHANCE__NUM_CLIP_SEQ__SHIFT	,	V_199
PACKET3_INDIRECT_BUFFER_CONST	,	V_252
PACKET3_SET_CONTEXT_REG	,	V_315
gfx_v7_0_priv_reg_irq_funcs	,	V_767
num_tile_mode_states	,	V_22
ce_ram_size	,	V_703
mmRLC_SERDES_NONCU_MASTER_BUSY	,	V_480
TILE_SPLIT	,	F_13
SE_PAIR_XSEL	,	F_37
gws	,	V_608
gfx_v7_0_ring_emit_hdp_flush	,	F_63
amdgpu_ring	,	V_207
se_mask	,	V_108
RLC_LB_CNTL__LOAD_BALANCE_ENABLE_MASK	,	V_473
ADDR_SURF_THIN_MICRO_TILING	,	V_48
RLC_CNTL__RLC_ENABLE_F32_MASK	,	V_483
CP_HQD_PQ_CONTROL__ENDIAN_SWAP__SHIFT	,	V_416
"kaveri"	,	L_4
"gfx7: Failed to load firmware \"%s\"\n"	,	L_13
cp_int_cntl	,	V_732
pipe	,	V_220
use_doorbell	,	V_371
buffer	,	V_590
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_45
gfx_v7_0_init_gfx_cgpg	,	F_161
mmSPI_CONFIG_CNTL_1	,	V_174
ixSQ_WAVE_IB_DBG0	,	V_643
mmCP_HPD_EOP_VMID	,	V_382
"(%d) pin RLC sr bo failed\n"	,	L_38
gfx_v7_0_exit_rlc_safe_mode	,	F_141
amdgpu_ib	,	V_244
shader_engine_tile_size	,	V_681
"amdgpu: failed to get scratch reg (%ld).\n"	,	L_19
DIMM1ADDRMAP	,	V_676
"amdgpu: cp failed to lock ring (%d).\n"	,	L_25
cp_hqd_active	,	V_436
CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN_MASK	,	V_533
ADDR_SURF_P4_16x16	,	V_36
mmRLC_AUTO_PG_CTRL	,	V_553
gfx_v7_ring_emit_cntxcntl	,	F_82
mmRLC_GPM_STAT	,	V_484
mmRLC_GPU_CLOCK_COUNT_MSB	,	V_594
mmCP_RB0_RPTR_ADDR_HI	,	V_339
bonaire_mqd	,	V_377
tmp2	,	V_505
"SRBM_SOFT_RESET=0x%08X\n"	,	L_53
dst_ptr	,	V_452
GRBM_STATUS__SPI_BUSY_MASK	,	V_717
"radeon/%s_pfp.bin"	,	L_7
mem_row_size_in_kb	,	V_31
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_445
mc_shared_chmap	,	V_655
mmRLC_MAX_PG_CU	,	V_567
se_num	,	V_77
"Failed to init MEC BOs!\n"	,	L_48
mmCP_HQD_PQ_DOORBELL_CONTROL	,	V_392
pfp_fw_version	,	V_281
dimm11_addr_map	,	V_660
CP_MEC_CNTL__MEC_ME2_HALT_MASK	,	V_347
SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT	,	V_143
gfx_v7_0_set_compute_eop_interrupt_state	,	F_195
sc_earlyz_tile_fifo_size	,	V_183
mmCP_HQD_PQ_RPTR	,	V_399
cs_ptr	,	V_469
RLC_SAVE_AND_RESTORE_STARTING_OFFSET	,	V_578
PACKET3_SET_CONTEXT_REG_START	,	V_318
AMDGPU_FENCE_FLAG_64BIT	,	V_236
GPU_HDP_FLUSH_DONE__CP6_MASK	,	V_221
ADDR_SURF_TILE_SPLIT_256B	,	V_40
mmDB_RENDER_CONTROL	,	V_555
ring	,	V_208
gfx_v7_0_get_csb_size	,	F_95
GRBM_SOFT_RESET__SOFT_RESET_RLC_MASK	,	V_490
amdgpu_ring_alloc	,	F_56
mmRLC_UCODE_CNTL	,	V_501
GRBM_STATUS__VGT_BUSY_MASK	,	V_713
gfx_v7_0_cp_compute_enable	,	F_107
mmCP_PFP_UCODE_DATA	,	V_292
cp_mqd_base_addr_hi	,	V_402
dimm00_addr_map	,	V_657
gfx_v7_0_ring_funcs_gfx	,	V_762
gfx_v7_0_wait_for_rlc_serdes	,	F_137
FIRST_COMPUTE_VMID	,	V_147
PACKET3	,	F_59
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP	,	V_693
state	,	V_731
ext	,	V_300
me_fw_version	,	V_284
mmRLC_GPM_SCRATCH_ADDR	,	V_575
vmid	,	V_595
"amdgpu: failed to get ib (%ld).\n"	,	L_20
mmRLC_SERDES_WR_NONCU_MASTER_MASK	,	V_509
asic_type	,	V_6
gfx_v7_0_init_cp_pg_table	,	F_135
gfx_v7_0_ring_emit_hdp_invalidate	,	F_70
"(%d) map MQD bo failed\n"	,	L_33
priv_reg_irq	,	V_653
"radeon/%s_mec2.bin"	,	L_11
RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK	,	V_574
cp_hqd_pq_rptr_report_addr	,	V_426
gfx_v7_0_set_user_cu_inactive_bitmap	,	F_156
cp_mqd_base_addr	,	V_401
max_backends_per_se	,	V_95
gfx_v7_0_cp_compute_load_microcode	,	F_108
gfx_v7_0_init_pg	,	F_147
cp_hqd_dequeue_request	,	V_394
mmVM_INVALIDATE_REQUEST	,	V_446
cu_info	,	V_565
pkr1_mask	,	V_115
gfx_v7_0_ring_emit_vgt_flush	,	F_67
GRBM_STATUS__CP_BUSY_MASK	,	V_722
GRBM_GFX_INDEX__SE_INDEX__SHIFT	,	V_87
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET__SHIFT	,	V_431
mutex_unlock	,	F_47
active_rbs	,	V_133
BUG	,	F_3
CP_HPD_EOP_CONTROL__EOP_SIZE_MASK	,	V_384
gfx_v7_0_ring_get_wptr_compute	,	F_104
RLC_GPM_STAT__RLC_BUSY_MASK	,	V_485
num_gfx_rings	,	V_272
gfx_v7_0_rlc_funcs	,	V_652
cs_partition_size	,	V_771
macrotile_mode_array	,	V_26
CHIP_KABINI	,	V_10
hpd_eop_gpu_addr	,	V_370
gfx_v7_0_init_ao_cu_mask	,	F_158
DRM_UDELAY	,	F_61
fw_data	,	V_279
"bonaire"	,	L_2
mmCP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_425
CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE_MASK	,	V_741
gfx_v7_0_rlc_init	,	F_131
MICRO_TILE_MODE_NEW	,	F_14
"invalid pipe %d\n"	,	L_54
split_equal_to_row_size	,	V_28
mutex_lock	,	F_45
mmCP_MQD_BASE_ADDR_HI	,	V_404
gfx_v7_0_ring_emit_ib_compute	,	F_81
mmCP_RB_VMID	,	V_327
mmCB_HW_CONTROL	,	V_173
gfx_v7_0_enable_gfx_dynamic_mgpg	,	F_160
mec_hdr	,	V_350
table_offset	,	V_547
mdelay	,	F_99
ucode_version	,	V_282
gds_gfx_bo	,	V_698
source	,	V_750
ARRAY_3D_TILED_XTHICK	,	V_56
gfx_v7_0_cp_enable	,	F_123
RASTER_CONFIG_SE_MAP_0	,	V_119
fw_size	,	V_280
RASTER_CONFIG_SE_MAP_3	,	V_118
tile	,	V_29
gfx_v7_0_hw_init	,	F_185
gfx_v7_0_eop_irq	,	F_199
gfx_v7_0_get_rb_active_bitmap	,	F_24
CP_HQD_PQ_CONTROL__RPTR_BLOCK_SIZE_MASK	,	V_415
mmRLC_CGCG_CGLS_CTRL	,	V_495
mmRLC_DRIVER_CPDMA_STATUS	,	V_504
sh_mem_config	,	V_139
ADDR_SURF_TILE_SPLIT_128B	,	V_39
mmCP_SEM_INCOMPLETE_TIMER_CNTL	,	V_325
mmGC_USER_SHADER_ARRAY_CONFIG	,	V_559
mmCP_HQD_DEQUEUE_REQUEST	,	V_398
ETIMEDOUT	,	V_266
amdgpu_bo_pin	,	F_119
amdgpu_bo_free_kernel	,	F_183
mmCP_HPD_EOP_BASE_ADDR_HI	,	V_381
name	,	V_688
mmRLC_PG_CNTL	,	V_538
ES_AND_GS_AUTO	,	V_193
mmSQ_IND_DATA	,	V_619
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_SOURCE_MASK	,	V_432
"(%d) create RLC c bo failed\n"	,	L_40
WREG32	,	F_20
gpu_addr	,	V_255
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE3_EOP	,	V_749
wave	,	V_612
mmHDP_ADDR_CONFIG	,	V_159
mmRLC_LB_PARAMS	,	V_499
clear_state_obj	,	V_449
amdgpu_irq_put	,	F_187
mmRLC_JUMP_TABLE_RESTORE	,	V_581
raster_config	,	V_99
mmGB_MACROTILE_MODE0	,	V_71
amdgpu_ring_write	,	F_58
start	,	V_645
gfx_v7_0_cp_resume	,	F_126
ptr	,	V_264
__BIG_ENDIAN	,	F_80
__le32	,	T_4
"(%d) reserve MQD bo failed\n"	,	L_26
me_fw	,	V_16
hdr	,	V_492
PACKET3_SET_UCONFIG_REG	,	V_210
gfx_v7_0_rlc_resume	,	F_145
gfx_firmware_header_v1_0	,	V_275
uint64_t	,	T_5
AMDGPU_GEM_DOMAIN_GWS	,	V_699
gfx_v7_0_tiling_mode_table_init	,	F_9
"(%d) map HDP EOP bo failed\n"	,	L_30
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD_MASK	,	V_587
CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK	,	V_333
me_id	,	V_753
backend_enable_mask	,	V_137
mmSRBM_STATUS	,	V_727
PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT	,	V_178
gfx_v7_0_cp_compute_resume	,	F_122
gfx_v7_0_set_priv_inst_fault_state	,	F_197
ADDR_SURF_P16_32x32_16x16	,	V_72
PKR_MAP_MASK	,	V_120
CP_HQD_PQ_CONTROL__UNORD_DISPATCH_MASK	,	V_417
PACKET3_PREAMBLE_CNTL	,	V_307
rb1_mask	,	V_124
mmCP_MAX_CONTEXT	,	V_301
RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PD_ENABLE_MASK	,	V_542
RLC_GPM_STAT__GFX_POWER_STATUS_MASK	,	V_487
wptr	,	V_334
compute_ring	,	V_349
mc_arb_ramcfg	,	V_656
reg_list	,	V_455
mmCGTS_SM_CTRL_REG	,	V_525
macrotile	,	V_30
mmSH_MEM_CONFIG	,	V_149
mmCP_MEC_ME1_UCODE_ADDR	,	V_353
mmRLC_CGTT_MGCG_OVERRIDE	,	V_522
ce_hdr	,	V_277
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE2_EOP	,	V_744
PAGE_SIZE	,	V_368
mmCP_HPD_EOP_BASE_ADDR	,	V_380
"(%d) create MQD bo failed\n"	,	L_31
rptr_offs	,	V_337
gfx_v7_0_get_csb_buffer	,	F_134
err2	,	V_265
RASTER_CONFIG_SE_PAIR_MAP_0	,	V_112
err1	,	V_263
gfx_v7_0_enable_gfx_static_mgpg	,	F_159
RASTER_CONFIG_SE_PAIR_MAP_3	,	V_111
flags	,	V_234
ixSQ_WAVE_TBA_HI	,	V_640
mec_int_cntl_reg	,	V_737
ARRAY_2D_TILED_THIN1	,	V_35
WRITE_DATA_DST_SEL	,	F_72
amdgpu_ring_test_ring	,	F_100
mmCP_HQD_VMID	,	V_435
ucode_array_offset_bytes	,	V_289
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_OFFSET_MASK	,	V_430
amdgpu_bo_kmap	,	F_120
"Illegal register access in command stream\n"	,	L_57
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE2_EOP	,	V_748
gfx_v7_0_priv_reg_irq	,	F_201
CHIP_HAWAII	,	V_8
RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK	,	V_515
ADDR_SURF_BANK_HEIGHT_1	,	V_63
gfx_v7_0_update_gfx_pg	,	F_162
jt_size	,	V_550
ADDR_SURF_BANK_HEIGHT_2	,	V_62
gfx_v7_0_late_init	,	F_174
ADDR_SURF_BANK_HEIGHT_4	,	V_59
mmCP_HQD_PQ_CONTROL	,	V_413
SE_XSEL	,	F_30
ADDR_SURF_BANK_HEIGHT_8	,	V_69
rb_bufsz	,	V_321
AMDGPU_DOORBELL_MEC_RING0	,	V_692
CE_PARTITION_BASE	,	V_306
mmGRBM_CNTL	,	V_155
DATA_SEL	,	F_75
mmCP_HQD_PQ_BASE	,	V_410
"\n"	,	L_1
VGT_FLUSH	,	V_228
table_size	,	V_548
EVENT_INDEX	,	F_69
gws_gfx_bo	,	V_700
GPU_HDP_FLUSH_DONE__CP0_MASK	,	V_222
num	,	V_622
GRBM_GFX_INDEX	,	V_81
section	,	V_311
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP	,	V_743
gfx_v7_0_eop_irq_funcs	,	V_766
wptr_offs	,	V_343
CP_ME_TABLE_SIZE	,	V_461
mmCP_MEC_ME2_UCODE_DATA	,	V_359
RLC_PG_CNTL__STATIC_PER_CU_PG_ENABLE_MASK	,	V_572
MTYPE_NONCACHED	,	V_144
"(%d) reserve RLC cp table bo failed\n"	,	L_36
num_secondary_tile_mode_states	,	V_25
pd_addr	,	V_443
gfx_v7_0_enable_mgcg	,	F_149
"Illegal instruction in command stream\n"	,	L_58
CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK	,	V_531
mec2_fw	,	V_19
mem_max_burst_length_bytes	,	V_672
CP_MEQ_THRESHOLDS__MEQ1_START__SHIFT	,	V_162
mmCP_RB0_CNTL	,	V_332
wb_gpu_addr	,	V_375
CP_INT_CNTL_RING0__CNTX_BUSY_INT_ENABLE_MASK	,	V_438
gfx_v7_0_ring_test_ib	,	F_83
AMD_PG_SUPPORT_RLC_SMU_HS	,	V_540
gfx_v7_0_get_cu_active_bitmap	,	F_157
amdgpu_ucode_print_rlc_hdr	,	F_146
clear_state_gpu_addr	,	V_468
max_tile_pipes	,	V_661
"amdgpu: fence wait failed (%ld).\n"	,	L_22
rlc_feature_version	,	V_494
gb_addr_config	,	V_158
gfx_v7_0_gpu_init	,	F_50
sr_ptr	,	V_466
AMDGPU_CP_IRQ_GFX_EOP	,	V_689
LAST_COMPUTE_VMID	,	V_148
mmCP_ME_CNTL	,	V_268
amdgpu_ib_free	,	F_87
gfx_v7_0_rlc_reset	,	F_144
WAIT_REG_MEM_ENGINE	,	F_66
gfx_v7_0_ring_get_rptr	,	F_101
rlc_fw	,	V_20
gfx_v7_0_priv_inst_irq	,	F_203
num_rb	,	V_102
WR_CONFIRM	,	V_230
mmRLC_PG_ALWAYS_ON_CU_MASK	,	V_564
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE1_EOP	,	V_747
addr	,	V_232
PACKET3_CONTEXT_CONTROL	,	V_259
mmRLC_PG_DELAY_2	,	V_586
WARN_ON	,	F_43
CP_RB0_CNTL__BUF_SWAP__SHIFT	,	V_331
GFX7_NUM_COMPUTE_RINGS	,	V_650
num_se	,	V_104
MACRO_TILE_ASPECT	,	F_18
mmSQ_CONFIG	,	V_169
min_t	,	F_42
mmRLC_GPM_UCODE_DATA	,	V_503
SAMPLE_SPLIT	,	F_15
funcs	,	V_216
mmCP_HQD_PQ_WPTR_POLL_ADDR	,	V_424
ixSQ_WAVE_TRAPSTS	,	V_637
SQ_IND_INDEX__SIMD_ID__SHIFT	,	V_616
extent	,	V_312
"amdgpu: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_24
cik_srbm_select	,	F_49
mmPA_SC_RASTER_CONFIG	,	V_129
mmCP_HQD_ACTIVE	,	V_397
CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK	,	V_521
num_compute_rings	,	V_348
upper_32_bits	,	F_74
CP_MEC_CNTL__MEC_ME1_HALT_MASK	,	V_346
"(%d) reserve RLC sr bo failed\n"	,	L_34
dev	,	V_14
ADDR_SURF_ROTATED_MICRO_TILING	,	V_57
RLC_GPM_STAT__GFX_CLOCK_STATUS_MASK	,	V_488
bitmap	,	V_556
GRBM_STATUS__IA_BUSY_MASK	,	V_718
ARRAY_SIZE	,	F_10
mmSCRATCH_UMSK	,	V_340
"(%d) pin MQD bo failed\n"	,	L_32
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE0_EOP	,	V_746
"(%d) map RLC cp table bo failed\n"	,	L_45
mmRLC_PG_DELAY	,	V_585
mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_429
gfx_v7_0_mec_init	,	F_117
fence_drv	,	V_441
mmCC_GC_SHADER_ARRAY_CONFIG	,	V_560
AMD_IS_APU	,	V_454
mmGC_USER_RB_BACKEND_DISABLE	,	V_92
static_thread_mgmt23	,	V_386
adev	,	V_2
mmCP_ME1_PIPE0_INT_CNTL	,	V_738
gfx_v7_0_cp_gfx_resume	,	F_97
gfx_v7_0_scratch_init	,	F_53
PACKET3_SWITCH_BUFFER	,	V_250
mmPA_SC_ENHANCE	,	V_200
WDOORBELL32	,	F_106
INT_SEL	,	F_76
gws_base	,	V_598
dimm10_addr_map	,	V_659
CGTS_SM_CTRL_REG__ON_MONITOR_ADD__SHIFT	,	V_534
mmCP_ENDIAN_SWAP	,	V_303
ALIGNMENT_MODE	,	V_165
amdgpu_interrupt_state	,	V_730
rptr_addr	,	V_323
RB_XSEL2	,	F_28
ARRAY_PRT_TILED_THIN1	,	V_43
CP_HQD_PQ_CONTROL__KMD_QUEUE_MASK	,	V_421
gfx_v7_0_enable_cgcg	,	F_148
gds_size	,	V_597
hpd	,	V_363
cp_mqd_control	,	V_405
RLC_SERDES_WR_CTRL__CGLS_ENABLE_MASK	,	V_512
mmCP_MEQ_THRESHOLDS	,	V_161
seq	,	V_233
order_base_2	,	F_98
doorbell_index	,	V_344
amd_powergating_state	,	V_760
pfp_feature_version	,	V_288
mmRLC_CNTL	,	V_481
gfx_v7_0_ring_emit_ib_gfx	,	F_79
ce_fw	,	V_17
GRBM_STATUS__PA_BUSY_MASK	,	V_708
me_hdr	,	V_278
spectre_rlc_save_restore_register_list	,	V_456
rconf1	,	V_98
RB_MAP_PKR1_MASK	,	V_128
PACKET3_SET_UCONFIG_REG_START	,	V_211
mmRLC_MC_CNTL	,	V_500
amdgpu_bo_unreserve	,	F_114
mec_fw	,	V_18
usepfp	,	V_215
VC_AND_TC	,	V_191
amdgpu_bo_reserve	,	F_110
config	,	V_23
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_HIT_MASK	,	V_433
gfx_v7_0_read_wave_sgprs	,	F_169
oa_size	,	V_601
BANK_WIDTH	,	F_16
AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS	,	V_464
gfx_v7_0_ring_emit_fence_compute	,	F_78
num_types	,	V_764
RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK	,	V_476
"(%d) reserve HPD EOP bo failed\n"	,	L_27
CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT	,	V_584
ADDR_SURF_8_BANK	,	V_65
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE3_EOP	,	V_745
kalindi_rlc_save_restore_register_list	,	V_458
amdgpu_ucode_print_gfx_hdr	,	F_91
count	,	V_589
clear_state_size	,	V_467
AMD_CG_SUPPORT_GFX_CGCG	,	V_507
CP_MEQ_THRESHOLDS__MEQ2_START__SHIFT	,	V_163
gfx_v7_0_cp_compute_fini	,	F_109
GPU_HDP_FLUSH_DONE__CP2_MASK	,	V_219
AMDGPU_GEM_DOMAIN_VRAM	,	V_462
DRM_ERROR	,	F_39
rb_mask	,	V_101
cs_data	,	V_310
CGTS_SM_CTRL_REG__SM_MODE__SHIFT	,	V_527
sh_num	,	V_78
cp_hqd_pq_control	,	V_412
ADDR_SURF_16_BANK	,	V_61
RLC_PG_CNTL__GFX_POWER_GATING_ENABLE_MASK	,	V_552
timeout	,	V_260
ixSQ_WAVE_TBA_LO	,	V_639
RLC_SERDES_WR_CTRL__MGCG_OVERRIDE_0_MASK	,	V_523
pkr0_mask	,	V_114
gfx_v7_0_gfx_funcs	,	V_651
MC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_674
"gfx"	,	L_49
mmPA_SC_LINE_STIPPLE_STATE	,	V_196
CP_PQ_WPTR_POLL_CNTL__EN_MASK	,	V_389
oa_gfx_bo	,	V_702
mmPA_SC_FIFO_SIZE	,	V_176
gfx_v7_0_ring_test_ring	,	F_54
RLC_PG_CNTL__SMU_CLK_SLOWDOWN_ON_PU_ENABLE_MASK	,	V_541
counter	,	V_772
gfx_v7_0_soft_reset	,	F_192
sync_seq	,	V_442
static_thread_mgmt01	,	V_385
WAIT_REG_MEM_MEM_SPACE	,	F_128
ci_cs_data	,	V_459
sc_prim_fifo_size_frontend	,	V_177
mmCP_DEVICE_ID	,	V_304
gate	,	V_758
mmCP_RB0_BASE	,	V_341
mmDMIF_ADDR_CALC	,	V_160
amdgpu_ring_commit	,	F_60
PACKET3_BASE_INDEX	,	F_96
"(%d) map RLC c bo failed\n"	,	L_42
fw_name	,	V_4
cp_hqd_pq_doorbell_control	,	V_391
CGTS_SM_CTRL_REG__OVERRIDE_MASK	,	V_529
INSTANCE_INDEX	,	V_83
RLC_SERDES_WR_CTRL__BPM_ADDR_MASK	,	V_510
AMDGPU_GWS_SHIFT	,	V_603
ixSQ_WAVE_M0	,	V_644
gfx_v7_0_suspend	,	F_188
PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT	,	V_180
gfx_v7_0_select_se_sh	,	F_21
"(%d) pin RLC c bo failed\n"	,	L_41
mmSH_MEM_APE1_LIMIT	,	V_151
vm_id	,	V_246
GRBM_GFX_INDEX__SH_INDEX__SHIFT	,	V_86
max_hw_contexts	,	V_302
gds_base	,	V_596
ib	,	V_245
id	,	V_313
gfx_v7_0_write_harvested_raster_configs	,	F_40
EOP_TCL1_ACTION_EN	,	V_240
wave_read_regs	,	F_167
BANK_HEIGHT	,	F_17
"invalid me %d\n"	,	L_55
gmc_v7_0_init_compute_vmid	,	F_48
PACKET3_EVENT_WRITE_EOP	,	V_239
PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT	,	V_182
ctx_switch	,	V_247
"amdgpu: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_18
raster_config_1	,	V_100
mmTA_CNTL_AUX	,	V_167
cp_table_obj	,	V_450
amdgpu_bo_kunmap	,	F_121
GRBM_STATUS__GUI_ACTIVE_MASK	,	V_705
RB_MAP_PKR0_MASK	,	V_125
mmCC_RB_BACKEND_DISABLE	,	V_91
ARRAY_2D_TILED_XTHICK	,	V_55
max_gs_threads	,	V_664
mmCP_INT_CNTL_RING0	,	V_437
ring_size	,	V_329
GRBM_GFX_INDEX__SE_BROADCAST_WRITES_MASK	,	V_85
cp_hqd_pq_wptr_poll_addr_hi	,	V_423
dimm01_addr_map	,	V_658
ALIGN	,	F_132
gfx_v7_0_setup_rb	,	F_44
num_mec	,	V_364
ixSQ_WAVE_STATUS	,	V_627
amdgpu_iv_entry	,	V_751
RLC_MAX_PG_CU__MAX_POWERED_UP_CU_MASK	,	V_568
gfx_v7_0_fini_pg	,	F_163
ao_bitmap	,	V_774
mmDB_DEBUG	,	V_170
cp_hqd_pq_wptr	,	V_396
gfx_v7_0_mec_fini	,	F_116
CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK	,	V_93
AMDGPU_HAVE_CTX_SWITCH	,	V_258
GRBM_STATUS__DB_BUSY_MASK	,	V_714
reg_offset	,	V_27
"(%d) pin RLC cp_table bo failed\n"	,	L_44
gws_size	,	V_599
AMDGPU_IRQ_STATE_DISABLE	,	V_733
GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT	,	V_557
mmCP_HPD_EOP_CONTROL	,	V_383
length_dw	,	V_254
ADDR_SURF_TILE_SPLIT_2KB	,	V_33
gfx_v7_0_set_powergating_state	,	F_205
gfx_v7_0_ring_get_wptr_gfx	,	F_102
gfx_v7_0_update_cg	,	F_150
GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK	,	V_558
instance	,	V_79
WAIT_REG_MEM_FUNCTION	,	F_65
"(%d) map RLC sr bo failed\n"	,	L_39
src_ptr	,	V_451
gfx_v7_0_gpu_early_init	,	F_176
GRBM_STATUS__SX_BUSY_MASK	,	V_711
AMD_PG_SUPPORT_GFX_DMG	,	V_573
mmRLC_GPU_CLOCK_COUNT_LSB	,	V_593
ixSQ_WAVE_PC_HI	,	V_629
cp_hqd_pq_wptr_poll_addr	,	V_422
"hawaii"	,	L_3
ARRAY_MODE	,	F_11
gfx_v7_0_ring_emit_vm_flush	,	F_129
MC_ARB_RAMCFG__NOOFCOLS__SHIFT	,	V_680
pdev	,	V_667
CGTS_SM_CTRL_REG__ON_MONITOR_ADD_MASK	,	V_532
u32	,	T_1
eop_gpu_addr	,	V_374
amdgpu_bo_create	,	F_118
me	,	V_218
gfx_v7_0_get_gpu_clock_counter	,	F_164
GB_ADDR_CONFIG__ROW_SIZE__SHIFT	,	V_685
PA_SC_ENHANCE__ENABLE_PA_SC_OUT_OF_ORDER_MASK	,	V_201
gfx_v7_0_set_gds_init	,	F_173
num_pipe	,	V_365
gfx_v7_0_enable_gui_idle_interrupt	,	F_125
entry	,	V_752
PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_CLK_CNT__SHIFT	,	V_188
CP_HQD_PQ_CONTROL__PQ_VOLATILE_MASK	,	V_419
header	,	V_248
bo_offset	,	V_546
mmGB_TILE_MODE0	,	V_70
cp_hqd_vmid	,	V_434
CHIP_BONAIRE	,	V_7
mmCP_CE_UCODE_DATA	,	V_294
gfx_v7_0_rlc_fini	,	F_130
dst	,	V_625
gfx_v7_0_hw_fini	,	F_186
mec	,	V_361
mmSQ_IND_INDEX	,	V_614
oa	,	V_610
mem	,	V_695
ADDR_SURF_DEPTH_MICRO_TILING	,	V_38
mmMC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_677
AMD_PG_SUPPORT_GFX_SMG	,	V_571
request_firmware	,	F_4
reg_base	,	V_204
SE_PAIR_YSEL	,	F_38
max_me	,	V_545
mmGRBM_STATUS2	,	V_725
AMDGPU_OA_SHIFT	,	V_604
gfx_v7_0_read_wave_data	,	F_168
CHIP_MULLINS	,	V_11
"radeon/%s_rlc.bin"	,	L_12
amdgpu_gfx_scratch_free	,	F_57
mmDB_DEBUG3	,	V_172
ADDR_SURF_TILE_SPLIT_4KB	,	V_34
mmDB_DEBUG2	,	V_171
src	,	V_740
total_size	,	V_769
dev_warn	,	F_112
PKR_YSEL	,	F_35
control	,	V_249
thread	,	V_620
amdgpu_ucode_validate	,	F_5
srbm_mutex	,	V_146
u64	,	T_3
SQ_IND_INDEX__AUTO_INCR_MASK	,	V_624
me_feature_version	,	V_285
amdgpu_fence_process	,	F_200
dw2	,	V_257
RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK	,	V_478
SQIND_WAVE_SGPRS_OFFSET	,	V_647
mmSH_MEM_BASES	,	V_152
mmRLC_CAPTURE_GPU_CLOCK_COUNT	,	V_592
ixSQ_WAVE_PC_LO	,	V_628
cs_extent_def	,	V_299
VGT_CACHE_INVALIDATION__AUTO_INVLD_EN__SHIFT	,	V_194
gfx_v7_0_enable_lbpw	,	F_136
AMDGPU_MAX_COMPUTE_RINGS	,	V_691
ixSQ_WAVE_LDS_ALLOC	,	V_636
mmCP_MQD_BASE_ADDR	,	V_403
PKR_MAP	,	F_33
mec_int_cntl	,	V_736
srbm_soft_reset	,	V_707
AMD_PG_SUPPORT_GDS	,	V_544
RLC_SERDES_WR_CTRL__MGCG_OVERRIDE_1_MASK	,	V_537
AMDGPU_IRQ_STATE_ENABLE	,	V_735
jt_offset	,	V_549
mmRLC_SERDES_WR_CU_MASTER_MASK	,	V_508
CGTS_SM_CTRL_REG__SM_MODE_ENABLE_MASK	,	V_528
BONAIRE_GB_ADDR_CONFIG_GOLDEN	,	V_665
ADDR_SURF_THICK_MICRO_TILING	,	V_74
AMDGPU_GPU_PAGE_SIZE	,	V_330
amdgpu_irq_get	,	F_175
PA_CL_ENHANCE__CLIP_VTX_REORDER_ENA_MASK	,	V_198
"radeon/%s_me.bin"	,	L_8
device	,	V_668
"(%d) reserve RLC c bo failed\n"	,	L_35
PACKET3_RELEASE_MEM	,	V_243
mmMC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_673
RASTER_CONFIG_PKR_MAP_3	,	V_121
mmCP_RB0_BASE_HI	,	V_342
dws	,	V_453
gfx_v7_0_cp_gfx_load_microcode	,	F_90
RASTER_CONFIG_PKR_MAP_0	,	V_122
PACKET3_EVENT_WRITE	,	V_226
PACKET3_INDIRECT_BUFFER	,	V_253
cg_flags	,	V_506
ce_fw_version	,	V_283
"Failed to init rlc BOs!\n"	,	L_47
se	,	V_109
AMDGPU_GDS_SHIFT	,	V_602
simd	,	V_611
mmRLC_LB_CNTR_MAX	,	V_497
rb_per_pkr	,	V_106
CP_ME_CNTL__PFP_HALT_MASK	,	V_270
CP_HQD_PQ_CONTROL__PRIV_STATE_MASK	,	V_420
u8	,	T_6
mmRLC_GPM_SCRATCH_DATA	,	V_577
"IH: CP EOP\n"	,	L_56
gfx_v7_0_init_microcode	,	F_1
ixSQ_WAVE_EXEC_HI	,	V_631
hweight32	,	F_46
uint32_t	,	T_2
PACKET3_WAIT_REG_MEM	,	V_223
reg_index	,	V_317
SECT_CONTEXT	,	V_314
mmRLC_SERDES_CU_MASTER_BUSY	,	V_475
chip_name	,	V_3
buf	,	V_376
ADDR_SURF_BANK_WIDTH_4	,	V_76
max_t	,	F_41
rb0_mask	,	V_123
orig	,	V_482
ADDR_SURF_BANK_WIDTH_2	,	V_68
sect	,	V_298
MC_ARB_RAMCFG__NOOFCOLS_MASK	,	V_679
ADDR_SURF_BANK_WIDTH_1	,	V_58
VS_PARTIAL_FLUSH	,	V_227
mmPA_SC_RASTER_CONFIG_1	,	V_130
ring_id	,	V_755
hqd_gpu_addr	,	V_372
EOP_TC_ACTION_EN	,	V_241
"ib test on ring %d succeeded\n"	,	L_23
CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT	,	V_562
ARRAY_1D_TILED_THIN1	,	V_42
AMD_CG_SUPPORT_GFX_CGTS	,	V_524
mmGRBM_SOFT_RESET	,	V_489
mmRLC_LB_INIT_CU_MASK	,	V_498
mmCP_RB0_RPTR_ADDR	,	V_338
"amdgpu: IB test timed out\n"	,	L_21
grbm_soft_reset	,	V_706
"mullins"	,	L_6
GRBM_STATUS__TA_BUSY_MASK	,	V_712
write64bit	,	V_235
max_gprs	,	V_663
ADDR_SURF_MACRO_ASPECT_2	,	V_64
ADDR_SURF_MACRO_ASPECT_1	,	V_66
ADDR_SURF_MACRO_ASPECT_4	,	V_60
bit_width	,	V_89
ADDR_SURF_TILE_SPLIT_1KB	,	V_32
ADDR_SURF_TILE_SPLIT_64B	,	V_37
idx	,	V_116
gfx_ring	,	V_273
mec2_feature_version	,	V_357
amdgpu_bo_create_kernel	,	F_181
AMDGPU_CP_IRQ_LAST	,	V_765
NUM_BANKS	,	F_19
mmCP_HQD_PQ_RPTR_REPORT_ADDR	,	V_428
SE_YSEL	,	F_31
RLC_PG_CNTL__GFX_POWER_GATING_SRC_MASK	,	V_579
printk	,	F_6
wb	,	V_336
mqd_gpu_addr	,	V_373
PACKET3_WRITE_DATA	,	V_229
DIMM0ADDRMAP	,	V_675
amdgpu_bo_unpin	,	F_113
ce_feature_version	,	V_287
cpu_to_le32	,	F_133
PACKET3_PFP_SYNC_ME	,	V_447
dma_fence_wait_timeout	,	F_86
mask	,	V_90
ixSQ_WAVE_EXEC_LO	,	V_630
mmCP_MEC_ME1_UCODE_DATA	,	V_354
GRBM_SOFT_RESET__SOFT_RESET_GFX_MASK	,	V_721
amdgpu_ib_get	,	F_84
mmGPU_HDP_FLUSH_REQ	,	V_224
SQ_IND_INDEX__WAVE_ID__SHIFT	,	V_615
release_firmware	,	F_7
tile_mode_array	,	V_24
dma_fence	,	V_261
SQ_IND_INDEX__FORCE_READ_MASK	,	V_618
priv_inst_irq	,	V_654
AMDGPU_GEM_DOMAIN_GDS	,	V_697
sh_mem_cfg	,	V_154
save_restore_gpu_addr	,	V_465
num_queue	,	V_366
ARRAY_LINEAR_ALIGNED	,	V_44
mmRLC_LB_CNTL	,	V_472
ixSQ_WAVE_HW_ID	,	V_632
mmVGT_CACHE_INVALIDATION	,	V_190
RB_MAP_PKR0	,	F_27
RB_MAP_PKR1	,	F_32
CP_HQD_PQ_DOORBELL_CONTROL__DOORBELL_EN_MASK	,	V_393
INSTANCE_BROADCAST_WRITES	,	V_82
gfx_v7_0_priv_inst_irq_funcs	,	V_768
dev_info	,	F_193
pipe_id	,	V_754
PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT	,	V_184
PACKET3_CLEAR_STATE	,	V_320
ARRAY_3D_TILED_THIN1	,	V_49
reg_count	,	V_316
dma_fence_put	,	F_88
mmCP_MEM_SLP_CNTL	,	V_520
enable	,	V_267
mmCP_PERFMON_CNTL	,	V_186
mmCP_RB_WPTR_POLL_CNTL	,	V_582
VGT_CACHE_INVALIDATION__CACHE_INVALIDATION__SHIFT	,	V_192
disable_masks	,	V_776
regno	,	V_621
mmCP_ME_RAM_DATA	,	V_296
gfx_v7_0_cp_load_microcode	,	F_124
ARRAY_PRT_TILED_THICK	,	V_54
CP_INT_CNTL_RING0__CNTX_EMPTY_INT_ENABLE_MASK	,	V_439
CP_HQD_PQ_CONTROL__ROQ_PQ_IB_FLIP_MASK	,	V_418
mmCP_ME_RAM_WADDR	,	V_295
gfx_v7_0_set_gfx_eop_interrupt_state	,	F_194
gfx_v7_0_early_init	,	F_170
cp_table_ptr	,	V_471
mmCP_HQD_PQ_WPTR	,	V_400
gfx_v7_0_sw_fini	,	F_182
gds	,	V_694
eop_irq	,	V_686
RLC_CLEAR_STATE_DESCRIPTOR_OFFSET	,	V_576
mmRLC_SERDES_WR_CTRL	,	V_513
gfx_v7_0_enter_rlc_safe_mode	,	F_140
mqd	,	V_378
usec_timeout	,	V_212
PIPE_CONFIG	,	F_12
out	,	V_15
mmHDP_DEBUG0	,	V_231
mmCP_MQD_CONTROL	,	V_406
gfx_v7_0_wait_for_idle	,	F_191
cp_table_gpu_addr	,	V_470
"unknown asic: 0x%x\n"	,	L_14
REG_GET_FIELD	,	F_177
mmCP_MEC_ME2_UCODE_ADDR	,	V_358
max_shader_engines	,	V_105
WRITE_DATA_ENGINE_SEL	,	F_71
GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT	,	V_94
mmSPI_CONFIG_CNTL	,	V_168
PA_SC_FORCE_EOV_MAX_CNTS__FORCE_EOV_MAX_REZ_CNT__SHIFT	,	V_189
ixSQ_WAVE_TMA_HI	,	V_642
mmGB_ADDR_CONFIG	,	V_157
pfp_hdr	,	V_276
ADDR_SURF_P2	,	V_75
EINVAL	,	V_213
GDS_GWS_VMID0__SIZE__SHIFT	,	V_609
GB_ADDR_CONFIG__ROW_SIZE_MASK	,	V_684
gfx	,	V_12
raster_config_se	,	V_113
udelay	,	F_52
GRBM_STATUS__IA_BUSY_NO_DMA_MASK	,	V_719
queue	,	V_387
gfx_v7_0_rlc_stop	,	F_142
data	,	V_80
le32_to_cpup	,	F_93
RASTER_CONFIG_RB_MAP_3	,	V_126
no_fields	,	V_626
grbm_idx_mutex	,	V_136
rb_addr	,	V_322
AMDGPU_RING_TYPE_COMPUTE	,	V_217
GRBM_SOFT_RESET__SOFT_RESET_CP_MASK	,	V_720
RASTER_CONFIG_RB_MAP_0	,	V_127
mmVGT_GS_VERTEX_REUSE	,	V_195
lower_32_bits	,	F_77
RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK	,	V_479
SH_MEM_CONFIG__DEFAULT_MTYPE__SHIFT	,	V_145
CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK	,	V_561
REG_SET_FIELD	,	F_22
mec_feature_version	,	V_352
ao_cu_mask	,	V_566
mmCP_PFP_UCODE_ADDR	,	V_291
ADDR_SURF_TILE_SPLIT_512B	,	V_41
mmRLC_MEM_SLP_CNTL	,	V_535
mmGRBM_STATUS	,	V_704
AMDGPU_FENCE_FLAG_INT	,	V_238
CGTS_SM_CTRL_REG__SM_MODE_MASK	,	V_526
PACKET3_SET_BASE	,	V_305
hpd_eop_obj	,	V_362
"radeon/%s_ce.bin"	,	L_9
gfx_partition_size	,	V_696
gfx_v7_0_ring_emit_pipeline_sync	,	F_127
CP_ME_CNTL__ME_HALT_MASK	,	V_269
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_308
gfx_v7_0_ring_funcs_compute	,	V_763
schedule_work	,	F_202
"GRBM_SOFT_RESET=0x%08X\n"	,	L_52
sc_hiz_tile_fifo_size	,	V_181
mmRLC_GPM_UCODE_ADDR	,	V_502
ixSQ_WAVE_GPR_ALLOC	,	V_635
ADDR_SURF_4_BANK	,	V_67
amdgpu_irq_src	,	V_739
gfx_v7_0_set_priv_reg_fault_state	,	F_196
ref_and_mask	,	V_214
mmSRBM_SOFT_RESET	,	V_729
ARRAY_1D_TILED_THICK	,	V_50
amdgpu_bo_unref	,	F_115
ready	,	V_274
SPI_CONFIG_CNTL_1__VTX_DONE_DELAY__SHIFT	,	V_175
rlc_firmware_header_v1_0	,	V_491
max_sh_per_se	,	V_96
oa_base	,	V_600
gfx_v7_0_ring_emit_gds_switch	,	F_165
gfx_v7_0_resume	,	F_189
amdgpu_device	,	V_1
mmCP_HQD_PQ_BASE_HI	,	V_411
SH_MEM_CONFIG	,	V_164
mem_base	,	V_606
gfx_v7_0_get_cu_info	,	F_51
ixSQ_WAVE_TMA_LO	,	V_641
ucode_size_bytes	,	V_290
mec2_hdr	,	V_355
mqd_obj	,	V_360
ixSQ_WAVE_INST_DW0	,	V_633
gfx_v7_0_raster_config	,	F_26
ixSQ_WAVE_INST_DW1	,	V_634
KERN_ERR	,	V_21
"amdgpu: cp failed to get scratch reg (%d).\n"	,	L_15
SH_MEM_ALIGNMENT_MODE_UNALIGNED	,	V_142
gfx_v7_0_update_rlc	,	F_138
gfx_v7_0_set_ring_funcs	,	F_171
ARRAY_PRT_2D_TILED_THIN1	,	V_73
