var group___c_h_i_p__13_x_x___drivers =
[
    [ "CHIP: LPC1343 Chip layer required IP layer drivers", "group___i_p___l_p_c1343___f_i_l_e_s.html", null ],
    [ "CHIP: LPC1347 Chip layer required IP layer drivers", "group___i_p___l_p_c1347___f_i_l_e_s.html", null ],
    [ "CHIP: LPC1347 USB device register block", "group___u_s_b_d__1347.html", "group___u_s_b_d__1347" ],
    [ "CHIP: LPC13xx 32-bit Timer driver", "group___t_i_m_e_r__13_x_x.html", "group___t_i_m_e_r__13_x_x" ],
    [ "CHIP: LPC13xx A/D conversion driver", "group___a_d_c__13_x_x.html", "group___a_d_c__13_x_x" ],
    [ "CHIP: LPC13xx CMSIS include file", "group___c_m_s_i_s__13_x_x.html", null ],
    [ "CHIP: LPC13xx Chip driver build time options", "group___c_h_i_p__13_x_x___d_r_i_v_e_r___o_p_t_i_o_n_s.html", "group___c_h_i_p__13_x_x___d_r_i_v_e_r___o_p_t_i_o_n_s" ],
    [ "CHIP: LPC13xx Clock Control block driver", "group___c_l_o_c_k__13_x_x.html", "group___c_l_o_c_k__13_x_x" ],
    [ "CHIP: LPC13xx FLASH Memory Controller driver", "group___f_m_c__13_x_x.html", "group___f_m_c__13_x_x" ],
    [ "CHIP: LPC13xx GPIO Driver", "group___g_p_i_o__13_x_x.html", "group___g_p_i_o__13_x_x" ],
    [ "CHIP: LPC13xx I2C Driver", "group___i2_c__13_x_x.html", "group___i2_c__13_x_x" ],
    [ "CHIP: LPC13xx IO Control driver", "group___i_o_c_o_n__13_x_x.html", "group___i_o_c_o_n__13_x_x" ],
    [ "CHIP: LPC13xx Peripheral addresses and register set declarations", "group___p_e_r_i_p_h__13_x_x___b_a_s_e.html", "group___p_e_r_i_p_h__13_x_x___b_a_s_e" ],
    [ "CHIP: LPC13xx SSP driver", "group___s_s_p__13_x_x.html", "group___s_s_p__13_x_x" ],
    [ "CHIP: LPC13xx System Control block driver", "group___s_y_s_c_t_l__13_x_x.html", "group___s_y_s_c_t_l__13_x_x" ],
    [ "CHIP: LPC13xx UART Driver", "group___p_e_r_i_p_h__13_x_x___u_a_r_t.html", "group___p_e_r_i_p_h__13_x_x___u_a_r_t" ],
    [ "CHIP: LPC13xx WWDT driver", "group___w_w_d_t__13_x_x.html", "group___w_w_d_t__13_x_x" ]
];