# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Projeto1.srcs/sources_1/new/nor_sc.vhd" \
"../../../../Projeto1.srcs/sim_1/new/nor_tb.vhd" \

# Do not sort compile order
nosort
