// Seed: 836965247
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output tri id_1;
  wire id_5;
  ;
  wire id_6;
  assign id_1 = id_5 << 1'b0;
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    input tri id_3,
    input wand id_4,
    input wire id_5,
    output supply1 id_6,
    input wire id_7,
    input wor id_8,
    input wire id_9,
    input supply0 id_10,
    input uwire id_11,
    input tri id_12
);
  wire [-1 : 1  &  1] id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
  assign modCall_1.id_1 = 0;
  real [-1 : -1] id_15;
  ;
  wire id_16;
endmodule
