#@ # 
#@ # Running fm_shell Version L-2016.03-SP1 for linux64 -- Apr 13, 2016
#@ # Date:   Sun Aug 21 23:21:09 2022
#@ # Run by: IC@IC
#@ 

source /opt/Synopsys/Formality2016/admin/setup/.synopsys_fm.setup
#@ # -- Starting source /opt/Synopsys/Formality2016/admin/setup/.synopsys_fm.setup

#@ #
#@ # .synopsys_fm.setup: Initialization File for Formality
#@ #
#@ 
#@ 
#@ #
#@ # Enable stack trace output on fatal.  Not available for all architectures.
#@ #
#@ if { $sh_arch == "sparc" || $sh_arch == "sparcOS5" ||      $sh_arch == "hp700" || $sh_arch == "hpux10" } {
#@   set_unix_variable SYNOPSYS_TRACE ""
#@ }
#@ 
#@ #
#@ # Variable settings
#@ #
#@ set sh_new_variable_message true
#@ 
#@ #
#@ # Synopsys strongly recommends that you uncomment the following command
#@ # in order to set sh_command_abbrev_mode to the value "Command-Line-Only".
#@ # Command abbreviation is intended as an interactive convenience.  Using
#@ # abbreviations in scripts can cause commands to fail in subsequent releases.
#@ # 
#@ #set sh_command_abbrev_mode "Command-Line-Only"
#@ 
#@ #
#@ # Some useful aliases
#@ #
#@ alias list_commands		help
#@ 
#@ #
#@ # The alias of q to quit is commented out.  Remove the comment 
#@ # character if you want this alias.  Some users find that having 
#@ # this particular alias causes problems when mixed with page-mode
#@ # for reports - an accidental repeated 'q' not only cancels the
#@ # output but exits the tool.
#@ #
#@ #alias q quit
#@ # -- End source /opt/Synopsys/Formality2016/admin/setup/.synopsys_fm.setup

source -echo -verbose dft_fm_script.tcl
#@ # -- Starting source dft_fm_script.tcl

#@ 
#@ ############################  Search PATH ################################
#@ 
#@ lappend search_path /home/IC/Projects/System/Backend/std_cells/libs
#@ lappend search_path /home/IC/Projects/System/RTL
#@ 
#@ ########################### Define Top Module ############################
#@ 
#@ set top_module SYS_TOP
#@ 
#@ ######################### Formality Setup File ###########################
#@ 
#@ set synopsys_auto_setup true
#@ 
#@ set_svf "../../DFT/$top_module.svf"
#@ 
#@ 
#@ ####################### Read Reference tech libs ########################
#@ 
#@ 
#@ set SSLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
#@ set TTLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
#@ set FFLIB "/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
#@ 
#@ read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
#@ 
#@ ###################  Read Reference Design Files ######################## 
#@ 
#@ read_verilog -container Ref "ALU.v"
#@ read_verilog -container Ref "ClkDiv.v"
#@ read_verilog -container Ref "CLK_GATE.v"
#@ read_verilog -container Ref "pulse_generator.v"
#@ read_verilog -container Ref "bit_synchronizer.v"
#@ read_verilog -container Ref "data_synchronizer.v"
#@ read_verilog -container Ref "Reg_File.v"
#@ read_verilog -container Ref "RST_SYNC.v"
#@ read_verilog -container Ref "SYS_CTRL.v"
#@ read_verilog -container Ref "data_sampling.v"
#@ read_verilog -container Ref "deserializer.v"
#@ read_verilog -container Ref "edge_bit_counter.v"
#@ read_verilog -container Ref "parity_check.v"
#@ read_verilog -container Ref "stop_check.v"
#@ read_verilog -container Ref "start_check.v"
#@ read_verilog -container Ref "UART_Rx.v"
#@ read_verilog -container Ref "UART_Rx_FSM.v"
#@ read_verilog -container Ref "MUX_8x1.v"
#@ read_verilog -container Ref "Parity_Calc.v"
#@ read_verilog -container Ref "serializer.v"
#@ read_verilog -container Ref "UART_Tx.v"
#@ read_verilog -container Ref "UART_Tx_FSM.v"
#@ read_verilog -container Ref "UART.v"
#@ read_verilog -container Ref "SYS_TOP.v"
#@ 
#@ ######################## set the top Reference Design ######################## 
#@ 
#@ set_reference_design SYS_TOP
#@ set_top SYS_TOP
#@ 
#@ ####################### Read Implementation tech libs ######################## 
#@ 
#@ read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
#@ 
#@ #################### Read Implementation Design Files ######################## 
#@ 
#@ read_verilog -container Imp -netlist "/home/IC/Projects/System/Backend/DFT/netlists/SYS_TOP.v"
#@ 
#@ ####################  set the top Implementation Design ######################
#@ 
#@ set_implementation_design SYS_TOP
#@ set_top SYS_TOP
#@ 
#@ ############################### Don't verify #################################
#@ 
#@ # do not verify scan out ports as compare points as it exists only after synthesis and not in the RTL
#@ 
#@ #scan_out
#@ set_dont_verify_points -type port Imp:/WORK/*/SO
#@ 
#@ ############################### contants #####################################
#@ 
#@ # all atpg enable(test_mode, scan_enable) are zero during formal compare
#@ 
#@ #test_mode
#@ set_constant Imp:/WORK/*/test_mode 0
#@ 
#@ #scan_enable
#@ set_constant Imp:/WORK/*/SE 0
#@ 
#@ ########################### matching Compare points ##########################
#@ 
#@ match
#@ 
#@ ################################# verify #####################################
#@ 
#@ set successful [verify]
#@ if {!$successful} {
#@ diagnose
#@ analyze_points -failing
#@ }
#@ 
#@ report_passing_points > "reports/passing_points.rpt"
#@ report_failing_points > "reports/failing_points.rpt"
#@ report_aborted_points > "reports/aborted_points.rpt"
#@ report_unverified_points > "reports/unverified_points.rpt"
#@ 
#@ 
#@ start_gui
#@ # -- End source dft_fm_script.tcl

