[2025-09-17 13:27:53] START suite=qualcomm_srv trace=srv232_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv232_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2641816 heartbeat IPC: 3.785 cumulative IPC: 3.785 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5069946 heartbeat IPC: 4.118 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5069946 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5069946 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13439624 heartbeat IPC: 1.195 cumulative IPC: 1.195 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 22237165 heartbeat IPC: 1.137 cumulative IPC: 1.165 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 30906041 heartbeat IPC: 1.154 cumulative IPC: 1.161 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 39631742 heartbeat IPC: 1.146 cumulative IPC: 1.157 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 48313300 heartbeat IPC: 1.152 cumulative IPC: 1.156 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 56947423 heartbeat IPC: 1.158 cumulative IPC: 1.157 (Simulation time: 00 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 65599036 heartbeat IPC: 1.156 cumulative IPC: 1.156 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 74243117 heartbeat IPC: 1.157 cumulative IPC: 1.157 (Simulation time: 00 hr 10 min 05 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv232_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000011 cycles: 82850206 heartbeat IPC: 1.162 cumulative IPC: 1.157 (Simulation time: 00 hr 11 min 07 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 86307780 cumulative IPC: 1.159 (Simulation time: 00 hr 12 min 08 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 86307780 cumulative IPC: 1.159 (Simulation time: 00 hr 12 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv232_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.159 instructions: 100000003 cycles: 86307780
CPU 0 Branch Prediction Accuracy: 91.6% MPKI: 14.83 Average ROB Occupancy at Mispredict: 27.28
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2778
BRANCH_INDIRECT: 0.4216
BRANCH_CONDITIONAL: 12.47
BRANCH_DIRECT_CALL: 0.7006
BRANCH_INDIRECT_CALL: 0.5124
BRANCH_RETURN: 0.4484


====Backend Stall Breakdown====
ROB_STALL: 212480
LQ_STALL: 0
SQ_STALL: 526081


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 133.95833
REPLAY_LOAD: 87.19428
NON_REPLAY_LOAD: 16.69303

== Total ==
ADDR_TRANS: 19290
REPLAY_LOAD: 15259
NON_REPLAY_LOAD: 177931

== Counts ==
ADDR_TRANS: 144
REPLAY_LOAD: 175
NON_REPLAY_LOAD: 10659

cpu0->cpu0_STLB TOTAL        ACCESS:    1756903 HIT:    1750855 MISS:       6048 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1756903 HIT:    1750855 MISS:       6048 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 176.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7649798 HIT:    6516562 MISS:    1133236 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6196592 HIT:    5235722 MISS:     960870 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     536681 HIT:     388136 MISS:     148545 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     905718 HIT:     890480 MISS:      15238 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10807 HIT:       2224 MISS:       8583 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.96 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14436066 HIT:    8099814 MISS:    6336252 MSHR_MERGE:    1520513
cpu0->cpu0_L1I LOAD         ACCESS:   14436066 HIT:    8099814 MISS:    6336252 MSHR_MERGE:    1520513
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.44 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29931750 HIT:   26633878 MISS:    3297872 MSHR_MERGE:    1369466
cpu0->cpu0_L1D LOAD         ACCESS:   16906685 HIT:   15191175 MISS:    1715510 MSHR_MERGE:     334610
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13012614 HIT:   11441075 MISS:    1571539 MSHR_MERGE:    1034840
cpu0->cpu0_L1D TRANSLATION  ACCESS:      12451 HIT:       1628 MISS:      10823 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.54 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12079503 HIT:   10360953 MISS:    1718550 MSHR_MERGE:     865288
cpu0->cpu0_ITLB LOAD         ACCESS:   12079503 HIT:   10360953 MISS:    1718550 MSHR_MERGE:     865288
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.123 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28303964 HIT:   27090941 MISS:    1213023 MSHR_MERGE:     309382
cpu0->cpu0_DTLB LOAD         ACCESS:   28303964 HIT:   27090941 MISS:    1213023 MSHR_MERGE:     309382
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.072 cycles
cpu0->LLC TOTAL        ACCESS:    1335848 HIT:    1265362 MISS:      70486 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     960869 HIT:     933272 MISS:      27597 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     148545 HIT:     110355 MISS:      38190 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     217851 HIT:     217539 MISS:        312 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8583 HIT:       4196 MISS:       4387 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 121.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3148
  ROW_BUFFER_MISS:      67025
  AVG DBUS CONGESTED CYCLE: 3.653
Channel 0 WQ ROW_BUFFER_HIT:       1760
  ROW_BUFFER_MISS:      34780
  FULL:          0
Channel 0 REFRESHES ISSUED:       7192

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       540537       397997        81609         5329
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          514          304          226
  STLB miss resolved @ L2C                0          397          842          775          179
  STLB miss resolved @ LLC                0          262          924         1848          918
  STLB miss resolved @ MEM                0            6          318         1944         2467

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155429        53154      1104141       147126          556
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          421          150           45
  STLB miss resolved @ L2C                0          420          675          164            6
  STLB miss resolved @ LLC                0           51          190          462           73
  STLB miss resolved @ MEM                0            0           77          242          161
[2025-09-17 13:40:02] END   suite=qualcomm_srv trace=srv232_ap (rc=0)
