INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/RAM_TRY/RAM_TRY.srcs/sources_1/new/RAM_T1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_T1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/RAM_TRY/RAM_TRY.srcs/sim_1/new/tb_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ram
