# RAM_IO

# double with MID cascade : [N,S]2BEG --- [N,S]2MID -> [N,S]2BEGb --- [N,S]2END (just routing)
[N|S]2BEGb[0|1|2|3|4|5|6|7], [N|S]2MID[0|1|2|3|4|5|6|7]



J_NS4_BEG[ 0| 0| 0| 0] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[ 1| 1| 1| 1] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[ 2| 2| 2| 2] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[ 3| 3| 3| 3] , [N4END3|S4END3|N1END3|S1END3]
J_NS4_BEG[ 4| 4| 4| 4] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[ 5| 5| 5| 5] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[ 6| 6| 6| 6] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[ 7| 7| 7| 7] , [N4END3|S4END3|N1END3|S1END3]
J_NS4_BEG[ 8| 8| 8| 8] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[ 9| 9| 9| 9] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[10|10|10|10] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[11|11|11|11] , [N4END3|S4END3|N1END3|S1END3]
J_NS4_BEG[12|12|12|12] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[13|13|13|13] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[14|14|14|14] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[15|15|15|15] , [N4END3|S4END3|N1END3|S1END3]

# we use Jump wires in order to reuse the signals that go to the BRAM for vertical routing
FAB2RAM_D0_I[0|0|0|0] , [J_NS4_END 0 |EE4END 0|EE4END 8 |E6END 0]  
FAB2RAM_D0_I[1|1|1|1] , [J_NS4_END 1 |EE4END 1|EE4END 9 |E6END 1]
FAB2RAM_D0_I[2|2|2|2] , [J_NS4_END 2 |EE4END 2|EE4END10 |E6END 2] 
FAB2RAM_D0_I[3|3|3|3] , [J_NS4_END 3 |EE4END 3|EE4END11 |E6END 3]
FAB2RAM_D1_I[0|0|0|0] , [J_NS4_END 4 |EE4END 4|EE4END12 |E6END 4]  
FAB2RAM_D1_I[1|1|1|1] , [J_NS4_END 5 |EE4END 5|EE4END13 |E6END 5]
FAB2RAM_D1_I[2|2|2|2] , [J_NS4_END 6 |EE4END 6|EE4END14 |E6END 6] 
FAB2RAM_D1_I[3|3|3|3] , [J_NS4_END 7 |EE4END 7|EE4END15 |E6END 7]
FAB2RAM_D2_I[0|0|0|0] , [J_NS4_END 8 |EE4END 8|EE4END 0 |E6END 8] 
FAB2RAM_D2_I[1|1|1|1] , [J_NS4_END 9 |EE4END 9|EE4END 1 |E6END 9]
FAB2RAM_D2_I[2|2|2|2] , [J_NS4_END10 |EE4END10|EE4END 2 |E6END10]
FAB2RAM_D2_I[3|3|3|3] , [J_NS4_END11 |EE4END11|EE4END 3 |E6END11]
FAB2RAM_D3_I[0|0|0|0] , [J_NS4_END12 |EE4END12|EE4END 4 |E1END 0] 
FAB2RAM_D3_I[1|1|1|1] , [J_NS4_END13 |EE4END13|EE4END 5 |E1END 1]
FAB2RAM_D3_I[2|2|2|2] , [J_NS4_END14 |EE4END14|EE4END 6 |E1END 2]
FAB2RAM_D3_I[3|3|3|3] , [J_NS4_END15 |EE4END15|EE4END 7 |E1END 3]

N4BEG[0|0|0|0|0|0|0|0] , [J_NS4_END 0|J_NS4_END 4|J_NS4_END 8|J_NS4_END12|J_NS2_END0|EE4END0|E1END0|E6END 8] 
N4BEG[1|1|1|1|1|1|1|1] , [J_NS4_END 1|J_NS4_END 5|J_NS4_END 9|J_NS4_END13|J_NS2_END1|EE4END1|E1END1|E6END 9] 
N4BEG[2|2|2|2|2|2|2|2] , [J_NS4_END 2|J_NS4_END 6|J_NS4_END10|J_NS4_END14|J_NS2_END2|EE4END2|E1END2|E6END10] 
N4BEG[3|3|3|3|3|3|3|3] , [J_NS4_END 3|J_NS4_END 7|J_NS4_END11|J_NS4_END15|J_NS2_END3|EE4END3|E1END3|E6END11] 

S4BEG[0|0|0|0|0|0|0|0] , [J_NS4_END 0|J_NS4_END 4|J_NS4_END 8|J_NS4_END12|J_NS2_END4|EE4END12|E1END0|E6END4] 
S4BEG[1|1|1|1|1|1|1|1] , [J_NS4_END 1|J_NS4_END 5|J_NS4_END 9|J_NS4_END13|J_NS2_END5|EE4END13|E1END1|E6END5] 
S4BEG[2|2|2|2|2|2|2|2] , [J_NS4_END 2|J_NS4_END 6|J_NS4_END10|J_NS4_END14|J_NS2_END6|EE4END14|E1END2|E6END6] 
S4BEG[3|3|3|3|3|3|3|3] , [J_NS4_END 3|J_NS4_END 7|J_NS4_END11|J_NS4_END15|J_NS2_END7|EE4END15|E1END3|E6END7] 


# N2MID N2END S2MID S2END     J_NS2 E2MID E2END GND    J_NS2 E2MID' E2END' E6END    
# \_____________________/     \___________________/    \_______________________/
#         J_NS2                     FAB2RAMe|f                   N2BEG

J_NS2_BEG[0|0|0|0] , [N2MID0|N2END0|S2MID0|S2END0]      ## split this up as
J_NS2_BEG[1|1|1|1] , [N2MID1|N2END1|S2MID1|S2END1]
J_NS2_BEG[2|2|2|2] , [N2MID2|N2END2|S2MID2|S2END2]
J_NS2_BEG[3|3|3|3] , [N2MID3|N2END3|S2MID3|S2END3]
J_NS2_BEG[4|4|4|4] , [N2MID4|N2END4|S2MID4|S2END4]
J_NS2_BEG[5|5|5|5] , [N2MID5|N2END5|S2MID5|S2END5]
J_NS2_BEG[6|6|6|6] , [N2MID6|N2END6|S2MID6|S2END6]
J_NS2_BEG[7|7|7|7] , [N2MID7|N2END7|S2MID7|S2END7]

FAB2RAM_A0_I[0|0|0|0] , [J_NS2_END0|E2MID0|E2END0|GND0]
FAB2RAM_A0_I[1|1|1|1] , [J_NS2_END1|E2MID1|E2END1|GND0]
FAB2RAM_A0_I[2|2|2|2] , [J_NS2_END2|E2MID2|E2END2|GND0]
FAB2RAM_A0_I[3|3|3|3] , [J_NS2_END3|E2MID3|E2END3|GND0]
FAB2RAM_A1_I[0|0|0|0] , [J_NS2_END4|E2MID4|E2END4|GND0]
FAB2RAM_A1_I[1|1|1|1] , [J_NS2_END5|E2MID5|E2END5|GND0]
FAB2RAM_A1_I[2|2|2|2] , [J_NS2_END6|E2MID6|E2END6|GND0]
FAB2RAM_A1_I[3|3|3|3] , [J_NS2_END7|E2MID7|E2END7|GND0]

# we use J_NS for the input and for cascading north/south
# normally ,  I would ad twist into the routing (swapping wire indices) to prevent loops
# here I wanted that cascading north-to-north and south-to-south will not change wire index
# therefore ,  I can configure a loop: north-to-south and south-to-north
N2BEG[0|0|0|0] , [J_NS2_END0|E2MID7|E2END7|E6END7]
N2BEG[1|1|1|1] , [J_NS2_END1|E2MID6|E2END6|E6END6]
N2BEG[2|2|2|2] , [J_NS2_END2|E2MID5|E2END5|E6END5]
N2BEG[3|3|3|3] , [J_NS2_END3|E2MID4|E2END4|E6END4]
N2BEG[4|4|4|4] , [J_NS2_END4|E2MID3|E2END3|E6END3]
N2BEG[5|5|5|5] , [J_NS2_END5|E2MID2|E2END2|E6END2]
N2BEG[6|6|6|6] , [J_NS2_END6|E2MID1|E2END1|E6END1]
N2BEG[7|7|7|7] , [J_NS2_END7|E2MID0|E2END0|E6END0]

S2BEG[0|0|0|0] , [J_NS2_END0|E2MID7|E2END7|E6END 8]
S2BEG[1|1|1|1] , [J_NS2_END1|E2MID6|E2END6|E6END 9]
S2BEG[2|2|2|2] , [J_NS2_END2|E2MID5|E2END5|E6END10]
S2BEG[3|3|3|3] , [J_NS2_END3|E2MID4|E2END4|E6END11]
S2BEG[4|4|4|4] , [J_NS2_END4|E2MID3|E2END3|E1END 0]
S2BEG[5|5|5|5] , [J_NS2_END5|E2MID2|E2END2|E1END 1]
S2BEG[6|6|6|6] , [J_NS2_END6|E2MID1|E2END1|E1END 2]
S2BEG[7|7|7|7] , [J_NS2_END7|E2MID0|E2END0|E1END 3]


J_NS1_BEG[0|0|0|0] , [N1END0|S1END0|E6END0|GND0]
J_NS1_BEG[1|1|1|1] , [N1END1|S1END1|E6END1|GND0]
J_NS1_BEG[2|2|2|2] , [N1END2|S1END2|E6END2|GND0]
J_NS1_BEG[3|3|3|3] , [N1END3|S1END3|E6END3|GND0]

FAB2RAM_C_I[0|0|0|0] , [J_NS1_END0|E1END0|E6END0|GND0]
FAB2RAM_C_I[1|1|1|1] , [J_NS1_END1|E1END1|E6END1|GND0]
FAB2RAM_C_I[2|2|2|2] , [J_NS1_END2|E1END2|E6END2|GND0]
FAB2RAM_C_I[3|3|3|3] , [J_NS1_END3|E1END3|E6END3|GND0]

N1BEG[0|0|0|0] , [J_NS1_END0|E1END0|E6END4|J_NS4_END12]
N1BEG[1|1|1|1] , [J_NS1_END1|E1END1|E6END5|J_NS4_END13]
N1BEG[2|2|2|2] , [J_NS1_END2|E1END2|E6END6|J_NS4_END14]
N1BEG[3|3|3|3] , [J_NS1_END3|E1END3|E6END7|J_NS4_END15]

S1BEG[0|0|0|0] , [J_NS1_END0|E1END0|E6END 8|J_NS4_END12]
S1BEG[1|1|1|1] , [J_NS1_END1|E1END1|E6END 9|J_NS4_END13]
S1BEG[2|2|2|2] , [J_NS1_END2|E1END2|E6END10|J_NS4_END14]
S1BEG[3|3|3|3] , [J_NS1_END3|E1END3|E6END11|J_NS4_END15]

#East outputs

WW4BEG[ 0| 0| 0| 0] , [RAM2FAB_D0_O0|J_NS4_END15|J_NS2_END7|RAM2FAB_D3_O0] #J_NS2_BEG0|0|0]
WW4BEG[ 1| 1| 1| 1] , [RAM2FAB_D0_O1|J_NS4_END14|J_NS2_END6|RAM2FAB_D3_O1] #J_NS2_BEG1|1|1]
WW4BEG[ 2| 2| 2| 2] , [RAM2FAB_D0_O2|J_NS4_END13|J_NS2_END5|RAM2FAB_D3_O2] #J_NS2_BEG2|2|2]
WW4BEG[ 3| 3| 3| 3] , [RAM2FAB_D0_O3|J_NS4_END12|J_NS2_END4|RAM2FAB_D3_O3] #J_NS2_BEG3|3|3]
WW4BEG[ 4| 4| 4| 4] , [RAM2FAB_D1_O0|J_NS4_END11|J_NS2_END3|RAM2FAB_D2_O0] #J_NS2_BEG4|0|0]
WW4BEG[ 5| 5| 5| 5] , [RAM2FAB_D1_O1|J_NS4_END10|J_NS2_END2|RAM2FAB_D2_O1] #J_NS2_BEG5|1|1]
WW4BEG[ 6| 6| 6| 6] , [RAM2FAB_D1_O2|J_NS4_END9 |J_NS2_END1|RAM2FAB_D2_O2]  #J_NS2_BEG6|2|2]
WW4BEG[ 7| 7| 7| 7] , [RAM2FAB_D1_O3|J_NS4_END8 |J_NS2_END0|RAM2FAB_D2_O3]  #J_NS2_BEG7|3|3]
WW4BEG[ 8| 8| 8| 8] , [RAM2FAB_D2_O0|J_NS4_END7 |J_NS2_END7|RAM2FAB_D1_O0]  #J_NS2_BEG0|0|0]
WW4BEG[ 9| 9| 9| 9] , [RAM2FAB_D2_O1|J_NS4_END6 |J_NS2_END6|RAM2FAB_D1_O1]  #J_NS2_BEG1|1|1]
WW4BEG[10|10|10|10] , [RAM2FAB_D2_O2|J_NS4_END5 |J_NS2_END5|RAM2FAB_D1_O2]  #J_NS2_BEG2|2|2]
WW4BEG[11|11|11|11] , [RAM2FAB_D2_O3|J_NS4_END4 |J_NS2_END4|RAM2FAB_D1_O3]  #J_NS2_BEG3|3|3]
WW4BEG[12|12|12|12] , [RAM2FAB_D3_O0|J_NS4_END3 |J_NS2_END3|RAM2FAB_D0_O0]  #J_NS2_BEG4|0|0]
WW4BEG[13|13|13|13] , [RAM2FAB_D3_O1|J_NS4_END2 |J_NS2_END2|RAM2FAB_D0_O1]  #J_NS2_BEG5|1|1]
WW4BEG[14|14|14|14] , [RAM2FAB_D3_O2|J_NS4_END1 |J_NS2_END1|RAM2FAB_D0_O2]  #J_NS2_BEG6|2|2]
WW4BEG[15|15|15|15] , [RAM2FAB_D3_O3|J_NS4_END0 |J_NS2_END0|RAM2FAB_D0_O3]  #J_NS2_BEG7|3|3]
                       
W2BEG [0|0|0|0] , [RAM2FAB_D0_O0|J_NS2_END0|RAM2FAB_D2_O0|J_NS2_END7]
W2BEG [1|1|1|1] , [RAM2FAB_D0_O1|J_NS2_END1|RAM2FAB_D2_O1|J_NS2_END6]
W2BEG [2|2|2|2] , [RAM2FAB_D0_O2|J_NS2_END2|RAM2FAB_D2_O2|J_NS2_END5]
W2BEG [3|3|3|3] , [RAM2FAB_D0_O3|J_NS2_END3|RAM2FAB_D2_O3|J_NS2_END4]
W2BEG [4|4|4|4] , [RAM2FAB_D1_O0|J_NS2_END4|RAM2FAB_D3_O0|J_NS2_END3]
W2BEG [5|5|5|5] , [RAM2FAB_D1_O1|J_NS2_END5|RAM2FAB_D3_O1|J_NS2_END2]
W2BEG [6|6|6|6] , [RAM2FAB_D1_O2|J_NS2_END6|RAM2FAB_D3_O2|J_NS2_END1]
W2BEG [7|7|7|7] , [RAM2FAB_D1_O3|J_NS2_END7|RAM2FAB_D3_O3|J_NS2_END0]
W2BEGb[0|0|0|0] , [RAM2FAB_D2_O0|J_NS2_END0|RAM2FAB_D0_O0|J_NS2_END7]
W2BEGb[1|1|1|1] , [RAM2FAB_D2_O1|J_NS2_END1|RAM2FAB_D0_O1|J_NS2_END6]
W2BEGb[2|2|2|2] , [RAM2FAB_D2_O2|J_NS2_END2|RAM2FAB_D0_O2|J_NS2_END5]
W2BEGb[3|3|3|3] , [RAM2FAB_D2_O3|J_NS2_END3|RAM2FAB_D0_O3|J_NS2_END4]
W2BEGb[4|4|4|4] , [RAM2FAB_D3_O0|J_NS2_END4|RAM2FAB_D1_O0|J_NS2_END3]
W2BEGb[5|5|5|5] , [RAM2FAB_D3_O1|J_NS2_END5|RAM2FAB_D1_O1|J_NS2_END2]
W2BEGb[6|6|6|6] , [RAM2FAB_D3_O2|J_NS2_END6|RAM2FAB_D1_O2|J_NS2_END1]
W2BEGb[7|7|7|7] , [RAM2FAB_D3_O3|J_NS2_END7|RAM2FAB_D1_O3|J_NS2_END0]

W6BEG[ 0| 0| 0| 0] , [N4END0       |S4END0    |J_NS4_END15|J_NS4_END11]
W6BEG[ 1| 1| 1| 1] , [N4END1       |S4END1    |J_NS4_END14|J_NS4_END10]
W6BEG[ 2| 2| 2| 2] , [N4END2       |S4END2    |J_NS4_END13|J_NS4_END9 ]
W6BEG[ 3| 3| 3| 3] , [N4END3       |S4END3    |J_NS4_END12|J_NS4_END8 ]
W6BEG[ 4| 4| 4| 4] , [RAM2FAB_D1_O0|J_NS2_END0|J_NS4_END11|J_NS4_END7 ]
W6BEG[ 5| 5| 5| 5] , [RAM2FAB_D1_O1|J_NS2_END1|J_NS4_END10|J_NS4_END6 ]
W6BEG[ 6| 6| 6| 6] , [RAM2FAB_D1_O2|J_NS2_END2|J_NS4_END9 |J_NS4_END5 ]
W6BEG[ 7| 7| 7| 7] , [RAM2FAB_D1_O3|J_NS2_END3|J_NS4_END8 |J_NS4_END4 ]
W6BEG[ 8| 8| 8| 8] , [RAM2FAB_D0_O0|J_NS2_END4|J_NS4_END7 |J_NS4_END3 ]
W6BEG[ 9| 9| 9| 9] , [RAM2FAB_D0_O1|J_NS2_END5|J_NS4_END6 |J_NS4_END2 ]
W6BEG[10|10|10|10] , [RAM2FAB_D0_O2|J_NS2_END6|J_NS4_END5 |J_NS4_END1 ]
W6BEG[11|11|11|11] , [RAM2FAB_D0_O3|J_NS2_END7|J_NS4_END4 |J_NS4_END0 ]
                                               
W1BEG [0|0|0|0] , [N1END0|S1END0|RAM2FAB_D1_O3|RAM2FAB_D0_O2]
W1BEG [1|1|1|1] , [N1END1|S1END1|RAM2FAB_D1_O2|RAM2FAB_D0_O3]
W1BEG [2|2|2|2] , [N1END2|S1END2|RAM2FAB_D1_O1|RAM2FAB_D0_O0]
W1BEG [3|3|3|3] , [N1END3|S1END3|RAM2FAB_D1_O0|RAM2FAB_D0_O1]


# primitive inputs (are sent to the outside world
# FAB2RAM_D0_I0	FAB2RAM_D0_I1	FAB2RAM_D0_I2	FAB2RAM_D0_I3	
# FAB2RAM_D1_I0	FAB2RAM_D1_I1	FAB2RAM_D1_I2	FAB2RAM_D1_I3	
# FAB2RAM_D2_I0	FAB2RAM_D2_I1	FAB2RAM_D2_I2	FAB2RAM_D2_I3	
# FAB2RAM_D3_I0	FAB2RAM_D3_I1	FAB2RAM_D3_I2	FAB2RAM_D3_I3	
# 
# FAB2RAM_A0I0	FAB2RAM_A0I1	FAB2RAM_A0I2	FAB2RAM_A0I3	
# FAB2RAM_A1I0	FAB2RAM_A1I1	FAB2RAM_A1I2	FAB2RAM_A1I3	
# 
# FAB2RAM_CI0 	FAB2RAM_CI1	    FAB2RAM_CI2	    FAB2RAM_CI3

# RAM2FAB_D0_O0	RAM2FAB_D0_O1	RAM2FAB_D0_O2	RAM2FAB_D0_O3	
# RAM2FAB_D1_O0	RAM2FAB_D1_O1	RAM2FAB_D1_O2	RAM2FAB_D1_O3	
# RAM2FAB_D2_O0	RAM2FAB_D2_O1	RAM2FAB_D2_O2	RAM2FAB_D2_O3	
# RAM2FAB_D3_O0	RAM2FAB_D3_O1	RAM2FAB_D3_O2	RAM2FAB_D3_O3




# Jump wire ports
# J_F2RaBEG     J_F2RaEND
# J_F2RbBEG     J_F2RbEND
# J_F2RcBEG     J_F2RcEND
# J_F2RdBEG     J_F2RdEND
# J_F2ReBEG     J_F2ReEND

# Wire end ports (sourses)
# N1END0	N1END1	N1END2	N1END3	
# N2MID0	N2MID1	N2MID2	N2MID3	N2MID4	N2MID5	N2MID6	N2MID7	
# N2END0	N2END1	N2END2	N2END3	N2END4	N2END5	N2END6	N2END7	
# N4END0	N4END1	N4END2	N4END3	
# 
# E1END0	E1END1	E1END2	E1END3	
# E2MID0	E2MID1	E2MID2	E2MID3	E2MID4	E2MID5	E2MID6	E2MID7	
# E2END0	E2END1	E2END2	E2END3	E2END4	E2END5	E2END6	E2END7	
# EE4END0	EE4END1	EE4END2	EE4END3	EE4END4	EE4END5	EE4END6	EE4END7	EE4END8	EE4END9	EE4END10	EE4END11	EE4END12	EE4END13	EE4END14	EE4END15	
# E6END0	E6END1	E6END2	E6END3	E6END4	E6END5	E6END6	E6END7	E6END8	E6END9	E6END10	    E6END11	
# 
# S1END0	S1END1	S1END2	S1END3	
# S2MID0	S2MID1	S2MID2	S2MID3	S2MID4	S2MID5	S2MID6	S2MID7	
# S2END0	S2END1	S2END2	S2END3	S2END4	S2END5	S2END6	S2END7	
# S4END0	S4END1	S4END2	S4END3

# wire BEG ports
# N1BEG0	N1BEG1	N1BEG2	N1BEG3	
# N2BEG0	N2BEG1	N2BEG2	N2BEG3	N2BEG4	N2BEG5	N2BEG6	N2BEG7	
# N2BEGb0	N2BEGb1	N2BEGb2	N2BEGb3	N2BEGb4	N2BEGb5	N2BEGb6	N2BEGb7	
# N4BEG0	N4BEG1	N4BEG2	N4BEG3	
# S1BEG0	S1BEG1	S1BEG2	S1BEG3	
# S2BEG0	S2BEG1	S2BEG2	S2BEG3	S2BEG4	S2BEG5	S2BEG6	S2BEG7	
# S2BEGb0	S2BEGb1	S2BEGb2	S2BEGb3	S2BEGb4	S2BEGb5	S2BEGb6	S2BEGb7	
# S4BEG0	S4BEG1	S4BEG2	S4BEG3	
# W1BEG0	W1BEG1	W1BEG2	W1BEG3	
# W2BEG0	W2BEG1	W2BEG2	W2BEG3	W2BEG4	W2BEG5	W2BEG6	W2BEG7	
# W2BEGb0	W2BEGb1	W2BEGb2	W2BEGb3	W2BEGb4	W2BEGb5	W2BEGb6	W2BEGb7	
# WW4BEG0	WW4BEG1	WW4BEG2	WW4BEG3	WW4BEG4	WW4BEG5	WW4BEG6	WW4BEG7	WW4BEG8	WW4BEG9	WW4BEG10	WW4BEG11	WW4BEG12	WW4BEG13	WW4BEG14	WW4BEG15	
# W6BEG0	W6BEG1	W6BEG2	W6BEG3	W6BEG4	W6BEG5	W6BEG6	W6BEG7	W6BEG8	W6BEG9	W6BEG10	W6BEG11



