// Seed: 3444258591
module module_0 (
    output wire id_0,
    input  wor  id_1,
    input  wor  id_2
);
endmodule
module module_1 (
    output logic id_0,
    output wire id_1,
    output tri0 id_2,
    output wor id_3,
    input wire id_4,
    input tri1 id_5,
    output supply0 id_6,
    input wand id_7,
    input wire id_8,
    input tri0 id_9,
    input tri1 id_10,
    input wor id_11,
    input tri0 id_12,
    input uwire id_13,
    input supply1 id_14,
    output tri id_15,
    output tri0 id_16,
    input tri id_17,
    input wand id_18,
    output supply1 id_19,
    input logic id_20
);
  initial begin
    id_0 <= id_20;
  end
  module_0(
      id_19, id_13, id_7
  );
endmodule
