Dec 06 13:57:22.789 disk0: C/H/S settings = 1024/4/32
Dec 06 13:57:22.837 CONSOLE: console managed by I/O board
Dec 06 13:57:23.031 C7200_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x6095ca40,JIT on)
Dec 06 13:57:23.031 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 06 13:57:23.145 ROM: Microcode has started.
Dec 06 13:57:29.467 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 06 13:57:29.477 ROM: unhandled syscall 0x00000032 at pc=0x608487b0 (a1=0x00000019,a2=0x64cb7930,a3=0x652b3288)
Dec 06 13:57:29.477 CPU0: IO_FPGA: read from addr 0x224, pc=0x60925770 (size=1)
Dec 06 13:57:29.573 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 06 13:57:29.584 CPU0: MP_FPGA: writing reg 0x70 at pc=0x6095ce24 (data=0x7e)
Dec 06 13:57:29.585 CPU0: PCI: read request at pc=0x60943c1c: bus=0,device=0,function=0,reg=0x08
Dec 06 13:57:29.585 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 06 13:57:29.585 CPU0: PCI: write request (data=0x0000011f) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x04
Dec 06 13:57:29.585 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x10
Dec 06 13:57:29.585 CPU0: PCI: write request (data=0x10000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x14
Dec 06 13:57:29.585 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 06 13:57:29.585 CPU0: PCI: write request (data=0xc0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x28
Dec 06 13:57:29.585 CPU0: PCI: write request (data=0xd0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x2c
Dec 06 13:57:29.585 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x30
Dec 06 13:57:29.585 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x34
Dec 06 13:57:29.585 CPU0: PCI: write request (data=0x00000001) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x34
Dec 06 13:57:29.585 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x18
Dec 06 13:57:29.585 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x1c
Dec 06 13:57:29.585 CPU0: PCI: write request (data=0x000000ff) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x0c
Dec 06 13:57:29.586 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x00
Dec 06 13:57:29.586 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x40
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x04
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x0c
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:29.586 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x1c
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x20
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x4bf04b00) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x24
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x3c
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x40
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x44
Dec 06 13:57:29.586 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x00
Dec 06 13:57:29.586 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x40
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x04
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x0c
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x18090400) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x18
Dec 06 13:57:29.586 PCI: PCI bridge 0,2,0 -> pri: 00, sec: 04, sub: 09
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x1c
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x20
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x24
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x3c
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x40
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x44
Dec 06 13:57:29.586 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x00
Dec 06 13:57:29.586 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x40
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x04
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x0c
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 06 13:57:29.586 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x1c
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x20
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x4cf04c00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x24
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x3c
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x40
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x44
Dec 06 13:57:29.586 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x00
Dec 06 13:57:29.586 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x40
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x04
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x0c
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x180f0a00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x18
Dec 06 13:57:29.586 PCI: PCI bridge 0,4,0 -> pri: 00, sec: 10, sub: 15
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x1c
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x20
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x24
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x3c
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x40
Dec 06 13:57:29.586 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x44
Dec 06 13:57:29.591 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=5,function=0,reg=0x00
Dec 06 13:57:29.591 CPU0: PCI: write request (data=0x000001c3) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x04
Dec 06 13:57:29.591 CPU0: PCI: write request (data=0x00000400) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x10
Dec 06 13:57:29.905 CPU0: JIT: partial JIT flush (count=176)
Dec 06 13:57:29.936 CPU0: JIT: flushing data structures (compiled pages=231)
Dec 06 13:57:29.967 CPU0: JIT: partial JIT flush (count=176)
Dec 06 13:57:29.977 ROM: trying to read bootvar 'BOOT'
Dec 06 13:57:29.977 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 06 13:57:29.977 ROM: trying to read bootvar 'BOOTLDR'
Dec 06 13:57:29.977 ROM: trying to read bootvar 'RSHELF'
Dec 06 13:57:29.977 ROM: trying to read bootvar 'DSHELF'
Dec 06 13:57:29.977 ROM: trying to read bootvar 'DSHELFINFO'
Dec 06 13:57:29.977 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 06 13:57:29.977 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 06 13:57:29.977 ROM: trying to read bootvar 'CHRG_ID'
Dec 06 13:57:29.977 ROM: trying to read bootvar 'SLOTCACHE'
Dec 06 13:57:29.977 ROM: trying to read bootvar 'OVERTEMP'
Dec 06 13:57:29.977 ROM: trying to read bootvar 'DIAG'
Dec 06 13:57:29.977 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 06 13:57:30.002 CPU0: JIT: flushing data structures (compiled pages=236)
Dec 06 13:57:30.016 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x00000ff0,a2=0x00000000,a3=0x65381788)
Dec 06 13:57:30.017 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x6316dafd,a2=0x00000016,a3=0x650eea8c)
Dec 06 13:57:30.017 CPU0: PCI: read request at pc=0x609821a4: bus=0,device=0,function=0,reg=0x08
Dec 06 13:57:30.017 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 06 13:57:30.017 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 06 13:57:30.019 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 06 13:57:30.019 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 06 13:57:30.019 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 06 13:57:30.019 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 06 13:57:30.027 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.027 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.027 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=0,function=0,reg=0x00
Dec 06 13:57:30.027 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.027 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.027 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.027 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.027 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=4,device=0,function=0,reg=0x04
Dec 06 13:57:30.027 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.027 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.027 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 06 13:57:30.027 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 06 13:57:30.027 CPU0: PCI: read request at pc=0x60943e40: bus=10,device=0,function=0,reg=0x00
Dec 06 13:57:30.027 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 06 13:57:30.027 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 06 13:57:30.027 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 06 13:57:30.027 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 06 13:57:30.027 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=10,device=0,function=0,reg=0x04
Dec 06 13:57:30.027 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 06 13:57:30.027 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 06 13:57:30.045 Calendar: reset
Dec 06 13:57:30.052 CPU0: JIT: partial JIT flush (count=171)
Dec 06 13:57:30.076 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 06 13:57:30.105 CPU0: JIT: partial JIT flush (count=196)
Dec 06 13:57:30.120 ROM: trying to read bootvar 'BOOTLDR'
Dec 06 13:57:30.120 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 06 13:57:30.195 CPU0: MP_FPGA: writing reg 0x70 at pc=0x609615d0 (data=0x2)
Dec 06 13:57:30.261 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.261 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.261 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 06 13:57:30.261 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.261 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.261 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.261 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.261 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x08
Dec 06 13:57:30.261 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.261 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.261 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.261 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.261 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 06 13:57:30.261 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.261 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.261 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.261 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.261 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x40
Dec 06 13:57:30.261 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0xffff0000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x0000ff08) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x0c
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18050504) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 4,1,0 -> pri: 04, sec: 05, sub: 05
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x02805f40) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x1c
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x48f04880) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x20
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x0001ff01) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x24
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x30
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x03030000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x3c
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x02000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x40
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x64
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x000001ff) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x68
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x00000147) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 06 13:57:30.262 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.262 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.324 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x00
Dec 06 13:57:30.324 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x04
Dec 06 13:57:30.324 CPU0: PCI: write request (data=0x480c0000) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x14
Dec 06 13:57:30.324 C7200-IO-FE(0): registers are mapped at 0x480c0000
Dec 06 13:57:30.324 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x0c
Dec 06 13:57:30.328 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 06 13:57:30.337 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:57:30.341 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.341 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.341 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 06 13:57:30.342 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.342 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.342 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.342 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.342 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 06 13:57:30.342 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.342 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.342 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.342 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.342 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x04
Dec 06 13:57:30.342 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.342 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.342 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.342 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.342 CPU0: PCI: write request (data=0x48800000) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x14
Dec 06 13:57:30.342 PA-FE-TX(1): registers are mapped at 0x48800000
Dec 06 13:57:30.342 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.342 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.342 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.342 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.342 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x0c
Dec 06 13:57:30.342 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.342 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.347 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.347 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.347 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:57:30.347 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.347 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.348 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.348 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.348 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=1,function=0,reg=0x00
Dec 06 13:57:30.348 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=1,function=0,reg=0x00).
Dec 06 13:57:30.348 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.348 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.348 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.348 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.348 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=2,function=0,reg=0x00
Dec 06 13:57:30.348 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=2,function=0,reg=0x00).
Dec 06 13:57:30.348 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.348 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.348 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.348 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.348 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=3,function=0,reg=0x00
Dec 06 13:57:30.348 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=3,function=0,reg=0x00).
Dec 06 13:57:30.348 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.348 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.348 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.348 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.348 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=4,function=0,reg=0x00
Dec 06 13:57:30.348 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=4,function=0,reg=0x00).
Dec 06 13:57:30.348 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.348 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.348 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.348 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.348 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=5,function=0,reg=0x00
Dec 06 13:57:30.348 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=5,function=0,reg=0x00).
Dec 06 13:57:30.348 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.348 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.348 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.348 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.348 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=6,function=0,reg=0x00
Dec 06 13:57:30.348 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=6,function=0,reg=0x00).
Dec 06 13:57:30.348 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.348 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.348 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.348 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.348 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=7,function=0,reg=0x00
Dec 06 13:57:30.348 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=7,function=0,reg=0x00).
Dec 06 13:57:30.348 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.348 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.348 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.348 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.348 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=8,function=0,reg=0x00
Dec 06 13:57:30.348 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=8,function=0,reg=0x00).
Dec 06 13:57:30.348 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.348 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.349 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.349 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.349 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=9,function=0,reg=0x00
Dec 06 13:57:30.349 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=9,function=0,reg=0x00).
Dec 06 13:57:30.349 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.349 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.349 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.349 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.349 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=10,function=0,reg=0x00
Dec 06 13:57:30.349 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=10,function=0,reg=0x00).
Dec 06 13:57:30.349 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.349 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.349 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.349 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.349 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=11,function=0,reg=0x00
Dec 06 13:57:30.349 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=11,function=0,reg=0x00).
Dec 06 13:57:30.349 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.349 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.349 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.349 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.349 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=12,function=0,reg=0x00
Dec 06 13:57:30.349 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=12,function=0,reg=0x00).
Dec 06 13:57:30.349 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.349 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.349 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.349 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.349 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=13,function=0,reg=0x00
Dec 06 13:57:30.349 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=13,function=0,reg=0x00).
Dec 06 13:57:30.349 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.349 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.349 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.349 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.349 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=14,function=0,reg=0x00
Dec 06 13:57:30.349 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=14,function=0,reg=0x00).
Dec 06 13:57:30.349 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.349 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.349 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.349 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.349 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=15,function=0,reg=0x00
Dec 06 13:57:30.349 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=15,function=0,reg=0x00).
Dec 06 13:57:30.349 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.349 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.352 PA-FE-TX(1): unicast MAC address: ca:00:9e:fc:00:1c
Dec 06 13:57:30.352 C7200-IO-FE(0): unicast MAC address: ca:00:9e:fc:00:00
Dec 06 13:57:30.357 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:57:30.357 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.357 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.357 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:57:30.357 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.357 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.361 CPU0: JIT: partial JIT flush (count=190)
Dec 06 13:57:30.368 PA-FE-TX(1): unicast MAC address: ca:00:9e:fc:00:1c
Dec 06 13:57:30.368 C7200-IO-FE(0): unicast MAC address: ca:00:9e:fc:00:00
Dec 06 13:57:30.387 CPU0: JIT: flushing data structures (compiled pages=237)
Dec 06 13:57:30.417 CPU0: JIT: partial JIT flush (count=190)
Dec 06 13:57:30.441 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:57:30.444 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.444 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.444 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:57:30.444 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.444 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.444 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 06 13:57:30.446 PA-FE-TX(1): unicast MAC address: ca:00:9e:fc:00:1c
Dec 06 13:57:30.446 C7200-IO-FE(0): unicast MAC address: ca:00:9e:fc:00:00
Dec 06 13:57:30.477 CPU0: JIT: partial JIT flush (count=177)
Dec 06 13:57:30.483 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:57:30.486 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.486 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.486 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:57:30.486 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.486 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.492 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:57:30.492 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.492 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.492 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:57:30.492 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.492 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.493 PA-FE-TX(1): unicast MAC address: ca:00:9e:fc:00:1c
Dec 06 13:57:30.493 C7200-IO-FE(0): unicast MAC address: ca:00:9e:fc:00:00
Dec 06 13:57:30.561 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 06 13:57:30.579 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:57:30.584 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.584 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.584 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:57:30.584 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.584 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.584 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:57:30.585 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.585 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:57:30.585 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:57:30.585 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:57:30.585 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:57:30.588 PA-FE-TX(1): unicast MAC address: ca:00:9e:fc:00:1c
Dec 06 13:57:30.588 C7200-IO-FE(0): unicast MAC address: ca:00:9e:fc:00:00
Dec 06 13:57:30.592 CPU0: JIT: partial JIT flush (count=198)
Dec 06 13:57:30.618 CPU0: JIT: flushing data structures (compiled pages=235)
Dec 06 13:57:30.648 CPU0: JIT: partial JIT flush (count=188)
Dec 06 13:57:30.673 CPU0: JIT: flushing data structures (compiled pages=233)
Dec 06 13:57:30.702 CPU0: JIT: partial JIT flush (count=193)
Dec 06 13:57:30.744 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 06 13:57:30.775 CPU0: JIT: partial JIT flush (count=204)
Dec 06 13:57:30.805 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 06 13:57:30.832 CPU0: JIT: partial JIT flush (count=201)
Dec 06 13:57:30.862 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 06 13:57:30.896 CPU0: JIT: partial JIT flush (count=191)
Dec 06 13:57:30.923 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 06 13:57:30.959 CPU0: JIT: partial JIT flush (count=148)
Dec 06 13:57:31.010 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 06 13:57:31.045 CPU0: JIT: partial JIT flush (count=188)
Dec 06 13:57:31.181 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 06 13:57:31.218 CPU0: JIT: partial JIT flush (count=184)
Dec 06 13:57:31.294 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 06 13:57:31.379 CPU0: JIT: partial JIT flush (count=192)
Dec 06 13:57:31.420 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 06 13:57:31.444 ROM: unhandled syscall 0x0000001a at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 06 13:57:31.444 ROM: unhandled syscall 0x00000009 at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 06 13:57:31.465 CPU0: JIT: partial JIT flush (count=179)
Dec 06 13:57:31.490 CPU0: JIT: flushing data structures (compiled pages=251)
Dec 06 13:57:31.520 CPU0: JIT: partial JIT flush (count=190)
Dec 06 13:57:31.543 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 06 13:57:31.570 CPU0: JIT: partial JIT flush (count=192)
Dec 06 13:57:31.639 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 06 13:57:31.668 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 06 13:57:31.672 CPU0: JIT: partial JIT flush (count=198)
Dec 06 13:57:31.815 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 06 13:57:32.020 CPU0: JIT: partial JIT flush (count=209)
Dec 06 13:57:32.139 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 06 13:57:32.514 CPU0: JIT: partial JIT flush (count=196)
Dec 06 13:57:40.676 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 06 13:58:01.669 ROM: trying to set bootvar 'RANDOM_NUM=307380266'
Dec 06 13:58:01.670 CPU0: JIT: partial JIT flush (count=170)
Dec 06 13:58:15.669 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 06 13:58:25.678 CPU0: JIT: partial JIT flush (count=173)
Dec 06 13:58:29.643 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 06 13:58:43.696 CPU0: JIT: partial JIT flush (count=174)
Dec 06 13:58:50.375 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 06 13:58:50.402 CPU0: JIT: partial JIT flush (count=210)
Dec 06 13:58:50.428 CPU0: JIT: flushing data structures (compiled pages=234)
Dec 06 13:58:52.372 CPU0: JIT: partial JIT flush (count=179)
Dec 06 13:58:57.683 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 06 13:58:57.736 CPU0: JIT: partial JIT flush (count=176)
Dec 06 13:58:57.758 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 06 13:58:57.786 CPU0: JIT: partial JIT flush (count=195)
Dec 06 13:58:57.815 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 06 13:58:57.941 CPU0: JIT: partial JIT flush (count=178)
Dec 06 13:58:57.978 CPU0: JIT: flushing data structures (compiled pages=254)
Dec 06 13:58:58.013 CPU0: JIT: partial JIT flush (count=191)
Dec 06 13:58:58.106 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 06 13:58:58.110 ROM: trying to set bootvar 'BSI=0'
Dec 06 13:58:58.111 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 06 13:58:58.111 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 06 13:58:58.686 CPU0: JIT: partial JIT flush (count=182)
Dec 06 13:59:10.172 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 06 13:59:18.015 CPU0: JIT: partial JIT flush (count=179)
Dec 06 13:59:26.679 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 06 13:59:31.547 CPU0: JIT: partial JIT flush (count=180)
Dec 06 14:00:29.026 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 06 14:00:30.585 CPU0: JIT: partial JIT flush (count=184)
Dec 06 14:01:29.513 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 06 14:01:50.333 CPU0: JIT: partial JIT flush (count=153)
Dec 06 14:01:54.998 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 06 14:02:11.364 CPU0: JIT: partial JIT flush (count=148)
Dec 06 14:02:15.015 CPU0: JIT: flushing data structures (compiled pages=249)
Dec 06 14:02:20.530 CPU0: JIT: partial JIT flush (count=165)
Dec 06 14:02:20.970 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 06 14:02:25.332 CPU0: JIT: partial JIT flush (count=166)
Dec 06 14:02:28.874 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 06 14:02:29.548 CPU0: JIT: partial JIT flush (count=183)
Dec 06 14:02:32.656 CPU0: JIT: flushing data structures (compiled pages=249)
Dec 06 14:02:33.535 CPU0: JIT: partial JIT flush (count=182)
Dec 06 14:02:36.833 CPU0: JIT: flushing data structures (compiled pages=252)
Dec 06 14:02:38.837 CPU0: JIT: partial JIT flush (count=173)
Dec 06 14:02:57.848 CPU0: JIT: flushing data structures (compiled pages=251)
Dec 06 14:03:00.968 CPU0: JIT: partial JIT flush (count=165)
Dec 06 14:03:01.579 CPU0: JIT: flushing data structures (compiled pages=252)
Dec 06 14:03:06.976 CPU0: JIT: partial JIT flush (count=164)
Dec 06 14:03:11.572 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 06 14:03:26.536 CPU0: JIT: partial JIT flush (count=149)
Dec 06 14:03:29.925 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 06 14:03:33.014 CPU0: JIT: partial JIT flush (count=178)
Dec 06 14:03:41.551 CPU0: JIT: flushing data structures (compiled pages=251)
Dec 06 14:03:48.727 CPU0: JIT: partial JIT flush (count=156)
Dec 06 14:03:55.174 CPU0: JIT: flushing data structures (compiled pages=253)
Dec 06 14:03:56.106 CPU0: JIT: partial JIT flush (count=184)
Dec 06 14:03:56.883 CPU0: JIT: flushing data structures (compiled pages=255)
Dec 06 14:03:59.970 CPU0: JIT: partial JIT flush (count=176)
Dec 06 14:04:02.810 CPU0: JIT: flushing data structures (compiled pages=251)
Dec 06 14:04:02.828 ROM: unhandled syscall 0x00000047 at pc=0x608487b0 (a1=0x00000001,a2=0x6095699c,a3=0x653edfc0)
Dec 06 14:04:02.829 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 06 14:04:02.829 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
Dec 06 14:04:02.844 CPU0: JIT: partial JIT flush (count=188)
Dec 06 14:04:02.871 CPU0: JIT: flushing data structures (compiled pages=258)
Dec 06 14:04:02.900 CPU0: JIT: partial JIT flush (count=199)
Dec 06 14:04:02.913 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 06 14:04:02.927 CPU0: JIT: flushing data structures (compiled pages=266)
Dec 06 14:04:02.956 CPU0: JIT: partial JIT flush (count=194)
Dec 06 14:04:02.981 CPU0: JIT: flushing data structures (compiled pages=255)
Dec 06 14:04:03.012 CPU0: JIT: partial JIT flush (count=202)
Dec 06 14:04:03.037 CPU0: JIT: flushing data structures (compiled pages=259)
Dec 06 14:04:03.065 CPU0: JIT: partial JIT flush (count=197)
Dec 06 14:04:03.092 CPU0: JIT: flushing data structures (compiled pages=266)
Dec 06 14:04:03.121 CPU0: JIT: partial JIT flush (count=200)
Dec 06 14:04:03.147 CPU0: JIT: flushing data structures (compiled pages=260)
Dec 06 14:04:03.177 CPU0: JIT: partial JIT flush (count=194)
Dec 06 14:04:03.210 CPU0: JIT: flushing data structures (compiled pages=265)
Dec 06 14:04:11.243 CPU0: JIT: partial JIT flush (count=167)
Dec 06 14:04:13.251 CPU0: JIT: flushing data structures (compiled pages=264)
Dec 06 14:04:17.966 CPU0: JIT: partial JIT flush (count=174)
Dec 06 14:04:21.970 CPU0: JIT: flushing data structures (compiled pages=262)
Dec 06 14:04:37.535 CPU0: JIT: partial JIT flush (count=166)
Dec 06 14:05:01.617 CPU0: JIT: flushing data structures (compiled pages=266)
Dec 06 14:05:04.979 CPU0: JIT: partial JIT flush (count=178)
Dec 06 14:05:16.249 CPU0: JIT: flushing data structures (compiled pages=267)
Dec 06 14:05:27.513 CPU0: JIT: partial JIT flush (count=166)
Dec 06 14:05:29.521 CPU0: JIT: flushing data structures (compiled pages=264)
Dec 06 14:05:30.815 CPU0: JIT: partial JIT flush (count=175)
Dec 06 14:05:31.664 Calendar: reset
Dec 06 14:05:31.664 Calendar: reset
Dec 06 14:05:31.664 ROM: trying to set bootvar 'RET_2_RTS=14:05:32 UTC Fri Dec 6 2024'
Dec 06 14:05:31.665 ROM: trying to set bootvar 'RET_2_RCALTS=1733493931'
Dec 06 14:05:31.666 CPU0: JIT: flushing data structures (compiled pages=272)
Dec 06 14:05:32.517 CPU0: JIT: partial JIT flush (count=191)
Dec 06 14:05:37.672 CPU0: CPU_STATE: Halting CPU (old state=0)...
Dec 06 14:05:37.672 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 06 14:05:37.672 CPU0: JIT: PC=0, halting CPU.
Dec 06 14:05:37.825 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 06 14:05:37.871 VM: shutdown procedure engaged.
Dec 06 14:05:37.871 VM_OBJECT: Shutdown of object "io_fpga"
Dec 06 14:05:37.871 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Dec 06 14:05:37.871 VM_OBJECT: Shutdown of object "mp_fpga"
Dec 06 14:05:37.871 DEVICE: Removal of device mp_fpga, fd=-1, host_addr=0x0, flags=0
Dec 06 14:05:37.871 VM_OBJECT: Shutdown of object "disk0"
Dec 06 14:05:37.871 DEVICE: Removal of device disk0, fd=-1, host_addr=0x0, flags=2
Dec 06 14:05:37.871 VM_OBJECT: Shutdown of object "clpd6729"
Dec 06 14:05:37.871 VM_OBJECT: Shutdown of object "mem_bswap"
Dec 06 14:05:37.871 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Dec 06 14:05:37.871 VM_OBJECT: Shutdown of object "rom"
Dec 06 14:05:37.871 DEVICE: Removal of device rom, fd=-1, host_addr=0x0, flags=2
Dec 06 14:05:37.871 VM_OBJECT: Shutdown of object "ram"
Dec 06 14:05:37.871 DEVICE: Removal of device ram, fd=12, host_addr=0x28050000, flags=2
Dec 06 14:05:37.871 MMAP: unmapping of device 'ram', fd=12, host_addr=0x28050000, len=0x10000000
Dec 06 14:05:37.889 VM_OBJECT: Shutdown of object "sram1_bswap"
Dec 06 14:05:37.889 DEVICE: Removal of device sram1_bswap, fd=-1, host_addr=0x0, flags=0
Dec 06 14:05:37.889 VM_OBJECT: Shutdown of object "sram0_bswap"
Dec 06 14:05:37.889 DEVICE: Removal of device sram0_bswap, fd=-1, host_addr=0x0, flags=0
Dec 06 14:05:37.889 VM_OBJECT: Shutdown of object "gt64010"
Dec 06 14:05:37.889 DEVICE: Removal of device gt64010, fd=-1, host_addr=0x0, flags=0
Dec 06 14:05:37.889 VM_OBJECT: Shutdown of object "zero"
Dec 06 14:05:37.889 DEVICE: Removal of device zero, fd=-1, host_addr=0x0, flags=0
Dec 06 14:05:37.889 VM_OBJECT: Shutdown of object "nvram"
Dec 06 14:05:37.889 DEVICE: Removal of device nvram, fd=9, host_addr=0x1180000, flags=9
Dec 06 14:05:37.890 MMAP: unmapping of device 'nvram', fd=9, host_addr=0x1180000, len=0x20000
Dec 06 14:05:37.890 VM_OBJECT: Shutdown of object "bootflash"
Dec 06 14:05:37.890 DEVICE: Removal of device bootflash, fd=8, host_addr=0x6340000, flags=1
Dec 06 14:05:37.890 MMAP: unmapping of device 'bootflash', fd=8, host_addr=0x6340000, len=0x800000
Dec 06 14:05:37.891 VM_OBJECT: Shutdown of object "remote_ctrl"
Dec 06 14:05:37.891 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Dec 06 14:05:37.891 VM: removing PCI busses.
Dec 06 14:05:37.891 DEVICE: Removal of device pci_io, fd=-1, host_addr=0x0, flags=0
Dec 06 14:05:37.891 VM: deleting VTTY.
Dec 06 14:05:37.891 VM: deleting system CPUs.
Dec 06 14:05:37.891 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 06 14:05:37.894 VM: shutdown procedure completed.
